Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin32) Build 1071353 Tue Nov 18 16:37:30 MST 2014
| Date              : Wed Dec  9 13:15:26 2015
| Host              : localhost.localdomain running 32-bit unknown
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design            : design_1_wrapper
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.371        0.000                      0                 1940        0.056        0.000                      0                 1940       -4.736       -4.736                       1                   996  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 5.000}        10.000          100.000         
hdmi        {0.000 12.500}       25.000          40.000          
  I         {0.000 2.500}        5.000           200.000         
    clk_1x  {0.000 10.000}       25.000          40.000          
  clkfbout  {0.000 12.500}       25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                     -4.736       -4.736                       1                     2  
hdmi                                                                                                                                                           23.751        0.000                       0                     1  
  I                                                                                                                                                             3.333        0.000                       0                    15  
    clk_1x         10.371        0.000                      0                 1597        0.056        0.000                      0                 1597        8.750        0.000                       0                   976  
  clkfbout                                                                                                                                                     23.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_1x             clk_1x                  19.285        0.000                      0                  343        0.488        0.000                      0                  343  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -4.736ns,  Total Violation       -4.736ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                                                       
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225     10.000  6.775   IDELAYCTRL_X0Y1  design_1_i/hdmi_rx_0/U0/DelayCtrl/REFCLK                                  
Min Period  n/a     BUFG/I             n/a            2.155     10.000  7.845   BUFGCTRL_X0Y0    design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I  
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264     10.000  -4.736  IDELAYCTRL_X0Y1  design_1_i/hdmi_rx_0/U0/DelayCtrl/REFCLK                                  



---------------------------------------------------------------------------------------------------
From Clock:  hdmi
  To Clock:  hdmi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi
Waveform:           { 0 12.5 }
Period:             25.000
Sources:            { HDMI_CLK_P }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                                   
Min Period  n/a     MMCME2_ADV/CLKIN1  n/a            1.249     25.000  23.751  MMCME2_ADV_X0Y1  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKIN1  
Max Period  n/a     MMCME2_ADV/CLKIN1  n/a            100.000   25.000  75.000  MMCME2_ADV_X0Y1  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                
Min Period  n/a     ISERDESE2/CLK       n/a            1.667     5.000   3.333    ILOGIC_X0Y92     design_1_i/hdmi_rx_0/U0/BlueDecoder/IBuffs/iserdese2_master/CLK    
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667     5.000   3.333    ILOGIC_X0Y92     design_1_i/hdmi_rx_0/U0/BlueDecoder/IBuffs/iserdese2_master/CLKB   
Min Period  n/a     ISERDESE2/CLK       n/a            1.667     5.000   3.333    ILOGIC_X0Y91     design_1_i/hdmi_rx_0/U0/BlueDecoder/IBuffs/iserdese2_slave/CLK     
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667     5.000   3.333    ILOGIC_X0Y91     design_1_i/hdmi_rx_0/U0/BlueDecoder/IBuffs/iserdese2_slave/CLKB    
Min Period  n/a     ISERDESE2/CLK       n/a            1.667     5.000   3.333    ILOGIC_X0Y98     design_1_i/hdmi_rx_0/U0/GreenDecoder/IBuffs/iserdese2_master/CLK   
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667     5.000   3.333    ILOGIC_X0Y98     design_1_i/hdmi_rx_0/U0/GreenDecoder/IBuffs/iserdese2_master/CLKB  
Min Period  n/a     ISERDESE2/CLK       n/a            1.667     5.000   3.333    ILOGIC_X0Y97     design_1_i/hdmi_rx_0/U0/GreenDecoder/IBuffs/iserdese2_slave/CLK    
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667     5.000   3.333    ILOGIC_X0Y97     design_1_i/hdmi_rx_0/U0/GreenDecoder/IBuffs/iserdese2_slave/CLKB   
Min Period  n/a     ISERDESE2/CLK       n/a            1.667     5.000   3.333    ILOGIC_X0Y96     design_1_i/hdmi_rx_0/U0/RedDecoder/IBuffs/iserdese2_master/CLK     
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667     5.000   3.333    ILOGIC_X0Y96     design_1_i/hdmi_rx_0/U0/RedDecoder/IBuffs/iserdese2_master/CLKB    
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   5.000   208.360  MMCME2_ADV_X0Y1  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1              



---------------------------------------------------------------------------------------------------
From Clock:  clk_1x
  To Clock:  clk_1x

Setup :            0  Failing Endpoints,  Worst Slack       10.371ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.371ns  (required time - arrival time)
  Source:                 design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/sobel/sum_val_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x rise@25.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        14.569ns  (logic 7.320ns (50.244%)  route 7.249ns (49.756%))
  Logic Levels:           20  (CARRY4=12 LUT1=1 LUT2=5 LUT3=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.144ns = ( 31.144 - 25.000 ) 
    Source Clock Delay      (SCD):    6.768ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.300 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.063     3.363    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.617     5.011    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.112 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         1.656     6.768    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X27Y88                                                      r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y88         FDCE (Prop_fdce_C_Q)         0.419     7.187 r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][2]/Q
                         net (fo=6, routed)           1.232     8.419    design_1_i/sobel9_0/U0/sobel/mult_val_reg[8]_0[2]
    SLICE_X23Y90         LUT3 (Prop_lut3_I0_O)        0.323     8.742 r  design_1_i/sobel9_0/U0/sobel/sum_val[4]_i_38/O
                         net (fo=1, routed)           0.433     9.176    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[4]_i_38
    SLICE_X23Y90         LUT2 (Prop_lut2_I0_O)        0.326     9.502 r  design_1_i/sobel9_0/U0/sobel/sum_val[4]_i_36/O
                         net (fo=2, routed)           0.784    10.286    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[4]_i_36
    SLICE_X26Y89         LUT2 (Prop_lut2_I1_O)        0.124    10.410 r  design_1_i/sobel9_0/U0/sobel/sum_val[0]_i_99/O
                         net (fo=1, routed)           0.000    10.410    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[0]_i_99
    SLICE_X26Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.811 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[0]_i_89/CO[3]
                         net (fo=1, routed)           0.000    10.811    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[0]_i_89
    SLICE_X26Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.145 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_91/O[1]
                         net (fo=2, routed)           0.618    11.763    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[7]_i_91
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.303    12.066 r  design_1_i/sobel9_0/U0/sobel/sum_val[7]_i_84/O
                         net (fo=1, routed)           0.000    12.066    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[7]_i_84
    SLICE_X28Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.709 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_75/O[3]
                         net (fo=2, routed)           0.648    13.357    design_1_i/sobel9_0/U0/sobel/n_4_sum_val_reg[7]_i_75
    SLICE_X29Y90         LUT2 (Prop_lut2_I1_O)        0.307    13.664 r  design_1_i/sobel9_0/U0/sobel/sum_val[7]_i_56/O
                         net (fo=1, routed)           0.000    13.664    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[7]_i_56
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.065 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    14.065    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[7]_i_46
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.287 f  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_106/O[0]
                         net (fo=2, routed)           0.786    15.073    design_1_i/sobel9_0/U0/sobel/n_7_sum_val_reg[9]_i_106
    SLICE_X27Y91         LUT1 (Prop_lut1_I0_O)        0.299    15.372 r  design_1_i/sobel9_0/U0/sobel/sum_val[9]_i_100/O
                         net (fo=1, routed)           0.000    15.372    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[9]_i_100
    SLICE_X27Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.904 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_57/CO[3]
                         net (fo=1, routed)           0.000    15.904    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_57
    SLICE_X27Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.018 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_345/CO[3]
                         net (fo=1, routed)           0.000    16.018    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_345
    SLICE_X27Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.352 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_286/O[1]
                         net (fo=1, routed)           0.815    17.167    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[9]_i_286
    SLICE_X24Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    18.003 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_125/CO[3]
                         net (fo=1, routed)           0.000    18.003    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_125
    SLICE_X24Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.120 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_119/CO[3]
                         net (fo=1, routed)           0.000    18.120    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_119
    SLICE_X24Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.443 f  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_81/O[1]
                         net (fo=1, routed)           0.638    19.082    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[9]_i_81
    SLICE_X25Y94         LUT2 (Prop_lut2_I1_O)        0.306    19.388 r  design_1_i/sobel9_0/U0/sobel/sum_val[9]_i_15/O
                         net (fo=1, routed)           0.000    19.388    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[9]_i_15
    SLICE_X25Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.920 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_4/CO[3]
                         net (fo=9, routed)           1.293    21.213    design_1_i/sobel9_0/U0/sobel/sum_val1
    SLICE_X30Y95         LUT3 (Prop_lut3_I1_O)        0.124    21.337 r  design_1_i/sobel9_0/U0/sobel/sum_val[5]_i_1/O
                         net (fo=1, routed)           0.000    21.337    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[5]_i_1
    SLICE_X30Y95         FDCE                                         r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)    25.000    25.000 r  
    H16                                               0.000    25.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000    25.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    25.883 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.162    27.045    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    27.129 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    28.089    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    29.007 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.561    29.568    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.659 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         1.486    31.144    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X30Y95                                                      r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[5]/C
                         clock pessimism              0.568    31.712    
                         clock uncertainty           -0.083    31.629    
    SLICE_X30Y95         FDCE (Setup_fdce_C_D)        0.079    31.708    design_1_i/sobel9_0/U0/sobel/sum_val_reg[5]
  -------------------------------------------------------------------
                         required time                         31.708    
                         arrival time                         -21.337    
  -------------------------------------------------------------------
                         slack                                 10.371    

Slack (MET) :             10.381ns  (required time - arrival time)
  Source:                 design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/sobel/sum_val_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x rise@25.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        14.598ns  (logic 7.349ns (50.343%)  route 7.249ns (49.657%))
  Logic Levels:           20  (CARRY4=12 LUT1=1 LUT2=5 LUT3=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.144ns = ( 31.144 - 25.000 ) 
    Source Clock Delay      (SCD):    6.768ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.300 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.063     3.363    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.617     5.011    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.112 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         1.656     6.768    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X27Y88                                                      r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y88         FDCE (Prop_fdce_C_Q)         0.419     7.187 r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][2]/Q
                         net (fo=6, routed)           1.232     8.419    design_1_i/sobel9_0/U0/sobel/mult_val_reg[8]_0[2]
    SLICE_X23Y90         LUT3 (Prop_lut3_I0_O)        0.323     8.742 r  design_1_i/sobel9_0/U0/sobel/sum_val[4]_i_38/O
                         net (fo=1, routed)           0.433     9.176    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[4]_i_38
    SLICE_X23Y90         LUT2 (Prop_lut2_I0_O)        0.326     9.502 r  design_1_i/sobel9_0/U0/sobel/sum_val[4]_i_36/O
                         net (fo=2, routed)           0.784    10.286    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[4]_i_36
    SLICE_X26Y89         LUT2 (Prop_lut2_I1_O)        0.124    10.410 r  design_1_i/sobel9_0/U0/sobel/sum_val[0]_i_99/O
                         net (fo=1, routed)           0.000    10.410    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[0]_i_99
    SLICE_X26Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.811 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[0]_i_89/CO[3]
                         net (fo=1, routed)           0.000    10.811    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[0]_i_89
    SLICE_X26Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.145 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_91/O[1]
                         net (fo=2, routed)           0.618    11.763    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[7]_i_91
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.303    12.066 r  design_1_i/sobel9_0/U0/sobel/sum_val[7]_i_84/O
                         net (fo=1, routed)           0.000    12.066    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[7]_i_84
    SLICE_X28Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.709 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_75/O[3]
                         net (fo=2, routed)           0.648    13.357    design_1_i/sobel9_0/U0/sobel/n_4_sum_val_reg[7]_i_75
    SLICE_X29Y90         LUT2 (Prop_lut2_I1_O)        0.307    13.664 r  design_1_i/sobel9_0/U0/sobel/sum_val[7]_i_56/O
                         net (fo=1, routed)           0.000    13.664    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[7]_i_56
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.065 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    14.065    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[7]_i_46
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.287 f  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_106/O[0]
                         net (fo=2, routed)           0.786    15.073    design_1_i/sobel9_0/U0/sobel/n_7_sum_val_reg[9]_i_106
    SLICE_X27Y91         LUT1 (Prop_lut1_I0_O)        0.299    15.372 r  design_1_i/sobel9_0/U0/sobel/sum_val[9]_i_100/O
                         net (fo=1, routed)           0.000    15.372    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[9]_i_100
    SLICE_X27Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.904 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_57/CO[3]
                         net (fo=1, routed)           0.000    15.904    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_57
    SLICE_X27Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.018 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_345/CO[3]
                         net (fo=1, routed)           0.000    16.018    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_345
    SLICE_X27Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.352 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_286/O[1]
                         net (fo=1, routed)           0.815    17.167    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[9]_i_286
    SLICE_X24Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    18.003 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_125/CO[3]
                         net (fo=1, routed)           0.000    18.003    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_125
    SLICE_X24Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.120 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_119/CO[3]
                         net (fo=1, routed)           0.000    18.120    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_119
    SLICE_X24Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.443 f  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_81/O[1]
                         net (fo=1, routed)           0.638    19.082    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[9]_i_81
    SLICE_X25Y94         LUT2 (Prop_lut2_I1_O)        0.306    19.388 r  design_1_i/sobel9_0/U0/sobel/sum_val[9]_i_15/O
                         net (fo=1, routed)           0.000    19.388    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[9]_i_15
    SLICE_X25Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.920 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_4/CO[3]
                         net (fo=9, routed)           1.293    21.213    design_1_i/sobel9_0/U0/sobel/sum_val1
    SLICE_X30Y95         LUT3 (Prop_lut3_I1_O)        0.153    21.366 r  design_1_i/sobel9_0/U0/sobel/sum_val[6]_i_1/O
                         net (fo=1, routed)           0.000    21.366    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[6]_i_1
    SLICE_X30Y95         FDCE                                         r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)    25.000    25.000 r  
    H16                                               0.000    25.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000    25.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    25.883 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.162    27.045    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    27.129 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    28.089    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    29.007 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.561    29.568    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.659 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         1.486    31.144    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X30Y95                                                      r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[6]/C
                         clock pessimism              0.568    31.712    
                         clock uncertainty           -0.083    31.629    
    SLICE_X30Y95         FDCE (Setup_fdce_C_D)        0.118    31.747    design_1_i/sobel9_0/U0/sobel/sum_val_reg[6]
  -------------------------------------------------------------------
                         required time                         31.747    
                         arrival time                         -21.366    
  -------------------------------------------------------------------
                         slack                                 10.381    

Slack (MET) :             10.503ns  (required time - arrival time)
  Source:                 design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/sobel/sum_val_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x rise@25.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        14.439ns  (logic 7.320ns (50.695%)  route 7.119ns (49.305%))
  Logic Levels:           20  (CARRY4=12 LUT1=1 LUT2=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.144ns = ( 31.144 - 25.000 ) 
    Source Clock Delay      (SCD):    6.768ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.300 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.063     3.363    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.617     5.011    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.112 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         1.656     6.768    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X27Y88                                                      r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y88         FDCE (Prop_fdce_C_Q)         0.419     7.187 r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][2]/Q
                         net (fo=6, routed)           1.232     8.419    design_1_i/sobel9_0/U0/sobel/mult_val_reg[8]_0[2]
    SLICE_X23Y90         LUT3 (Prop_lut3_I0_O)        0.323     8.742 r  design_1_i/sobel9_0/U0/sobel/sum_val[4]_i_38/O
                         net (fo=1, routed)           0.433     9.176    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[4]_i_38
    SLICE_X23Y90         LUT2 (Prop_lut2_I0_O)        0.326     9.502 r  design_1_i/sobel9_0/U0/sobel/sum_val[4]_i_36/O
                         net (fo=2, routed)           0.784    10.286    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[4]_i_36
    SLICE_X26Y89         LUT2 (Prop_lut2_I1_O)        0.124    10.410 r  design_1_i/sobel9_0/U0/sobel/sum_val[0]_i_99/O
                         net (fo=1, routed)           0.000    10.410    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[0]_i_99
    SLICE_X26Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.811 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[0]_i_89/CO[3]
                         net (fo=1, routed)           0.000    10.811    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[0]_i_89
    SLICE_X26Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.145 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_91/O[1]
                         net (fo=2, routed)           0.618    11.763    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[7]_i_91
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.303    12.066 r  design_1_i/sobel9_0/U0/sobel/sum_val[7]_i_84/O
                         net (fo=1, routed)           0.000    12.066    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[7]_i_84
    SLICE_X28Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.709 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_75/O[3]
                         net (fo=2, routed)           0.648    13.357    design_1_i/sobel9_0/U0/sobel/n_4_sum_val_reg[7]_i_75
    SLICE_X29Y90         LUT2 (Prop_lut2_I1_O)        0.307    13.664 r  design_1_i/sobel9_0/U0/sobel/sum_val[7]_i_56/O
                         net (fo=1, routed)           0.000    13.664    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[7]_i_56
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.065 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    14.065    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[7]_i_46
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.287 f  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_106/O[0]
                         net (fo=2, routed)           0.786    15.073    design_1_i/sobel9_0/U0/sobel/n_7_sum_val_reg[9]_i_106
    SLICE_X27Y91         LUT1 (Prop_lut1_I0_O)        0.299    15.372 r  design_1_i/sobel9_0/U0/sobel/sum_val[9]_i_100/O
                         net (fo=1, routed)           0.000    15.372    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[9]_i_100
    SLICE_X27Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.904 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_57/CO[3]
                         net (fo=1, routed)           0.000    15.904    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_57
    SLICE_X27Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.018 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_345/CO[3]
                         net (fo=1, routed)           0.000    16.018    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_345
    SLICE_X27Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.352 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_286/O[1]
                         net (fo=1, routed)           0.815    17.167    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[9]_i_286
    SLICE_X24Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    18.003 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_125/CO[3]
                         net (fo=1, routed)           0.000    18.003    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_125
    SLICE_X24Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.120 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_119/CO[3]
                         net (fo=1, routed)           0.000    18.120    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_119
    SLICE_X24Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.443 f  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_81/O[1]
                         net (fo=1, routed)           0.638    19.082    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[9]_i_81
    SLICE_X25Y94         LUT2 (Prop_lut2_I1_O)        0.306    19.388 r  design_1_i/sobel9_0/U0/sobel/sum_val[9]_i_15/O
                         net (fo=1, routed)           0.000    19.388    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[9]_i_15
    SLICE_X25Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.920 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_4/CO[3]
                         net (fo=9, routed)           1.164    21.083    design_1_i/sobel9_0/U0/sobel/sum_val1
    SLICE_X30Y95         LUT4 (Prop_lut4_I2_O)        0.124    21.207 r  design_1_i/sobel9_0/U0/sobel/sum_val[2]_i_1/O
                         net (fo=1, routed)           0.000    21.207    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[2]_i_1
    SLICE_X30Y95         FDCE                                         r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)    25.000    25.000 r  
    H16                                               0.000    25.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000    25.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    25.883 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.162    27.045    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    27.129 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    28.089    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    29.007 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.561    29.568    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.659 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         1.486    31.144    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X30Y95                                                      r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[2]/C
                         clock pessimism              0.568    31.712    
                         clock uncertainty           -0.083    31.629    
    SLICE_X30Y95         FDCE (Setup_fdce_C_D)        0.081    31.710    design_1_i/sobel9_0/U0/sobel/sum_val_reg[2]
  -------------------------------------------------------------------
                         required time                         31.710    
                         arrival time                         -21.207    
  -------------------------------------------------------------------
                         slack                                 10.503    

Slack (MET) :             10.510ns  (required time - arrival time)
  Source:                 design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/sobel/sum_val_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x rise@25.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        14.428ns  (logic 7.320ns (50.734%)  route 7.108ns (49.266%))
  Logic Levels:           20  (CARRY4=12 LUT1=1 LUT2=5 LUT3=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.144ns = ( 31.144 - 25.000 ) 
    Source Clock Delay      (SCD):    6.768ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.300 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.063     3.363    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.617     5.011    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.112 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         1.656     6.768    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X27Y88                                                      r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y88         FDCE (Prop_fdce_C_Q)         0.419     7.187 r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][2]/Q
                         net (fo=6, routed)           1.232     8.419    design_1_i/sobel9_0/U0/sobel/mult_val_reg[8]_0[2]
    SLICE_X23Y90         LUT3 (Prop_lut3_I0_O)        0.323     8.742 r  design_1_i/sobel9_0/U0/sobel/sum_val[4]_i_38/O
                         net (fo=1, routed)           0.433     9.176    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[4]_i_38
    SLICE_X23Y90         LUT2 (Prop_lut2_I0_O)        0.326     9.502 r  design_1_i/sobel9_0/U0/sobel/sum_val[4]_i_36/O
                         net (fo=2, routed)           0.784    10.286    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[4]_i_36
    SLICE_X26Y89         LUT2 (Prop_lut2_I1_O)        0.124    10.410 r  design_1_i/sobel9_0/U0/sobel/sum_val[0]_i_99/O
                         net (fo=1, routed)           0.000    10.410    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[0]_i_99
    SLICE_X26Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.811 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[0]_i_89/CO[3]
                         net (fo=1, routed)           0.000    10.811    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[0]_i_89
    SLICE_X26Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.145 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_91/O[1]
                         net (fo=2, routed)           0.618    11.763    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[7]_i_91
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.303    12.066 r  design_1_i/sobel9_0/U0/sobel/sum_val[7]_i_84/O
                         net (fo=1, routed)           0.000    12.066    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[7]_i_84
    SLICE_X28Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.709 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_75/O[3]
                         net (fo=2, routed)           0.648    13.357    design_1_i/sobel9_0/U0/sobel/n_4_sum_val_reg[7]_i_75
    SLICE_X29Y90         LUT2 (Prop_lut2_I1_O)        0.307    13.664 r  design_1_i/sobel9_0/U0/sobel/sum_val[7]_i_56/O
                         net (fo=1, routed)           0.000    13.664    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[7]_i_56
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.065 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    14.065    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[7]_i_46
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.287 f  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_106/O[0]
                         net (fo=2, routed)           0.786    15.073    design_1_i/sobel9_0/U0/sobel/n_7_sum_val_reg[9]_i_106
    SLICE_X27Y91         LUT1 (Prop_lut1_I0_O)        0.299    15.372 r  design_1_i/sobel9_0/U0/sobel/sum_val[9]_i_100/O
                         net (fo=1, routed)           0.000    15.372    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[9]_i_100
    SLICE_X27Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.904 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_57/CO[3]
                         net (fo=1, routed)           0.000    15.904    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_57
    SLICE_X27Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.018 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_345/CO[3]
                         net (fo=1, routed)           0.000    16.018    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_345
    SLICE_X27Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.352 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_286/O[1]
                         net (fo=1, routed)           0.815    17.167    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[9]_i_286
    SLICE_X24Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    18.003 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_125/CO[3]
                         net (fo=1, routed)           0.000    18.003    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_125
    SLICE_X24Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.120 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_119/CO[3]
                         net (fo=1, routed)           0.000    18.120    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_119
    SLICE_X24Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.443 f  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_81/O[1]
                         net (fo=1, routed)           0.638    19.082    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[9]_i_81
    SLICE_X25Y94         LUT2 (Prop_lut2_I1_O)        0.306    19.388 r  design_1_i/sobel9_0/U0/sobel/sum_val[9]_i_15/O
                         net (fo=1, routed)           0.000    19.388    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[9]_i_15
    SLICE_X25Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.920 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_4/CO[3]
                         net (fo=9, routed)           1.153    21.072    design_1_i/sobel9_0/U0/sobel/sum_val1
    SLICE_X30Y95         LUT3 (Prop_lut3_I1_O)        0.124    21.196 r  design_1_i/sobel9_0/U0/sobel/sum_val[1]_i_1/O
                         net (fo=1, routed)           0.000    21.196    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[1]_i_1
    SLICE_X30Y95         FDCE                                         r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)    25.000    25.000 r  
    H16                                               0.000    25.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000    25.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    25.883 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.162    27.045    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    27.129 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    28.089    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    29.007 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.561    29.568    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.659 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         1.486    31.144    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X30Y95                                                      r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[1]/C
                         clock pessimism              0.568    31.712    
                         clock uncertainty           -0.083    31.629    
    SLICE_X30Y95         FDCE (Setup_fdce_C_D)        0.077    31.706    design_1_i/sobel9_0/U0/sobel/sum_val_reg[1]
  -------------------------------------------------------------------
                         required time                         31.706    
                         arrival time                         -21.196    
  -------------------------------------------------------------------
                         slack                                 10.510    

Slack (MET) :             10.511ns  (required time - arrival time)
  Source:                 design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/sobel/sum_val_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x rise@25.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        14.378ns  (logic 7.246ns (50.397%)  route 7.132ns (49.603%))
  Logic Levels:           20  (CARRY4=12 LUT1=1 LUT2=5 LUT3=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.145ns = ( 31.145 - 25.000 ) 
    Source Clock Delay      (SCD):    6.770ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.300 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.063     3.363    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.617     5.011    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.112 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         1.658     6.770    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X30Y89                                                      r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y89         FDCE (Prop_fdce_C_Q)         0.518     7.288 r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][0]/Q
                         net (fo=12, routed)          1.296     8.584    design_1_i/sobel9_0/U0/sobel/mult_val_reg[8]_0[0]
    SLICE_X23Y90         LUT3 (Prop_lut3_I1_O)        0.150     8.734 r  design_1_i/sobel9_0/U0/sobel/sum_val[4]_i_38/O
                         net (fo=1, routed)           0.433     9.168    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[4]_i_38
    SLICE_X23Y90         LUT2 (Prop_lut2_I0_O)        0.326     9.494 r  design_1_i/sobel9_0/U0/sobel/sum_val[4]_i_36/O
                         net (fo=2, routed)           0.784    10.278    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[4]_i_36
    SLICE_X26Y89         LUT2 (Prop_lut2_I1_O)        0.124    10.402 r  design_1_i/sobel9_0/U0/sobel/sum_val[0]_i_99/O
                         net (fo=1, routed)           0.000    10.402    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[0]_i_99
    SLICE_X26Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.803 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[0]_i_89/CO[3]
                         net (fo=1, routed)           0.000    10.803    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[0]_i_89
    SLICE_X26Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.137 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_91/O[1]
                         net (fo=2, routed)           0.618    11.755    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[7]_i_91
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.303    12.058 r  design_1_i/sobel9_0/U0/sobel/sum_val[7]_i_84/O
                         net (fo=1, routed)           0.000    12.058    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[7]_i_84
    SLICE_X28Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.701 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_75/O[3]
                         net (fo=2, routed)           0.648    13.349    design_1_i/sobel9_0/U0/sobel/n_4_sum_val_reg[7]_i_75
    SLICE_X29Y90         LUT2 (Prop_lut2_I1_O)        0.307    13.656 r  design_1_i/sobel9_0/U0/sobel/sum_val[7]_i_56/O
                         net (fo=1, routed)           0.000    13.656    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[7]_i_56
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.057 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    14.057    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[7]_i_46
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.279 f  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_106/O[0]
                         net (fo=2, routed)           0.786    15.065    design_1_i/sobel9_0/U0/sobel/n_7_sum_val_reg[9]_i_106
    SLICE_X27Y91         LUT1 (Prop_lut1_I0_O)        0.299    15.364 r  design_1_i/sobel9_0/U0/sobel/sum_val[9]_i_100/O
                         net (fo=1, routed)           0.000    15.364    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[9]_i_100
    SLICE_X27Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.896 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_57/CO[3]
                         net (fo=1, routed)           0.000    15.896    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_57
    SLICE_X27Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.010 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_345/CO[3]
                         net (fo=1, routed)           0.000    16.010    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_345
    SLICE_X27Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.344 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_286/O[1]
                         net (fo=1, routed)           0.815    17.159    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[9]_i_286
    SLICE_X24Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    17.995 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_125/CO[3]
                         net (fo=1, routed)           0.000    17.995    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_125
    SLICE_X24Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.112 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_119/CO[3]
                         net (fo=1, routed)           0.000    18.112    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_119
    SLICE_X24Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.435 f  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_81/O[1]
                         net (fo=1, routed)           0.638    19.074    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[9]_i_81
    SLICE_X25Y94         LUT2 (Prop_lut2_I1_O)        0.306    19.380 r  design_1_i/sobel9_0/U0/sobel/sum_val[9]_i_15/O
                         net (fo=1, routed)           0.000    19.380    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[9]_i_15
    SLICE_X25Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.912 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_4/CO[3]
                         net (fo=9, routed)           1.112    21.024    design_1_i/sobel9_0/U0/sobel/sum_val1
    SLICE_X27Y97         LUT3 (Prop_lut3_I1_O)        0.124    21.148 r  design_1_i/sobel9_0/U0/sobel/sum_val[8]_i_1/O
                         net (fo=1, routed)           0.000    21.148    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[8]_i_1
    SLICE_X27Y97         FDCE                                         r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)    25.000    25.000 r  
    H16                                               0.000    25.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000    25.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    25.883 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.162    27.045    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    27.129 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    28.089    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    29.007 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.561    29.568    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.659 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         1.487    31.145    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X27Y97                                                      r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[8]/C
                         clock pessimism              0.568    31.713    
                         clock uncertainty           -0.083    31.630    
    SLICE_X27Y97         FDCE (Setup_fdce_C_D)        0.029    31.659    design_1_i/sobel9_0/U0/sobel/sum_val_reg[8]
  -------------------------------------------------------------------
                         required time                         31.659    
                         arrival time                         -21.148    
  -------------------------------------------------------------------
                         slack                                 10.511    

Slack (MET) :             10.547ns  (required time - arrival time)
  Source:                 design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/sobel/sum_val_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x rise@25.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        14.432ns  (logic 7.313ns (50.671%)  route 7.119ns (49.329%))
  Logic Levels:           20  (CARRY4=12 LUT1=1 LUT2=5 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.144ns = ( 31.144 - 25.000 ) 
    Source Clock Delay      (SCD):    6.768ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.300 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.063     3.363    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.617     5.011    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.112 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         1.656     6.768    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X27Y88                                                      r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y88         FDCE (Prop_fdce_C_Q)         0.419     7.187 r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][2]/Q
                         net (fo=6, routed)           1.232     8.419    design_1_i/sobel9_0/U0/sobel/mult_val_reg[8]_0[2]
    SLICE_X23Y90         LUT3 (Prop_lut3_I0_O)        0.323     8.742 r  design_1_i/sobel9_0/U0/sobel/sum_val[4]_i_38/O
                         net (fo=1, routed)           0.433     9.176    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[4]_i_38
    SLICE_X23Y90         LUT2 (Prop_lut2_I0_O)        0.326     9.502 r  design_1_i/sobel9_0/U0/sobel/sum_val[4]_i_36/O
                         net (fo=2, routed)           0.784    10.286    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[4]_i_36
    SLICE_X26Y89         LUT2 (Prop_lut2_I1_O)        0.124    10.410 r  design_1_i/sobel9_0/U0/sobel/sum_val[0]_i_99/O
                         net (fo=1, routed)           0.000    10.410    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[0]_i_99
    SLICE_X26Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.811 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[0]_i_89/CO[3]
                         net (fo=1, routed)           0.000    10.811    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[0]_i_89
    SLICE_X26Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.145 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_91/O[1]
                         net (fo=2, routed)           0.618    11.763    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[7]_i_91
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.303    12.066 r  design_1_i/sobel9_0/U0/sobel/sum_val[7]_i_84/O
                         net (fo=1, routed)           0.000    12.066    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[7]_i_84
    SLICE_X28Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.709 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_75/O[3]
                         net (fo=2, routed)           0.648    13.357    design_1_i/sobel9_0/U0/sobel/n_4_sum_val_reg[7]_i_75
    SLICE_X29Y90         LUT2 (Prop_lut2_I1_O)        0.307    13.664 r  design_1_i/sobel9_0/U0/sobel/sum_val[7]_i_56/O
                         net (fo=1, routed)           0.000    13.664    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[7]_i_56
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.065 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    14.065    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[7]_i_46
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.287 f  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_106/O[0]
                         net (fo=2, routed)           0.786    15.073    design_1_i/sobel9_0/U0/sobel/n_7_sum_val_reg[9]_i_106
    SLICE_X27Y91         LUT1 (Prop_lut1_I0_O)        0.299    15.372 r  design_1_i/sobel9_0/U0/sobel/sum_val[9]_i_100/O
                         net (fo=1, routed)           0.000    15.372    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[9]_i_100
    SLICE_X27Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.904 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_57/CO[3]
                         net (fo=1, routed)           0.000    15.904    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_57
    SLICE_X27Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.018 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_345/CO[3]
                         net (fo=1, routed)           0.000    16.018    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_345
    SLICE_X27Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.352 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_286/O[1]
                         net (fo=1, routed)           0.815    17.167    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[9]_i_286
    SLICE_X24Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    18.003 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_125/CO[3]
                         net (fo=1, routed)           0.000    18.003    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_125
    SLICE_X24Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.120 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_119/CO[3]
                         net (fo=1, routed)           0.000    18.120    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_119
    SLICE_X24Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.443 f  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_81/O[1]
                         net (fo=1, routed)           0.638    19.082    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[9]_i_81
    SLICE_X25Y94         LUT2 (Prop_lut2_I1_O)        0.306    19.388 r  design_1_i/sobel9_0/U0/sobel/sum_val[9]_i_15/O
                         net (fo=1, routed)           0.000    19.388    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[9]_i_15
    SLICE_X25Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.920 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_4/CO[3]
                         net (fo=9, routed)           1.164    21.083    design_1_i/sobel9_0/U0/sobel/sum_val1
    SLICE_X30Y95         LUT5 (Prop_lut5_I3_O)        0.117    21.200 r  design_1_i/sobel9_0/U0/sobel/sum_val[3]_i_1/O
                         net (fo=1, routed)           0.000    21.200    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[3]_i_1
    SLICE_X30Y95         FDCE                                         r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)    25.000    25.000 r  
    H16                                               0.000    25.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000    25.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    25.883 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.162    27.045    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    27.129 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    28.089    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    29.007 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.561    29.568    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.659 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         1.486    31.144    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X30Y95                                                      r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[3]/C
                         clock pessimism              0.568    31.712    
                         clock uncertainty           -0.083    31.629    
    SLICE_X30Y95         FDCE (Setup_fdce_C_D)        0.118    31.747    design_1_i/sobel9_0/U0/sobel/sum_val_reg[3]
  -------------------------------------------------------------------
                         required time                         31.747    
                         arrival time                         -21.200    
  -------------------------------------------------------------------
                         slack                                 10.547    

Slack (MET) :             10.559ns  (required time - arrival time)
  Source:                 design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x rise@25.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        14.420ns  (logic 7.312ns (50.707%)  route 7.108ns (49.293%))
  Logic Levels:           20  (CARRY4=12 LUT1=1 LUT2=5 LUT3=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.144ns = ( 31.144 - 25.000 ) 
    Source Clock Delay      (SCD):    6.768ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.300 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.063     3.363    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.617     5.011    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.112 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         1.656     6.768    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X27Y88                                                      r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y88         FDCE (Prop_fdce_C_Q)         0.419     7.187 r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][2]/Q
                         net (fo=6, routed)           1.232     8.419    design_1_i/sobel9_0/U0/sobel/mult_val_reg[8]_0[2]
    SLICE_X23Y90         LUT3 (Prop_lut3_I0_O)        0.323     8.742 r  design_1_i/sobel9_0/U0/sobel/sum_val[4]_i_38/O
                         net (fo=1, routed)           0.433     9.176    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[4]_i_38
    SLICE_X23Y90         LUT2 (Prop_lut2_I0_O)        0.326     9.502 r  design_1_i/sobel9_0/U0/sobel/sum_val[4]_i_36/O
                         net (fo=2, routed)           0.784    10.286    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[4]_i_36
    SLICE_X26Y89         LUT2 (Prop_lut2_I1_O)        0.124    10.410 r  design_1_i/sobel9_0/U0/sobel/sum_val[0]_i_99/O
                         net (fo=1, routed)           0.000    10.410    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[0]_i_99
    SLICE_X26Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.811 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[0]_i_89/CO[3]
                         net (fo=1, routed)           0.000    10.811    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[0]_i_89
    SLICE_X26Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.145 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_91/O[1]
                         net (fo=2, routed)           0.618    11.763    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[7]_i_91
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.303    12.066 r  design_1_i/sobel9_0/U0/sobel/sum_val[7]_i_84/O
                         net (fo=1, routed)           0.000    12.066    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[7]_i_84
    SLICE_X28Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.709 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_75/O[3]
                         net (fo=2, routed)           0.648    13.357    design_1_i/sobel9_0/U0/sobel/n_4_sum_val_reg[7]_i_75
    SLICE_X29Y90         LUT2 (Prop_lut2_I1_O)        0.307    13.664 r  design_1_i/sobel9_0/U0/sobel/sum_val[7]_i_56/O
                         net (fo=1, routed)           0.000    13.664    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[7]_i_56
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.065 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    14.065    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[7]_i_46
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.287 f  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_106/O[0]
                         net (fo=2, routed)           0.786    15.073    design_1_i/sobel9_0/U0/sobel/n_7_sum_val_reg[9]_i_106
    SLICE_X27Y91         LUT1 (Prop_lut1_I0_O)        0.299    15.372 r  design_1_i/sobel9_0/U0/sobel/sum_val[9]_i_100/O
                         net (fo=1, routed)           0.000    15.372    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[9]_i_100
    SLICE_X27Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.904 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_57/CO[3]
                         net (fo=1, routed)           0.000    15.904    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_57
    SLICE_X27Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.018 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_345/CO[3]
                         net (fo=1, routed)           0.000    16.018    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_345
    SLICE_X27Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.352 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_286/O[1]
                         net (fo=1, routed)           0.815    17.167    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[9]_i_286
    SLICE_X24Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    18.003 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_125/CO[3]
                         net (fo=1, routed)           0.000    18.003    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_125
    SLICE_X24Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.120 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_119/CO[3]
                         net (fo=1, routed)           0.000    18.120    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_119
    SLICE_X24Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.443 f  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_81/O[1]
                         net (fo=1, routed)           0.638    19.082    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[9]_i_81
    SLICE_X25Y94         LUT2 (Prop_lut2_I1_O)        0.306    19.388 r  design_1_i/sobel9_0/U0/sobel/sum_val[9]_i_15/O
                         net (fo=1, routed)           0.000    19.388    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[9]_i_15
    SLICE_X25Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.920 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_4/CO[3]
                         net (fo=9, routed)           1.153    21.072    design_1_i/sobel9_0/U0/sobel/sum_val1
    SLICE_X30Y95         LUT3 (Prop_lut3_I1_O)        0.116    21.188 r  design_1_i/sobel9_0/U0/sobel/sum_val[7]_i_1/O
                         net (fo=1, routed)           0.000    21.188    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[7]_i_1
    SLICE_X30Y95         FDCE                                         r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)    25.000    25.000 r  
    H16                                               0.000    25.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000    25.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    25.883 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.162    27.045    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    27.129 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    28.089    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    29.007 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.561    29.568    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.659 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         1.486    31.144    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X30Y95                                                      r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]/C
                         clock pessimism              0.568    31.712    
                         clock uncertainty           -0.083    31.629    
    SLICE_X30Y95         FDCE (Setup_fdce_C_D)        0.118    31.747    design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]
  -------------------------------------------------------------------
                         required time                         31.747    
                         arrival time                         -21.188    
  -------------------------------------------------------------------
                         slack                                 10.559    

Slack (MET) :             10.563ns  (required time - arrival time)
  Source:                 design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x rise@25.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        14.372ns  (logic 7.240ns (50.376%)  route 7.132ns (49.624%))
  Logic Levels:           20  (CARRY4=12 LUT1=1 LUT2=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.145ns = ( 31.145 - 25.000 ) 
    Source Clock Delay      (SCD):    6.770ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.300 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.063     3.363    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.617     5.011    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.112 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         1.658     6.770    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X30Y89                                                      r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y89         FDCE (Prop_fdce_C_Q)         0.518     7.288 r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][0]/Q
                         net (fo=12, routed)          1.296     8.584    design_1_i/sobel9_0/U0/sobel/mult_val_reg[8]_0[0]
    SLICE_X23Y90         LUT3 (Prop_lut3_I1_O)        0.150     8.734 r  design_1_i/sobel9_0/U0/sobel/sum_val[4]_i_38/O
                         net (fo=1, routed)           0.433     9.168    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[4]_i_38
    SLICE_X23Y90         LUT2 (Prop_lut2_I0_O)        0.326     9.494 r  design_1_i/sobel9_0/U0/sobel/sum_val[4]_i_36/O
                         net (fo=2, routed)           0.784    10.278    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[4]_i_36
    SLICE_X26Y89         LUT2 (Prop_lut2_I1_O)        0.124    10.402 r  design_1_i/sobel9_0/U0/sobel/sum_val[0]_i_99/O
                         net (fo=1, routed)           0.000    10.402    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[0]_i_99
    SLICE_X26Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.803 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[0]_i_89/CO[3]
                         net (fo=1, routed)           0.000    10.803    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[0]_i_89
    SLICE_X26Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.137 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_91/O[1]
                         net (fo=2, routed)           0.618    11.755    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[7]_i_91
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.303    12.058 r  design_1_i/sobel9_0/U0/sobel/sum_val[7]_i_84/O
                         net (fo=1, routed)           0.000    12.058    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[7]_i_84
    SLICE_X28Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.701 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_75/O[3]
                         net (fo=2, routed)           0.648    13.349    design_1_i/sobel9_0/U0/sobel/n_4_sum_val_reg[7]_i_75
    SLICE_X29Y90         LUT2 (Prop_lut2_I1_O)        0.307    13.656 r  design_1_i/sobel9_0/U0/sobel/sum_val[7]_i_56/O
                         net (fo=1, routed)           0.000    13.656    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[7]_i_56
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.057 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    14.057    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[7]_i_46
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.279 f  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_106/O[0]
                         net (fo=2, routed)           0.786    15.065    design_1_i/sobel9_0/U0/sobel/n_7_sum_val_reg[9]_i_106
    SLICE_X27Y91         LUT1 (Prop_lut1_I0_O)        0.299    15.364 r  design_1_i/sobel9_0/U0/sobel/sum_val[9]_i_100/O
                         net (fo=1, routed)           0.000    15.364    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[9]_i_100
    SLICE_X27Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.896 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_57/CO[3]
                         net (fo=1, routed)           0.000    15.896    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_57
    SLICE_X27Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.010 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_345/CO[3]
                         net (fo=1, routed)           0.000    16.010    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_345
    SLICE_X27Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.344 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_286/O[1]
                         net (fo=1, routed)           0.815    17.159    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[9]_i_286
    SLICE_X24Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    17.995 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_125/CO[3]
                         net (fo=1, routed)           0.000    17.995    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_125
    SLICE_X24Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.112 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_119/CO[3]
                         net (fo=1, routed)           0.000    18.112    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_119
    SLICE_X24Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.435 f  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_81/O[1]
                         net (fo=1, routed)           0.638    19.074    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[9]_i_81
    SLICE_X25Y94         LUT2 (Prop_lut2_I1_O)        0.306    19.380 r  design_1_i/sobel9_0/U0/sobel/sum_val[9]_i_15/O
                         net (fo=1, routed)           0.000    19.380    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[9]_i_15
    SLICE_X25Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.912 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_4/CO[3]
                         net (fo=9, routed)           1.112    21.024    design_1_i/sobel9_0/U0/sobel/sum_val1
    SLICE_X27Y97         LUT4 (Prop_lut4_I2_O)        0.118    21.142 r  design_1_i/sobel9_0/U0/sobel/sum_val[9]_i_1/O
                         net (fo=1, routed)           0.000    21.142    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[9]_i_1
    SLICE_X27Y97         FDCE                                         r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)    25.000    25.000 r  
    H16                                               0.000    25.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000    25.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    25.883 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.162    27.045    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    27.129 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    28.089    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    29.007 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.561    29.568    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.659 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         1.487    31.145    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X27Y97                                                      r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]/C
                         clock pessimism              0.568    31.713    
                         clock uncertainty           -0.083    31.630    
    SLICE_X27Y97         FDCE (Setup_fdce_C_D)        0.075    31.705    design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]
  -------------------------------------------------------------------
                         required time                         31.705    
                         arrival time                         -21.142    
  -------------------------------------------------------------------
                         slack                                 10.563    

Slack (MET) :             10.639ns  (required time - arrival time)
  Source:                 design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/sobel/sum_val_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x rise@25.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        14.299ns  (logic 7.320ns (51.193%)  route 6.979ns (48.807%))
  Logic Levels:           20  (CARRY4=12 LUT1=1 LUT2=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.144ns = ( 31.144 - 25.000 ) 
    Source Clock Delay      (SCD):    6.768ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.300 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.063     3.363    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.617     5.011    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.112 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         1.656     6.768    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X27Y88                                                      r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y88         FDCE (Prop_fdce_C_Q)         0.419     7.187 r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][2]/Q
                         net (fo=6, routed)           1.232     8.419    design_1_i/sobel9_0/U0/sobel/mult_val_reg[8]_0[2]
    SLICE_X23Y90         LUT3 (Prop_lut3_I0_O)        0.323     8.742 r  design_1_i/sobel9_0/U0/sobel/sum_val[4]_i_38/O
                         net (fo=1, routed)           0.433     9.176    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[4]_i_38
    SLICE_X23Y90         LUT2 (Prop_lut2_I0_O)        0.326     9.502 r  design_1_i/sobel9_0/U0/sobel/sum_val[4]_i_36/O
                         net (fo=2, routed)           0.784    10.286    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[4]_i_36
    SLICE_X26Y89         LUT2 (Prop_lut2_I1_O)        0.124    10.410 r  design_1_i/sobel9_0/U0/sobel/sum_val[0]_i_99/O
                         net (fo=1, routed)           0.000    10.410    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[0]_i_99
    SLICE_X26Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.811 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[0]_i_89/CO[3]
                         net (fo=1, routed)           0.000    10.811    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[0]_i_89
    SLICE_X26Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.145 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_91/O[1]
                         net (fo=2, routed)           0.618    11.763    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[7]_i_91
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.303    12.066 r  design_1_i/sobel9_0/U0/sobel/sum_val[7]_i_84/O
                         net (fo=1, routed)           0.000    12.066    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[7]_i_84
    SLICE_X28Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.709 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_75/O[3]
                         net (fo=2, routed)           0.648    13.357    design_1_i/sobel9_0/U0/sobel/n_4_sum_val_reg[7]_i_75
    SLICE_X29Y90         LUT2 (Prop_lut2_I1_O)        0.307    13.664 r  design_1_i/sobel9_0/U0/sobel/sum_val[7]_i_56/O
                         net (fo=1, routed)           0.000    13.664    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[7]_i_56
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.065 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    14.065    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[7]_i_46
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.287 f  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_106/O[0]
                         net (fo=2, routed)           0.786    15.073    design_1_i/sobel9_0/U0/sobel/n_7_sum_val_reg[9]_i_106
    SLICE_X27Y91         LUT1 (Prop_lut1_I0_O)        0.299    15.372 r  design_1_i/sobel9_0/U0/sobel/sum_val[9]_i_100/O
                         net (fo=1, routed)           0.000    15.372    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[9]_i_100
    SLICE_X27Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.904 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_57/CO[3]
                         net (fo=1, routed)           0.000    15.904    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_57
    SLICE_X27Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.018 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_345/CO[3]
                         net (fo=1, routed)           0.000    16.018    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_345
    SLICE_X27Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.352 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_286/O[1]
                         net (fo=1, routed)           0.815    17.167    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[9]_i_286
    SLICE_X24Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    18.003 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_125/CO[3]
                         net (fo=1, routed)           0.000    18.003    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_125
    SLICE_X24Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.120 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_119/CO[3]
                         net (fo=1, routed)           0.000    18.120    design_1_i/sobel9_0/U0/sobel/n_0_sum_val_reg[9]_i_119
    SLICE_X24Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.443 f  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_81/O[1]
                         net (fo=1, routed)           0.638    19.082    design_1_i/sobel9_0/U0/sobel/n_6_sum_val_reg[9]_i_81
    SLICE_X25Y94         LUT2 (Prop_lut2_I1_O)        0.306    19.388 r  design_1_i/sobel9_0/U0/sobel/sum_val[9]_i_15/O
                         net (fo=1, routed)           0.000    19.388    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[9]_i_15
    SLICE_X25Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.920 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[9]_i_4/CO[3]
                         net (fo=9, routed)           1.023    20.943    design_1_i/sobel9_0/U0/sobel/sum_val1
    SLICE_X30Y94         LUT6 (Prop_lut6_I4_O)        0.124    21.067 r  design_1_i/sobel9_0/U0/sobel/sum_val[4]_i_1/O
                         net (fo=1, routed)           0.000    21.067    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[4]_i_1
    SLICE_X30Y94         FDCE                                         r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)    25.000    25.000 r  
    H16                                               0.000    25.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000    25.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    25.883 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.162    27.045    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    27.129 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    28.089    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    29.007 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.561    29.568    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.659 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         1.486    31.144    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X30Y94                                                      r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[4]/C
                         clock pessimism              0.568    31.712    
                         clock uncertainty           -0.083    31.629    
    SLICE_X30Y94         FDCE (Setup_fdce_C_D)        0.077    31.706    design_1_i/sobel9_0/U0/sobel/sum_val_reg[4]
  -------------------------------------------------------------------
                         required time                         31.706    
                         arrival time                         -21.067    
  -------------------------------------------------------------------
                         slack                                 10.639    

Slack (MET) :             18.205ns  (required time - arrival time)
  Source:                 design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/sobel/sum_val_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x rise@25.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 3.079ns (45.637%)  route 3.668ns (54.362%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 31.138 - 25.000 ) 
    Source Clock Delay      (SCD):    6.770ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.300 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.063     3.363    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.617     5.011    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.112 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         1.658     6.770    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X30Y89                                                      r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y89         FDCE (Prop_fdce_C_Q)         0.518     7.288 r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][0]/Q
                         net (fo=12, routed)          0.849     8.137    design_1_i/sobel9_0/U0/sobel/mult_val_reg[8]_0[0]
    SLICE_X26Y89         LUT2 (Prop_lut2_I1_O)        0.124     8.261 r  design_1_i/sobel9_0/U0/sobel/sum_val[0]_i_102/O
                         net (fo=1, routed)           0.000     8.261    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[0]_i_102
    SLICE_X26Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.508 f  design_1_i/sobel9_0/U0/sobel/sum_val_reg[0]_i_89/O[0]
                         net (fo=2, routed)           0.611     9.119    design_1_i/sobel9_0/U0/sobel/n_7_sum_val_reg[0]_i_89
    SLICE_X28Y89         LUT1 (Prop_lut1_I0_O)        0.299     9.418 r  design_1_i/sobel9_0/U0/sobel/sum_val[0]_i_83/O
                         net (fo=1, routed)           0.000     9.418    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[0]_i_83
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.670 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[0]_i_73/O[0]
                         net (fo=2, routed)           0.776    10.446    design_1_i/sobel9_0/U0/sobel/n_7_sum_val_reg[0]_i_73
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.542    10.988 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[0]_i_44/O[0]
                         net (fo=2, routed)           0.828    11.816    design_1_i/sobel9_0/U0/sobel/n_7_sum_val_reg[0]_i_44
    SLICE_X27Y89         LUT2 (Prop_lut2_I1_O)        0.299    12.115 r  design_1_i/sobel9_0/U0/sobel/sum_val[0]_i_38/O
                         net (fo=1, routed)           0.000    12.115    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[0]_i_38
    SLICE_X27Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.362 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[0]_i_28/O[0]
                         net (fo=2, routed)           0.604    12.966    design_1_i/sobel9_0/U0/sobel/n_7_sum_val_reg[0]_i_28
    SLICE_X24Y89         LUT2 (Prop_lut2_I1_O)        0.299    13.265 r  design_1_i/sobel9_0/U0/sobel/sum_val[0]_i_12/O
                         net (fo=1, routed)           0.000    13.265    design_1_i/sobel9_0/U0/sobel/n_0_sum_val[0]_i_12
    SLICE_X24Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.517 r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[0]_i_3/O[0]
                         net (fo=9, routed)           0.000    13.517    design_1_i/sobel9_0/U0/sobel/n_7_sum_val_reg[0]_i_3
    SLICE_X24Y89         FDCE                                         r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)    25.000    25.000 r  
    H16                                               0.000    25.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000    25.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    25.883 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.162    27.045    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    27.129 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    28.089    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    29.007 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.561    29.568    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.659 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         1.480    31.138    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X24Y89                                                      r  design_1_i/sobel9_0/U0/sobel/sum_val_reg[0]/C
                         clock pessimism              0.568    31.706    
                         clock uncertainty           -0.083    31.623    
    SLICE_X24Y89         FDCE (Setup_fdce_C_D)        0.099    31.722    design_1_i/sobel9_0/U0/sobel/sum_val_reg[0]
  -------------------------------------------------------------------
                         required time                         31.722    
                         arrival time                         -13.517    
  -------------------------------------------------------------------
                         slack                                 18.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x rise@0.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.263%)  route 0.178ns (55.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.967ns
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.938 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363     1.301    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.188     1.759    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.785 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         0.555     2.340    design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y86                                                      r  design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDCE (Prop_fdce_C_Q)         0.141     2.481 r  design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=4, routed)           0.178     2.659    design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/O1[4]
    RAMB18_X1Y34         RAMB18E1                                     r  design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.029 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402     1.431    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.208     2.070    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.099 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         0.868     2.967    design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y34                                                      r  design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.548     2.420    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.603    design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.603    
                         arrival time                           2.659    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x rise@0.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.681%)  route 0.161ns (53.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.967ns
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.938 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363     1.301    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.188     1.759    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.785 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         0.555     2.340    design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y85                                                      r  design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y85         FDCE (Prop_fdce_C_Q)         0.141     2.481 r  design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/Q
                         net (fo=4, routed)           0.161     2.642    design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/O1[7]
    RAMB18_X1Y34         RAMB18E1                                     r  design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.029 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402     1.431    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.208     2.070    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.099 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         0.868     2.967    design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y34                                                      r  design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.567     2.401    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.584    design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.584    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[4].RAM32X1D_inst/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x rise@0.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.938 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363     1.301    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.262     1.833    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/clk_1x
    SLICE_X43Y92                                                      r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/Q
                         net (fo=34, routed)          0.242     2.216    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[4].RAM32X1D_inst/A0
    SLICE_X42Y92         RAMD32                                       r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[4].RAM32X1D_inst/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.029 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402     1.431    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.299     2.161    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[4].RAM32X1D_inst/WCLK
    SLICE_X42Y92                                                      r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[4].RAM32X1D_inst/DP/CLK
                         clock pessimism             -0.314     1.846    
    SLICE_X42Y92         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.156    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[4].RAM32X1D_inst/DP
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[4].RAM32X1D_inst/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x rise@0.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.938 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363     1.301    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.262     1.833    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/clk_1x
    SLICE_X43Y92                                                      r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/Q
                         net (fo=34, routed)          0.242     2.216    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[4].RAM32X1D_inst/A0
    SLICE_X42Y92         RAMD32                                       r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[4].RAM32X1D_inst/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.029 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402     1.431    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.299     2.161    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[4].RAM32X1D_inst/WCLK
    SLICE_X42Y92                                                      r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[4].RAM32X1D_inst/SP/CLK
                         clock pessimism             -0.314     1.846    
    SLICE_X42Y92         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.156    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[4].RAM32X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[5].RAM32X1D_inst/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x rise@0.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.938 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363     1.301    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.262     1.833    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/clk_1x
    SLICE_X43Y92                                                      r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/Q
                         net (fo=34, routed)          0.242     2.216    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[5].RAM32X1D_inst/A0
    SLICE_X42Y92         RAMD32                                       r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[5].RAM32X1D_inst/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.029 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402     1.431    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.299     2.161    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[5].RAM32X1D_inst/WCLK
    SLICE_X42Y92                                                      r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[5].RAM32X1D_inst/DP/CLK
                         clock pessimism             -0.314     1.846    
    SLICE_X42Y92         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.156    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[5].RAM32X1D_inst/DP
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[5].RAM32X1D_inst/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x rise@0.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.938 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363     1.301    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.262     1.833    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/clk_1x
    SLICE_X43Y92                                                      r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/Q
                         net (fo=34, routed)          0.242     2.216    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[5].RAM32X1D_inst/A0
    SLICE_X42Y92         RAMD32                                       r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[5].RAM32X1D_inst/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.029 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402     1.431    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.299     2.161    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[5].RAM32X1D_inst/WCLK
    SLICE_X42Y92                                                      r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[5].RAM32X1D_inst/SP/CLK
                         clock pessimism             -0.314     1.846    
    SLICE_X42Y92         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.156    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[5].RAM32X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[6].RAM32X1D_inst/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x rise@0.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.938 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363     1.301    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.262     1.833    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/clk_1x
    SLICE_X43Y92                                                      r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/Q
                         net (fo=34, routed)          0.242     2.216    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[6].RAM32X1D_inst/A0
    SLICE_X42Y92         RAMD32                                       r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[6].RAM32X1D_inst/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.029 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402     1.431    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.299     2.161    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[6].RAM32X1D_inst/WCLK
    SLICE_X42Y92                                                      r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[6].RAM32X1D_inst/DP/CLK
                         clock pessimism             -0.314     1.846    
    SLICE_X42Y92         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.156    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[6].RAM32X1D_inst/DP
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[6].RAM32X1D_inst/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x rise@0.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.938 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363     1.301    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.262     1.833    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/clk_1x
    SLICE_X43Y92                                                      r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/Q
                         net (fo=34, routed)          0.242     2.216    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[6].RAM32X1D_inst/A0
    SLICE_X42Y92         RAMD32                                       r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[6].RAM32X1D_inst/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.029 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402     1.431    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.299     2.161    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[6].RAM32X1D_inst/WCLK
    SLICE_X42Y92                                                      r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[6].RAM32X1D_inst/SP/CLK
                         clock pessimism             -0.314     1.846    
    SLICE_X42Y92         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.156    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[6].RAM32X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[7].RAM32X1D_inst/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x rise@0.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.938 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363     1.301    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.262     1.833    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/clk_1x
    SLICE_X43Y92                                                      r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/Q
                         net (fo=34, routed)          0.242     2.216    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[7].RAM32X1D_inst/A0
    SLICE_X42Y92         RAMD32                                       r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[7].RAM32X1D_inst/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.029 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402     1.431    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.299     2.161    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[7].RAM32X1D_inst/WCLK
    SLICE_X42Y92                                                      r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[7].RAM32X1D_inst/DP/CLK
                         clock pessimism             -0.314     1.846    
    SLICE_X42Y92         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.156    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[7].RAM32X1D_inst/DP
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[7].RAM32X1D_inst/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x rise@0.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.938 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363     1.301    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.262     1.833    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/clk_1x
    SLICE_X43Y92                                                      r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/wa_reg[0]/Q
                         net (fo=34, routed)          0.242     2.216    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[7].RAM32X1D_inst/A0
    SLICE_X42Y92         RAMD32                                       r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[7].RAM32X1D_inst/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.029 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402     1.431    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.299     2.161    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[7].RAM32X1D_inst/WCLK
    SLICE_X42Y92                                                      r  design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[7].RAM32X1D_inst/SP/CLK
                         clock pessimism             -0.314     1.846    
    SLICE_X42Y92         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.156    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[7].RAM32X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_1x
Waveform:           { 0 10 }
Period:             25.000
Sources:            { design_1_i/hdmi_rx_0/U0/BUFR_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location        Pin                                                                                                                                                                                                                                                                     
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     25.000  22.424  RAMB18_X1Y36    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576     25.000  22.424  RAMB18_X1Y36    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK  
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     25.000  22.424  RAMB18_X1Y34    design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576     25.000  22.424  RAMB18_X1Y34    design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK  
Min Period        n/a     IDELAYE2/C          n/a            2.360     25.000  22.640  IDELAY_X0Y92    design_1_i/hdmi_rx_0/U0/BlueDecoder/IBuffs/idelaye2_bus/C                                                                                                                                                                                                               
Min Period        n/a     IDELAYE2/C          n/a            2.360     25.000  22.640  IDELAY_X0Y98    design_1_i/hdmi_rx_0/U0/GreenDecoder/IBuffs/idelaye2_bus/C                                                                                                                                                                                                              
Min Period        n/a     IDELAYE2/C          n/a            2.360     25.000  22.640  IDELAY_X0Y96    design_1_i/hdmi_rx_0/U0/RedDecoder/IBuffs/idelaye2_bus/C                                                                                                                                                                                                                
Min Period        n/a     BUFG/I              n/a            2.155     25.000  22.845  BUFGCTRL_X0Y16  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/I                                                                                                                                                                                                                                 
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667     25.000  23.333  ILOGIC_X0Y92    design_1_i/hdmi_rx_0/U0/BlueDecoder/IBuffs/iserdese2_master/CLKDIV                                                                                                                                                                                                      
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667     25.000  23.333  ILOGIC_X0Y91    design_1_i/hdmi_rx_0/U0/BlueDecoder/IBuffs/iserdese2_slave/CLKDIV                                                                                                                                                                                                       
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     15.000  13.750  SLICE_X42Y91    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[0].RAM32X1D_inst/DP/CLK                                                                                                                                                                                
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     15.000  13.750  SLICE_X42Y91    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[0].RAM32X1D_inst/SP/CLK                                                                                                                                                                                
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     15.000  13.750  SLICE_X42Y91    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[1].RAM32X1D_inst/DP/CLK                                                                                                                                                                                
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     15.000  13.750  SLICE_X42Y91    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[1].RAM32X1D_inst/SP/CLK                                                                                                                                                                                
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     15.000  13.750  SLICE_X42Y91    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[2].RAM32X1D_inst/DP/CLK                                                                                                                                                                                
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     15.000  13.750  SLICE_X42Y91    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[2].RAM32X1D_inst/SP/CLK                                                                                                                                                                                
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     15.000  13.750  SLICE_X42Y91    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[3].RAM32X1D_inst/DP/CLK                                                                                                                                                                                
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     15.000  13.750  SLICE_X42Y91    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[3].RAM32X1D_inst/SP/CLK                                                                                                                                                                                
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     15.000  13.750  SLICE_X42Y92    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[4].RAM32X1D_inst/DP/CLK                                                                                                                                                                                
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     15.000  13.750  SLICE_X42Y92    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[4].RAM32X1D_inst/SP/CLK                                                                                                                                                                                
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     10.000  8.750   SLICE_X42Y91    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[0].RAM32X1D_inst/DP/CLK                                                                                                                                                                                
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     10.000  8.750   SLICE_X42Y91    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[0].RAM32X1D_inst/SP/CLK                                                                                                                                                                                
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     10.000  8.750   SLICE_X42Y91    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[1].RAM32X1D_inst/DP/CLK                                                                                                                                                                                
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     10.000  8.750   SLICE_X42Y91    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[1].RAM32X1D_inst/SP/CLK                                                                                                                                                                                
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     10.000  8.750   SLICE_X42Y91    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[2].RAM32X1D_inst/DP/CLK                                                                                                                                                                                
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     10.000  8.750   SLICE_X42Y91    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[2].RAM32X1D_inst/SP/CLK                                                                                                                                                                                
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     10.000  8.750   SLICE_X42Y91    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[3].RAM32X1D_inst/DP/CLK                                                                                                                                                                                
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     10.000  8.750   SLICE_X42Y91    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[3].RAM32X1D_inst/SP/CLK                                                                                                                                                                                
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     10.000  8.750   SLICE_X42Y92    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[4].RAM32X1D_inst/DP/CLK                                                                                                                                                                                
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     10.000  8.750   SLICE_X42Y92    design_1_i/hdmi_rx_0/U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[4].RAM32X1D_inst/SP/CLK                                                                                                                                                                                



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform:           { 0 12.5 }
Period:             25.000
Sources:            { design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                                     
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     25.000  23.751   MMCME2_ADV_X0Y1  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     25.000  23.751   MMCME2_ADV_X0Y1  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   25.000  75.000   MMCME2_ADV_X0Y1  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   25.000  188.360  MMCME2_ADV_X0Y1  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_1x
  To Clock:  clk_1x

Setup :            0  Failing Endpoints,  Worst Slack       19.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.488ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.285ns  (required time - arrival time)
  Source:                 design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/sobel/mult_val_reg[2][6]/CLR
                            (recovery check against rising-edge clock clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x rise@25.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.580ns (11.379%)  route 4.517ns (88.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 31.138 - 25.000 ) 
    Source Clock Delay      (SCD):    6.836ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.300 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.063     3.363    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.617     5.011    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.112 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         1.724     6.836    design_1_i/sobel9_0/U0/rst_dalay_cnt/clk
    SLICE_X36Y78                                                      r  design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDCE (Prop_fdce_C_Q)         0.456     7.292 r  design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/Q
                         net (fo=2, routed)           0.819     8.111    design_1_i/sobel9_0/U0/rst_dalay_cnt/ready
    SLICE_X36Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.235 f  design_1_i/sobel9_0/U0/rst_dalay_cnt/out_value[7]_i_2/O
                         net (fo=126, routed)         3.698    11.933    design_1_i/sobel9_0/U0/sobel/AR[0]
    SLICE_X25Y90         FDCE                                         f  design_1_i/sobel9_0/U0/sobel/mult_val_reg[2][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)    25.000    25.000 r  
    H16                                               0.000    25.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000    25.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    25.883 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.162    27.045    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    27.129 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    28.089    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    29.007 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.561    29.568    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.659 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         1.480    31.138    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X25Y90                                                      r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[2][6]/C
                         clock pessimism              0.568    31.706    
                         clock uncertainty           -0.083    31.623    
    SLICE_X25Y90         FDCE (Recov_fdce_C_CLR)     -0.405    31.218    design_1_i/sobel9_0/U0/sobel/mult_val_reg[2][6]
  -------------------------------------------------------------------
                         required time                         31.218    
                         arrival time                         -11.933    
  -------------------------------------------------------------------
                         slack                                 19.285    

Slack (MET) :             19.285ns  (required time - arrival time)
  Source:                 design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/sobel/mult_val_reg[2][7]/CLR
                            (recovery check against rising-edge clock clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x rise@25.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.580ns (11.379%)  route 4.517ns (88.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 31.138 - 25.000 ) 
    Source Clock Delay      (SCD):    6.836ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.300 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.063     3.363    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.617     5.011    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.112 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         1.724     6.836    design_1_i/sobel9_0/U0/rst_dalay_cnt/clk
    SLICE_X36Y78                                                      r  design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDCE (Prop_fdce_C_Q)         0.456     7.292 r  design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/Q
                         net (fo=2, routed)           0.819     8.111    design_1_i/sobel9_0/U0/rst_dalay_cnt/ready
    SLICE_X36Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.235 f  design_1_i/sobel9_0/U0/rst_dalay_cnt/out_value[7]_i_2/O
                         net (fo=126, routed)         3.698    11.933    design_1_i/sobel9_0/U0/sobel/AR[0]
    SLICE_X25Y90         FDCE                                         f  design_1_i/sobel9_0/U0/sobel/mult_val_reg[2][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)    25.000    25.000 r  
    H16                                               0.000    25.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000    25.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    25.883 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.162    27.045    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    27.129 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    28.089    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    29.007 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.561    29.568    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.659 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         1.480    31.138    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X25Y90                                                      r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[2][7]/C
                         clock pessimism              0.568    31.706    
                         clock uncertainty           -0.083    31.623    
    SLICE_X25Y90         FDCE (Recov_fdce_C_CLR)     -0.405    31.218    design_1_i/sobel9_0/U0/sobel/mult_val_reg[2][7]
  -------------------------------------------------------------------
                         required time                         31.218    
                         arrival time                         -11.933    
  -------------------------------------------------------------------
                         slack                                 19.285    

Slack (MET) :             19.285ns  (required time - arrival time)
  Source:                 design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][3]/CLR
                            (recovery check against rising-edge clock clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x rise@25.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.580ns (11.379%)  route 4.517ns (88.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 31.138 - 25.000 ) 
    Source Clock Delay      (SCD):    6.836ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.300 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.063     3.363    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.617     5.011    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.112 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         1.724     6.836    design_1_i/sobel9_0/U0/rst_dalay_cnt/clk
    SLICE_X36Y78                                                      r  design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDCE (Prop_fdce_C_Q)         0.456     7.292 r  design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/Q
                         net (fo=2, routed)           0.819     8.111    design_1_i/sobel9_0/U0/rst_dalay_cnt/ready
    SLICE_X36Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.235 f  design_1_i/sobel9_0/U0/rst_dalay_cnt/out_value[7]_i_2/O
                         net (fo=126, routed)         3.698    11.933    design_1_i/sobel9_0/U0/sobel/AR[0]
    SLICE_X25Y90         FDCE                                         f  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)    25.000    25.000 r  
    H16                                               0.000    25.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000    25.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    25.883 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.162    27.045    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    27.129 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    28.089    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    29.007 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.561    29.568    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.659 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         1.480    31.138    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X25Y90                                                      r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][3]/C
                         clock pessimism              0.568    31.706    
                         clock uncertainty           -0.083    31.623    
    SLICE_X25Y90         FDCE (Recov_fdce_C_CLR)     -0.405    31.218    design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][3]
  -------------------------------------------------------------------
                         required time                         31.218    
                         arrival time                         -11.933    
  -------------------------------------------------------------------
                         slack                                 19.285    

Slack (MET) :             19.285ns  (required time - arrival time)
  Source:                 design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][5]/CLR
                            (recovery check against rising-edge clock clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x rise@25.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.580ns (11.379%)  route 4.517ns (88.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 31.138 - 25.000 ) 
    Source Clock Delay      (SCD):    6.836ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.300 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.063     3.363    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.617     5.011    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.112 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         1.724     6.836    design_1_i/sobel9_0/U0/rst_dalay_cnt/clk
    SLICE_X36Y78                                                      r  design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDCE (Prop_fdce_C_Q)         0.456     7.292 r  design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/Q
                         net (fo=2, routed)           0.819     8.111    design_1_i/sobel9_0/U0/rst_dalay_cnt/ready
    SLICE_X36Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.235 f  design_1_i/sobel9_0/U0/rst_dalay_cnt/out_value[7]_i_2/O
                         net (fo=126, routed)         3.698    11.933    design_1_i/sobel9_0/U0/sobel/AR[0]
    SLICE_X25Y90         FDCE                                         f  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)    25.000    25.000 r  
    H16                                               0.000    25.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000    25.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    25.883 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.162    27.045    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    27.129 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    28.089    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    29.007 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.561    29.568    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.659 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         1.480    31.138    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X25Y90                                                      r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][5]/C
                         clock pessimism              0.568    31.706    
                         clock uncertainty           -0.083    31.623    
    SLICE_X25Y90         FDCE (Recov_fdce_C_CLR)     -0.405    31.218    design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][5]
  -------------------------------------------------------------------
                         required time                         31.218    
                         arrival time                         -11.933    
  -------------------------------------------------------------------
                         slack                                 19.285    

Slack (MET) :             19.371ns  (required time - arrival time)
  Source:                 design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/sobel/mult_val_reg[0][5]/CLR
                            (recovery check against rising-edge clock clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x rise@25.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.580ns (11.379%)  route 4.517ns (88.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 31.138 - 25.000 ) 
    Source Clock Delay      (SCD):    6.836ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.300 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.063     3.363    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.617     5.011    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.112 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         1.724     6.836    design_1_i/sobel9_0/U0/rst_dalay_cnt/clk
    SLICE_X36Y78                                                      r  design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDCE (Prop_fdce_C_Q)         0.456     7.292 r  design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/Q
                         net (fo=2, routed)           0.819     8.111    design_1_i/sobel9_0/U0/rst_dalay_cnt/ready
    SLICE_X36Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.235 f  design_1_i/sobel9_0/U0/rst_dalay_cnt/out_value[7]_i_2/O
                         net (fo=126, routed)         3.698    11.933    design_1_i/sobel9_0/U0/sobel/AR[0]
    SLICE_X24Y90         FDCE                                         f  design_1_i/sobel9_0/U0/sobel/mult_val_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)    25.000    25.000 r  
    H16                                               0.000    25.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000    25.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    25.883 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.162    27.045    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    27.129 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    28.089    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    29.007 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.561    29.568    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.659 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         1.480    31.138    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X24Y90                                                      r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[0][5]/C
                         clock pessimism              0.568    31.706    
                         clock uncertainty           -0.083    31.623    
    SLICE_X24Y90         FDCE (Recov_fdce_C_CLR)     -0.319    31.304    design_1_i/sobel9_0/U0/sobel/mult_val_reg[0][5]
  -------------------------------------------------------------------
                         required time                         31.304    
                         arrival time                         -11.933    
  -------------------------------------------------------------------
                         slack                                 19.371    

Slack (MET) :             19.371ns  (required time - arrival time)
  Source:                 design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/sobel/mult_val_reg[2][5]/CLR
                            (recovery check against rising-edge clock clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x rise@25.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.580ns (11.379%)  route 4.517ns (88.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 31.138 - 25.000 ) 
    Source Clock Delay      (SCD):    6.836ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.300 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.063     3.363    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.617     5.011    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.112 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         1.724     6.836    design_1_i/sobel9_0/U0/rst_dalay_cnt/clk
    SLICE_X36Y78                                                      r  design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDCE (Prop_fdce_C_Q)         0.456     7.292 r  design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/Q
                         net (fo=2, routed)           0.819     8.111    design_1_i/sobel9_0/U0/rst_dalay_cnt/ready
    SLICE_X36Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.235 f  design_1_i/sobel9_0/U0/rst_dalay_cnt/out_value[7]_i_2/O
                         net (fo=126, routed)         3.698    11.933    design_1_i/sobel9_0/U0/sobel/AR[0]
    SLICE_X24Y90         FDCE                                         f  design_1_i/sobel9_0/U0/sobel/mult_val_reg[2][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)    25.000    25.000 r  
    H16                                               0.000    25.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000    25.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    25.883 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.162    27.045    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    27.129 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    28.089    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    29.007 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.561    29.568    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.659 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         1.480    31.138    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X24Y90                                                      r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[2][5]/C
                         clock pessimism              0.568    31.706    
                         clock uncertainty           -0.083    31.623    
    SLICE_X24Y90         FDCE (Recov_fdce_C_CLR)     -0.319    31.304    design_1_i/sobel9_0/U0/sobel/mult_val_reg[2][5]
  -------------------------------------------------------------------
                         required time                         31.304    
                         arrival time                         -11.933    
  -------------------------------------------------------------------
                         slack                                 19.371    

Slack (MET) :             19.371ns  (required time - arrival time)
  Source:                 design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][4]/CLR
                            (recovery check against rising-edge clock clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x rise@25.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.580ns (11.379%)  route 4.517ns (88.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 31.138 - 25.000 ) 
    Source Clock Delay      (SCD):    6.836ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.300 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.063     3.363    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.617     5.011    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.112 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         1.724     6.836    design_1_i/sobel9_0/U0/rst_dalay_cnt/clk
    SLICE_X36Y78                                                      r  design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDCE (Prop_fdce_C_Q)         0.456     7.292 r  design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/Q
                         net (fo=2, routed)           0.819     8.111    design_1_i/sobel9_0/U0/rst_dalay_cnt/ready
    SLICE_X36Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.235 f  design_1_i/sobel9_0/U0/rst_dalay_cnt/out_value[7]_i_2/O
                         net (fo=126, routed)         3.698    11.933    design_1_i/sobel9_0/U0/sobel/AR[0]
    SLICE_X24Y90         FDCE                                         f  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)    25.000    25.000 r  
    H16                                               0.000    25.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000    25.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    25.883 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.162    27.045    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    27.129 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    28.089    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    29.007 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.561    29.568    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.659 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         1.480    31.138    design_1_i/sobel9_0/U0/sobel/clk
    SLICE_X24Y90                                                      r  design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][4]/C
                         clock pessimism              0.568    31.706    
                         clock uncertainty           -0.083    31.623    
    SLICE_X24Y90         FDCE (Recov_fdce_C_CLR)     -0.319    31.304    design_1_i/sobel9_0/U0/sobel/mult_val_reg[8][4]
  -------------------------------------------------------------------
                         required time                         31.304    
                         arrival time                         -11.933    
  -------------------------------------------------------------------
                         slack                                 19.371    

Slack (MET) :             19.376ns  (required time - arrival time)
  Source:                 design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/reg22_reg[4]/CLR
                            (recovery check against rising-edge clock clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x rise@25.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 0.580ns (11.583%)  route 4.427ns (88.417%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns = ( 31.139 - 25.000 ) 
    Source Clock Delay      (SCD):    6.836ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.300 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.063     3.363    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.617     5.011    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.112 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         1.724     6.836    design_1_i/sobel9_0/U0/rst_dalay_cnt/clk
    SLICE_X36Y78                                                      r  design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDCE (Prop_fdce_C_Q)         0.456     7.292 r  design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/Q
                         net (fo=2, routed)           0.819     8.111    design_1_i/sobel9_0/U0/rst_dalay_cnt/ready
    SLICE_X36Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.235 f  design_1_i/sobel9_0/U0/rst_dalay_cnt/out_value[7]_i_2/O
                         net (fo=126, routed)         3.608    11.843    design_1_i/sobel9_0/U0/n_1_rst_dalay_cnt
    SLICE_X25Y91         FDCE                                         f  design_1_i/sobel9_0/U0/reg22_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)    25.000    25.000 r  
    H16                                               0.000    25.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000    25.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    25.883 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.162    27.045    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    27.129 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    28.089    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    29.007 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.561    29.568    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.659 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         1.481    31.139    design_1_i/sobel9_0/U0/clk
    SLICE_X25Y91                                                      r  design_1_i/sobel9_0/U0/reg22_reg[4]/C
                         clock pessimism              0.568    31.707    
                         clock uncertainty           -0.083    31.624    
    SLICE_X25Y91         FDCE (Recov_fdce_C_CLR)     -0.405    31.219    design_1_i/sobel9_0/U0/reg22_reg[4]
  -------------------------------------------------------------------
                         required time                         31.219    
                         arrival time                         -11.843    
  -------------------------------------------------------------------
                         slack                                 19.376    

Slack (MET) :             19.376ns  (required time - arrival time)
  Source:                 design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/reg22_reg[5]/CLR
                            (recovery check against rising-edge clock clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x rise@25.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 0.580ns (11.583%)  route 4.427ns (88.417%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns = ( 31.139 - 25.000 ) 
    Source Clock Delay      (SCD):    6.836ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.300 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.063     3.363    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.617     5.011    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.112 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         1.724     6.836    design_1_i/sobel9_0/U0/rst_dalay_cnt/clk
    SLICE_X36Y78                                                      r  design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDCE (Prop_fdce_C_Q)         0.456     7.292 r  design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/Q
                         net (fo=2, routed)           0.819     8.111    design_1_i/sobel9_0/U0/rst_dalay_cnt/ready
    SLICE_X36Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.235 f  design_1_i/sobel9_0/U0/rst_dalay_cnt/out_value[7]_i_2/O
                         net (fo=126, routed)         3.608    11.843    design_1_i/sobel9_0/U0/n_1_rst_dalay_cnt
    SLICE_X25Y91         FDCE                                         f  design_1_i/sobel9_0/U0/reg22_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)    25.000    25.000 r  
    H16                                               0.000    25.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000    25.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    25.883 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.162    27.045    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    27.129 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    28.089    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    29.007 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.561    29.568    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.659 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         1.481    31.139    design_1_i/sobel9_0/U0/clk
    SLICE_X25Y91                                                      r  design_1_i/sobel9_0/U0/reg22_reg[5]/C
                         clock pessimism              0.568    31.707    
                         clock uncertainty           -0.083    31.624    
    SLICE_X25Y91         FDCE (Recov_fdce_C_CLR)     -0.405    31.219    design_1_i/sobel9_0/U0/reg22_reg[5]
  -------------------------------------------------------------------
                         required time                         31.219    
                         arrival time                         -11.843    
  -------------------------------------------------------------------
                         slack                                 19.376    

Slack (MET) :             19.376ns  (required time - arrival time)
  Source:                 design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/reg23_reg[4]/CLR
                            (recovery check against rising-edge clock clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x rise@25.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 0.580ns (11.583%)  route 4.427ns (88.417%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns = ( 31.139 - 25.000 ) 
    Source Clock Delay      (SCD):    6.836ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.300 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.063     3.363    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.617     5.011    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.112 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         1.724     6.836    design_1_i/sobel9_0/U0/rst_dalay_cnt/clk
    SLICE_X36Y78                                                      r  design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDCE (Prop_fdce_C_Q)         0.456     7.292 r  design_1_i/sobel9_0/U0/rst_dalay_cnt/finished_reg/Q
                         net (fo=2, routed)           0.819     8.111    design_1_i/sobel9_0/U0/rst_dalay_cnt/ready
    SLICE_X36Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.235 f  design_1_i/sobel9_0/U0/rst_dalay_cnt/out_value[7]_i_2/O
                         net (fo=126, routed)         3.608    11.843    design_1_i/sobel9_0/U0/n_1_rst_dalay_cnt
    SLICE_X25Y91         FDCE                                         f  design_1_i/sobel9_0/U0/reg23_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)    25.000    25.000 r  
    H16                                               0.000    25.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000    25.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    25.883 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           1.162    27.045    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    27.129 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    28.089    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    29.007 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.561    29.568    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.659 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         1.481    31.139    design_1_i/sobel9_0/U0/clk
    SLICE_X25Y91                                                      r  design_1_i/sobel9_0/U0/reg23_reg[4]/C
                         clock pessimism              0.568    31.707    
                         clock uncertainty           -0.083    31.624    
    SLICE_X25Y91         FDCE (Recov_fdce_C_CLR)     -0.405    31.219    design_1_i/sobel9_0/U0/reg23_reg[4]
  -------------------------------------------------------------------
                         required time                         31.219    
                         arrival time                         -11.843    
  -------------------------------------------------------------------
                         slack                                 19.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/PRE
                            (removal check against rising-edge clock clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x rise@0.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.523%)  route 0.267ns (65.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.922ns
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.938 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363     1.301    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.188     1.759    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.785 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         0.555     2.340    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y84                                                      r  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDPE (Prop_fdpe_C_Q)         0.141     2.481 f  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.267     2.749    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/rst_d2
    SLICE_X31Y85         FDPE                                         f  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.029 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402     1.431    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.208     2.070    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.099 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         0.823     2.922    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X31Y85                                                      r  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/C
                         clock pessimism             -0.567     2.355    
    SLICE_X31Y85         FDPE (Remov_fdpe_C_PRE)     -0.095     2.260    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.749    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x rise@0.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.523%)  route 0.267ns (65.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.922ns
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.938 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363     1.301    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.188     1.759    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.785 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         0.555     2.340    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y84                                                      r  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDPE (Prop_fdpe_C_Q)         0.141     2.481 f  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.267     2.749    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/rst_d2
    SLICE_X31Y85         FDPE                                         f  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.029 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402     1.431    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.208     2.070    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.099 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         0.823     2.922    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X31Y85                                                      r  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.567     2.355    
    SLICE_X31Y85         FDPE (Remov_fdpe_C_PRE)     -0.095     2.260    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.749    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/PRE
                            (removal check against rising-edge clock clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x rise@0.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.372%)  route 0.308ns (68.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.920ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.938 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363     1.301    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.188     1.759    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.785 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         0.554     2.339    design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y83                                                      r  design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDPE (Prop_fdpe_C_Q)         0.141     2.480 f  design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.308     2.789    design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/rst_d2
    SLICE_X29Y83         FDPE                                         f  design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.029 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402     1.431    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.208     2.070    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.099 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         0.821     2.920    design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X29Y83                                                      r  design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/C
                         clock pessimism             -0.567     2.353    
    SLICE_X29Y83         FDPE (Remov_fdpe_C_PRE)     -0.095     2.258    design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.789    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x rise@0.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.372%)  route 0.308ns (68.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.920ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.938 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363     1.301    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.188     1.759    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.785 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         0.554     2.339    design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y83                                                      r  design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDPE (Prop_fdpe_C_Q)         0.141     2.480 f  design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.308     2.789    design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/rst_d2
    SLICE_X29Y83         FDPE                                         f  design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.029 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402     1.431    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.208     2.070    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.099 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         0.821     2.920    design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X29Y83                                                      r  design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.567     2.353    
    SLICE_X29Y83         FDPE (Remov_fdpe_C_PRE)     -0.095     2.258    design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.789    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x rise@0.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.209ns (45.076%)  route 0.255ns (54.924%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.918ns
    Source Clock Delay      (SCD):    2.337ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.938 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363     1.301    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.188     1.759    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.785 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         0.552     2.337    design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y81                                                      r  design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.164     2.501 r  design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.082     2.583    design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X31Y81         LUT2 (Prop_lut2_I1_O)        0.045     2.628 f  design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=1, routed)           0.173     2.801    design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X31Y81         FDPE                                         f  design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.029 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402     1.431    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.208     2.070    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.099 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         0.819     2.918    design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y81                                                      r  design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.568     2.350    
    SLICE_X31Y81         FDPE (Remov_fdpe_C_PRE)     -0.095     2.255    design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.801    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x rise@0.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.434%)  route 0.387ns (67.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.923ns
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.938 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363     1.301    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.188     1.759    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.785 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         0.555     2.340    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y86                                                      r  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.141     2.481 r  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.156     2.637    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X33Y86         LUT2 (Prop_lut2_I1_O)        0.045     2.682 f  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=1, routed)           0.231     2.914    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X34Y86         FDPE                                         f  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.029 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402     1.431    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.208     2.070    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.099 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         0.824     2.923    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y86                                                      r  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.548     2.375    
    SLICE_X34Y86         FDPE (Remov_fdpe_C_PRE)     -0.071     2.304    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.914    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_rx_0/U0/GreenDecoder/fStartCnt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/hdmi_rx_0/U0/GreenDecoder/PhaseAlignment/psalgnerr_reg/CLR
                            (removal check against rising-edge clock clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x rise@0.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.209ns (37.087%)  route 0.355ns (62.913%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.938 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363     1.301    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.264     1.835    design_1_i/hdmi_rx_0/U0/GreenDecoder/clk_1x
    SLICE_X42Y98                                                      r  design_1_i/hdmi_rx_0/U0/GreenDecoder/fStartCnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.164     1.999 f  design_1_i/hdmi_rx_0/U0/GreenDecoder/fStartCnt_reg/Q
                         net (fo=4, routed)           0.223     2.223    design_1_i/hdmi_rx_0/U0/GreenDecoder/PhaseAlignment/I2
    SLICE_X41Y97         LUT2 (Prop_lut2_I0_O)        0.045     2.268 f  design_1_i/hdmi_rx_0/U0/GreenDecoder/PhaseAlignment/psinc_cnt_en_i_2__0/O
                         net (fo=69, routed)          0.131     2.399    design_1_i/hdmi_rx_0/U0/GreenDecoder/PhaseAlignment/n_0_psinc_cnt_en_i_2__0
    SLICE_X41Y97         FDCE                                         f  design_1_i/hdmi_rx_0/U0/GreenDecoder/PhaseAlignment/psalgnerr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.029 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402     1.431    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.301     2.163    design_1_i/hdmi_rx_0/U0/GreenDecoder/PhaseAlignment/clk_1x
    SLICE_X41Y97                                                      r  design_1_i/hdmi_rx_0/U0/GreenDecoder/PhaseAlignment/psalgnerr_reg/C
                         clock pessimism             -0.311     1.851    
    SLICE_X41Y97         FDCE (Remov_fdce_C_CLR)     -0.092     1.759    design_1_i/hdmi_rx_0/U0/GreenDecoder/PhaseAlignment/psalgnerr_reg
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_rx_0/U0/GreenDecoder/fStartCnt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/hdmi_rx_0/U0/GreenDecoder/PhaseAlignment/psaligned_reg/CLR
                            (removal check against rising-edge clock clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x rise@0.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.209ns (37.087%)  route 0.355ns (62.913%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.938 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363     1.301    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.264     1.835    design_1_i/hdmi_rx_0/U0/GreenDecoder/clk_1x
    SLICE_X42Y98                                                      r  design_1_i/hdmi_rx_0/U0/GreenDecoder/fStartCnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.164     1.999 f  design_1_i/hdmi_rx_0/U0/GreenDecoder/fStartCnt_reg/Q
                         net (fo=4, routed)           0.223     2.223    design_1_i/hdmi_rx_0/U0/GreenDecoder/PhaseAlignment/I2
    SLICE_X41Y97         LUT2 (Prop_lut2_I0_O)        0.045     2.268 f  design_1_i/hdmi_rx_0/U0/GreenDecoder/PhaseAlignment/psinc_cnt_en_i_2__0/O
                         net (fo=69, routed)          0.131     2.399    design_1_i/hdmi_rx_0/U0/GreenDecoder/PhaseAlignment/n_0_psinc_cnt_en_i_2__0
    SLICE_X41Y97         FDCE                                         f  design_1_i/hdmi_rx_0/U0/GreenDecoder/PhaseAlignment/psaligned_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.029 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402     1.431    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.301     2.163    design_1_i/hdmi_rx_0/U0/GreenDecoder/PhaseAlignment/clk_1x
    SLICE_X41Y97                                                      r  design_1_i/hdmi_rx_0/U0/GreenDecoder/PhaseAlignment/psaligned_reg/C
                         clock pessimism             -0.311     1.851    
    SLICE_X41Y97         FDCE (Remov_fdce_C_CLR)     -0.092     1.759    design_1_i/hdmi_rx_0/U0/GreenDecoder/PhaseAlignment/psaligned_reg
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x rise@0.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.209ns (34.319%)  route 0.400ns (65.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.923ns
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.938 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363     1.301    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.188     1.759    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.785 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         0.555     2.340    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y86                                                      r  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.164     2.504 r  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.163     2.667    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X32Y86         LUT2 (Prop_lut2_I1_O)        0.045     2.712 f  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.237     2.949    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X32Y87         FDPE                                         f  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.029 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402     1.431    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.208     2.070    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.099 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         0.824     2.923    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y87                                                      r  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.567     2.356    
    SLICE_X32Y87         FDPE (Remov_fdpe_C_PRE)     -0.071     2.285    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Destination:            design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_1x  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x rise@0.000ns - clk_1x rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.209ns (34.319%)  route 0.400ns (65.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.923ns
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.938 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363     1.301    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.188     1.759    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.785 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         0.555     2.340    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y86                                                      r  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.164     2.504 r  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.163     2.667    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X32Y86         LUT2 (Prop_lut2_I1_O)        0.045     2.712 f  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.237     2.949    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X32Y87         FDPE                                         f  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_CLK_P
                         net (fo=0)                   0.000     0.000    design_1_i/hdmi_rx_0/U0/PclkGen/HDMI_CLK_P
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/hdmi_rx_0/U0/PclkGen/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/hdmi_rx_0/U0/PclkGen/clkin1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.029 r  design_1_i/hdmi_rx_0/U0/PclkGen/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402     1.431    design_1_i/hdmi_rx_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/hdmi_rx_0/U0/BUFR_inst/O
                         net (fo=514, routed)         0.208     2.070    design_1_i/hdmi_rx_0/U0/clk_1x
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.099 r  design_1_i/hdmi_rx_0/U0/BUFG_dbg_inst/O
                         net (fo=462, routed)         0.824     2.923    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y87                                                      r  design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.567     2.356    
    SLICE_X32Y87         FDPE (Remov_fdpe_C_PRE)     -0.071     2.285    design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  0.664    





