Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sun May 31 14:42:14 2020
| Host         : miguelan-VirtualBox running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file Manager_timing_summary_routed.rpt -pb Manager_timing_summary_routed.pb -rpx Manager_timing_summary_routed.rpx -warn_on_violation
| Design       : Manager
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: Display/token_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Display/token_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Display/token_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Display/token_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Display/token_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Display/token_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Display/token_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Display/token_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[10]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Mini_MIPS/my_Instruction_Resgister/instruction_o_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Mini_MIPS/my_Instruction_Resgister/instruction_o_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Mini_MIPS/my_Instruction_Resgister/instruction_o_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Mini_MIPS/my_Instruction_Resgister/instruction_o_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Mini_MIPS/my_Instruction_Resgister/instruction_o_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Mini_MIPS/my_Instruction_Resgister/instruction_o_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.535        0.000                      0                  825        0.058        0.000                      0                  825        4.500        0.000                       0                   442  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.535        0.000                      0                  825        0.058        0.000                      0                  825        4.500        0.000                       0                   442  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.535ns  (required time - arrival time)
  Source:                 Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_MIPS/my_PC/byte_o_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.180ns  (logic 1.598ns (22.255%)  route 5.582ns (77.745%))
  Logic Levels:           7  (CARRY4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_mng_i (IN)
                         net (fo=0)                   0.000     0.000    clk_mng_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mng_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_mng_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_mng_i_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.726     5.329    Mini_MIPS/my_Control_FSM/CLK
    SLICE_X3Y99          FDCE                                         r  Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.456     5.785 f  Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[13]/Q
                         net (fo=27, routed)          1.319     7.104    Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[18]_0[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.228 r  Mini_MIPS/my_Control_FSM/byte_o[7]_i_4/O
                         net (fo=7, routed)           0.638     7.865    Mini_MIPS/my_Control_FSM/byte_o[7]_i_4_n_0
    SLICE_X5Y96          LUT5 (Prop_lut5_I4_O)        0.124     7.989 r  Mini_MIPS/my_Control_FSM/byte_o[4]_i_2/O
                         net (fo=4, routed)           0.610     8.600    Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[8]_3
    SLICE_X3Y96          LUT6 (Prop_lut6_I0_O)        0.124     8.724 r  Mini_MIPS/my_Control_FSM/i__carry_i_2/O
                         net (fo=1, routed)           0.526     9.250    Mini_MIPS/my_ALU/DI[2]
    SLICE_X4Y96          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.648 f  Mini_MIPS/my_ALU/result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.770    10.418    Mini_MIPS/my_ALU_Control/CO[0]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.124    10.542 f  Mini_MIPS/my_ALU_Control/byte_o[0]_i_1/O
                         net (fo=3, routed)           0.727    11.269    Mini_MIPS/my_ALU_Control/D[0]
    SLICE_X3Y97          LUT5 (Prop_lut5_I2_O)        0.124    11.393 r  Mini_MIPS/my_ALU_Control/byte_o[7]_i_2/O
                         net (fo=1, routed)           0.475    11.868    Mini_MIPS/my_Control_FSM/byte_o_reg[7]_1
    SLICE_X2Y97          LUT6 (Prop_lut6_I0_O)        0.124    11.992 r  Mini_MIPS/my_Control_FSM/byte_o[7]_i_1/O
                         net (fo=8, routed)           0.517    12.509    Mini_MIPS/my_PC/E[0]
    SLICE_X5Y95          FDCE                                         r  Mini_MIPS/my_PC/byte_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_mng_i (IN)
                         net (fo=0)                   0.000    10.000    clk_mng_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mng_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_mng_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_mng_i_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.603    15.026    Mini_MIPS/my_PC/CLK
    SLICE_X5Y95          FDCE                                         r  Mini_MIPS/my_PC/byte_o_reg[0]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y95          FDCE (Setup_fdce_C_CE)      -0.205    15.044    Mini_MIPS/my_PC/byte_o_reg[0]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -12.509    
  -------------------------------------------------------------------
                         slack                                  2.535    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_MIPS/my_PC/byte_o_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.207ns  (logic 1.598ns (22.174%)  route 5.609ns (77.826%))
  Logic Levels:           7  (CARRY4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_mng_i (IN)
                         net (fo=0)                   0.000     0.000    clk_mng_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mng_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_mng_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_mng_i_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.726     5.329    Mini_MIPS/my_Control_FSM/CLK
    SLICE_X3Y99          FDCE                                         r  Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.456     5.785 f  Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[13]/Q
                         net (fo=27, routed)          1.319     7.104    Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[18]_0[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.228 r  Mini_MIPS/my_Control_FSM/byte_o[7]_i_4/O
                         net (fo=7, routed)           0.638     7.865    Mini_MIPS/my_Control_FSM/byte_o[7]_i_4_n_0
    SLICE_X5Y96          LUT5 (Prop_lut5_I4_O)        0.124     7.989 r  Mini_MIPS/my_Control_FSM/byte_o[4]_i_2/O
                         net (fo=4, routed)           0.610     8.600    Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[8]_3
    SLICE_X3Y96          LUT6 (Prop_lut6_I0_O)        0.124     8.724 r  Mini_MIPS/my_Control_FSM/i__carry_i_2/O
                         net (fo=1, routed)           0.526     9.250    Mini_MIPS/my_ALU/DI[2]
    SLICE_X4Y96          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.648 f  Mini_MIPS/my_ALU/result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.770    10.418    Mini_MIPS/my_ALU_Control/CO[0]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.124    10.542 f  Mini_MIPS/my_ALU_Control/byte_o[0]_i_1/O
                         net (fo=3, routed)           0.727    11.269    Mini_MIPS/my_ALU_Control/D[0]
    SLICE_X3Y97          LUT5 (Prop_lut5_I2_O)        0.124    11.393 r  Mini_MIPS/my_ALU_Control/byte_o[7]_i_2/O
                         net (fo=1, routed)           0.475    11.868    Mini_MIPS/my_Control_FSM/byte_o_reg[7]_1
    SLICE_X2Y97          LUT6 (Prop_lut6_I0_O)        0.124    11.992 r  Mini_MIPS/my_Control_FSM/byte_o[7]_i_1/O
                         net (fo=8, routed)           0.543    12.535    Mini_MIPS/my_PC/E[0]
    SLICE_X2Y97          FDCE                                         r  Mini_MIPS/my_PC/byte_o_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_mng_i (IN)
                         net (fo=0)                   0.000    10.000    clk_mng_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mng_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_mng_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_mng_i_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.606    15.029    Mini_MIPS/my_PC/CLK
    SLICE_X2Y97          FDCE                                         r  Mini_MIPS/my_PC/byte_o_reg[1]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y97          FDCE (Setup_fdce_C_CE)      -0.169    15.099    Mini_MIPS/my_PC/byte_o_reg[1]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -12.535    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_MIPS/my_PC/byte_o_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.207ns  (logic 1.598ns (22.174%)  route 5.609ns (77.826%))
  Logic Levels:           7  (CARRY4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_mng_i (IN)
                         net (fo=0)                   0.000     0.000    clk_mng_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mng_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_mng_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_mng_i_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.726     5.329    Mini_MIPS/my_Control_FSM/CLK
    SLICE_X3Y99          FDCE                                         r  Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.456     5.785 f  Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[13]/Q
                         net (fo=27, routed)          1.319     7.104    Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[18]_0[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.228 r  Mini_MIPS/my_Control_FSM/byte_o[7]_i_4/O
                         net (fo=7, routed)           0.638     7.865    Mini_MIPS/my_Control_FSM/byte_o[7]_i_4_n_0
    SLICE_X5Y96          LUT5 (Prop_lut5_I4_O)        0.124     7.989 r  Mini_MIPS/my_Control_FSM/byte_o[4]_i_2/O
                         net (fo=4, routed)           0.610     8.600    Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[8]_3
    SLICE_X3Y96          LUT6 (Prop_lut6_I0_O)        0.124     8.724 r  Mini_MIPS/my_Control_FSM/i__carry_i_2/O
                         net (fo=1, routed)           0.526     9.250    Mini_MIPS/my_ALU/DI[2]
    SLICE_X4Y96          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.648 f  Mini_MIPS/my_ALU/result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.770    10.418    Mini_MIPS/my_ALU_Control/CO[0]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.124    10.542 f  Mini_MIPS/my_ALU_Control/byte_o[0]_i_1/O
                         net (fo=3, routed)           0.727    11.269    Mini_MIPS/my_ALU_Control/D[0]
    SLICE_X3Y97          LUT5 (Prop_lut5_I2_O)        0.124    11.393 r  Mini_MIPS/my_ALU_Control/byte_o[7]_i_2/O
                         net (fo=1, routed)           0.475    11.868    Mini_MIPS/my_Control_FSM/byte_o_reg[7]_1
    SLICE_X2Y97          LUT6 (Prop_lut6_I0_O)        0.124    11.992 r  Mini_MIPS/my_Control_FSM/byte_o[7]_i_1/O
                         net (fo=8, routed)           0.543    12.535    Mini_MIPS/my_PC/E[0]
    SLICE_X2Y97          FDCE                                         r  Mini_MIPS/my_PC/byte_o_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_mng_i (IN)
                         net (fo=0)                   0.000    10.000    clk_mng_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mng_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_mng_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_mng_i_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.606    15.029    Mini_MIPS/my_PC/CLK
    SLICE_X2Y97          FDCE                                         r  Mini_MIPS/my_PC/byte_o_reg[2]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y97          FDCE (Setup_fdce_C_CE)      -0.169    15.099    Mini_MIPS/my_PC/byte_o_reg[2]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -12.535    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_MIPS/my_PC/byte_o_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.207ns  (logic 1.598ns (22.174%)  route 5.609ns (77.826%))
  Logic Levels:           7  (CARRY4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_mng_i (IN)
                         net (fo=0)                   0.000     0.000    clk_mng_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mng_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_mng_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_mng_i_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.726     5.329    Mini_MIPS/my_Control_FSM/CLK
    SLICE_X3Y99          FDCE                                         r  Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.456     5.785 f  Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[13]/Q
                         net (fo=27, routed)          1.319     7.104    Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[18]_0[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.228 r  Mini_MIPS/my_Control_FSM/byte_o[7]_i_4/O
                         net (fo=7, routed)           0.638     7.865    Mini_MIPS/my_Control_FSM/byte_o[7]_i_4_n_0
    SLICE_X5Y96          LUT5 (Prop_lut5_I4_O)        0.124     7.989 r  Mini_MIPS/my_Control_FSM/byte_o[4]_i_2/O
                         net (fo=4, routed)           0.610     8.600    Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[8]_3
    SLICE_X3Y96          LUT6 (Prop_lut6_I0_O)        0.124     8.724 r  Mini_MIPS/my_Control_FSM/i__carry_i_2/O
                         net (fo=1, routed)           0.526     9.250    Mini_MIPS/my_ALU/DI[2]
    SLICE_X4Y96          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.648 f  Mini_MIPS/my_ALU/result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.770    10.418    Mini_MIPS/my_ALU_Control/CO[0]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.124    10.542 f  Mini_MIPS/my_ALU_Control/byte_o[0]_i_1/O
                         net (fo=3, routed)           0.727    11.269    Mini_MIPS/my_ALU_Control/D[0]
    SLICE_X3Y97          LUT5 (Prop_lut5_I2_O)        0.124    11.393 r  Mini_MIPS/my_ALU_Control/byte_o[7]_i_2/O
                         net (fo=1, routed)           0.475    11.868    Mini_MIPS/my_Control_FSM/byte_o_reg[7]_1
    SLICE_X2Y97          LUT6 (Prop_lut6_I0_O)        0.124    11.992 r  Mini_MIPS/my_Control_FSM/byte_o[7]_i_1/O
                         net (fo=8, routed)           0.543    12.535    Mini_MIPS/my_PC/E[0]
    SLICE_X2Y97          FDCE                                         r  Mini_MIPS/my_PC/byte_o_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_mng_i (IN)
                         net (fo=0)                   0.000    10.000    clk_mng_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mng_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_mng_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_mng_i_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.606    15.029    Mini_MIPS/my_PC/CLK
    SLICE_X2Y97          FDCE                                         r  Mini_MIPS/my_PC/byte_o_reg[4]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y97          FDCE (Setup_fdce_C_CE)      -0.169    15.099    Mini_MIPS/my_PC/byte_o_reg[4]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -12.535    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_MIPS/my_PC/byte_o_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.207ns  (logic 1.598ns (22.174%)  route 5.609ns (77.826%))
  Logic Levels:           7  (CARRY4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_mng_i (IN)
                         net (fo=0)                   0.000     0.000    clk_mng_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mng_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_mng_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_mng_i_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.726     5.329    Mini_MIPS/my_Control_FSM/CLK
    SLICE_X3Y99          FDCE                                         r  Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.456     5.785 f  Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[13]/Q
                         net (fo=27, routed)          1.319     7.104    Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[18]_0[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.228 r  Mini_MIPS/my_Control_FSM/byte_o[7]_i_4/O
                         net (fo=7, routed)           0.638     7.865    Mini_MIPS/my_Control_FSM/byte_o[7]_i_4_n_0
    SLICE_X5Y96          LUT5 (Prop_lut5_I4_O)        0.124     7.989 r  Mini_MIPS/my_Control_FSM/byte_o[4]_i_2/O
                         net (fo=4, routed)           0.610     8.600    Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[8]_3
    SLICE_X3Y96          LUT6 (Prop_lut6_I0_O)        0.124     8.724 r  Mini_MIPS/my_Control_FSM/i__carry_i_2/O
                         net (fo=1, routed)           0.526     9.250    Mini_MIPS/my_ALU/DI[2]
    SLICE_X4Y96          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.648 f  Mini_MIPS/my_ALU/result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.770    10.418    Mini_MIPS/my_ALU_Control/CO[0]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.124    10.542 f  Mini_MIPS/my_ALU_Control/byte_o[0]_i_1/O
                         net (fo=3, routed)           0.727    11.269    Mini_MIPS/my_ALU_Control/D[0]
    SLICE_X3Y97          LUT5 (Prop_lut5_I2_O)        0.124    11.393 r  Mini_MIPS/my_ALU_Control/byte_o[7]_i_2/O
                         net (fo=1, routed)           0.475    11.868    Mini_MIPS/my_Control_FSM/byte_o_reg[7]_1
    SLICE_X2Y97          LUT6 (Prop_lut6_I0_O)        0.124    11.992 r  Mini_MIPS/my_Control_FSM/byte_o[7]_i_1/O
                         net (fo=8, routed)           0.543    12.535    Mini_MIPS/my_PC/E[0]
    SLICE_X2Y97          FDCE                                         r  Mini_MIPS/my_PC/byte_o_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_mng_i (IN)
                         net (fo=0)                   0.000    10.000    clk_mng_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mng_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_mng_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_mng_i_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.606    15.029    Mini_MIPS/my_PC/CLK
    SLICE_X2Y97          FDCE                                         r  Mini_MIPS/my_PC/byte_o_reg[5]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y97          FDCE (Setup_fdce_C_CE)      -0.169    15.099    Mini_MIPS/my_PC/byte_o_reg[5]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -12.535    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_MIPS/my_PC/byte_o_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.022ns  (logic 1.598ns (22.758%)  route 5.424ns (77.242%))
  Logic Levels:           7  (CARRY4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_mng_i (IN)
                         net (fo=0)                   0.000     0.000    clk_mng_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mng_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_mng_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_mng_i_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.726     5.329    Mini_MIPS/my_Control_FSM/CLK
    SLICE_X3Y99          FDCE                                         r  Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.456     5.785 f  Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[13]/Q
                         net (fo=27, routed)          1.319     7.104    Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[18]_0[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.228 r  Mini_MIPS/my_Control_FSM/byte_o[7]_i_4/O
                         net (fo=7, routed)           0.638     7.865    Mini_MIPS/my_Control_FSM/byte_o[7]_i_4_n_0
    SLICE_X5Y96          LUT5 (Prop_lut5_I4_O)        0.124     7.989 r  Mini_MIPS/my_Control_FSM/byte_o[4]_i_2/O
                         net (fo=4, routed)           0.610     8.600    Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[8]_3
    SLICE_X3Y96          LUT6 (Prop_lut6_I0_O)        0.124     8.724 r  Mini_MIPS/my_Control_FSM/i__carry_i_2/O
                         net (fo=1, routed)           0.526     9.250    Mini_MIPS/my_ALU/DI[2]
    SLICE_X4Y96          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.648 f  Mini_MIPS/my_ALU/result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.770    10.418    Mini_MIPS/my_ALU_Control/CO[0]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.124    10.542 f  Mini_MIPS/my_ALU_Control/byte_o[0]_i_1/O
                         net (fo=3, routed)           0.727    11.269    Mini_MIPS/my_ALU_Control/D[0]
    SLICE_X3Y97          LUT5 (Prop_lut5_I2_O)        0.124    11.393 r  Mini_MIPS/my_ALU_Control/byte_o[7]_i_2/O
                         net (fo=1, routed)           0.475    11.868    Mini_MIPS/my_Control_FSM/byte_o_reg[7]_1
    SLICE_X2Y97          LUT6 (Prop_lut6_I0_O)        0.124    11.992 r  Mini_MIPS/my_Control_FSM/byte_o[7]_i_1/O
                         net (fo=8, routed)           0.358    12.350    Mini_MIPS/my_PC/E[0]
    SLICE_X3Y95          FDCE                                         r  Mini_MIPS/my_PC/byte_o_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_mng_i (IN)
                         net (fo=0)                   0.000    10.000    clk_mng_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mng_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_mng_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_mng_i_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.605    15.028    Mini_MIPS/my_PC/CLK
    SLICE_X3Y95          FDCE                                         r  Mini_MIPS/my_PC/byte_o_reg[3]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y95          FDCE (Setup_fdce_C_CE)      -0.205    15.062    Mini_MIPS/my_PC/byte_o_reg[3]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -12.350    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_MIPS/my_PC/byte_o_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.022ns  (logic 1.598ns (22.758%)  route 5.424ns (77.242%))
  Logic Levels:           7  (CARRY4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_mng_i (IN)
                         net (fo=0)                   0.000     0.000    clk_mng_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mng_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_mng_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_mng_i_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.726     5.329    Mini_MIPS/my_Control_FSM/CLK
    SLICE_X3Y99          FDCE                                         r  Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.456     5.785 f  Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[13]/Q
                         net (fo=27, routed)          1.319     7.104    Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[18]_0[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.228 r  Mini_MIPS/my_Control_FSM/byte_o[7]_i_4/O
                         net (fo=7, routed)           0.638     7.865    Mini_MIPS/my_Control_FSM/byte_o[7]_i_4_n_0
    SLICE_X5Y96          LUT5 (Prop_lut5_I4_O)        0.124     7.989 r  Mini_MIPS/my_Control_FSM/byte_o[4]_i_2/O
                         net (fo=4, routed)           0.610     8.600    Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[8]_3
    SLICE_X3Y96          LUT6 (Prop_lut6_I0_O)        0.124     8.724 r  Mini_MIPS/my_Control_FSM/i__carry_i_2/O
                         net (fo=1, routed)           0.526     9.250    Mini_MIPS/my_ALU/DI[2]
    SLICE_X4Y96          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.648 f  Mini_MIPS/my_ALU/result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.770    10.418    Mini_MIPS/my_ALU_Control/CO[0]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.124    10.542 f  Mini_MIPS/my_ALU_Control/byte_o[0]_i_1/O
                         net (fo=3, routed)           0.727    11.269    Mini_MIPS/my_ALU_Control/D[0]
    SLICE_X3Y97          LUT5 (Prop_lut5_I2_O)        0.124    11.393 r  Mini_MIPS/my_ALU_Control/byte_o[7]_i_2/O
                         net (fo=1, routed)           0.475    11.868    Mini_MIPS/my_Control_FSM/byte_o_reg[7]_1
    SLICE_X2Y97          LUT6 (Prop_lut6_I0_O)        0.124    11.992 r  Mini_MIPS/my_Control_FSM/byte_o[7]_i_1/O
                         net (fo=8, routed)           0.358    12.350    Mini_MIPS/my_PC/E[0]
    SLICE_X3Y95          FDCE                                         r  Mini_MIPS/my_PC/byte_o_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_mng_i (IN)
                         net (fo=0)                   0.000    10.000    clk_mng_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mng_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_mng_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_mng_i_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.605    15.028    Mini_MIPS/my_PC/CLK
    SLICE_X3Y95          FDCE                                         r  Mini_MIPS/my_PC/byte_o_reg[6]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y95          FDCE (Setup_fdce_C_CE)      -0.205    15.062    Mini_MIPS/my_PC/byte_o_reg[6]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -12.350    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_MIPS/my_PC/byte_o_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.022ns  (logic 1.598ns (22.758%)  route 5.424ns (77.242%))
  Logic Levels:           7  (CARRY4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_mng_i (IN)
                         net (fo=0)                   0.000     0.000    clk_mng_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mng_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_mng_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_mng_i_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.726     5.329    Mini_MIPS/my_Control_FSM/CLK
    SLICE_X3Y99          FDCE                                         r  Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.456     5.785 f  Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[13]/Q
                         net (fo=27, routed)          1.319     7.104    Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[18]_0[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.228 r  Mini_MIPS/my_Control_FSM/byte_o[7]_i_4/O
                         net (fo=7, routed)           0.638     7.865    Mini_MIPS/my_Control_FSM/byte_o[7]_i_4_n_0
    SLICE_X5Y96          LUT5 (Prop_lut5_I4_O)        0.124     7.989 r  Mini_MIPS/my_Control_FSM/byte_o[4]_i_2/O
                         net (fo=4, routed)           0.610     8.600    Mini_MIPS/my_Control_FSM/FSM_onehot_current_state_reg[8]_3
    SLICE_X3Y96          LUT6 (Prop_lut6_I0_O)        0.124     8.724 r  Mini_MIPS/my_Control_FSM/i__carry_i_2/O
                         net (fo=1, routed)           0.526     9.250    Mini_MIPS/my_ALU/DI[2]
    SLICE_X4Y96          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.648 f  Mini_MIPS/my_ALU/result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.770    10.418    Mini_MIPS/my_ALU_Control/CO[0]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.124    10.542 f  Mini_MIPS/my_ALU_Control/byte_o[0]_i_1/O
                         net (fo=3, routed)           0.727    11.269    Mini_MIPS/my_ALU_Control/D[0]
    SLICE_X3Y97          LUT5 (Prop_lut5_I2_O)        0.124    11.393 r  Mini_MIPS/my_ALU_Control/byte_o[7]_i_2/O
                         net (fo=1, routed)           0.475    11.868    Mini_MIPS/my_Control_FSM/byte_o_reg[7]_1
    SLICE_X2Y97          LUT6 (Prop_lut6_I0_O)        0.124    11.992 r  Mini_MIPS/my_Control_FSM/byte_o[7]_i_1/O
                         net (fo=8, routed)           0.358    12.350    Mini_MIPS/my_PC/E[0]
    SLICE_X3Y95          FDCE                                         r  Mini_MIPS/my_PC/byte_o_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_mng_i (IN)
                         net (fo=0)                   0.000    10.000    clk_mng_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mng_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_mng_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_mng_i_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.605    15.028    Mini_MIPS/my_PC/CLK
    SLICE_X3Y95          FDCE                                         r  Mini_MIPS/my_PC/byte_o_reg[7]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y95          FDCE (Setup_fdce_C_CE)      -0.205    15.062    Mini_MIPS/my_PC/byte_o_reg[7]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -12.350    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             4.065ns  (required time - arrival time)
  Source:                 Div_Freq_Mips/freq_div_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_MIPS/my_Register_File/reg_reg[8][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 0.922ns (17.486%)  route 4.351ns (82.514%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_mng_i (IN)
                         net (fo=0)                   0.000     0.000    clk_mng_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mng_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_mng_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_mng_i_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.724     5.327    Div_Freq_Mips/CLK
    SLICE_X6Y94          FDCE                                         r  Div_Freq_Mips/freq_div_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDCE (Prop_fdce_C_Q)         0.478     5.805 r  Div_Freq_Mips/freq_div_o_reg/Q
                         net (fo=54, routed)          2.220     8.025    Mini_MIPS/my_Control_FSM/en_mips
    SLICE_X5Y100         LUT6 (Prop_lut6_I0_O)        0.296     8.321 r  Mini_MIPS/my_Control_FSM/reg[2][7]_i_4/O
                         net (fo=7, routed)           0.837     9.158    Mini_MIPS/my_Instruction_Resgister/reg_reg[20][7]
    SLICE_X2Y102         LUT5 (Prop_lut5_I4_O)        0.148     9.306 r  Mini_MIPS/my_Instruction_Resgister/reg[8][7]_i_1/O
                         net (fo=8, routed)           1.294    10.599    Mini_MIPS/my_Register_File/reg_reg[8][7]_0[0]
    SLICE_X9Y107         FDCE                                         r  Mini_MIPS/my_Register_File/reg_reg[8][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_mng_i (IN)
                         net (fo=0)                   0.000    10.000    clk_mng_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mng_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_mng_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_mng_i_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.507    14.929    Mini_MIPS/my_Register_File/CLK
    SLICE_X9Y107         FDCE                                         r  Mini_MIPS/my_Register_File/reg_reg[8][0]/C
                         clock pessimism              0.180    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X9Y107         FDCE (Setup_fdce_C_CE)      -0.409    14.665    Mini_MIPS/my_Register_File/reg_reg[8][0]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -10.599    
  -------------------------------------------------------------------
                         slack                                  4.065    

Slack (MET) :             4.065ns  (required time - arrival time)
  Source:                 Div_Freq_Mips/freq_div_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_MIPS/my_Register_File/reg_reg[8][1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 0.922ns (17.486%)  route 4.351ns (82.514%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_mng_i (IN)
                         net (fo=0)                   0.000     0.000    clk_mng_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mng_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_mng_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_mng_i_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.724     5.327    Div_Freq_Mips/CLK
    SLICE_X6Y94          FDCE                                         r  Div_Freq_Mips/freq_div_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDCE (Prop_fdce_C_Q)         0.478     5.805 r  Div_Freq_Mips/freq_div_o_reg/Q
                         net (fo=54, routed)          2.220     8.025    Mini_MIPS/my_Control_FSM/en_mips
    SLICE_X5Y100         LUT6 (Prop_lut6_I0_O)        0.296     8.321 r  Mini_MIPS/my_Control_FSM/reg[2][7]_i_4/O
                         net (fo=7, routed)           0.837     9.158    Mini_MIPS/my_Instruction_Resgister/reg_reg[20][7]
    SLICE_X2Y102         LUT5 (Prop_lut5_I4_O)        0.148     9.306 r  Mini_MIPS/my_Instruction_Resgister/reg[8][7]_i_1/O
                         net (fo=8, routed)           1.294    10.599    Mini_MIPS/my_Register_File/reg_reg[8][7]_0[0]
    SLICE_X9Y107         FDCE                                         r  Mini_MIPS/my_Register_File/reg_reg[8][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_mng_i (IN)
                         net (fo=0)                   0.000    10.000    clk_mng_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mng_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_mng_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_mng_i_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.507    14.929    Mini_MIPS/my_Register_File/CLK
    SLICE_X9Y107         FDCE                                         r  Mini_MIPS/my_Register_File/reg_reg[8][1]/C
                         clock pessimism              0.180    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X9Y107         FDCE (Setup_fdce_C_CE)      -0.409    14.665    Mini_MIPS/my_Register_File/reg_reg[8][1]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -10.599    
  -------------------------------------------------------------------
                         slack                                  4.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Mini_MIPS/my_Register_File/read_data_1_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_MIPS/my_A/byte_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.208%)  route 0.259ns (64.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_mng_i (IN)
                         net (fo=0)                   0.000     0.000    clk_mng_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mng_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_mng_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_mng_i_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.569     1.488    Mini_MIPS/my_Register_File/CLK
    SLICE_X9Y105         FDCE                                         r  Mini_MIPS/my_Register_File/read_data_1_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  Mini_MIPS/my_Register_File/read_data_1_o_reg[2]/Q
                         net (fo=1, routed)           0.259     1.889    Mini_MIPS/my_A/byte_o_reg[7]_0[2]
    SLICE_X9Y96          FDCE                                         r  Mini_MIPS/my_A/byte_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_mng_i (IN)
                         net (fo=0)                   0.000     0.000    clk_mng_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mng_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_mng_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_mng_i_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.846     2.011    Mini_MIPS/my_A/CLK
    SLICE_X9Y96          FDCE                                         r  Mini_MIPS/my_A/byte_o_reg[2]/C
                         clock pessimism             -0.245     1.765    
    SLICE_X9Y96          FDCE (Hold_fdce_C_D)         0.066     1.831    Mini_MIPS/my_A/byte_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Mini_MIPS/my_Register_File/read_data_1_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_MIPS/my_A/byte_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.256%)  route 0.296ns (67.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_mng_i (IN)
                         net (fo=0)                   0.000     0.000    clk_mng_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mng_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_mng_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_mng_i_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.570     1.489    Mini_MIPS/my_Register_File/CLK
    SLICE_X9Y100         FDCE                                         r  Mini_MIPS/my_Register_File/read_data_1_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141     1.630 r  Mini_MIPS/my_Register_File/read_data_1_o_reg[0]/Q
                         net (fo=1, routed)           0.296     1.927    Mini_MIPS/my_A/byte_o_reg[7]_0[0]
    SLICE_X7Y96          FDCE                                         r  Mini_MIPS/my_A/byte_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_mng_i (IN)
                         net (fo=0)                   0.000     0.000    clk_mng_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mng_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_mng_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_mng_i_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.874     2.039    Mini_MIPS/my_A/CLK
    SLICE_X7Y96          FDCE                                         r  Mini_MIPS/my_A/byte_o_reg[0]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X7Y96          FDCE (Hold_fdce_C_D)         0.070     1.863    Mini_MIPS/my_A/byte_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Mini_MIPS/my_Register_File/read_data_2_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_MIPS/my_B/byte_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (40.952%)  route 0.236ns (59.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_mng_i (IN)
                         net (fo=0)                   0.000     0.000    clk_mng_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mng_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_mng_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_mng_i_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.570     1.489    Mini_MIPS/my_Register_File/CLK
    SLICE_X10Y100        FDCE                                         r  Mini_MIPS/my_Register_File/read_data_2_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDCE (Prop_fdce_C_Q)         0.164     1.653 r  Mini_MIPS/my_Register_File/read_data_2_o_reg[1]/Q
                         net (fo=1, routed)           0.236     1.890    Mini_MIPS/my_B/byte_o_reg[7]_0[1]
    SLICE_X8Y96          FDCE                                         r  Mini_MIPS/my_B/byte_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_mng_i (IN)
                         net (fo=0)                   0.000     0.000    clk_mng_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mng_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_mng_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_mng_i_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.846     2.011    Mini_MIPS/my_B/CLK
    SLICE_X8Y96          FDCE                                         r  Mini_MIPS/my_B/byte_o_reg[1]/C
                         clock pessimism             -0.245     1.765    
    SLICE_X8Y96          FDCE (Hold_fdce_C_D)         0.059     1.824    Mini_MIPS/my_B/byte_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Mini_MIPS/my_Register_File/read_data_2_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_MIPS/my_B/byte_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.247%)  route 0.341ns (70.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_mng_i (IN)
                         net (fo=0)                   0.000     0.000    clk_mng_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mng_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_mng_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_mng_i_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.570     1.489    Mini_MIPS/my_Register_File/CLK
    SLICE_X9Y101         FDCE                                         r  Mini_MIPS/my_Register_File/read_data_2_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDCE (Prop_fdce_C_Q)         0.141     1.630 r  Mini_MIPS/my_Register_File/read_data_2_o_reg[0]/Q
                         net (fo=1, routed)           0.341     1.972    Mini_MIPS/my_B/byte_o_reg[7]_0[0]
    SLICE_X9Y96          FDCE                                         r  Mini_MIPS/my_B/byte_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_mng_i (IN)
                         net (fo=0)                   0.000     0.000    clk_mng_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mng_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_mng_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_mng_i_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.846     2.011    Mini_MIPS/my_B/CLK
    SLICE_X9Y96          FDCE                                         r  Mini_MIPS/my_B/byte_o_reg[0]/C
                         clock pessimism             -0.245     1.765    
    SLICE_X9Y96          FDCE (Hold_fdce_C_D)         0.070     1.835    Mini_MIPS/my_B/byte_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_MIPS/my_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.032%)  route 0.217ns (56.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_mng_i (IN)
                         net (fo=0)                   0.000     0.000    clk_mng_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mng_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_mng_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_mng_i_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.575     1.494    clk_mng_i_IBUF_BUFG
    SLICE_X8Y95          FDCE                                         r  FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDCE (Prop_fdce_C_Q)         0.164     1.658 r  FSM_sequential_current_state_reg[1]/Q
                         net (fo=3, routed)           0.217     1.875    Mini_MIPS/my_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB18_X0Y38         RAMB18E1                                     r  Mini_MIPS/my_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_mng_i (IN)
                         net (fo=0)                   0.000     0.000    clk_mng_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mng_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_mng_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_mng_i_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.888     2.053    Mini_MIPS/my_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y38         RAMB18E1                                     r  Mini_MIPS/my_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.553    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.736    Mini_MIPS/my_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Mini_MIPS/my_Register_File/read_data_2_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_MIPS/my_B/byte_o_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.164ns (34.169%)  route 0.316ns (65.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_mng_i (IN)
                         net (fo=0)                   0.000     0.000    clk_mng_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mng_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_mng_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_mng_i_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.569     1.488    Mini_MIPS/my_Register_File/CLK
    SLICE_X8Y106         FDCE                                         r  Mini_MIPS/my_Register_File/read_data_2_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDCE (Prop_fdce_C_Q)         0.164     1.652 r  Mini_MIPS/my_Register_File/read_data_2_o_reg[4]/Q
                         net (fo=1, routed)           0.316     1.968    Mini_MIPS/my_B/byte_o_reg[7]_0[4]
    SLICE_X8Y96          FDCE                                         r  Mini_MIPS/my_B/byte_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_mng_i (IN)
                         net (fo=0)                   0.000     0.000    clk_mng_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mng_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_mng_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_mng_i_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.846     2.011    Mini_MIPS/my_B/CLK
    SLICE_X8Y96          FDCE                                         r  Mini_MIPS/my_B/byte_o_reg[4]/C
                         clock pessimism             -0.245     1.765    
    SLICE_X8Y96          FDCE (Hold_fdce_C_D)         0.063     1.828    Mini_MIPS/my_B/byte_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Mini_MIPS/my_B/byte_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_MIPS/my_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.261%)  route 0.329ns (66.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_mng_i (IN)
                         net (fo=0)                   0.000     0.000    clk_mng_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mng_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_mng_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_mng_i_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.604     1.523    Mini_MIPS/my_B/CLK
    SLICE_X6Y97          FDCE                                         r  Mini_MIPS/my_B/byte_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  Mini_MIPS/my_B/byte_o_reg[6]/Q
                         net (fo=2, routed)           0.329     2.016    Mini_MIPS/my_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB18_X0Y38         RAMB18E1                                     r  Mini_MIPS/my_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_mng_i (IN)
                         net (fo=0)                   0.000     0.000    clk_mng_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mng_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_mng_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_mng_i_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.889     2.054    Mini_MIPS/my_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y38         RAMB18E1                                     r  Mini_MIPS/my_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.575    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.296     1.871    Mini_MIPS/my_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Mini_MIPS/my_Instruction_Resgister/instruction_o_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_MIPS/my_Register_File/read_data_2_o_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.248ns (45.580%)  route 0.296ns (54.420%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_mng_i (IN)
                         net (fo=0)                   0.000     0.000    clk_mng_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mng_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_mng_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_mng_i_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.604     1.523    Mini_MIPS/my_Instruction_Resgister/CLK
    SLICE_X4Y99          FDCE                                         r  Mini_MIPS/my_Instruction_Resgister/instruction_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  Mini_MIPS/my_Instruction_Resgister/instruction_o_reg[19]/Q
                         net (fo=21, routed)          0.296     1.960    Mini_MIPS/my_Register_File/Q[3]
    SLICE_X6Y103         LUT6 (Prop_lut6_I3_O)        0.045     2.005 r  Mini_MIPS/my_Register_File/read_data_2_o[7]_i_2/O
                         net (fo=1, routed)           0.000     2.005    Mini_MIPS/my_Register_File/read_data_2_o[7]_i_2_n_0
    SLICE_X6Y103         MUXF7 (Prop_muxf7_I0_O)      0.062     2.067 r  Mini_MIPS/my_Register_File/read_data_2_o_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.067    Mini_MIPS/my_Register_File/read_data_2_o_reg[7]_i_1_n_0
    SLICE_X6Y103         FDCE                                         r  Mini_MIPS/my_Register_File/read_data_2_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_mng_i (IN)
                         net (fo=0)                   0.000     0.000    clk_mng_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mng_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_mng_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_mng_i_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.867     2.033    Mini_MIPS/my_Register_File/CLK
    SLICE_X6Y103         FDCE                                         r  Mini_MIPS/my_Register_File/read_data_2_o_reg[7]/C
                         clock pessimism             -0.245     1.787    
    SLICE_X6Y103         FDCE (Hold_fdce_C_D)         0.134     1.921    Mini_MIPS/my_Register_File/read_data_2_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Mini_MIPS/my_Register_File/read_data_1_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_MIPS/my_A/byte_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.164ns (31.988%)  route 0.349ns (68.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_mng_i (IN)
                         net (fo=0)                   0.000     0.000    clk_mng_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mng_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_mng_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_mng_i_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.570     1.489    Mini_MIPS/my_Register_File/CLK
    SLICE_X8Y100         FDCE                                         r  Mini_MIPS/my_Register_File/read_data_1_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDCE (Prop_fdce_C_Q)         0.164     1.653 r  Mini_MIPS/my_Register_File/read_data_1_o_reg[3]/Q
                         net (fo=1, routed)           0.349     2.002    Mini_MIPS/my_A/byte_o_reg[7]_0[3]
    SLICE_X6Y96          FDCE                                         r  Mini_MIPS/my_A/byte_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_mng_i (IN)
                         net (fo=0)                   0.000     0.000    clk_mng_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mng_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_mng_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_mng_i_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.874     2.039    Mini_MIPS/my_A/CLK
    SLICE_X6Y96          FDCE                                         r  Mini_MIPS/my_A/byte_o_reg[3]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X6Y96          FDCE (Hold_fdce_C_D)         0.059     1.852    Mini_MIPS/my_A/byte_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Mini_MIPS/my_Register_File/read_data_2_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_MIPS/my_B/byte_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.958%)  route 0.319ns (66.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_mng_i (IN)
                         net (fo=0)                   0.000     0.000    clk_mng_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mng_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_mng_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_mng_i_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.569     1.488    Mini_MIPS/my_Register_File/CLK
    SLICE_X10Y105        FDCE                                         r  Mini_MIPS/my_Register_File/read_data_2_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDCE (Prop_fdce_C_Q)         0.164     1.652 r  Mini_MIPS/my_Register_File/read_data_2_o_reg[2]/Q
                         net (fo=1, routed)           0.319     1.971    Mini_MIPS/my_B/byte_o_reg[7]_0[2]
    SLICE_X8Y96          FDCE                                         r  Mini_MIPS/my_B/byte_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_mng_i (IN)
                         net (fo=0)                   0.000     0.000    clk_mng_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mng_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_mng_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_mng_i_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.846     2.011    Mini_MIPS/my_B/CLK
    SLICE_X8Y96          FDCE                                         r  Mini_MIPS/my_B/byte_o_reg[2]/C
                         clock pessimism             -0.245     1.765    
    SLICE_X8Y96          FDCE (Hold_fdce_C_D)         0.052     1.817    Mini_MIPS/my_B/byte_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_mng_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y38    Mini_MIPS/my_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y38    Mini_MIPS/my_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_mng_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y94     Display/token_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y90     Display/token_reg[0]_lopt_replica/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X2Y93     Display/token_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X5Y93     Display/token_reg[1]_lopt_replica/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X1Y93     Display/token_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y88     Div_Freq_Display/counter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y88     Div_Freq_Display/counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y94     Display/token_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y90     Display/token_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X2Y93     Display/token_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X5Y93     Display/token_reg[1]_lopt_replica/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X1Y93     Display/token_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y89     Div_Freq_Display/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y89     Div_Freq_Display/counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y89     Div_Freq_Display/counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y89     Div_Freq_Display/counter_reg[20]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y90     Div_Freq_Display/counter_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y97     Mini_MIPS/my_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Mini_MIPS/my_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y97     Mini_MIPS/my_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Mini_MIPS/my_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_cooolgate_en_gate_2_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y99    Mini_MIPS/my_Register_File/reg_reg[13][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y99    Mini_MIPS/my_Register_File/reg_reg[13][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y99    Mini_MIPS/my_Register_File/reg_reg[13][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y98     Mini_MIPS/my_Register_File/reg_reg[26][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y98     Mini_MIPS/my_Register_File/reg_reg[26][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y99    Mini_MIPS/my_Register_File/reg_reg[5][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y99    Mini_MIPS/my_Register_File/reg_reg[5][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y99    Mini_MIPS/my_Register_File/reg_reg[5][3]/C



