---------------------------------------
-- Generated by SIMECT
-- Generated on: 06-May-2011 12:30:14
---------------------------------------

library ieee, std;
use ieee.std_logic_1164.all;
USE ieee.electrical_systems.all;
use ieee.math_real.all;
use work.all;

ENTITY test_v_uni_v_uni IS

  PORT    (TERMINAL Vin,Vout: ELECTRICAL);

END ENTITY test_v_uni_v_uni;

ARCHITECTURE behavioral OF test_v_uni_v_uni IS

  CONSTANT Out_1_Num_TF_dir1_1 : REAL_VECTOR := (8.989173221858e-01, 4.163303783086e-14, 0.0);
  CONSTANT Out_1_Den_TF_dir1_1 : REAL_VECTOR := (1.000000000000e+00, 4.629108256256e-14, 0.0);
  CONSTANT Out_1_Num_TF_dir1_2 : REAL_VECTOR := (8.989173221858e-01, 2.115680998597e-11, 0.0);
  CONSTANT Out_1_Den_TF_dir1_2 : REAL_VECTOR := (1.000000000000e+00, 2.768712487791e-11, 0.0);
  CONSTANT Out_1_Num_TF_inv1_1 : REAL_VECTOR := (1.097763830424e-09, 5.077418058366e-23, 0.0);
  CONSTANT Out_1_Den_TF_inv1_1 : REAL_VECTOR := (1.000000000000e+00, 4.629108256263e-14, 0.0);
  CONSTANT Out_1_Num_TF_inv1_2 : REAL_VECTOR := (1.097763830424e-09, -1.856877029942e-02, 0.0);
  CONSTANT Out_1_Den_TF_inv1_2 : REAL_VECTOR := (1.000000000000e+00, 2.768712487791e-11, 0.0);
  CONSTANT Out_1_Num_Zin1_1 : REAL_VECTOR := (1.000000000000e+00, 3.182111703767e-15, 0.0);
  CONSTANT Out_1_Den_Zin1_1 : REAL_VECTOR := (3.499448142196e-04, 1.506455175011e-14, 0.0);
  CONSTANT Out_1_Num_Zin1_2 : REAL_VECTOR := (1.000000000000e+00, 3.065570981206e-11, 0.0);
  CONSTANT Out_1_Den_Zin1_2 : REAL_VECTOR := (3.499448142196e-04, 3.844702722022e-11, 0.0);
  CONSTANT Out_1_Num_Zout1_1 : REAL_VECTOR := (2.206726942517e+01, 1.524537607796e-12, 0.0);
  CONSTANT Out_1_Den_Zout1_1 : REAL_VECTOR := (1.000000000000e+00, 6.908580486325e-14, 0.0);
  CONSTANT Out_1_Num_Zout1_2 : REAL_VECTOR := (2.206726942517e+01, 5.269599303455e-12, 0.0);
  CONSTANT Out_1_Den_Zout1_2 : REAL_VECTOR := (1.000000000000e+00, 2.768712487603e-11, 0.0);
  CONSTANT Out_1_OffIn11 : REAL := 1.500000e+00;
  CONSTANT Out_1_OffIn12 : REAL := 0.000000e+00;
  CONSTANT Out_1_OffOut11 : REAL := 5.432017e-01;
  CONSTANT Out_1_OffOut12 : REAL := 0.000000e+00;
  QUANTITY Vin1 ACROSS Iin1 THROUGH Vin TO ground; 
  QUANTITY Vout1_1 ACROSS Iout1_1 THROUGH Vout TO ground; 
  QUANTITY deltaVin1: voltage;
  QUANTITY deltaIout1_1: current;

BEGIN

  deltaVin1 == Vin1 - Out_1_OffIn11;
  deltaIout1_1 == Iout1_1 - Out_1_OffOut12;
  Vout1_1 ==
 deltaVin1'LTF((Out_1_Num_TF_dir1_1(0),Out_1_Num_TF_dir1_1(1)), (Out_1_Den_TF_dir1_1(0),Out_1_Den_TF_dir1_1(1)))'LTF((Out_1_Num_TF_dir1_2(0),Out_1_Num_TF_dir1_2(1)), (Out_1_Den_TF_dir1_2(0),Out_1_Den_TF_dir1_2(1)))
 + deltaIout1_1'LTF((Out_1_Num_Zout1_1(0),Out_1_Num_Zout1_1(1)), (Out_1_Den_Zout1_1(0),Out_1_Den_Zout1_1(1)))'LTF((Out_1_Num_Zout1_2(0),Out_1_Num_Zout1_2(1)), (Out_1_Den_Zout1_2(0),Out_1_Den_Zout1_2(1)))
 + Out_1_OffOut11;
  Iin1 == deltaVin1'LTF((Out_1_Den_Zin1_1(0),Out_1_Den_Zin1_1(1)), (Out_1_Num_Zin1_1(0),Out_1_Num_Zin1_1(1)))'LTF((Out_1_Den_Zin1_2(0),Out_1_Den_Zin1_2(1)), (Out_1_Num_Zin1_2(0),Out_1_Num_Zin1_2(1)))+ deltaIout1_1'LTF((Out_1_Num_TF_inv1_1(0),Out_1_Num_TF_inv1_1(1)), (Out_1_Den_TF_inv1_1(0),Out_1_Den_TF_inv1_1(1)))'LTF((Out_1_Num_TF_inv1_2(0),Out_1_Num_TF_inv1_2(1)), (Out_1_Den_TF_inv1_2(0),Out_1_Den_TF_inv1_2(1)))+ Out_1_OffIn12;

END ARCHITECTURE behavioral;

