#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-533-g676b36e45)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x1339b280 .scope module, "tb_CachePrefetch" "tb_CachePrefetch" 2 3;
 .timescale -9 -12;
P_0x1339b410 .param/l "ADDR_WIDTH" 0 2 6, +C4<00000000000000000000000000001000>;
P_0x1339b450 .param/l "BLOCK_SIZE" 0 2 5, +C4<00000000000000000000000000000100>;
P_0x1339b490 .param/l "CACHE_SIZE" 0 2 4, +C4<00000000000000000000000000010000>;
v0x133bfb20_0 .var "addr", 7 0;
v0x133bfc00_0 .var "clk", 0 0;
v0x133bfcd0_0 .net "data_out", 31 0, v0x133bf210_0;  1 drivers
v0x133bfdd0_0 .net "hit", 0 0, v0x133bf2f0_0;  1 drivers
v0x133bfea0_0 .var/i "i", 31 0;
v0x133bff40_0 .var "read_enable", 0 0;
v0x133bffe0_0 .var "reset", 0 0;
E_0x1339dad0 .event posedge, v0x133bf140_0;
S_0x1338f6b0 .scope module, "dut" "CachePrefetch" 2 18, 3 1 0, S_0x1339b280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "read_enable";
    .port_info 3 /INPUT 8 "addr";
    .port_info 4 /OUTPUT 1 "hit";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1338f890 .param/l "ADDR_WIDTH" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x1338f8d0 .param/l "BLOCK_SIZE" 0 3 1, +C4<00000000000000000000000000000100>;
P_0x1338f910 .param/l "CACHE_SIZE" 0 3 1, +C4<00000000000000000000000000010000>;
v0x13392a20_0 .net "addr", 7 0, v0x133bfb20_0;  1 drivers
v0x133bf080 .array "cache_mem", 0 15, 31 0;
v0x133bf140_0 .net "clk", 0 0, v0x133bfc00_0;  1 drivers
v0x133bf210_0 .var "data_out", 31 0;
v0x133bf2f0_0 .var "hit", 0 0;
v0x133bf400_0 .var/i "i", 31 0;
v0x133bf4e0_0 .var/i "index", 31 0;
v0x133bf5c0_0 .var "prefetch_addr", 7 0;
v0x133bf6a0_0 .var/i "prefetch_index", 31 0;
v0x133bf780_0 .net "read_enable", 0 0, v0x133bff40_0;  1 drivers
v0x133bf840_0 .net "reset", 0 0, v0x133bffe0_0;  1 drivers
v0x133bf900 .array "tag_array", 0 15, 7 0;
v0x133bf9c0 .array "valid", 0 15, 0 0;
E_0x1339ce90 .event posedge, v0x133bf840_0, v0x133bf140_0;
    .scope S_0x1338f6b0;
T_0 ;
    %wait E_0x1339ce90;
    %load/vec4 v0x133bf840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x133bf400_0, 0, 32;
T_0.2 ; Top of for-loop
    %load/vec4 v0x133bf400_0;
    %cmpi/s 16, 0, 32;
	  %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x133bf400_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133bf9c0, 0, 4;
T_0.4 ; for-loop step statement
    %load/vec4 v0x133bf400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x133bf400_0, 0, 32;
    %jmp T_0.2;
T_0.3 ; for-loop exit label
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x133bf2f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x133bf780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %load/vec4 v0x13392a20_0;
    %pad/u 32;
    %pushi/vec4 16, 0, 32;
    %mod;
    %store/vec4 v0x133bf4e0_0, 0, 32;
    %ix/getv/s 4, v0x133bf4e0_0;
    %load/vec4a v0x133bf9c0, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.9, 9;
    %ix/getv/s 4, v0x133bf4e0_0;
    %load/vec4a v0x133bf900, 4;
    %load/vec4 v0x13392a20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x133bf2f0_0, 0;
    %ix/getv/s 4, v0x133bf4e0_0;
    %load/vec4a v0x133bf080, 4;
    %assign/vec4 v0x133bf210_0, 0;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x133bf2f0_0, 0;
    %delay 5000, 0;
    %load/vec4 v0x13392a20_0;
    %load/vec4 v0x13392a20_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %ix/getv/s 3, v0x133bf4e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133bf080, 0, 4;
    %load/vec4 v0x13392a20_0;
    %ix/getv/s 3, v0x133bf4e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133bf900, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 3, v0x133bf4e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133bf9c0, 0, 4;
    %load/vec4 v0x13392a20_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %pad/u 8;
    %store/vec4 v0x133bf5c0_0, 0, 8;
    %load/vec4 v0x133bf5c0_0;
    %pad/u 32;
    %pushi/vec4 16, 0, 32;
    %mod;
    %store/vec4 v0x133bf6a0_0, 0, 32;
    %load/vec4 v0x133bf5c0_0;
    %load/vec4 v0x133bf5c0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %ix/getv/s 3, v0x133bf6a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133bf080, 0, 4;
    %load/vec4 v0x133bf5c0_0;
    %ix/getv/s 3, v0x133bf6a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133bf900, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 3, v0x133bf6a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133bf9c0, 0, 4;
T_0.8 ;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1339b280;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133bfc00_0, 0, 1;
T_1.0 ;
    %delay 5000, 0;
    %load/vec4 v0x133bfc00_0;
    %inv;
    %store/vec4 v0x133bfc00_0, 0, 1;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x1339b280;
T_2 ;
    %vpi_call 2 33 "$dumpfile", "output/ tb_CachePrefetch.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1339b280 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1339b280;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133bffe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133bff40_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x133bfb20_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133bffe0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 51 "$display", "Test 1: Cache miss and prefetch" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133bff40_0, 0, 1;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x133bfb20_0, 0, 8;
    %delay 10000, 0;
    %load/vec4 v0x133bfdd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 6;
    %vpi_call 2 55 "$display", "PASS: Cache miss for addr=0x%0h", v0x133bfb20_0 {0 0 0};
    %jmp T_3.1;
T_3.0 ;
    %vpi_call 2 56 "$display", "FAIL: Expected miss for addr=0x%0h", v0x133bfb20_0 {0 0 0};
T_3.1 ;
    %delay 10000, 0;
    %vpi_call 2 60 "$display", "Test 2: Cache hit (same address)" {0 0 0};
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x133bfb20_0, 0, 8;
    %delay 10000, 0;
    %load/vec4 v0x133bfdd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 6;
    %vpi_call 2 63 "$display", "PASS: Cache hit for addr=0x%0h", v0x133bfb20_0 {0 0 0};
    %jmp T_3.3;
T_3.2 ;
    %vpi_call 2 64 "$display", "FAIL: Expected hit for addr=0x%0h", v0x133bfb20_0 {0 0 0};
T_3.3 ;
    %delay 10000, 0;
    %vpi_call 2 68 "$display", "Test 3: Prefetch verification" {0 0 0};
    %pushi/vec4 20, 0, 8;
    %store/vec4 v0x133bfb20_0, 0, 8;
    %delay 10000, 0;
    %load/vec4 v0x133bfdd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.4, 6;
    %vpi_call 2 71 "$display", "PASS: Prefetch hit for addr=0x%0h", v0x133bfb20_0 {0 0 0};
    %jmp T_3.5;
T_3.4 ;
    %vpi_call 2 72 "$display", "FAIL: Prefetch miss for addr=0x%0h", v0x133bfb20_0 {0 0 0};
T_3.5 ;
    %delay 10000, 0;
    %vpi_call 2 76 "$display", "Test 4: Random address test" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x133bfea0_0, 0, 32;
T_3.6 ; Top of for-loop
    %load/vec4 v0x133bfea0_0;
    %cmpi/s 5, 0, 32;
	  %jmp/0xz T_3.7, 5;
    %vpi_func 2 78 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %pad/u 8;
    %store/vec4 v0x133bfb20_0, 0, 8;
    %delay 10000, 0;
    %load/vec4 v0x133bfdd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.9, 6;
    %vpi_call 2 80 "$display", "PASS: Miss for random addr=0x%0h", v0x133bfb20_0 {0 0 0};
    %jmp T_3.10;
T_3.9 ;
    %vpi_call 2 81 "$display", "FAIL: Unexpected hit for addr=0x%0h", v0x133bfb20_0 {0 0 0};
T_3.10 ;
    %delay 10000, 0;
T_3.8 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x133bfea0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x133bfea0_0, 0, 32;
    %jmp T_3.6;
T_3.7 ; for-loop exit label
    %vpi_call 2 86 "$display", "Test 5: Reset test" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133bffe0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x133bfdd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.11, 6;
    %vpi_call 2 89 "$display", "PASS: Cache invalidated after reset" {0 0 0};
    %jmp T_3.12;
T_3.11 ;
    %vpi_call 2 90 "$display", "FAIL: Reset did not invalidate cache" {0 0 0};
T_3.12 ;
    %delay 10000, 0;
    %vpi_call 2 93 "$display", "All tests completed." {0 0 0};
    %vpi_call 2 94 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1339b280;
T_4 ;
    %wait E_0x1339dad0;
    %vpi_call 2 99 "$display", "Time=%0t: addr=0x%0h, hit=%b, data_out=0x%0h", $time, v0x133bfb20_0, v0x133bfdd0_0, v0x133bfcd0_0 {0 0 0};
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "/src/testbench.v";
    "/src/your_design.v";
