(footprint "1455L801BU" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 61D51FFB)
  (fp_text reference "REF**" (at 50 42.5 unlocked) (layer "F.SilkS") hide
    (effects (font (size 1 1) (thickness 0.15)))
    (tstamp 33be09a0-c865-47ec-a051-242c5187157e)
  )
  (fp_text value "1455L801BU" (at 45 81.75 unlocked) (layer "F.Fab")
    (effects (font (size 1 1) (thickness 0.15)))
    (tstamp d7f5cbf7-63ce-4dd6-a999-6387225a35cc)
  )
  (fp_text user "${REFERENCE}" (at 50 45.5 unlocked) (layer "F.Fab") hide
    (effects (font (size 1 1) (thickness 0.15)))
    (tstamp b5e6e376-1b86-49b8-a08f-1565b22de1e9)
  )
  (fp_rect (start -49.5 0) (end 49.5 78.5) (layer "User.1") (width 0.12) (fill none) (tstamp ae6fecdd-672c-4f96-88f8-c1a675eccb57))
  (zone (net 0) (net_name "") (layers F&B.Cu) (tstamp 80ba669c-95af-4781-ae59-15b55e2403ca) (name "EDGE_RAIL") (hatch full 0.508)
    (connect_pads (clearance 0))
    (min_thickness 0.254)
    (keepout (tracks not_allowed) (vias allowed) (pads allowed ) (copperpour allowed) (footprints not_allowed))
    (fill (thermal_gap 0.508) (thermal_bridge_width 0.508))
    (polygon
      (pts
        (xy 47 0)
        (xy 49.5 0)
        (xy 49.5 78.5)
        (xy 47 78.5)
      )
    )
  )
  (zone (net 0) (net_name "") (layers F&B.Cu) (tstamp c2814a30-d906-460e-a4be-036aeb6cae98) (name "EDGE_RAIL") (hatch full 0.508)
    (connect_pads (clearance 0))
    (min_thickness 0.254)
    (keepout (tracks not_allowed) (vias allowed) (pads allowed ) (copperpour allowed) (footprints not_allowed))
    (fill (thermal_gap 0.508) (thermal_bridge_width 0.508))
    (polygon
      (pts
        (xy -49.5 0)
        (xy -47 0)
        (xy -47 78.5)
        (xy -49.5 78.5)
      )
    )
  )
  (model "${KIPRJMOD}/1455L801BU.stp"
    (offset (xyz 0 -40 -5.69))
    (scale (xyz 1 1 1))
    (rotate (xyz 90 0 0))
  )
)
