Simics 4.0 (build 2598 amd64-linux) Copyright 1998-2010 Virtutech AB

Use of this software is subject to appropriate license.
Type 'copyright' for details on copyright and 'help' for on-line documentation.

Magic breakpoint already disabled.
Turning I-STC off and flushing old data
Turning D-STC off and flushing old data
Loading caches
Warming up caches
[cpu0] cs:0x0804a305 p:0x0cb3f305  jne 0x804a2f8
processor         steps        cycles   time [s]
cpu0       235968738469  235968738469  11798.437
Simulating...
[cpu0] cs:0x0804a302 p:0x0cb3f302  cmp edx,dword ptr -60[ebp]

Cache statistics: dc
-----------------
    Total number of transactions:     403014170

         Device data reads (DMA):             0
        Device data writes (DMA):             0

          Uncacheable data reads:           311
         Uncacheable data writes:           272
 Uncacheable instruction fetches:             0

          Data read transactions:     334110871
                Data read misses:      55261364
             Data read hit ratio:         83.46%

  Instruction fetch transactions:             0
        Instruction fetch misses:             0

         Data write transactions:      68902716
               Data write misses:       6082423
            Data write hit ratio:         91.17%

          Copy back transactions:             0


Cache statistics: ic
-----------------
    Total number of transactions:     999975709

         Device data reads (DMA):             0
        Device data writes (DMA):             0

          Uncacheable data reads:             0
         Uncacheable data writes:             0
 Uncacheable instruction fetches:             0

          Data read transactions:             0
                Data read misses:             0

  Instruction fetch transactions:     999975709
        Instruction fetch misses:          3104
     Instruction fetch hit ratio:        100.00%

         Data write transactions:             0
               Data write misses:             0

          Copy back transactions:             0


Cache statistics: l2c
-----------------
    Total number of transactions:     124167767

         Device data reads (DMA):             0
        Device data writes (DMA):             0

          Uncacheable data reads:           311
         Uncacheable data writes:           272
 Uncacheable instruction fetches:             0

          Data read transactions:      55261364
                Data read misses:      46359798
             Data read hit ratio:         16.11%

  Instruction fetch transactions:          3104
        Instruction fetch misses:          3073
     Instruction fetch hit ratio:          1.00%

         Data write transactions:      68902716
               Data write misses:      10310504
            Data write hit ratio:         85.04%

          Copy back transactions:             0

processor         steps        cycles   time [s]
cpu0       236968738469  236968738469  11848.437
