

================================================================
== Vivado HLS Report for 'flat'
================================================================
* Date:           Fri May 31 19:27:55 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        flat
* Solution:       puf
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    13.452|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  202|  202|  202|  202|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                        |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- LOOP_1_LOOP_2_LOOP_3  |  200|  200|         5|          4|          1|    50|    yes   |
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    340|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    299|    -|
|Register         |        -|      -|     137|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     137|    639|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln12_fu_723_p2       |     +    |      0|  0|  15|           4|           5|
    |add_ln14_1_fu_496_p2     |     +    |      0|  0|   8|           6|           6|
    |add_ln14_2_fu_526_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln14_fu_418_p2       |     +    |      0|  0|   8|           6|           6|
    |add_ln15_1_fu_456_p2     |     +    |      0|  0|  15|           5|           9|
    |add_ln15_2_fu_718_p2     |     +    |      0|  0|  15|           4|           9|
    |add_ln15_fu_358_p2       |     +    |      0|  0|  15|           7|           9|
    |add_ln6_fu_346_p2        |     +    |      0|  0|  15|           6|           1|
    |add_ln9_1_fu_556_p2      |     +    |      0|  0|  15|           1|           5|
    |c_fu_450_p2              |     +    |      0|  0|  12|           1|           3|
    |r_fu_352_p2              |     +    |      0|  0|  12|           1|           3|
    |and_ln15_fu_436_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln12_fu_430_p2      |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln6_fu_340_p2       |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln9_fu_364_p2       |   icmp   |      0|  0|  11|           5|           4|
    |or_ln12_1_fu_576_p2      |    or    |      0|  0|   4|           4|           2|
    |or_ln12_2_fu_593_p2      |    or    |      0|  0|   4|           4|           2|
    |or_ln12_3_fu_630_p2      |    or    |      0|  0|   4|           4|           3|
    |or_ln12_4_fu_647_p2      |    or    |      0|  0|   4|           4|           3|
    |or_ln12_5_fu_684_p2      |    or    |      0|  0|   4|           4|           3|
    |or_ln12_6_fu_701_p2      |    or    |      0|  0|   4|           4|           3|
    |or_ln12_fu_537_p2        |    or    |      0|  0|   4|           4|           1|
    |or_ln15_1_fu_610_p2      |    or    |      0|  0|   9|           9|           2|
    |or_ln15_2_fu_620_p2      |    or    |      0|  0|   9|           9|           2|
    |or_ln15_3_fu_664_p2      |    or    |      0|  0|   9|           9|           3|
    |or_ln15_4_fu_674_p2      |    or    |      0|  0|   9|           9|           3|
    |or_ln15_5_fu_734_p2      |    or    |      0|  0|   9|           9|           3|
    |or_ln15_6_fu_744_p2      |    or    |      0|  0|   9|           9|           3|
    |or_ln15_7_fu_470_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln15_fu_566_p2        |    or    |      0|  0|   9|           9|           1|
    |select_ln15_1_fu_378_p3  |  select  |      0|  0|   3|           1|           1|
    |select_ln15_2_fu_386_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln15_3_fu_394_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln15_4_fu_462_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln15_5_fu_476_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln15_6_fu_484_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln15_fu_370_p3    |  select  |      0|  0|   9|           1|           9|
    |select_ln6_fu_442_p3     |  select  |      0|  0|   9|           1|           9|
    |select_ln9_1_fu_728_p3   |  select  |      0|  0|   5|           1|           1|
    |select_ln9_fu_510_p3     |  select  |      0|  0|   9|           1|           9|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln15_fu_424_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 340|         172|         175|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_311_p4               |   9|          2|    3|          6|
    |ap_phi_mux_f_0_0_phi_fu_333_p4             |   9|          2|    5|         10|
    |ap_phi_mux_i_0_phi_fu_278_p4               |   9|          2|    9|         18|
    |ap_phi_mux_i_1_phi_fu_300_p4               |   9|          2|    9|         18|
    |ap_phi_mux_i_2_0_phi_fu_322_p4             |   9|          2|    9|         18|
    |ap_phi_mux_indvar_flatten17_phi_fu_256_p4  |   9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten_phi_fu_289_p4    |   9|          2|    5|         10|
    |ap_phi_mux_r_0_phi_fu_267_p4               |   9|          2|    3|          6|
    |c_0_reg_307                                |   9|          2|    3|          6|
    |f_0_0_reg_329                              |   9|          2|    5|         10|
    |flat_array_address0                        |  27|          5|    9|         45|
    |flat_array_address1                        |  27|          5|    9|         45|
    |i_0_reg_274                                |   9|          2|    9|         18|
    |i_1_reg_296                                |   9|          2|    9|         18|
    |i_2_0_reg_318                              |   9|          2|    9|         18|
    |indvar_flatten17_reg_252                   |   9|          2|    6|         12|
    |indvar_flatten_reg_285                     |   9|          2|    5|         10|
    |max_pool_out_address0                      |  27|          5|    9|         45|
    |max_pool_out_address1                      |  27|          5|    9|         45|
    |r_0_reg_263                                |   9|          2|    3|          6|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 299|         61|  136|        385|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |add_ln12_reg_876          |  5|   0|    5|          0|
    |add_ln14_1_reg_801        |  6|   0|    6|          0|
    |add_ln15_2_reg_871        |  9|   0|    9|          0|
    |add_ln6_reg_758           |  6|   0|    6|          0|
    |add_ln9_1_reg_836         |  5|   0|    5|          0|
    |ap_CS_fsm                 |  6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |  1|   0|    1|          0|
    |c_0_reg_307               |  3|   0|    3|          0|
    |empty_2_reg_816           |  4|   0|    4|          0|
    |f_0_0_reg_329             |  5|   0|    5|          0|
    |i_0_reg_274               |  9|   0|    9|          0|
    |i_1_reg_296               |  9|   0|    9|          0|
    |i_2_0_reg_318             |  9|   0|    9|          0|
    |icmp_ln6_reg_754          |  1|   0|    1|          0|
    |icmp_ln9_reg_763          |  1|   0|    1|          0|
    |indvar_flatten17_reg_252  |  6|   0|    6|          0|
    |indvar_flatten_reg_285    |  5|   0|    5|          0|
    |r_0_reg_263               |  3|   0|    3|          0|
    |select_ln15_3_reg_768     |  3|   0|    3|          0|
    |select_ln15_4_reg_778     |  9|   0|    9|          0|
    |select_ln15_5_reg_791     |  5|   0|    5|          0|
    |select_ln15_6_reg_796     |  3|   0|    3|          0|
    |select_ln6_reg_773        |  9|   0|    9|          0|
    |select_ln9_1_reg_881      |  5|   0|    5|          0|
    |select_ln9_reg_811        |  9|   0|    9|          0|
    +--------------------------+---+----+-----+-----------+
    |Total                     |137|   0|  137|          0|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |     flat     | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |     flat     | return value |
|ap_start               |  in |    1| ap_ctrl_hs |     flat     | return value |
|ap_done                | out |    1| ap_ctrl_hs |     flat     | return value |
|ap_idle                | out |    1| ap_ctrl_hs |     flat     | return value |
|ap_ready               | out |    1| ap_ctrl_hs |     flat     | return value |
|max_pool_out_address0  | out |    9|  ap_memory | max_pool_out |     array    |
|max_pool_out_ce0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_q0        |  in |   32|  ap_memory | max_pool_out |     array    |
|max_pool_out_address1  | out |    9|  ap_memory | max_pool_out |     array    |
|max_pool_out_ce1       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_q1        |  in |   32|  ap_memory | max_pool_out |     array    |
|flat_array_address0    | out |    9|  ap_memory |  flat_array  |     array    |
|flat_array_ce0         | out |    1|  ap_memory |  flat_array  |     array    |
|flat_array_we0         | out |    1|  ap_memory |  flat_array  |     array    |
|flat_array_d0          | out |   32|  ap_memory |  flat_array  |     array    |
|flat_array_address1    | out |    9|  ap_memory |  flat_array  |     array    |
|flat_array_ce1         | out |    1|  ap_memory |  flat_array  |     array    |
|flat_array_we1         | out |    1|  ap_memory |  flat_array  |     array    |
|flat_array_d1          | out |   32|  ap_memory |  flat_array  |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

