{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745237024616 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745237024616 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 21 15:03:44 2025 " "Processing started: Mon Apr 21 15:03:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745237024616 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745237024616 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745237024616 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745237024907 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745237024907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pkg/fixed_pkg_c.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file pkg/fixed_pkg_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_pkg " "Found design unit 1: fixed_pkg" {  } { { "pkg/fixed_pkg_c.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/pkg/fixed_pkg_c.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745237030244 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fixed_pkg-body " "Found design unit 2: fixed_pkg-body" {  } { { "pkg/fixed_pkg_c.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/pkg/fixed_pkg_c.vhdl" 1466 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745237030244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745237030244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pkg/fixed_float_types_c.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file pkg/fixed_float_types_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_float_types " "Found design unit 1: fixed_float_types" {  } { { "pkg/fixed_float_types_c.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/pkg/fixed_float_types_c.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745237030245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745237030245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pkg/functions.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file pkg/functions.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 functions " "Found design unit 1: functions" {  } { { "pkg/functions.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/pkg/functions.vhdl" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745237030247 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 functions-body " "Found design unit 2: functions-body" {  } { { "pkg/functions.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/pkg/functions.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745237030247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745237030247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pkg/data_types.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file pkg/data_types.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_types " "Found design unit 1: data_types" {  } { { "pkg/data_types.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/pkg/data_types.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745237030248 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 data_types-body " "Found design unit 2: data_types-body" {  } { { "pkg/data_types.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/pkg/data_types.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745237030248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745237030248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deriv_calc_rc2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file deriv_calc_rc2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deriv_calc_RC2-RTL " "Found design unit 1: deriv_calc_RC2-RTL" {  } { { "deriv_calc_RC2.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/deriv_calc_RC2.vhdl" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745237030251 ""} { "Info" "ISGN_ENTITY_NAME" "1 deriv_calc_RC2 " "Found entity 1: deriv_calc_RC2" {  } { { "deriv_calc_RC2.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/deriv_calc_RC2.vhdl" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745237030251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745237030251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rc2_oscillator.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rc2_oscillator.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RC2_oscillator-RTL " "Found design unit 1: RC2_oscillator-RTL" {  } { { "RC2_oscillator.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/RC2_oscillator.vhdl" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745237030252 ""} { "Info" "ISGN_ENTITY_NAME" "1 RC2_oscillator " "Found entity 1: RC2_oscillator" {  } { { "RC2_oscillator.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/RC2_oscillator.vhdl" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745237030252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745237030252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "heaviside_memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file heaviside_memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Heaviside_memory-rtl " "Found design unit 1: Heaviside_memory-rtl" {  } { { "Heaviside_memory.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/Heaviside_memory.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745237030255 ""} { "Info" "ISGN_ENTITY_NAME" "1 Heaviside_memory " "Found entity 1: Heaviside_memory" {  } { { "Heaviside_memory.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/Heaviside_memory.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745237030255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745237030255 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "z RC2_oscillator.vhdl(49) " "VHDL error at RC2_oscillator.vhdl(49): object \"z\" is used but not declared" {  } { { "RC2_oscillator.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/RC2_oscillator.vhdl" 49 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1745237030269 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745237030354 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 21 15:03:50 2025 " "Processing ended: Mon Apr 21 15:03:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745237030354 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745237030354 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745237030354 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745237030354 ""}
