head	1.1;
access;
symbols
	binutils-2_24-branch:1.1.0.10
	binutils-2_24-branchpoint:1.1
	binutils-2_21_1:1.1
	binutils-2_23_2:1.1
	binutils-2_23_1:1.1
	binutils-2_23:1.1
	binutils-2_23-branch:1.1.0.8
	binutils-2_23-branchpoint:1.1
	binutils-2_22_branch:1.1.0.6
	binutils-2_22:1.1
	binutils-2_22-branch:1.1.0.4
	binutils-2_22-branchpoint:1.1
	binutils-2_21:1.1
	binutils-2_21-branch:1.1.0.2
	binutils-2_21-branchpoint:1.1
	binutils_latest_snapshot:1.1;
locks; strict;
comment	@# @;


1.1
date	2010.01.04.23.31.04;	author dgutson;	state Exp;
branches;
next	;


desc
@@


1.1
log
@2010-01-04  Daniel Gutson  <dgutson@@codesourcery.com>

        gas/
        * config/tc-arm.c (do_neon_logic): Accept imm value
        in the third operand too.
        (operand_parse_code): OP_RNDQ_IMVNb renamed to
        OP_RNDQ_Ibig.
        (parse_operands): OP_NILO case removed, applied renaming.
        (insns): Neon shape changed for some logic instructions.

        gas/testsuite/
        * gas/arm/neon-logic.d: New test case.
        * gas/arm/neon-logic.s: New file.
@
text
@# name: Neon logic insns with two and three operands including imm. values
# as: -mfpu=neon
# objdump: -dr --prefix-addresses --show-raw-insn

.*: +file format .*arm.*


Disassembly of section \.text:
00000000 <.text> f387015f 	vorr.i32	q0, #255	; 0x000000ff
00000004 <.text\+0x4> f387015f 	vorr.i32	q0, #255	; 0x000000ff
00000008 <.text\+0x8> f2220154 	vorr	q0, q1, q2
0000000c <.text\+0xc> f2200152 	vorr	q0, q0, q1
00000010 <.text\+0x10> f387011f 	vorr.i32	d0, #255	; 0x000000ff
00000014 <.text\+0x14> f387011f 	vorr.i32	d0, #255	; 0x000000ff
00000018 <.text\+0x18> f2210112 	vorr	d0, d1, d2
0000001c <.text\+0x1c> f2200111 	vorr	d0, d0, d1
@
