INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:51:00 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 buffer21/outs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/stq_addr_5_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (clk rise@7.200ns - clk rise@0.000ns)
  Data Path Delay:        5.389ns  (logic 1.365ns (25.331%)  route 4.024ns (74.669%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.683 - 7.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1799, unset)         0.508     0.508    buffer21/clk
    SLICE_X44Y91         FDRE                                         r  buffer21/outs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.232     0.740 r  buffer21/outs_reg[5]/Q
                         net (fo=2, routed)           0.524     1.264    buffer21/control/Q[5]
    SLICE_X44Y91         LUT6 (Prop_lut6_I0_O)        0.122     1.386 r  buffer21/control/out0_valid_INST_0_i_3/O
                         net (fo=13, routed)          0.282     1.668    buffer29/fifo/cmpi1_result
    SLICE_X39Y90         LUT6 (Prop_lut6_I5_O)        0.043     1.711 r  buffer29/fifo/fullReg_i_2__8/O
                         net (fo=8, routed)           0.183     1.894    control_merge0/fork_valid/generateBlocks[0].regblock/cond_br7_trueOut_valid
    SLICE_X38Y91         LUT5 (Prop_lut5_I2_O)        0.043     1.937 r  control_merge0/fork_valid/generateBlocks[0].regblock/outputValid_i_3__0/O
                         net (fo=3, routed)           0.321     2.258    lsq2/handshake_lsq_lsq2_core/control_merge0_outs_valid
    SLICE_X34Y91         LUT4 (Prop_lut4_I3_O)        0.043     2.301 r  lsq2/handshake_lsq_lsq2_core/a_loadEn_INST_0_i_6/O
                         net (fo=2, routed)           0.264     2.565    lsq2/handshake_lsq_lsq2_core/lazy_fork0_outs_2_valid
    SLICE_X32Y91         LUT2 (Prop_lut2_I0_O)        0.043     2.608 r  lsq2/handshake_lsq_lsq2_core/a_loadEn_INST_0_i_5/O
                         net (fo=4, routed)           0.378     2.985    control_merge1/tehb/control/buffer5_outs_valid
    SLICE_X30Y87         LUT6 (Prop_lut6_I4_O)        0.043     3.028 r  control_merge1/tehb/control/a_loadEn_INST_0_i_1/O
                         net (fo=31, routed)          0.313     3.341    control_merge1/tehb/control/buffer6_outs_valid
    SLICE_X29Y85         LUT3 (Prop_lut3_I0_O)        0.049     3.390 r  control_merge1/tehb/control/stq_addr_0_q[4]_i_3/O
                         net (fo=29, routed)          0.705     4.095    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/buffer7_outs_valid
    SLICE_X28Y79         LUT3 (Prop_lut3_I2_O)        0.134     4.229 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry__0_i_4/O
                         net (fo=1, routed)           0.332     4.561    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry__0_i_4_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.348     4.909 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.909    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry__0_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     5.054 f  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry__1/O[3]
                         net (fo=1, routed)           0.216     5.270    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry__1_n_4
    SLICE_X28Y84         LUT5 (Prop_lut5_I3_O)        0.120     5.390 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/stq_addr_5_q[4]_i_1__0/O
                         net (fo=6, routed)           0.507     5.897    lsq3/handshake_lsq_lsq3_core/stq_addr_wen_5
    SLICE_X21Y85         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_addr_5_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.200     7.200 r  
                                                      0.000     7.200 r  clk (IN)
                         net (fo=1799, unset)         0.483     7.683    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X21Y85         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_addr_5_q_reg[3]/C
                         clock pessimism              0.000     7.683    
                         clock uncertainty           -0.035     7.647    
    SLICE_X21Y85         FDRE (Setup_fdre_C_CE)      -0.194     7.453    lsq3/handshake_lsq_lsq3_core/stq_addr_5_q_reg[3]
  -------------------------------------------------------------------
                         required time                          7.453    
                         arrival time                          -5.897    
  -------------------------------------------------------------------
                         slack                                  1.557    




