// Seed: 2282095444
module module_0 (
    input tri  id_0,
    input wand id_1
);
  parameter id_3 = 1;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd81,
    parameter id_5 = 32'd56
) (
    output tri1 id_0,
    input tri0 id_1,
    input wire id_2,
    input supply0 _id_3,
    output tri id_4,
    input wand _id_5,
    input supply1 id_6
);
  wire id_8[id_5 : id_3  <  1];
  ;
  module_0 modCall_1 (
      id_2,
      id_6
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd10,
    parameter id_2 = 32'd64
) (
    input tri1 id_0,
    output tri _id_1,
    output supply0 _id_2,
    input wor id_3,
    input uwire id_4
);
  logic id_6[id_2 : id_1  &  -1];
  ;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
