// Seed: 2712125769
module module_0 ();
  parameter id_1 = 1;
  int id_2 (
      id_1 && "" * 1,
      -1,
      1'b0
  );
  assign module_1.type_3 = 0;
  wire id_4;
endmodule
module module_1 (
    input  tri1  id_0,
    output logic id_1
);
  reg id_3;
  localparam id_4 = 1;
  wire id_5;
  module_0 modCall_1 ();
  assign id_1 = 1;
  always
    if ("") id_1 <= 1;
    else begin : LABEL_0
      id_3 = 1'd0;
      id_3 <= $realtime;
    end
  assign id_3 = -1'h0;
endmodule
