<stg><name>_shadowquilt_main_loop_make_verticle_strip</name>


<trans_list>

<trans id="1461" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1462" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1463" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1464" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1465" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1466" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1467" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1468" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1469" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1470" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1471" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1472" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1684" from="13" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1685" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1683" from="14" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1477" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1478" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1479" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1480" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1481" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1482" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1483" from="20" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1485" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1486" from="22" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln741" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1487" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln741" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1688" from="23" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1689" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1687" from="24" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1492" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1493" from="26" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="if_cond_0_0" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1494" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="if_cond_0_0" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1692" from="27" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1693" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1691" from="28" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1499" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1500" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1501" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1507" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1508" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1509" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1510" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1511" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1512" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1513" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1514" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1515" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1516" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1517" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1518" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1696" from="44" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1697" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1695" from="45" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1523" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1524" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1525" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1526" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1527" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1528" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1529" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1530" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1531" from="54" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln931" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1537" from="54" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln931" val="1"/>
<literal name="icmp_ln1498" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1538" from="54" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln931" val="1"/>
<literal name="icmp_ln1498" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1533" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1534" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1535" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1536" from="58" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1700" from="59" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln952" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1701" from="59" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln952" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1699" from="60" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1543" from="61" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1548" from="61" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1704" from="62" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln974" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1705" from="62" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln974" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1703" from="63" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1553" from="64" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1708" from="65" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln967" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1709" from="65" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln967" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1707" from="66" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1716" from="67" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1717" from="67" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1711" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1712" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1713" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1714" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1715" from="72" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1562" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1723" from="74" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1724" from="74" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1719" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1720" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1721" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1722" from="78" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1570" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1728" from="80" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1003" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1729" from="80" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1003" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1726" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1727" from="82" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1576" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1782" from="84" to="136">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1783" from="84" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1731" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1732" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1733" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1734" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1735" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1736" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1737" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1738" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1739" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1740" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1741" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1742" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1743" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1744" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1745" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1746" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1747" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1748" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1749" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1750" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1751" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1752" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1753" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1754" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1755" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1756" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1757" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1758" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1759" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1760" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1761" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1762" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1763" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1764" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1765" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1766" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1767" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1768" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1769" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1770" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1771" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1772" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1773" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1774" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1775" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1776" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1777" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1778" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1779" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1780" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1781" from="135" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1631" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1785" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1786" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1787" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1788" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1789" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1790" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1791" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1792" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1793" from="145" to="146">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1794" from="145" to="137">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1650" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1651" from="147" to="148">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1652" from="147" to="149">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1654" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1655" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1656" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1657" from="151" to="152">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1050" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1658" from="151" to="153">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1050" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1660" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1661" from="153" to="154">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1662" from="153" to="155">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1664" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1665" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1666" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1667" from="157" to="158">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1055" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1668" from="157" to="159">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1055" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1670" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1671" from="159" to="160">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1672" from="159" to="161">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1674" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1675" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1676" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1677" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1679" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1681" from="165" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="166" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="96" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:3 %init_patch_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="init_patch_V"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="96" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:4 %init_patch_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="init_patch_V_1"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:5 %current_z_i_index_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="current_z_i_index_V"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:6 %new_z_i_index_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="new_z_i_index_V"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:7 %new_z_i_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="new_z_i_V"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:8 %new_z_i_atTop_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="1" op_6_bw="96" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:9 %call_ln503 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i32 23068776, i32 52428800, i1 0, i96 %init_patch_V_1, i3 0, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges

]]></Node>
<StgValue><ssdm name="call_ln503"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="173" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="1" op_6_bw="96" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:9 %call_ln503 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i32 23068776, i32 52428800, i1 0, i96 %init_patch_V_1, i3 0, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges

]]></Node>
<StgValue><ssdm name="call_ln503"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="174" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="1" op_6_bw="96" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:10 %call_ln503 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i32 23068776, i32 52428800, i1 0, i96 %init_patch_V_1, i3 1, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges

]]></Node>
<StgValue><ssdm name="call_ln503"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="175" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="1" op_6_bw="96" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:10 %call_ln503 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i32 23068776, i32 52428800, i1 0, i96 %init_patch_V_1, i3 1, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges

]]></Node>
<StgValue><ssdm name="call_ln503"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="176" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="1" op_6_bw="96" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %call_ln503 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i32 23068776, i32 52428800, i1 0, i96 %init_patch_V_1, i3 2, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges

]]></Node>
<StgValue><ssdm name="call_ln503"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="177" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="1" op_6_bw="96" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %call_ln503 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i32 23068776, i32 52428800, i1 0, i96 %init_patch_V_1, i3 2, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges

]]></Node>
<StgValue><ssdm name="call_ln503"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="178" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="1" op_6_bw="96" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:12 %call_ln503 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i32 23068776, i32 52428800, i1 0, i96 %init_patch_V_1, i3 3, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges

]]></Node>
<StgValue><ssdm name="call_ln503"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="179" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="1" op_6_bw="96" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:12 %call_ln503 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i32 23068776, i32 52428800, i1 0, i96 %init_patch_V_1, i3 3, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges

]]></Node>
<StgValue><ssdm name="call_ln503"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="180" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="1" op_6_bw="96" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:13 %call_ln503 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i32 23068776, i32 52428800, i1 0, i96 %init_patch_V_1, i3 4, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges

]]></Node>
<StgValue><ssdm name="call_ln503"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="181" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="1" op_6_bw="96" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:13 %call_ln503 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i32 23068776, i32 52428800, i1 0, i96 %init_patch_V_1, i3 4, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges

]]></Node>
<StgValue><ssdm name="call_ln503"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="182" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:14 %call_ln520 = call void @patch_buffer_add_patch2, i96 %init_patch_V_1, i32 %patch_buffer, i2 %latest_patch_index_constprop, i32 %num_patches_constprop

]]></Node>
<StgValue><ssdm name="call_ln520"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="183" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %patch_stream_V, void @empty_18, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_points, void @empty_16, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %points, void @empty_16, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:14 %call_ln520 = call void @patch_buffer_add_patch2, i96 %init_patch_V_1, i32 %patch_buffer, i2 %latest_patch_index_constprop, i32 %num_patches_constprop

]]></Node>
<StgValue><ssdm name="call_ln520"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:15 %br_ln37 = br void

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="188" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i7 0, void %_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i7 %add_ln37_2, void %.split167

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1 %layer = phi i3 0, void %_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i3 %select_ln37_1, void %.split167

]]></Node>
<StgValue><ssdm name="layer"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:2 %point = phi i5 0, void %_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i5 %add_ln39, void %.split167

]]></Node>
<StgValue><ssdm name="point"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %add_ln37_2 = add i7 %indvar_flatten, i7 1

]]></Node>
<StgValue><ssdm name="add_ln37_2"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5 %icmp_ln37 = icmp_eq  i7 %indvar_flatten, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln37 = br i1 %icmp_ln37, void %.split167, void %_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split167:0 %add_ln37 = add i3 %layer, i3 1

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split167:3 %icmp_ln39 = icmp_eq  i5 %point, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split167:4 %select_ln37 = select i1 %icmp_ln39, i5 0, i5 %point

]]></Node>
<StgValue><ssdm name="select_ln37"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split167:5 %select_ln37_1 = select i1 %icmp_ln39, i3 %add_ln37, i3 %layer

]]></Node>
<StgValue><ssdm name="select_ln37_1"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.split167:6 %tmp_85 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln37_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="5">
<![CDATA[
.split167:8 %zext_ln40 = zext i5 %select_ln37

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split167:9 %add_ln40 = add i7 %tmp_85, i7 %zext_ln40

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="7">
<![CDATA[
.split167:10 %zext_ln40_1 = zext i7 %add_ln40

]]></Node>
<StgValue><ssdm name="zext_ln40_1"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split167:11 %init_patch_V_1_addr = getelementptr i96 %init_patch_V_1, i64 0, i64 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="init_patch_V_1_addr"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="96" op_0_bw="7">
<![CDATA[
.split167:13 %init_patch_V_1_load = load i7 %init_patch_V_1_addr

]]></Node>
<StgValue><ssdm name="init_patch_V_1_load"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split167:15 %add_ln39 = add i5 %select_ln37, i5 1

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="206" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split167:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_write_patch_stream_layer_loop_write_patch_stream_superpoint_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="207" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split167:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="208" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split167:7 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split167:12 %specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="210" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="96" op_0_bw="7">
<![CDATA[
.split167:13 %init_patch_V_1_load = load i7 %init_patch_V_1_addr

]]></Node>
<StgValue><ssdm name="init_patch_V_1_load"/></StgValue>
</operation>

<operation id="211" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="96">
<![CDATA[
.split167:14 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i96P0A, i96 %patch_stream_V, i96 %init_patch_V_1_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="212" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
.split167:16 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="213" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:0 %latest_patch_index_constprop_load = load i2 %latest_patch_index_constprop

]]></Node>
<StgValue><ssdm name="latest_patch_index_constprop_load"/></StgValue>
</operation>

<operation id="214" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="2" op_3_bw="32" op_4_bw="2" op_5_bw="32" op_6_bw="2" op_7_bw="32" op_8_bw="2" op_9_bw="32" op_10_bw="2" op_11_bw="32" op_12_bw="2" op_13_bw="26" op_14_bw="2" op_15_bw="26" op_16_bw="2" op_17_bw="32" op_18_bw="32" op_19_bw="0">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:1 %call_ln624 = call void @getParallelograms, i32 %patch_buffer, i2 %latest_patch_index_constprop_load, i32 %pSlope, i2 %latest_patch_index_constprop_load, i32 %shadow_bottomL_jR, i2 %latest_patch_index_constprop_load, i32 %shadow_bottomR_jR, i2 %latest_patch_index_constprop_load, i32 %shadow_bottomL_jL, i2 %latest_patch_index_constprop_load, i32 %shadow_bottomR_jL, i2 %latest_patch_index_constprop_load, i26 %z1_min, i2 %latest_patch_index_constprop_load, i26 %z1_max, i2 %latest_patch_index_constprop_load, i32 %get_radiiradii, i32 %get_parallelogram_slopesparallelogram_slopes

]]></Node>
<StgValue><ssdm name="call_ln624"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="215" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="2" op_3_bw="32" op_4_bw="2" op_5_bw="32" op_6_bw="2" op_7_bw="32" op_8_bw="2" op_9_bw="32" op_10_bw="2" op_11_bw="32" op_12_bw="2" op_13_bw="26" op_14_bw="2" op_15_bw="26" op_16_bw="2" op_17_bw="32" op_18_bw="32" op_19_bw="0">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:1 %call_ln624 = call void @getParallelograms, i32 %patch_buffer, i2 %latest_patch_index_constprop_load, i32 %pSlope, i2 %latest_patch_index_constprop_load, i32 %shadow_bottomL_jR, i2 %latest_patch_index_constprop_load, i32 %shadow_bottomR_jR, i2 %latest_patch_index_constprop_load, i32 %shadow_bottomL_jL, i2 %latest_patch_index_constprop_load, i32 %shadow_bottomR_jL, i2 %latest_patch_index_constprop_load, i26 %z1_min, i2 %latest_patch_index_constprop_load, i26 %z1_max, i2 %latest_patch_index_constprop_load, i32 %get_radiiradii, i32 %get_parallelogram_slopesparallelogram_slopes

]]></Node>
<StgValue><ssdm name="call_ln624"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="216" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="32" op_9_bw="26" op_10_bw="32" op_11_bw="26" op_12_bw="32" op_13_bw="26" op_14_bw="32" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="2" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:2 %call_ln632 = call void @get_acceptanceCorners, i32 %shadow_bottomL_jR, i32 %shadow_bottomR_jR, i32 %shadow_bottomL_jL, i32 %shadow_bottomR_jL, i26 %z1_min, i26 %z1_max, i26 %a_corner_0, i32 %a_corner_1, i26 %b_corner_0, i32 %b_corner_1, i26 %c_corner_0, i32 %c_corner_1, i26 %d_corner_0, i32 %d_corner_1, i1 %squareAcceptance, i1 %flatTop, i1 %flatBottom, i1 %triangleAcceptance, i2 %latest_patch_index_constprop

]]></Node>
<StgValue><ssdm name="call_ln632"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="217" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="32" op_9_bw="26" op_10_bw="32" op_11_bw="26" op_12_bw="32" op_13_bw="26" op_14_bw="32" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="2" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:2 %call_ln632 = call void @get_acceptanceCorners, i32 %shadow_bottomL_jR, i32 %shadow_bottomR_jR, i32 %shadow_bottomL_jL, i32 %shadow_bottomR_jL, i26 %z1_min, i26 %z1_max, i26 %a_corner_0, i32 %a_corner_1, i26 %b_corner_0, i32 %b_corner_1, i26 %c_corner_0, i32 %c_corner_1, i26 %d_corner_0, i32 %d_corner_1, i1 %squareAcceptance, i1 %flatTop, i1 %flatBottom, i1 %triangleAcceptance, i2 %latest_patch_index_constprop

]]></Node>
<StgValue><ssdm name="call_ln632"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="218" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:3 %latest_patch_index_constprop_load_1 = load i2 %latest_patch_index_constprop

]]></Node>
<StgValue><ssdm name="latest_patch_index_constprop_load_1"/></StgValue>
</operation>

<operation id="219" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="2">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:4 %zext_ln671 = zext i2 %latest_patch_index_constprop_load_1

]]></Node>
<StgValue><ssdm name="zext_ln671"/></StgValue>
</operation>

<operation id="220" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:10 %c_corner_1_addr = getelementptr i32 %c_corner_1, i64 0, i64 %zext_ln671

]]></Node>
<StgValue><ssdm name="c_corner_1_addr"/></StgValue>
</operation>

<operation id="221" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:11 %original_c_V = load i2 %c_corner_1_addr

]]></Node>
<StgValue><ssdm name="original_c_V"/></StgValue>
</operation>

<operation id="222" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:12 %d_corner_1_addr = getelementptr i32 %d_corner_1, i64 0, i64 %zext_ln671

]]></Node>
<StgValue><ssdm name="d_corner_1_addr"/></StgValue>
</operation>

<operation id="223" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:13 %original_d_V = load i2 %d_corner_1_addr

]]></Node>
<StgValue><ssdm name="original_d_V"/></StgValue>
</operation>

<operation id="224" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:14 %c_corner_0_addr = getelementptr i26 %c_corner_0, i64 0, i64 %zext_ln671

]]></Node>
<StgValue><ssdm name="c_corner_0_addr"/></StgValue>
</operation>

<operation id="225" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="26" op_0_bw="2" op_1_bw="0">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:15 %c_corner_0_load = load i2 %c_corner_0_addr

]]></Node>
<StgValue><ssdm name="c_corner_0_load"/></StgValue>
</operation>

<operation id="226" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:27 %a_corner_1_addr = getelementptr i32 %a_corner_1, i64 0, i64 %zext_ln671

]]></Node>
<StgValue><ssdm name="a_corner_1_addr"/></StgValue>
</operation>

<operation id="227" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:28 %a_corner_1_load = load i2 %a_corner_1_addr

]]></Node>
<StgValue><ssdm name="a_corner_1_load"/></StgValue>
</operation>

<operation id="228" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:30 %flatBottom_addr = getelementptr i1 %flatBottom, i64 0, i64 %zext_ln671

]]></Node>
<StgValue><ssdm name="flatBottom_addr"/></StgValue>
</operation>

<operation id="229" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="2" op_1_bw="0">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:31 %squarePatch_alternate2 = load i2 %flatBottom_addr

]]></Node>
<StgValue><ssdm name="squarePatch_alternate2"/></StgValue>
</operation>

<operation id="230" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:32 %squareAcceptance_addr = getelementptr i1 %squareAcceptance, i64 0, i64 %zext_ln671

]]></Node>
<StgValue><ssdm name="squareAcceptance_addr"/></StgValue>
</operation>

<operation id="231" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="2" op_1_bw="0">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:33 %squareAcceptance_load = load i2 %squareAcceptance_addr

]]></Node>
<StgValue><ssdm name="squareAcceptance_load"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="232" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:5 %tmp_82 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %latest_patch_index_constprop_load_1, i6 0

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="233" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:6 %tmp_83 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %latest_patch_index_constprop_load_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="234" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="6">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:7 %zext_ln50 = zext i6 %tmp_83

]]></Node>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</operation>

<operation id="235" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:8 %add_ln50 = add i8 %tmp_82, i8 %zext_ln50

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="236" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:9 %add_ln50_4 = add i8 %add_ln50, i8 64

]]></Node>
<StgValue><ssdm name="add_ln50_4"/></StgValue>
</operation>

<operation id="237" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:11 %original_c_V = load i2 %c_corner_1_addr

]]></Node>
<StgValue><ssdm name="original_c_V"/></StgValue>
</operation>

<operation id="238" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:13 %original_d_V = load i2 %d_corner_1_addr

]]></Node>
<StgValue><ssdm name="original_d_V"/></StgValue>
</operation>

<operation id="239" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="26" op_0_bw="2" op_1_bw="0">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:15 %c_corner_0_load = load i2 %c_corner_0_addr

]]></Node>
<StgValue><ssdm name="c_corner_0_load"/></StgValue>
</operation>

<operation id="240" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="33" op_0_bw="26">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:16 %sext_ln703 = sext i26 %c_corner_0_load

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="241" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="33" op_0_bw="32">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:17 %sext_ln703_7 = sext i32 %original_c_V

]]></Node>
<StgValue><ssdm name="sext_ln703_7"/></StgValue>
</operation>

<operation id="242" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:18 %ret_V_23 = sub i33 %sext_ln703, i33 %sext_ln703_7

]]></Node>
<StgValue><ssdm name="ret_V_23"/></StgValue>
</operation>

<operation id="243" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="33">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:19 %trunc_ln1118 = trunc i33 %ret_V_23

]]></Node>
<StgValue><ssdm name="trunc_ln1118"/></StgValue>
</operation>

<operation id="244" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:20 %shl_ln = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i32.i20, i32 %trunc_ln1118, i20 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="245" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="51" op_0_bw="51" op_1_bw="33" op_2_bw="18">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:21 %tmp_84 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i33.i18, i33 %ret_V_23, i18 0

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="246" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="52" op_0_bw="51">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:22 %sext_ln1118_2 = sext i51 %tmp_84

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="247" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:23 %r_V_3 = add i52 %shl_ln, i52 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="248" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:24 %lhs_7 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i32.i20, i32 %original_c_V, i20 0

]]></Node>
<StgValue><ssdm name="lhs_7"/></StgValue>
</operation>

<operation id="249" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:25 %ret_V_9 = add i52 %r_V_3, i52 %lhs_7

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="250" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:26 %projectionOfCornerToBeam_V = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %ret_V_9, i32 20, i32 51

]]></Node>
<StgValue><ssdm name="projectionOfCornerToBeam_V"/></StgValue>
</operation>

<operation id="251" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:28 %a_corner_1_load = load i2 %a_corner_1_addr

]]></Node>
<StgValue><ssdm name="a_corner_1_load"/></StgValue>
</operation>

<operation id="252" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:29 %icmp_ln1494 = icmp_sgt  i32 %a_corner_1_load, i32 52428800

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="253" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="2" op_1_bw="0">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:31 %squarePatch_alternate2 = load i2 %flatBottom_addr

]]></Node>
<StgValue><ssdm name="squarePatch_alternate2"/></StgValue>
</operation>

<operation id="254" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="2" op_1_bw="0">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:33 %squareAcceptance_load = load i2 %squareAcceptance_addr

]]></Node>
<StgValue><ssdm name="squareAcceptance_load"/></StgValue>
</operation>

<operation id="255" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:34 %and_ln1494 = and i1 %squarePatch_alternate2, i1 %icmp_ln1494

]]></Node>
<StgValue><ssdm name="and_ln1494"/></StgValue>
</operation>

<operation id="256" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:35 %notChoppedPatch = or i1 %squareAcceptance_load, i1 %and_ln1494

]]></Node>
<StgValue><ssdm name="notChoppedPatch"/></StgValue>
</operation>

<operation id="257" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:36 %nPatchesAtOriginal_V = load i32 %num_patches_constprop

]]></Node>
<StgValue><ssdm name="nPatchesAtOriginal_V"/></StgValue>
</operation>

<operation id="258" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv:37 %br_ln739 = br i1 %notChoppedPatch, void %_ifconv194, void %.critedge

]]></Node>
<StgValue><ssdm name="br_ln739"/></StgValue>
</operation>

<operation id="259" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv194:0 %icmp_ln935 = icmp_eq  i32 %original_c_V, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln935"/></StgValue>
</operation>

<operation id="260" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv194:1 %p_Result_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %original_c_V, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_120"/></StgValue>
</operation>

<operation id="261" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv194:2 %tmp_V = sub i32 0, i32 %original_c_V

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="262" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv194:3 %m_67 = select i1 %p_Result_120, i32 %tmp_V, i32 %original_c_V

]]></Node>
<StgValue><ssdm name="m_67"/></StgValue>
</operation>

<operation id="263" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv194:4 %p_Result_121 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_67, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_121"/></StgValue>
</operation>

<operation id="264" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv194:5 %l = cttz i32 @llvm.cttz.i32, i32 %p_Result_121, i1 1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="265" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv194:6 %sub_ln944 = sub i32 32, i32 %l

]]></Node>
<StgValue><ssdm name="sub_ln944"/></StgValue>
</operation>

<operation id="266" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv194:7 %lsb_index = add i32 %sub_ln944, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="267" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv194:8 %tmp_41 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="268" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv194:9 %icmp_ln946 = icmp_sgt  i31 %tmp_41, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946"/></StgValue>
</operation>

<operation id="269" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="32">
<![CDATA[
_ifconv194:10 %trunc_ln947 = trunc i32 %sub_ln944

]]></Node>
<StgValue><ssdm name="trunc_ln947"/></StgValue>
</operation>

<operation id="270" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv194:11 %sub_ln947 = sub i6 57, i6 %trunc_ln947

]]></Node>
<StgValue><ssdm name="sub_ln947"/></StgValue>
</operation>

<operation id="271" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="6">
<![CDATA[
_ifconv194:12 %zext_ln947 = zext i6 %sub_ln947

]]></Node>
<StgValue><ssdm name="zext_ln947"/></StgValue>
</operation>

<operation id="272" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv194:13 %lshr_ln947 = lshr i32 4294967295, i32 %zext_ln947

]]></Node>
<StgValue><ssdm name="lshr_ln947"/></StgValue>
</operation>

<operation id="273" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv194:14 %shl_ln949 = shl i32 1, i32 %lsb_index

]]></Node>
<StgValue><ssdm name="shl_ln949"/></StgValue>
</operation>

<operation id="274" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv194:15 %or_ln949_12 = or i32 %lshr_ln947, i32 %shl_ln949

]]></Node>
<StgValue><ssdm name="or_ln949_12"/></StgValue>
</operation>

<operation id="275" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv194:16 %and_ln949 = and i32 %m_67, i32 %or_ln949_12

]]></Node>
<StgValue><ssdm name="and_ln949"/></StgValue>
</operation>

<operation id="276" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv194:17 %icmp_ln949 = icmp_ne  i32 %and_ln949, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln949"/></StgValue>
</operation>

<operation id="277" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv194:18 %tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="278" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv194:19 %xor_ln949 = xor i1 %tmp_42, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949"/></StgValue>
</operation>

<operation id="279" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv194:20 %p_Result_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_67, i32 %lsb_index

]]></Node>
<StgValue><ssdm name="p_Result_122"/></StgValue>
</operation>

<operation id="280" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv194:21 %icmp_ln958 = icmp_sgt  i32 %lsb_index, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln958"/></StgValue>
</operation>

<operation id="281" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv194:22 %and_ln949_6 = and i1 %p_Result_122, i1 %xor_ln949

]]></Node>
<StgValue><ssdm name="and_ln949_6"/></StgValue>
</operation>

<operation id="282" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv194:27 %select_ln946 = select i1 %icmp_ln946, i1 %icmp_ln949, i1 %p_Result_122

]]></Node>
<StgValue><ssdm name="select_ln946"/></StgValue>
</operation>

<operation id="283" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv194:31 %select_ln958 = select i1 %icmp_ln958, i1 %select_ln946, i1 %and_ln949_6

]]></Node>
<StgValue><ssdm name="select_ln958"/></StgValue>
</operation>

<operation id="284" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="32">
<![CDATA[
_ifconv194:39 %trunc_ln943 = trunc i32 %l

]]></Node>
<StgValue><ssdm name="trunc_ln943"/></StgValue>
</operation>

<operation id="285" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv194:53 %icmp_ln1495 = icmp_slt  i32 %projectionOfCornerToBeam_V, i32 15728640

]]></Node>
<StgValue><ssdm name="icmp_ln1495"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="286" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="32">
<![CDATA[
_ifconv194:23 %zext_ln959_10 = zext i32 %m_67

]]></Node>
<StgValue><ssdm name="zext_ln959_10"/></StgValue>
</operation>

<operation id="287" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv194:24 %sub_ln959 = sub i32 25, i32 %sub_ln944

]]></Node>
<StgValue><ssdm name="sub_ln959"/></StgValue>
</operation>

<operation id="288" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="32">
<![CDATA[
_ifconv194:25 %zext_ln959 = zext i32 %sub_ln959

]]></Node>
<StgValue><ssdm name="zext_ln959"/></StgValue>
</operation>

<operation id="289" st_id="21" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv194:26 %shl_ln959 = shl i64 %zext_ln959_10, i64 %zext_ln959

]]></Node>
<StgValue><ssdm name="shl_ln959"/></StgValue>
</operation>

<operation id="290" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv194:28 %add_ln958 = add i32 %sub_ln944, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln958"/></StgValue>
</operation>

<operation id="291" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="32">
<![CDATA[
_ifconv194:29 %zext_ln958 = zext i32 %add_ln958

]]></Node>
<StgValue><ssdm name="zext_ln958"/></StgValue>
</operation>

<operation id="292" st_id="21" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv194:30 %lshr_ln958 = lshr i64 %zext_ln959_10, i64 %zext_ln958

]]></Node>
<StgValue><ssdm name="lshr_ln958"/></StgValue>
</operation>

<operation id="293" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv194:32 %m = select i1 %icmp_ln958, i64 %lshr_ln958, i64 %shl_ln959

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="294" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="1">
<![CDATA[
_ifconv194:33 %zext_ln961 = zext i1 %select_ln958

]]></Node>
<StgValue><ssdm name="zext_ln961"/></StgValue>
</operation>

<operation id="295" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv194:34 %m_35 = add i64 %m, i64 %zext_ln961

]]></Node>
<StgValue><ssdm name="m_35"/></StgValue>
</operation>

<operation id="296" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv194:35 %m_68 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_35, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_68"/></StgValue>
</operation>

<operation id="297" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="63">
<![CDATA[
_ifconv194:36 %zext_ln962 = zext i63 %m_68

]]></Node>
<StgValue><ssdm name="zext_ln962"/></StgValue>
</operation>

<operation id="298" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv194:37 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_35, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="299" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv194:38 %select_ln943 = select i1 %p_Result_s, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943"/></StgValue>
</operation>

<operation id="300" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv194:40 %sub_ln964 = sub i8 12, i8 %trunc_ln943

]]></Node>
<StgValue><ssdm name="sub_ln964"/></StgValue>
</operation>

<operation id="301" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv194:41 %add_ln964 = add i8 %sub_ln964, i8 %select_ln943

]]></Node>
<StgValue><ssdm name="add_ln964"/></StgValue>
</operation>

<operation id="302" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv194:42 %tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_120, i8 %add_ln964

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="303" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv194:43 %p_Result_123 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962, i9 %tmp_2, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_123"/></StgValue>
</operation>

<operation id="304" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="64">
<![CDATA[
_ifconv194:44 %LD = trunc i64 %p_Result_123

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="305" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32">
<![CDATA[
_ifconv194:45 %bitcast_ln744 = bitcast i32 %LD

]]></Node>
<StgValue><ssdm name="bitcast_ln744"/></StgValue>
</operation>

<operation id="306" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="23" op_0_bw="23" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv194:46 %trunc_ln = partselect i23 @_ssdm_op_PartSelect.i23.i64.i32.i32, i64 %m_35, i32 1, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="307" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv194:47 %icmp_ln971 = icmp_ne  i8 %add_ln964, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln971"/></StgValue>
</operation>

<operation id="308" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv194:48 %icmp_ln971_1 = icmp_eq  i23 %trunc_ln, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln971_1"/></StgValue>
</operation>

<operation id="309" st_id="21" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv194:50 %tmp_13 = fcmp_ogt  i32 %bitcast_ln744, i32 -50.0001

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="310" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv194:49 %or_ln971 = or i1 %icmp_ln971_1, i1 %icmp_ln971

]]></Node>
<StgValue><ssdm name="or_ln971"/></StgValue>
</operation>

<operation id="311" st_id="22" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv194:50 %tmp_13 = fcmp_ogt  i32 %bitcast_ln744, i32 -50.0001

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="312" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv194:51 %and_ln971 = and i1 %or_ln971, i1 %tmp_13

]]></Node>
<StgValue><ssdm name="and_ln971"/></StgValue>
</operation>

<operation id="313" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv194:52 %or_ln935 = or i1 %icmp_ln935, i1 %and_ln971

]]></Node>
<StgValue><ssdm name="or_ln935"/></StgValue>
</operation>

<operation id="314" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv194:54 %and_ln741 = and i1 %or_ln935, i1 %icmp_ln1495

]]></Node>
<StgValue><ssdm name="and_ln741"/></StgValue>
</operation>

<operation id="315" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv194:55 %br_ln741 = br i1 %and_ln741, void %.critedge, void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln741"/></StgValue>
</operation>

<operation id="316" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln741" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:0 %br_ln0 = br void %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="317" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader6:0 %i = phi i5 %add_ln49, void %.split163, i5 0, void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="318" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader6:1 %min_z_V = phi i32 %min_z_V_1, void %.split163, i32 1073741824, void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="min_z_V"/></StgValue>
</operation>

<operation id="319" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader6:2 %empty_258 = phi i32 %select_ln51_2, void %.split163, i32 1073741824, void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="empty_258"/></StgValue>
</operation>

<operation id="320" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:3 %add_ln49 = add i5 %i, i5 1

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="321" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader6:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="322" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:5 %icmp_ln49 = icmp_eq  i5 %i, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="323" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:6 %empty_259 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty_259"/></StgValue>
</operation>

<operation id="324" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:7 %br_ln49 = br i1 %icmp_ln49, void %.split163, void %_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="325" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="5">
<![CDATA[
.split163:0 %zext_ln50_22 = zext i5 %i

]]></Node>
<StgValue><ssdm name="zext_ln50_22"/></StgValue>
</operation>

<operation id="326" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split163:1 %add_ln50_5 = add i8 %add_ln50, i8 %zext_ln50_22

]]></Node>
<StgValue><ssdm name="add_ln50_5"/></StgValue>
</operation>

<operation id="327" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="8">
<![CDATA[
.split163:2 %zext_ln50_23 = zext i8 %add_ln50_5

]]></Node>
<StgValue><ssdm name="zext_ln50_23"/></StgValue>
</operation>

<operation id="328" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split163:3 %patch_buffer_addr = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln50_23

]]></Node>
<StgValue><ssdm name="patch_buffer_addr"/></StgValue>
</operation>

<operation id="329" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="8">
<![CDATA[
.split163:5 %p_V = load i8 %patch_buffer_addr

]]></Node>
<StgValue><ssdm name="p_V"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="330" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split163:4 %specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln46"/></StgValue>
</operation>

<operation id="331" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="8">
<![CDATA[
.split163:5 %p_V = load i8 %patch_buffer_addr

]]></Node>
<StgValue><ssdm name="p_V"/></StgValue>
</operation>

<operation id="332" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split163:6 %icmp_ln1495_6 = icmp_slt  i32 %p_V, i32 %empty_258

]]></Node>
<StgValue><ssdm name="icmp_ln1495_6"/></StgValue>
</operation>

<operation id="333" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split163:7 %min_z_V_1 = select i1 %icmp_ln1495_6, i32 %p_V, i32 %min_z_V

]]></Node>
<StgValue><ssdm name="min_z_V_1"/></StgValue>
</operation>

<operation id="334" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split163:8 %select_ln51_2 = select i1 %icmp_ln1495_6, i32 %p_V, i32 %empty_258

]]></Node>
<StgValue><ssdm name="select_ln51_2"/></StgValue>
</operation>

<operation id="335" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
.split163:9 %br_ln0 = br void %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="336" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit:0 %triangleAcceptance_addr = getelementptr i1 %triangleAcceptance, i64 0, i64 %zext_ln671

]]></Node>
<StgValue><ssdm name="triangleAcceptance_addr"/></StgValue>
</operation>

<operation id="337" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="2">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit:1 %if_cond_0_0 = load i2 %triangleAcceptance_addr

]]></Node>
<StgValue><ssdm name="if_cond_0_0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="338" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="2">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit:1 %if_cond_0_0 = load i2 %triangleAcceptance_addr

]]></Node>
<StgValue><ssdm name="if_cond_0_0"/></StgValue>
</operation>

<operation id="339" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit:2 %br_ln756 = br i1 %if_cond_0_0, void %.preheader5.preheader, void %.critedge

]]></Node>
<StgValue><ssdm name="br_ln756"/></StgValue>
</operation>

<operation id="340" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="if_cond_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:0 %br_ln0 = br void %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="341" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader5:0 %i_5 = phi i5 %add_ln49_1, void %.split161, i5 0, void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="342" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader5:1 %min_z_V_2 = phi i32 %min_z_V_3, void %.split161, i32 1073741824, void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="min_z_V_2"/></StgValue>
</operation>

<operation id="343" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader5:2 %empty_260 = phi i32 %select_ln51_3, void %.split161, i32 1073741824, void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="empty_260"/></StgValue>
</operation>

<operation id="344" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:3 %add_ln49_1 = add i5 %i_5, i5 1

]]></Node>
<StgValue><ssdm name="add_ln49_1"/></StgValue>
</operation>

<operation id="345" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader5:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="346" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:5 %icmp_ln49_1 = icmp_eq  i5 %i_5, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln49_1"/></StgValue>
</operation>

<operation id="347" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:6 %empty_261 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty_261"/></StgValue>
</operation>

<operation id="348" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:7 %br_ln49 = br i1 %icmp_ln49_1, void %.split161, void %_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="349" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="5">
<![CDATA[
.split161:0 %zext_ln50_24 = zext i5 %i_5

]]></Node>
<StgValue><ssdm name="zext_ln50_24"/></StgValue>
</operation>

<operation id="350" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split161:1 %add_ln50_6 = add i8 %add_ln50_4, i8 %zext_ln50_24

]]></Node>
<StgValue><ssdm name="add_ln50_6"/></StgValue>
</operation>

<operation id="351" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="8">
<![CDATA[
.split161:2 %zext_ln50_25 = zext i8 %add_ln50_6

]]></Node>
<StgValue><ssdm name="zext_ln50_25"/></StgValue>
</operation>

<operation id="352" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split161:3 %patch_buffer_addr_80 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln50_25

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_80"/></StgValue>
</operation>

<operation id="353" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="8">
<![CDATA[
.split161:5 %p_V_2 = load i8 %patch_buffer_addr_80

]]></Node>
<StgValue><ssdm name="p_V_2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="354" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split161:4 %specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln46"/></StgValue>
</operation>

<operation id="355" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="8">
<![CDATA[
.split161:5 %p_V_2 = load i8 %patch_buffer_addr_80

]]></Node>
<StgValue><ssdm name="p_V_2"/></StgValue>
</operation>

<operation id="356" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split161:6 %icmp_ln1495_7 = icmp_slt  i32 %p_V_2, i32 %empty_260

]]></Node>
<StgValue><ssdm name="icmp_ln1495_7"/></StgValue>
</operation>

<operation id="357" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split161:7 %min_z_V_3 = select i1 %icmp_ln1495_7, i32 %p_V_2, i32 %min_z_V_2

]]></Node>
<StgValue><ssdm name="min_z_V_3"/></StgValue>
</operation>

<operation id="358" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split161:8 %select_ln51_3 = select i1 %icmp_ln1495_7, i32 %p_V_2, i32 %empty_260

]]></Node>
<StgValue><ssdm name="select_ln51_3"/></StgValue>
</operation>

<operation id="359" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
.split161:9 %br_ln0 = br void %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="360" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:0 %icmp_ln935_2 = icmp_eq  i32 %min_z_V_2, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln935_2"/></StgValue>
</operation>

<operation id="361" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:1 %p_Result_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %min_z_V_2, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_124"/></StgValue>
</operation>

<operation id="362" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:2 %tmp_V_10 = sub i32 0, i32 %min_z_V_2

]]></Node>
<StgValue><ssdm name="tmp_V_10"/></StgValue>
</operation>

<operation id="363" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:3 %m_69 = select i1 %p_Result_124, i32 %tmp_V_10, i32 %min_z_V_2

]]></Node>
<StgValue><ssdm name="m_69"/></StgValue>
</operation>

<operation id="364" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:4 %p_Result_125 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_69, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_125"/></StgValue>
</operation>

<operation id="365" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:5 %l_4 = cttz i32 @llvm.cttz.i32, i32 %p_Result_125, i1 1

]]></Node>
<StgValue><ssdm name="l_4"/></StgValue>
</operation>

<operation id="366" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:6 %sub_ln944_3 = sub i32 32, i32 %l_4

]]></Node>
<StgValue><ssdm name="sub_ln944_3"/></StgValue>
</operation>

<operation id="367" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:7 %lsb_index_4 = add i32 %sub_ln944_3, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index_4"/></StgValue>
</operation>

<operation id="368" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:8 %tmp_46 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_4, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="369" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:9 %icmp_ln946_3 = icmp_sgt  i31 %tmp_46, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946_3"/></StgValue>
</operation>

<operation id="370" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="6" op_0_bw="32">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:10 %trunc_ln947_3 = trunc i32 %sub_ln944_3

]]></Node>
<StgValue><ssdm name="trunc_ln947_3"/></StgValue>
</operation>

<operation id="371" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:11 %sub_ln947_3 = sub i6 57, i6 %trunc_ln947_3

]]></Node>
<StgValue><ssdm name="sub_ln947_3"/></StgValue>
</operation>

<operation id="372" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="6">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:12 %zext_ln947_3 = zext i6 %sub_ln947_3

]]></Node>
<StgValue><ssdm name="zext_ln947_3"/></StgValue>
</operation>

<operation id="373" st_id="29" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:13 %lshr_ln947_3 = lshr i32 4294967295, i32 %zext_ln947_3

]]></Node>
<StgValue><ssdm name="lshr_ln947_3"/></StgValue>
</operation>

<operation id="374" st_id="29" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:14 %shl_ln949_3 = shl i32 1, i32 %lsb_index_4

]]></Node>
<StgValue><ssdm name="shl_ln949_3"/></StgValue>
</operation>

<operation id="375" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:15 %or_ln949 = or i32 %lshr_ln947_3, i32 %shl_ln949_3

]]></Node>
<StgValue><ssdm name="or_ln949"/></StgValue>
</operation>

<operation id="376" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:16 %and_ln949_7 = and i32 %m_69, i32 %or_ln949

]]></Node>
<StgValue><ssdm name="and_ln949_7"/></StgValue>
</operation>

<operation id="377" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:17 %icmp_ln949_3 = icmp_ne  i32 %and_ln949_7, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln949_3"/></StgValue>
</operation>

<operation id="378" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:18 %tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_4, i32 31

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="379" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:19 %xor_ln949_3 = xor i1 %tmp_47, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949_3"/></StgValue>
</operation>

<operation id="380" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:20 %p_Result_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_69, i32 %lsb_index_4

]]></Node>
<StgValue><ssdm name="p_Result_126"/></StgValue>
</operation>

<operation id="381" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:21 %icmp_ln958_3 = icmp_sgt  i32 %lsb_index_4, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln958_3"/></StgValue>
</operation>

<operation id="382" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:22 %and_ln949_9 = and i1 %p_Result_126, i1 %xor_ln949_3

]]></Node>
<StgValue><ssdm name="and_ln949_9"/></StgValue>
</operation>

<operation id="383" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="32">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:23 %zext_ln959_11 = zext i32 %m_69

]]></Node>
<StgValue><ssdm name="zext_ln959_11"/></StgValue>
</operation>

<operation id="384" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:24 %sub_ln959_3 = sub i32 25, i32 %sub_ln944_3

]]></Node>
<StgValue><ssdm name="sub_ln959_3"/></StgValue>
</operation>

<operation id="385" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="32">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:25 %zext_ln959_5 = zext i32 %sub_ln959_3

]]></Node>
<StgValue><ssdm name="zext_ln959_5"/></StgValue>
</operation>

<operation id="386" st_id="29" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:26 %shl_ln959_3 = shl i64 %zext_ln959_11, i64 %zext_ln959_5

]]></Node>
<StgValue><ssdm name="shl_ln959_3"/></StgValue>
</operation>

<operation id="387" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:27 %select_ln946_3 = select i1 %icmp_ln946_3, i1 %icmp_ln949_3, i1 %p_Result_126

]]></Node>
<StgValue><ssdm name="select_ln946_3"/></StgValue>
</operation>

<operation id="388" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:28 %add_ln958_3 = add i32 %sub_ln944_3, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln958_3"/></StgValue>
</operation>

<operation id="389" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="32">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:29 %zext_ln958_3 = zext i32 %add_ln958_3

]]></Node>
<StgValue><ssdm name="zext_ln958_3"/></StgValue>
</operation>

<operation id="390" st_id="29" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:30 %lshr_ln958_3 = lshr i64 %zext_ln959_11, i64 %zext_ln958_3

]]></Node>
<StgValue><ssdm name="lshr_ln958_3"/></StgValue>
</operation>

<operation id="391" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:31 %select_ln958_7 = select i1 %icmp_ln958_3, i1 %select_ln946_3, i1 %and_ln949_9

]]></Node>
<StgValue><ssdm name="select_ln958_7"/></StgValue>
</operation>

<operation id="392" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:32 %m_39 = select i1 %icmp_ln958_3, i64 %lshr_ln958_3, i64 %shl_ln959_3

]]></Node>
<StgValue><ssdm name="m_39"/></StgValue>
</operation>

<operation id="393" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="1">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:33 %zext_ln961_3 = zext i1 %select_ln958_7

]]></Node>
<StgValue><ssdm name="zext_ln961_3"/></StgValue>
</operation>

<operation id="394" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:34 %m_40 = add i64 %m_39, i64 %zext_ln961_3

]]></Node>
<StgValue><ssdm name="m_40"/></StgValue>
</operation>

<operation id="395" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:35 %m_70 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_40, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_70"/></StgValue>
</operation>

<operation id="396" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:37 %p_Result_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_40, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_54"/></StgValue>
</operation>

<operation id="397" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="32">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:39 %trunc_ln943_3 = trunc i32 %l_4

]]></Node>
<StgValue><ssdm name="trunc_ln943_3"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="398" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="63">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:36 %zext_ln962_3 = zext i63 %m_70

]]></Node>
<StgValue><ssdm name="zext_ln962_3"/></StgValue>
</operation>

<operation id="399" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:38 %select_ln943_3 = select i1 %p_Result_54, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943_3"/></StgValue>
</operation>

<operation id="400" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:40 %sub_ln964_3 = sub i8 12, i8 %trunc_ln943_3

]]></Node>
<StgValue><ssdm name="sub_ln964_3"/></StgValue>
</operation>

<operation id="401" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:41 %add_ln964_3 = add i8 %sub_ln964_3, i8 %select_ln943_3

]]></Node>
<StgValue><ssdm name="add_ln964_3"/></StgValue>
</operation>

<operation id="402" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:42 %tmp_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_124, i8 %add_ln964_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="403" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:43 %p_Result_127 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_3, i9 %tmp_4, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_127"/></StgValue>
</operation>

<operation id="404" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="64">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:44 %LD_5 = trunc i64 %p_Result_127

]]></Node>
<StgValue><ssdm name="LD_5"/></StgValue>
</operation>

<operation id="405" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:45 %bitcast_ln744_2 = bitcast i32 %LD_5

]]></Node>
<StgValue><ssdm name="bitcast_ln744_2"/></StgValue>
</operation>

<operation id="406" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:46 %select_ln935 = select i1 %icmp_ln935_2, i32 0, i32 %bitcast_ln744_2

]]></Node>
<StgValue><ssdm name="select_ln935"/></StgValue>
</operation>

<operation id="407" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:47 %bitcast_ln224 = bitcast i32 %select_ln935

]]></Node>
<StgValue><ssdm name="bitcast_ln224"/></StgValue>
</operation>

<operation id="408" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:48 %tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln224, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="409" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="23" op_0_bw="32">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:49 %trunc_ln224 = trunc i32 %bitcast_ln224

]]></Node>
<StgValue><ssdm name="trunc_ln224"/></StgValue>
</operation>

<operation id="410" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:50 %icmp_ln224 = icmp_ne  i8 %tmp_14, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln224"/></StgValue>
</operation>

<operation id="411" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:51 %icmp_ln224_1 = icmp_eq  i23 %trunc_ln224, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln224_1"/></StgValue>
</operation>

<operation id="412" st_id="30" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:53 %tmp_15 = fcmp_ogt  i32 %select_ln935, i32 -50

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="413" st_id="30" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="32">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:55 %tmp = fpext i32 %select_ln935

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="414" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:52 %or_ln224 = or i1 %icmp_ln224_1, i1 %icmp_ln224

]]></Node>
<StgValue><ssdm name="or_ln224"/></StgValue>
</operation>

<operation id="415" st_id="31" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:53 %tmp_15 = fcmp_ogt  i32 %select_ln935, i32 -50

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="416" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:54 %and_ln224 = and i1 %or_ln224, i1 %tmp_15

]]></Node>
<StgValue><ssdm name="and_ln224"/></StgValue>
</operation>

<operation id="417" st_id="31" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="32">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:55 %tmp = fpext i32 %select_ln935

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="418" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:56 %bitcast_ln702 = bitcast i64 %tmp

]]></Node>
<StgValue><ssdm name="bitcast_ln702"/></StgValue>
</operation>

<operation id="419" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:57 %ireg = select i1 %and_ln224, i64 %bitcast_ln702, i64 13855605728582041600

]]></Node>
<StgValue><ssdm name="ireg"/></StgValue>
</operation>

<operation id="420" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="63" op_0_bw="64">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:58 %trunc_ln555 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln555"/></StgValue>
</operation>

<operation id="421" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:59 %p_Result_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_128"/></StgValue>
</operation>

<operation id="422" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:60 %exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp"/></StgValue>
</operation>

<operation id="423" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="11">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:61 %zext_ln455 = zext i11 %exp_tmp

]]></Node>
<StgValue><ssdm name="zext_ln455"/></StgValue>
</operation>

<operation id="424" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="52" op_0_bw="64">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:62 %trunc_ln565 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln565"/></StgValue>
</operation>

<operation id="425" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:63 %p_Result_129 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565

]]></Node>
<StgValue><ssdm name="p_Result_129"/></StgValue>
</operation>

<operation id="426" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="54" op_0_bw="53">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:64 %zext_ln569 = zext i53 %p_Result_129

]]></Node>
<StgValue><ssdm name="zext_ln569"/></StgValue>
</operation>

<operation id="427" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:65 %man_V_5 = sub i54 0, i54 %zext_ln569

]]></Node>
<StgValue><ssdm name="man_V_5"/></StgValue>
</operation>

<operation id="428" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:66 %man_V_6 = select i1 %p_Result_128, i54 %man_V_5, i54 %zext_ln569

]]></Node>
<StgValue><ssdm name="man_V_6"/></StgValue>
</operation>

<operation id="429" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:67 %icmp_ln571 = icmp_eq  i63 %trunc_ln555, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln571"/></StgValue>
</operation>

<operation id="430" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv:68 %br_ln672 = br i1 %icmp_ln571, void, void %.critedge

]]></Node>
<StgValue><ssdm name="br_ln672"/></StgValue>
</operation>

<operation id="431" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0 %F2 = sub i12 1075, i12 %zext_ln455

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="432" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1 %icmp_ln581 = icmp_sgt  i12 %F2, i12 20

]]></Node>
<StgValue><ssdm name="icmp_ln581"/></StgValue>
</operation>

<operation id="433" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2 %add_ln581 = add i12 %F2, i12 4076

]]></Node>
<StgValue><ssdm name="add_ln581"/></StgValue>
</operation>

<operation id="434" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3 %sub_ln581 = sub i12 20, i12 %F2

]]></Node>
<StgValue><ssdm name="sub_ln581"/></StgValue>
</operation>

<operation id="435" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:4 %sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="436" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="12">
<![CDATA[
:5 %sext_ln581 = sext i12 %sh_amt

]]></Node>
<StgValue><ssdm name="sext_ln581"/></StgValue>
</operation>

<operation id="437" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:6 %icmp_ln582 = icmp_eq  i12 %F2, i12 20

]]></Node>
<StgValue><ssdm name="icmp_ln582"/></StgValue>
</operation>

<operation id="438" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln672 = br i1 %icmp_ln582, void, void

]]></Node>
<StgValue><ssdm name="br_ln672"/></StgValue>
</operation>

<operation id="439" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
<literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln672 = br i1 %icmp_ln581, void, void

]]></Node>
<StgValue><ssdm name="br_ln672"/></StgValue>
</operation>

<operation id="440" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
<literal name="icmp_ln582" val="0"/>
<literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="54">
<![CDATA[
:0 %trunc_ln602 = trunc i54 %man_V_6

]]></Node>
<StgValue><ssdm name="trunc_ln602"/></StgValue>
</operation>

<operation id="441" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
<literal name="icmp_ln582" val="0"/>
<literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %tmp_51 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="442" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
<literal name="icmp_ln582" val="0"/>
<literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %icmp_ln603 = icmp_eq  i7 %tmp_51, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln603"/></StgValue>
</operation>

<operation id="443" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
<literal name="icmp_ln582" val="0"/>
<literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln672 = br i1 %icmp_ln603, void %.critedge, void

]]></Node>
<StgValue><ssdm name="br_ln672"/></StgValue>
</operation>

<operation id="444" st_id="31" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
<literal name="icmp_ln582" val="0"/>
<literal name="icmp_ln581" val="0"/>
<literal name="icmp_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %shl_ln604 = shl i32 %trunc_ln602, i32 %sext_ln581

]]></Node>
<StgValue><ssdm name="shl_ln604"/></StgValue>
</operation>

<operation id="445" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
<literal name="icmp_ln582" val="0"/>
<literal name="icmp_ln581" val="0"/>
<literal name="icmp_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln672 = br void %.critedge

]]></Node>
<StgValue><ssdm name="br_ln672"/></StgValue>
</operation>

<operation id="446" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
<literal name="icmp_ln582" val="0"/>
<literal name="icmp_ln581" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0 %icmp_ln585 = icmp_ult  i12 %sh_amt, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln585"/></StgValue>
</operation>

<operation id="447" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
<literal name="icmp_ln582" val="0"/>
<literal name="icmp_ln581" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln672 = br i1 %icmp_ln585, void, void

]]></Node>
<StgValue><ssdm name="br_ln672"/></StgValue>
</operation>

<operation id="448" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
<literal name="icmp_ln582" val="0"/>
<literal name="icmp_ln581" val="1"/>
<literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:0 %tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="449" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
<literal name="icmp_ln582" val="0"/>
<literal name="icmp_ln581" val="1"/>
<literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1 %select_ln588 = select i1 %tmp_52, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln588"/></StgValue>
</operation>

<operation id="450" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
<literal name="icmp_ln582" val="0"/>
<literal name="icmp_ln581" val="1"/>
<literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln0 = br void %.critedge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="451" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
<literal name="icmp_ln582" val="0"/>
<literal name="icmp_ln581" val="1"/>
<literal name="icmp_ln585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="6" op_0_bw="12">
<![CDATA[
:0 %trunc_ln586 = trunc i12 %sh_amt

]]></Node>
<StgValue><ssdm name="trunc_ln586"/></StgValue>
</operation>

<operation id="452" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
<literal name="icmp_ln582" val="0"/>
<literal name="icmp_ln581" val="1"/>
<literal name="icmp_ln585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="54" op_0_bw="6">
<![CDATA[
:1 %zext_ln586 = zext i6 %trunc_ln586

]]></Node>
<StgValue><ssdm name="zext_ln586"/></StgValue>
</operation>

<operation id="453" st_id="31" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
<literal name="icmp_ln582" val="0"/>
<literal name="icmp_ln581" val="1"/>
<literal name="icmp_ln585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:2 %ashr_ln586 = ashr i54 %man_V_6, i54 %zext_ln586

]]></Node>
<StgValue><ssdm name="ashr_ln586"/></StgValue>
</operation>

<operation id="454" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
<literal name="icmp_ln582" val="0"/>
<literal name="icmp_ln581" val="1"/>
<literal name="icmp_ln585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="54">
<![CDATA[
:3 %trunc_ln586_3 = trunc i54 %ashr_ln586

]]></Node>
<StgValue><ssdm name="trunc_ln586_3"/></StgValue>
</operation>

<operation id="455" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
<literal name="icmp_ln582" val="0"/>
<literal name="icmp_ln581" val="1"/>
<literal name="icmp_ln585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln672 = br void %.critedge

]]></Node>
<StgValue><ssdm name="br_ln672"/></StgValue>
</operation>

<operation id="456" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="54">
<![CDATA[
:0 %trunc_ln583 = trunc i54 %man_V_6

]]></Node>
<StgValue><ssdm name="trunc_ln583"/></StgValue>
</operation>

<operation id="457" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln672 = br void %.critedge

]]></Node>
<StgValue><ssdm name="br_ln672"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="458" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0">
<![CDATA[
.critedge:0 %rhs = phi i32 0, void %_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv, i32 %min_z_V, void %_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit, i32 %min_z_V, void %_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv, i32 %min_z_V, void, i32 %min_z_V, void, i32 %min_z_V, void, i32 %min_z_V, void, i32 %min_z_V, void, i32 0, void %_ifconv194

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="459" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0">
<![CDATA[
.critedge:1 %z_top_min_V = phi i32 4242538496, void %_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv, i32 %original_d_V, void %_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit, i32 0, void %_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv, i32 %trunc_ln583, void, i32 %trunc_ln586_3, void, i32 %select_ln588, void, i32 %shl_ln604, void, i32 0, void, i32 4242538496, void %_ifconv194

]]></Node>
<StgValue><ssdm name="z_top_min_V"/></StgValue>
</operation>

<operation id="460" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="1" op_6_bw="96" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
.critedge:2 %call_ln503 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i32 %rhs, i32 %z_top_min_V, i1 1, i96 %init_patch_V, i3 0, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges

]]></Node>
<StgValue><ssdm name="call_ln503"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="461" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="1" op_6_bw="96" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
.critedge:2 %call_ln503 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i32 %rhs, i32 %z_top_min_V, i1 1, i96 %init_patch_V, i3 0, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges

]]></Node>
<StgValue><ssdm name="call_ln503"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="462" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="1" op_6_bw="96" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
.critedge:3 %call_ln503 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i32 %rhs, i32 %z_top_min_V, i1 1, i96 %init_patch_V, i3 1, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges

]]></Node>
<StgValue><ssdm name="call_ln503"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="463" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="1" op_6_bw="96" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
.critedge:3 %call_ln503 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i32 %rhs, i32 %z_top_min_V, i1 1, i96 %init_patch_V, i3 1, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges

]]></Node>
<StgValue><ssdm name="call_ln503"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="464" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="1" op_6_bw="96" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
.critedge:4 %call_ln503 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i32 %rhs, i32 %z_top_min_V, i1 1, i96 %init_patch_V, i3 2, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges

]]></Node>
<StgValue><ssdm name="call_ln503"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="465" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="1" op_6_bw="96" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
.critedge:4 %call_ln503 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i32 %rhs, i32 %z_top_min_V, i1 1, i96 %init_patch_V, i3 2, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges

]]></Node>
<StgValue><ssdm name="call_ln503"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="466" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="1" op_6_bw="96" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
.critedge:5 %call_ln503 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i32 %rhs, i32 %z_top_min_V, i1 1, i96 %init_patch_V, i3 3, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges

]]></Node>
<StgValue><ssdm name="call_ln503"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="467" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="1" op_6_bw="96" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
.critedge:5 %call_ln503 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i32 %rhs, i32 %z_top_min_V, i1 1, i96 %init_patch_V, i3 3, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges

]]></Node>
<StgValue><ssdm name="call_ln503"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="468" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="1" op_6_bw="96" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
.critedge:6 %call_ln503 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i32 %rhs, i32 %z_top_min_V, i1 1, i96 %init_patch_V, i3 4, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges

]]></Node>
<StgValue><ssdm name="call_ln503"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="469" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="1" op_6_bw="96" op_7_bw="3" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
.critedge:6 %call_ln503 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i32 %rhs, i32 %z_top_min_V, i1 1, i96 %init_patch_V, i3 4, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges

]]></Node>
<StgValue><ssdm name="call_ln503"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="470" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:7 %call_ln520 = call void @patch_buffer_add_patch2, i96 %init_patch_V, i32 %patch_buffer, i2 %latest_patch_index_constprop, i32 %num_patches_constprop

]]></Node>
<StgValue><ssdm name="call_ln520"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="471" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:7 %call_ln520 = call void @patch_buffer_add_patch2, i96 %init_patch_V, i32 %patch_buffer, i2 %latest_patch_index_constprop, i32 %num_patches_constprop

]]></Node>
<StgValue><ssdm name="call_ln520"/></StgValue>
</operation>

<operation id="472" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
.critedge:8 %br_ln37 = br void

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="473" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten7 = phi i7 0, void %.critedge, i7 %add_ln37_3, void %.split159

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="474" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1 %layer_1 = phi i3 0, void %.critedge, i3 %select_ln37_3, void %.split159

]]></Node>
<StgValue><ssdm name="layer_1"/></StgValue>
</operation>

<operation id="475" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:2 %point_1 = phi i5 0, void %.critedge, i5 %add_ln39_1, void %.split159

]]></Node>
<StgValue><ssdm name="point_1"/></StgValue>
</operation>

<operation id="476" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %add_ln37_3 = add i7 %indvar_flatten7, i7 1

]]></Node>
<StgValue><ssdm name="add_ln37_3"/></StgValue>
</operation>

<operation id="477" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="478" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5 %icmp_ln37_1 = icmp_eq  i7 %indvar_flatten7, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln37_1"/></StgValue>
</operation>

<operation id="479" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln37 = br i1 %icmp_ln37_1, void %.split159, void %_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="480" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split159:0 %add_ln37_1 = add i3 %layer_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln37_1"/></StgValue>
</operation>

<operation id="481" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split159:3 %icmp_ln39_1 = icmp_eq  i5 %point_1, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln39_1"/></StgValue>
</operation>

<operation id="482" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split159:4 %select_ln37_2 = select i1 %icmp_ln39_1, i5 0, i5 %point_1

]]></Node>
<StgValue><ssdm name="select_ln37_2"/></StgValue>
</operation>

<operation id="483" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split159:5 %select_ln37_3 = select i1 %icmp_ln39_1, i3 %add_ln37_1, i3 %layer_1

]]></Node>
<StgValue><ssdm name="select_ln37_3"/></StgValue>
</operation>

<operation id="484" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.split159:6 %tmp_86 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln37_3, i4 0

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="485" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="7" op_0_bw="5">
<![CDATA[
.split159:8 %zext_ln40_2 = zext i5 %select_ln37_2

]]></Node>
<StgValue><ssdm name="zext_ln40_2"/></StgValue>
</operation>

<operation id="486" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split159:9 %add_ln40_1 = add i7 %tmp_86, i7 %zext_ln40_2

]]></Node>
<StgValue><ssdm name="add_ln40_1"/></StgValue>
</operation>

<operation id="487" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="7">
<![CDATA[
.split159:10 %zext_ln40_3 = zext i7 %add_ln40_1

]]></Node>
<StgValue><ssdm name="zext_ln40_3"/></StgValue>
</operation>

<operation id="488" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split159:11 %init_patch_V_addr = getelementptr i96 %init_patch_V, i64 0, i64 %zext_ln40_3

]]></Node>
<StgValue><ssdm name="init_patch_V_addr"/></StgValue>
</operation>

<operation id="489" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="96" op_0_bw="7">
<![CDATA[
.split159:13 %init_patch_V_load = load i7 %init_patch_V_addr

]]></Node>
<StgValue><ssdm name="init_patch_V_load"/></StgValue>
</operation>

<operation id="490" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split159:15 %add_ln39_1 = add i5 %select_ln37_2, i5 1

]]></Node>
<StgValue><ssdm name="add_ln39_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="491" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split159:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_write_patch_stream_layer_loop_write_patch_stream_superpoint_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="492" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split159:2 %empty_262 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80

]]></Node>
<StgValue><ssdm name="empty_262"/></StgValue>
</operation>

<operation id="493" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split159:7 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="494" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split159:12 %specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="495" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="96" op_0_bw="7">
<![CDATA[
.split159:13 %init_patch_V_load = load i7 %init_patch_V_addr

]]></Node>
<StgValue><ssdm name="init_patch_V_load"/></StgValue>
</operation>

<operation id="496" st_id="45" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="96">
<![CDATA[
.split159:14 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i96P0A, i96 %patch_stream_V, i96 %init_patch_V_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="497" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
.split159:16 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="498" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84:0 %latest_patch_index_constprop_load_2 = load i2 %latest_patch_index_constprop

]]></Node>
<StgValue><ssdm name="latest_patch_index_constprop_load_2"/></StgValue>
</operation>

<operation id="499" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="2" op_3_bw="32" op_4_bw="2" op_5_bw="32" op_6_bw="2" op_7_bw="32" op_8_bw="2" op_9_bw="32" op_10_bw="2" op_11_bw="32" op_12_bw="2" op_13_bw="26" op_14_bw="2" op_15_bw="26" op_16_bw="2" op_17_bw="32" op_18_bw="32" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84:1 %call_ln789 = call void @getParallelograms, i32 %patch_buffer, i2 %latest_patch_index_constprop_load_2, i32 %pSlope, i2 %latest_patch_index_constprop_load_2, i32 %shadow_bottomL_jR, i2 %latest_patch_index_constprop_load_2, i32 %shadow_bottomR_jR, i2 %latest_patch_index_constprop_load_2, i32 %shadow_bottomL_jL, i2 %latest_patch_index_constprop_load_2, i32 %shadow_bottomR_jL, i2 %latest_patch_index_constprop_load_2, i26 %z1_min, i2 %latest_patch_index_constprop_load_2, i26 %z1_max, i2 %latest_patch_index_constprop_load_2, i32 %get_radiiradii, i32 %get_parallelogram_slopesparallelogram_slopes

]]></Node>
<StgValue><ssdm name="call_ln789"/></StgValue>
</operation>

<operation id="500" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84:24 %nPatchesAtComplementary = load i32 %num_patches_constprop

]]></Node>
<StgValue><ssdm name="nPatchesAtComplementary"/></StgValue>
</operation>

<operation id="501" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84:25 %cmp_i_i = icmp_sgt  i32 %nPatchesAtComplementary, i32 %nPatchesAtOriginal_V

]]></Node>
<StgValue><ssdm name="cmp_i_i"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="502" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="2" op_3_bw="32" op_4_bw="2" op_5_bw="32" op_6_bw="2" op_7_bw="32" op_8_bw="2" op_9_bw="32" op_10_bw="2" op_11_bw="32" op_12_bw="2" op_13_bw="26" op_14_bw="2" op_15_bw="26" op_16_bw="2" op_17_bw="32" op_18_bw="32" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84:1 %call_ln789 = call void @getParallelograms, i32 %patch_buffer, i2 %latest_patch_index_constprop_load_2, i32 %pSlope, i2 %latest_patch_index_constprop_load_2, i32 %shadow_bottomL_jR, i2 %latest_patch_index_constprop_load_2, i32 %shadow_bottomR_jR, i2 %latest_patch_index_constprop_load_2, i32 %shadow_bottomL_jL, i2 %latest_patch_index_constprop_load_2, i32 %shadow_bottomR_jL, i2 %latest_patch_index_constprop_load_2, i26 %z1_min, i2 %latest_patch_index_constprop_load_2, i26 %z1_max, i2 %latest_patch_index_constprop_load_2, i32 %get_radiiradii, i32 %get_parallelogram_slopesparallelogram_slopes

]]></Node>
<StgValue><ssdm name="call_ln789"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="503" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="32" op_9_bw="26" op_10_bw="32" op_11_bw="26" op_12_bw="32" op_13_bw="26" op_14_bw="32" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="2" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84:2 %call_ln797 = call void @get_acceptanceCorners, i32 %shadow_bottomL_jR, i32 %shadow_bottomR_jR, i32 %shadow_bottomL_jL, i32 %shadow_bottomR_jL, i26 %z1_min, i26 %z1_max, i26 %a_corner_0, i32 %a_corner_1, i26 %b_corner_0, i32 %b_corner_1, i26 %c_corner_0, i32 %c_corner_1, i26 %d_corner_0, i32 %d_corner_1, i1 %squareAcceptance, i1 %flatTop, i1 %flatBottom, i1 %triangleAcceptance, i2 %latest_patch_index_constprop

]]></Node>
<StgValue><ssdm name="call_ln797"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="504" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="32" op_9_bw="26" op_10_bw="32" op_11_bw="26" op_12_bw="32" op_13_bw="26" op_14_bw="32" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="2" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84:2 %call_ln797 = call void @get_acceptanceCorners, i32 %shadow_bottomL_jR, i32 %shadow_bottomR_jR, i32 %shadow_bottomL_jL, i32 %shadow_bottomR_jL, i26 %z1_min, i26 %z1_max, i26 %a_corner_0, i32 %a_corner_1, i26 %b_corner_0, i32 %b_corner_1, i26 %c_corner_0, i32 %c_corner_1, i26 %d_corner_0, i32 %d_corner_1, i1 %squareAcceptance, i1 %flatTop, i1 %flatBottom, i1 %triangleAcceptance, i2 %latest_patch_index_constprop

]]></Node>
<StgValue><ssdm name="call_ln797"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="505" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84:3 %latest_patch_index_constprop_load_3 = load i2 %latest_patch_index_constprop

]]></Node>
<StgValue><ssdm name="latest_patch_index_constprop_load_3"/></StgValue>
</operation>

<operation id="506" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="2">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84:4 %zext_ln875 = zext i2 %latest_patch_index_constprop_load_3

]]></Node>
<StgValue><ssdm name="zext_ln875"/></StgValue>
</operation>

<operation id="507" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84:5 %a_corner_1_addr_1 = getelementptr i32 %a_corner_1, i64 0, i64 %zext_ln875

]]></Node>
<StgValue><ssdm name="a_corner_1_addr_1"/></StgValue>
</operation>

<operation id="508" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84:6 %complementary_a_V = load i2 %a_corner_1_addr_1

]]></Node>
<StgValue><ssdm name="complementary_a_V"/></StgValue>
</operation>

<operation id="509" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84:7 %b_corner_1_addr = getelementptr i32 %b_corner_1, i64 0, i64 %zext_ln875

]]></Node>
<StgValue><ssdm name="b_corner_1_addr"/></StgValue>
</operation>

<operation id="510" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84:8 %complementary_b_V = load i2 %b_corner_1_addr

]]></Node>
<StgValue><ssdm name="complementary_b_V"/></StgValue>
</operation>

<operation id="511" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84:26 %num_points_addr = getelementptr i32 %num_points, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="num_points_addr"/></StgValue>
</operation>

<operation id="512" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="3">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84:27 %num_points_load = load i3 %num_points_addr

]]></Node>
<StgValue><ssdm name="num_points_load"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="513" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84:6 %complementary_a_V = load i2 %a_corner_1_addr_1

]]></Node>
<StgValue><ssdm name="complementary_a_V"/></StgValue>
</operation>

<operation id="514" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84:8 %complementary_b_V = load i2 %b_corner_1_addr

]]></Node>
<StgValue><ssdm name="complementary_b_V"/></StgValue>
</operation>

<operation id="515" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="33" op_0_bw="32">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84:9 %sext_ln703_3 = sext i32 %complementary_a_V

]]></Node>
<StgValue><ssdm name="sext_ln703_3"/></StgValue>
</operation>

<operation id="516" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84:10 %ret_V = sub i33 %sext_ln703_7, i33 %sext_ln703_3

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="517" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="33" op_0_bw="32">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84:11 %sext_ln703_4 = sext i32 %original_d_V

]]></Node>
<StgValue><ssdm name="sext_ln703_4"/></StgValue>
</operation>

<operation id="518" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="33" op_0_bw="32">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84:12 %sext_ln703_5 = sext i32 %complementary_b_V

]]></Node>
<StgValue><ssdm name="sext_ln703_5"/></StgValue>
</operation>

<operation id="519" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84:13 %ret_V_10 = sub i33 %sext_ln703_4, i33 %sext_ln703_5

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="520" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84:14 %icmp_ln1495_8 = icmp_slt  i33 %ret_V, i33 %ret_V_10

]]></Node>
<StgValue><ssdm name="icmp_ln1495_8"/></StgValue>
</operation>

<operation id="521" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84:15 %select_ln703 = select i1 %icmp_ln1495_8, i33 %ret_V_10, i33 %ret_V

]]></Node>
<StgValue><ssdm name="select_ln703"/></StgValue>
</operation>

<operation id="522" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="33">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84:16 %white_space_height_V = trunc i33 %select_ln703

]]></Node>
<StgValue><ssdm name="white_space_height_V"/></StgValue>
</operation>

<operation id="523" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84:17 %current_z_i_index_V_addr_4 = getelementptr i32 %current_z_i_index_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="current_z_i_index_V_addr_4"/></StgValue>
</operation>

<operation id="524" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84:18 %new_z_i_index_V_addr_6 = getelementptr i32 %new_z_i_index_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="new_z_i_index_V_addr_6"/></StgValue>
</operation>

<operation id="525" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84:19 %tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %select_ln703, i32 31

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="526" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84:20 %new_z_i_V_addr_2 = getelementptr i32 %new_z_i_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="new_z_i_V_addr_2"/></StgValue>
</operation>

<operation id="527" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84:21 %new_z_i_atTop_V_addr_3 = getelementptr i32 %new_z_i_atTop_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_addr_3"/></StgValue>
</operation>

<operation id="528" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="32">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84:22 %p_v_cast = sext i32 %white_space_height_V

]]></Node>
<StgValue><ssdm name="p_v_cast"/></StgValue>
</operation>

<operation id="529" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84:23 %new_z_i_atTop_V_addr_4 = getelementptr i32 %new_z_i_atTop_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_addr_4"/></StgValue>
</operation>

<operation id="530" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="3">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84:27 %num_points_load = load i3 %num_points_addr

]]></Node>
<StgValue><ssdm name="num_points_load"/></StgValue>
</operation>

<operation id="531" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="12" op_0_bw="32">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84:28 %trunc_ln984 = trunc i32 %num_points_load

]]></Node>
<StgValue><ssdm name="trunc_ln984"/></StgValue>
</operation>

<operation id="532" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84:29 %x = add i32 %num_points_load, i32 4294967295

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="533" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="33" op_0_bw="32">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84:30 %sext_ln703_11 = sext i32 %rhs

]]></Node>
<StgValue><ssdm name="sext_ln703_11"/></StgValue>
</operation>

<operation id="534" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84:31 %lhs_12 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i32.i20, i32 %rhs, i20 0

]]></Node>
<StgValue><ssdm name="lhs_12"/></StgValue>
</operation>

<operation id="535" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84:32 %add_ln985 = add i12 %trunc_ln984, i12 4095

]]></Node>
<StgValue><ssdm name="add_ln985"/></StgValue>
</operation>

<operation id="536" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84:33 %br_ln899 = br void %_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1231

]]></Node>
<StgValue><ssdm name="br_ln899"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="537" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1231:0 %z_top_min_V_11 = phi i32 %z_top_min_V, void %_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84, i32 %z_top_min_V_10, void

]]></Node>
<StgValue><ssdm name="z_top_min_V_11"/></StgValue>
</operation>

<operation id="538" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1231:3 %current_z_top_index_V = call i32 @get_index_from_z, i128 %points, i32 %num_points, i3 4, i32 %z_top_min_V_11

]]></Node>
<StgValue><ssdm name="current_z_top_index_V"/></StgValue>
</operation>

<operation id="539" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1231:4 %store_ln731 = store i32 2146435072, i3 %current_z_i_index_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln731"/></StgValue>
</operation>

<operation id="540" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1231:5 %store_ln731 = store i32 2146435072, i3 %new_z_i_index_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln731"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="541" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1231:1 %previous_z_top_min_V = phi i32 2147483648, void %_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84, i32 %z_top_min_V_11, void

]]></Node>
<StgValue><ssdm name="previous_z_top_min_V"/></StgValue>
</operation>

<operation id="542" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1231:2 %specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln28"/></StgValue>
</operation>

<operation id="543" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1231:3 %current_z_top_index_V = call i32 @get_index_from_z, i128 %points, i32 %num_points, i3 4, i32 %z_top_min_V_11

]]></Node>
<StgValue><ssdm name="current_z_top_index_V"/></StgValue>
</operation>

<operation id="544" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="33" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1231:6 %sext_ln703_12 = sext i32 %z_top_min_V_11

]]></Node>
<StgValue><ssdm name="sext_ln703_12"/></StgValue>
</operation>

<operation id="545" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1231:7 %ret_V_24 = sub i33 %sext_ln703_12, i33 %sext_ln703_11

]]></Node>
<StgValue><ssdm name="ret_V_24"/></StgValue>
</operation>

<operation id="546" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="52" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1231:8 %sext_ln1115_1 = sext i33 %ret_V_24

]]></Node>
<StgValue><ssdm name="sext_ln1115_1"/></StgValue>
</operation>

<operation id="547" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1231:9 %br_ln931 = br void

]]></Node>
<StgValue><ssdm name="br_ln931"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="548" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_6 = phi i3 0, void %_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1231, i3 %add_ln933, void %.split

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="549" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln933 = add i3 %i_6, i3 1

]]></Node>
<StgValue><ssdm name="add_ln933"/></StgValue>
</operation>

<operation id="550" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="3">
<![CDATA[
:2 %zext_ln931 = zext i3 %i_6

]]></Node>
<StgValue><ssdm name="zext_ln931"/></StgValue>
</operation>

<operation id="551" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln931 = icmp_eq  i3 %i_6, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln931"/></StgValue>
</operation>

<operation id="552" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_263 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_263"/></StgValue>
</operation>

<operation id="553" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln931 = br i1 %icmp_ln931, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln931"/></StgValue>
</operation>

<operation id="554" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln931" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split:1 %icmp_ln870 = icmp_eq  i3 %add_ln933, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln870"/></StgValue>
</operation>

<operation id="555" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln931" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2 %get_radiiradii_addr = getelementptr i32 %get_radiiradii, i64 0, i64 %zext_ln931

]]></Node>
<StgValue><ssdm name="get_radiiradii_addr"/></StgValue>
</operation>

<operation id="556" st_id="54" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln931" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="3">
<![CDATA[
.split:3 %tmp_54 = load i3 %get_radiiradii_addr

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="557" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln931" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln1498 = icmp_eq  i32 %z_top_min_V_11, i32 %previous_z_top_min_V

]]></Node>
<StgValue><ssdm name="icmp_ln1498"/></StgValue>
</operation>

<operation id="558" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln931" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln950 = br i1 %icmp_ln1498, void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit1111, void %_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1137.preheader

]]></Node>
<StgValue><ssdm name="br_ln950"/></StgValue>
</operation>

<operation id="559" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln931" val="1"/>
<literal name="icmp_ln1498" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1137.preheader:0 %br_ln0 = br void %_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1137

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="560" st_id="55" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="3">
<![CDATA[
.split:3 %tmp_54 = load i3 %get_radiiradii_addr

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="561" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="5" op_0_bw="32">
<![CDATA[
.split:4 %trunc_ln731 = trunc i32 %tmp_54

]]></Node>
<StgValue><ssdm name="trunc_ln731"/></StgValue>
</operation>

<operation id="562" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="25" op_0_bw="25" op_1_bw="5" op_2_bw="20">
<![CDATA[
.split:5 %radius_k_V = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i5.i20, i5 %trunc_ln731, i20 0

]]></Node>
<StgValue><ssdm name="radius_k_V"/></StgValue>
</operation>

<operation id="563" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
.split:6 %radius_k_V_2 = select i1 %icmp_ln870, i25 0, i25 %radius_k_V

]]></Node>
<StgValue><ssdm name="radius_k_V_2"/></StgValue>
</operation>

<operation id="564" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="26" op_0_bw="25">
<![CDATA[
.split:7 %zext_ln1193 = zext i25 %radius_k_V_2

]]></Node>
<StgValue><ssdm name="zext_ln1193"/></StgValue>
</operation>

<operation id="565" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split:8 %ret_V_11 = add i26 %zext_ln1193, i26 61865984

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="566" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="46" op_0_bw="46" op_1_bw="26" op_2_bw="20">
<![CDATA[
.split:9 %tmp_87 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i26.i20, i26 %ret_V_11, i20 0

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="567" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="100" op_0_bw="46">
<![CDATA[
.split:10 %sext_ln1148_1 = sext i46 %tmp_87

]]></Node>
<StgValue><ssdm name="sext_ln1148_1"/></StgValue>
</operation>

<operation id="568" st_id="55" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="100" op_0_bw="100" op_1_bw="100">
<![CDATA[
.split:11 %mul_ln1148 = mul i100 %sext_ln1148_1, i100 14411518807585588

]]></Node>
<StgValue><ssdm name="mul_ln1148"/></StgValue>
</operation>

<operation id="569" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.split:13 %tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %ret_V_11, i32 25

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="570" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="22" op_0_bw="22" op_1_bw="100" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:15 %tmp_57 = partselect i22 @_ssdm_op_PartSelect.i22.i100.i32.i32, i100 %mul_ln1148, i32 78, i32 99

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="571" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="100" op_0_bw="100" op_1_bw="100">
<![CDATA[
.split:12 %sub_ln1148 = sub i100 0, i100 %mul_ln1148

]]></Node>
<StgValue><ssdm name="sub_ln1148"/></StgValue>
</operation>

<operation id="572" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="22" op_0_bw="22" op_1_bw="100" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:14 %tmp_56 = partselect i22 @_ssdm_op_PartSelect.i22.i100.i32.i32, i100 %sub_ln1148, i32 78, i32 99

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="573" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
.split:16 %select_ln1148 = select i1 %tmp_55, i22 %tmp_56, i22 %tmp_57

]]></Node>
<StgValue><ssdm name="select_ln1148"/></StgValue>
</operation>

<operation id="574" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="29" op_0_bw="22">
<![CDATA[
.split:17 %sext_ln1148_2 = sext i22 %select_ln1148

]]></Node>
<StgValue><ssdm name="sext_ln1148_2"/></StgValue>
</operation>

<operation id="575" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.split:18 %sub_ln1148_2 = sub i29 0, i29 %sext_ln1148_2

]]></Node>
<StgValue><ssdm name="sub_ln1148_2"/></StgValue>
</operation>

<operation id="576" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
.split:19 %select_ln1148_2 = select i1 %tmp_55, i29 %sub_ln1148_2, i29 %sext_ln1148_2

]]></Node>
<StgValue><ssdm name="select_ln1148_2"/></StgValue>
</operation>

<operation id="577" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="52" op_0_bw="29">
<![CDATA[
.split:20 %sext_ln1118 = sext i29 %select_ln1148_2

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="578" st_id="56" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split:21 %r_V_5 = mul i52 %sext_ln1115_1, i52 %sext_ln1118

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="579" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split:22 %ret_V_13 = add i52 %r_V_5, i52 %lhs_12

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="580" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:23 %z_value_tmp_V = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %ret_V_13, i32 20, i32 51

]]></Node>
<StgValue><ssdm name="z_value_tmp_V"/></StgValue>
</operation>

<operation id="581" st_id="57" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
.split:24 %tmp_V_12 = call i32 @get_index_from_z, i128 %points, i32 %num_points, i3 %i_6, i32 %z_value_tmp_V

]]></Node>
<StgValue><ssdm name="tmp_V_12"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="582" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln932 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln932"/></StgValue>
</operation>

<operation id="583" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
.split:24 %tmp_V_12 = call i32 @get_index_from_z, i128 %points, i32 %num_points, i3 %i_6, i32 %z_value_tmp_V

]]></Node>
<StgValue><ssdm name="tmp_V_12"/></StgValue>
</operation>

<operation id="584" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:25 %shl_ln731 = shl i32 %tmp_V_12, i32 20

]]></Node>
<StgValue><ssdm name="shl_ln731"/></StgValue>
</operation>

<operation id="585" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:26 %current_z_i_index_V_addr = getelementptr i32 %current_z_i_index_V, i64 0, i64 %zext_ln931

]]></Node>
<StgValue><ssdm name="current_z_i_index_V_addr"/></StgValue>
</operation>

<operation id="586" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split:27 %store_ln935 = store i32 %shl_ln731, i3 %current_z_i_index_V_addr

]]></Node>
<StgValue><ssdm name="store_ln935"/></StgValue>
</operation>

<operation id="587" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0">
<![CDATA[
.split:28 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="588" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1137:0 %i_7 = phi i3 %add_ln952, void %_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1137.split, i3 0, void %_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1137.preheader

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="589" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1137:1 %add_ln952 = add i3 %i_7, i3 1

]]></Node>
<StgValue><ssdm name="add_ln952"/></StgValue>
</operation>

<operation id="590" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1137:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="591" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1137:3 %icmp_ln952 = icmp_eq  i3 %i_7, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln952"/></StgValue>
</operation>

<operation id="592" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1137:4 %empty_264 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_264"/></StgValue>
</operation>

<operation id="593" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1137:5 %br_ln952 = br i1 %icmp_ln952, void %_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1137.split, void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit1111.loopexit

]]></Node>
<StgValue><ssdm name="br_ln952"/></StgValue>
</operation>

<operation id="594" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln952" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1137.split:0 %i_7_cast = zext i3 %i_7

]]></Node>
<StgValue><ssdm name="i_7_cast"/></StgValue>
</operation>

<operation id="595" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln952" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1137.split:2 %current_z_i_index_V_addr_1 = getelementptr i32 %current_z_i_index_V, i64 0, i64 %i_7_cast

]]></Node>
<StgValue><ssdm name="current_z_i_index_V_addr_1"/></StgValue>
</operation>

<operation id="596" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln952" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1137.split:3 %current_z_i_index_V_load = load i3 %current_z_i_index_V_addr_1

]]></Node>
<StgValue><ssdm name="current_z_i_index_V_load"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="597" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln952" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1137.split:1 %specloopname_ln952 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln952"/></StgValue>
</operation>

<operation id="598" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln952" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1137.split:3 %current_z_i_index_V_load = load i3 %current_z_i_index_V_addr_1

]]></Node>
<StgValue><ssdm name="current_z_i_index_V_load"/></StgValue>
</operation>

<operation id="599" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln952" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1137.split:4 %add_ln703 = add i32 %current_z_i_index_V_load, i32 1048576

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="600" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln952" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1137.split:5 %new_z_i_index_V_addr = getelementptr i32 %new_z_i_index_V, i64 0, i64 %i_7_cast

]]></Node>
<StgValue><ssdm name="new_z_i_index_V_addr"/></StgValue>
</operation>

<operation id="601" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln952" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1137.split:6 %store_ln953 = store i32 %add_ln703, i3 %new_z_i_index_V_addr

]]></Node>
<StgValue><ssdm name="store_ln953"/></StgValue>
</operation>

<operation id="602" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln952" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1137.split:7 %br_ln0 = br void %_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1137

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="603" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit1111.loopexit:0 %current_z_top_index_V_1 = add i32 %current_z_top_index_V, i32 1

]]></Node>
<StgValue><ssdm name="current_z_top_index_V_1"/></StgValue>
</operation>

<operation id="604" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0">
<![CDATA[
_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit1111.loopexit:1 %br_ln959 = br void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit1111

]]></Node>
<StgValue><ssdm name="br_ln959"/></StgValue>
</operation>

<operation id="605" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit1111:0 %current_z_top_index_V_2 = phi i32 %current_z_top_index_V_1, void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit1111.loopexit, i32 %current_z_top_index_V, void

]]></Node>
<StgValue><ssdm name="current_z_top_index_V_2"/></StgValue>
</operation>

<operation id="606" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit1111:1 %br_ln959 = br i1 %tmp_53, void %_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader, void %_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1062.preheader

]]></Node>
<StgValue><ssdm name="br_ln959"/></StgValue>
</operation>

<operation id="607" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader:0 %br_ln0 = br void %_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="608" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1062.preheader:0 %br_ln0 = br void %_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1062

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="609" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:0 %i_9 = phi i3 %add_ln974, void %_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i3 0, void %_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="610" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %add_ln974 = add i3 %i_9, i3 1

]]></Node>
<StgValue><ssdm name="add_ln974"/></StgValue>
</operation>

<operation id="611" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="612" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:3 %icmp_ln974 = icmp_eq  i3 %i_9, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln974"/></StgValue>
</operation>

<operation id="613" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:4 %empty_266 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_266"/></StgValue>
</operation>

<operation id="614" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:5 %br_ln974 = br i1 %icmp_ln974, void %_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %.loopexit.loopexit130

]]></Node>
<StgValue><ssdm name="br_ln974"/></StgValue>
</operation>

<operation id="615" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln974" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:0 %i_9_cast = zext i3 %i_9

]]></Node>
<StgValue><ssdm name="i_9_cast"/></StgValue>
</operation>

<operation id="616" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln974" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:2 %current_z_i_index_V_addr_3 = getelementptr i32 %current_z_i_index_V, i64 0, i64 %i_9_cast

]]></Node>
<StgValue><ssdm name="current_z_i_index_V_addr_3"/></StgValue>
</operation>

<operation id="617" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln974" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:3 %current_z_i_index_V_load_2 = load i3 %current_z_i_index_V_addr_3

]]></Node>
<StgValue><ssdm name="current_z_i_index_V_load_2"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="618" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln974" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:1 %specloopname_ln974 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln974"/></StgValue>
</operation>

<operation id="619" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln974" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:3 %current_z_i_index_V_load_2 = load i3 %current_z_i_index_V_addr_3

]]></Node>
<StgValue><ssdm name="current_z_i_index_V_load_2"/></StgValue>
</operation>

<operation id="620" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln974" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:4 %add_ln703_2 = add i32 %current_z_i_index_V_load_2, i32 1048576

]]></Node>
<StgValue><ssdm name="add_ln703_2"/></StgValue>
</operation>

<operation id="621" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln974" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %new_z_i_index_V_addr_2 = getelementptr i32 %new_z_i_index_V, i64 0, i64 %i_9_cast

]]></Node>
<StgValue><ssdm name="new_z_i_index_V_addr_2"/></StgValue>
</operation>

<operation id="622" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln974" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %store_ln975 = store i32 %add_ln703_2, i3 %new_z_i_index_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln975"/></StgValue>
</operation>

<operation id="623" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln974" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:7 %br_ln0 = br void %_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="624" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit130:0 %current_z_top_index_V_4 = add i32 %current_z_top_index_V_2, i32 1

]]></Node>
<StgValue><ssdm name="current_z_top_index_V_4"/></StgValue>
</operation>

<operation id="625" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit130:1 %br_ln984 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln984"/></StgValue>
</operation>

<operation id="626" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:0 %current_z_top_index_V_3 = add i32 %current_z_top_index_V_2, i32 4294967295

]]></Node>
<StgValue><ssdm name="current_z_top_index_V_3"/></StgValue>
</operation>

<operation id="627" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:1 %br_ln984 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln984"/></StgValue>
</operation>

<operation id="628" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit:0 %current_z_top_index_V_5 = phi i32 %current_z_top_index_V_3, void %.loopexit.loopexit, i32 %current_z_top_index_V_4, void %.loopexit.loopexit130

]]></Node>
<StgValue><ssdm name="current_z_top_index_V_5"/></StgValue>
</operation>

<operation id="629" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:1 %br_ln987 = br void

]]></Node>
<StgValue><ssdm name="br_ln987"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="630" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1062:0 %i_8 = phi i3 %add_ln967, void %_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1062.split, i3 0, void %_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1062.preheader

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="631" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1062:1 %add_ln967 = add i3 %i_8, i3 1

]]></Node>
<StgValue><ssdm name="add_ln967"/></StgValue>
</operation>

<operation id="632" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1062:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="633" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1062:3 %icmp_ln967 = icmp_eq  i3 %i_8, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln967"/></StgValue>
</operation>

<operation id="634" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1062:4 %empty_265 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_265"/></StgValue>
</operation>

<operation id="635" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1062:5 %br_ln967 = br i1 %icmp_ln967, void %_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1062.split, void %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln967"/></StgValue>
</operation>

<operation id="636" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln967" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1062.split:0 %i_8_cast = zext i3 %i_8

]]></Node>
<StgValue><ssdm name="i_8_cast"/></StgValue>
</operation>

<operation id="637" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln967" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1062.split:2 %current_z_i_index_V_addr_2 = getelementptr i32 %current_z_i_index_V, i64 0, i64 %i_8_cast

]]></Node>
<StgValue><ssdm name="current_z_i_index_V_addr_2"/></StgValue>
</operation>

<operation id="638" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln967" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1062.split:3 %current_z_i_index_V_load_1 = load i3 %current_z_i_index_V_addr_2

]]></Node>
<StgValue><ssdm name="current_z_i_index_V_load_1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="639" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln967" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1062.split:1 %specloopname_ln967 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln967"/></StgValue>
</operation>

<operation id="640" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln967" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1062.split:3 %current_z_i_index_V_load_1 = load i3 %current_z_i_index_V_addr_2

]]></Node>
<StgValue><ssdm name="current_z_i_index_V_load_1"/></StgValue>
</operation>

<operation id="641" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln967" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1062.split:4 %add_ln703_1 = add i32 %current_z_i_index_V_load_1, i32 4293918720

]]></Node>
<StgValue><ssdm name="add_ln703_1"/></StgValue>
</operation>

<operation id="642" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln967" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1062.split:5 %new_z_i_index_V_addr_1 = getelementptr i32 %new_z_i_index_V, i64 0, i64 %i_8_cast

]]></Node>
<StgValue><ssdm name="new_z_i_index_V_addr_1"/></StgValue>
</operation>

<operation id="643" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln967" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1062.split:6 %store_ln968 = store i32 %add_ln703_1, i3 %new_z_i_index_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln968"/></StgValue>
</operation>

<operation id="644" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln967" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1062.split:7 %br_ln0 = br void %_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1062

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="645" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_10 = phi i3 0, void %.loopexit, i3 %add_ln987, void %.split147_ifconv

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="646" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln987 = add i3 %i_10, i3 1

]]></Node>
<StgValue><ssdm name="add_ln987"/></StgValue>
</operation>

<operation id="647" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="648" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln987 = icmp_eq  i3 %i_10, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln987"/></StgValue>
</operation>

<operation id="649" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_267 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_267"/></StgValue>
</operation>

<operation id="650" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln987 = br i1 %icmp_ln987, void %.split147_ifconv, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln987"/></StgValue>
</operation>

<operation id="651" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="3">
<![CDATA[
.split147_ifconv:0 %i_10_cast = zext i3 %i_10

]]></Node>
<StgValue><ssdm name="i_10_cast"/></StgValue>
</operation>

<operation id="652" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split147_ifconv:2 %new_z_i_index_V_addr_3 = getelementptr i32 %new_z_i_index_V, i64 0, i64 %i_10_cast

]]></Node>
<StgValue><ssdm name="new_z_i_index_V_addr_3"/></StgValue>
</operation>

<operation id="653" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="3">
<![CDATA[
.split147_ifconv:3 %p_Val2_s = load i3 %new_z_i_index_V_addr_3

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="654" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split147_ifconv:51 %num_points_addr_1 = getelementptr i32 %num_points, i64 0, i64 %i_10_cast

]]></Node>
<StgValue><ssdm name="num_points_addr_1"/></StgValue>
</operation>

<operation id="655" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="3">
<![CDATA[
.split147_ifconv:52 %num_points_load_1 = load i3 %num_points_addr_1

]]></Node>
<StgValue><ssdm name="num_points_load_1"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="656" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="3">
<![CDATA[
.split147_ifconv:3 %p_Val2_s = load i3 %new_z_i_index_V_addr_3

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="657" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split147_ifconv:4 %icmp_ln935_3 = icmp_eq  i32 %p_Val2_s, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln935_3"/></StgValue>
</operation>

<operation id="658" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split147_ifconv:5 %p_Result_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_s, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_130"/></StgValue>
</operation>

<operation id="659" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split147_ifconv:6 %tmp_V_13 = sub i32 0, i32 %p_Val2_s

]]></Node>
<StgValue><ssdm name="tmp_V_13"/></StgValue>
</operation>

<operation id="660" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split147_ifconv:7 %m_71 = select i1 %p_Result_130, i32 %tmp_V_13, i32 %p_Val2_s

]]></Node>
<StgValue><ssdm name="m_71"/></StgValue>
</operation>

<operation id="661" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split147_ifconv:8 %p_Result_131 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_71, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_131"/></StgValue>
</operation>

<operation id="662" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split147_ifconv:9 %l_5 = cttz i32 @llvm.cttz.i32, i32 %p_Result_131, i1 1

]]></Node>
<StgValue><ssdm name="l_5"/></StgValue>
</operation>

<operation id="663" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split147_ifconv:10 %sub_ln944_4 = sub i32 32, i32 %l_5

]]></Node>
<StgValue><ssdm name="sub_ln944_4"/></StgValue>
</operation>

<operation id="664" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split147_ifconv:11 %lsb_index_5 = add i32 %sub_ln944_4, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index_5"/></StgValue>
</operation>

<operation id="665" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split147_ifconv:12 %tmp_59 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_5, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="666" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split147_ifconv:13 %icmp_ln946_4 = icmp_sgt  i31 %tmp_59, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946_4"/></StgValue>
</operation>

<operation id="667" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="6" op_0_bw="32">
<![CDATA[
.split147_ifconv:14 %trunc_ln947_4 = trunc i32 %sub_ln944_4

]]></Node>
<StgValue><ssdm name="trunc_ln947_4"/></StgValue>
</operation>

<operation id="668" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split147_ifconv:15 %sub_ln947_4 = sub i6 57, i6 %trunc_ln947_4

]]></Node>
<StgValue><ssdm name="sub_ln947_4"/></StgValue>
</operation>

<operation id="669" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="6">
<![CDATA[
.split147_ifconv:16 %zext_ln947_4 = zext i6 %sub_ln947_4

]]></Node>
<StgValue><ssdm name="zext_ln947_4"/></StgValue>
</operation>

<operation id="670" st_id="68" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split147_ifconv:17 %lshr_ln947_4 = lshr i32 4294967295, i32 %zext_ln947_4

]]></Node>
<StgValue><ssdm name="lshr_ln947_4"/></StgValue>
</operation>

<operation id="671" st_id="68" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split147_ifconv:18 %shl_ln949_4 = shl i32 1, i32 %lsb_index_5

]]></Node>
<StgValue><ssdm name="shl_ln949_4"/></StgValue>
</operation>

<operation id="672" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split147_ifconv:19 %or_ln949_13 = or i32 %lshr_ln947_4, i32 %shl_ln949_4

]]></Node>
<StgValue><ssdm name="or_ln949_13"/></StgValue>
</operation>

<operation id="673" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split147_ifconv:20 %and_ln949_11 = and i32 %m_71, i32 %or_ln949_13

]]></Node>
<StgValue><ssdm name="and_ln949_11"/></StgValue>
</operation>

<operation id="674" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split147_ifconv:21 %icmp_ln949_4 = icmp_ne  i32 %and_ln949_11, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln949_4"/></StgValue>
</operation>

<operation id="675" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split147_ifconv:22 %tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_5, i32 31

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="676" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split147_ifconv:23 %xor_ln949_4 = xor i1 %tmp_60, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949_4"/></StgValue>
</operation>

<operation id="677" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split147_ifconv:24 %p_Result_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_71, i32 %lsb_index_5

]]></Node>
<StgValue><ssdm name="p_Result_132"/></StgValue>
</operation>

<operation id="678" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split147_ifconv:25 %icmp_ln958_4 = icmp_sgt  i32 %lsb_index_5, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln958_4"/></StgValue>
</operation>

<operation id="679" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split147_ifconv:26 %and_ln949_13 = and i1 %p_Result_132, i1 %xor_ln949_4

]]></Node>
<StgValue><ssdm name="and_ln949_13"/></StgValue>
</operation>

<operation id="680" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split147_ifconv:31 %select_ln946_4 = select i1 %icmp_ln946_4, i1 %icmp_ln949_4, i1 %p_Result_132

]]></Node>
<StgValue><ssdm name="select_ln946_4"/></StgValue>
</operation>

<operation id="681" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split147_ifconv:35 %select_ln958_9 = select i1 %icmp_ln958_4, i1 %select_ln946_4, i1 %and_ln949_13

]]></Node>
<StgValue><ssdm name="select_ln958_9"/></StgValue>
</operation>

<operation id="682" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="8" op_0_bw="32">
<![CDATA[
.split147_ifconv:43 %trunc_ln943_4 = trunc i32 %l_5

]]></Node>
<StgValue><ssdm name="trunc_ln943_4"/></StgValue>
</operation>

<operation id="683" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="3">
<![CDATA[
.split147_ifconv:52 %num_points_load_1 = load i3 %num_points_addr_1

]]></Node>
<StgValue><ssdm name="num_points_load_1"/></StgValue>
</operation>

<operation id="684" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split147_ifconv:53 %add_ln989 = add i32 %num_points_load_1, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln989"/></StgValue>
</operation>

<operation id="685" st_id="68" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32">
<![CDATA[
.split147_ifconv:54 %conv = uitofp i32 %add_ln989

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="686" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="32">
<![CDATA[
.split147_ifconv:27 %zext_ln959_12 = zext i32 %m_71

]]></Node>
<StgValue><ssdm name="zext_ln959_12"/></StgValue>
</operation>

<operation id="687" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
<literal name="icmp_ln958_4" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split147_ifconv:28 %sub_ln959_4 = sub i32 25, i32 %sub_ln944_4

]]></Node>
<StgValue><ssdm name="sub_ln959_4"/></StgValue>
</operation>

<operation id="688" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
<literal name="icmp_ln958_4" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="32">
<![CDATA[
.split147_ifconv:29 %zext_ln959_6 = zext i32 %sub_ln959_4

]]></Node>
<StgValue><ssdm name="zext_ln959_6"/></StgValue>
</operation>

<operation id="689" st_id="69" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
<literal name="icmp_ln958_4" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split147_ifconv:30 %shl_ln959_4 = shl i64 %zext_ln959_12, i64 %zext_ln959_6

]]></Node>
<StgValue><ssdm name="shl_ln959_4"/></StgValue>
</operation>

<operation id="690" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
<literal name="icmp_ln958_4" val="1"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split147_ifconv:32 %add_ln958_4 = add i32 %sub_ln944_4, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln958_4"/></StgValue>
</operation>

<operation id="691" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
<literal name="icmp_ln958_4" val="1"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="32">
<![CDATA[
.split147_ifconv:33 %zext_ln958_4 = zext i32 %add_ln958_4

]]></Node>
<StgValue><ssdm name="zext_ln958_4"/></StgValue>
</operation>

<operation id="692" st_id="69" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
<literal name="icmp_ln958_4" val="1"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split147_ifconv:34 %lshr_ln958_4 = lshr i64 %zext_ln959_12, i64 %zext_ln958_4

]]></Node>
<StgValue><ssdm name="lshr_ln958_4"/></StgValue>
</operation>

<operation id="693" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split147_ifconv:36 %m_43 = select i1 %icmp_ln958_4, i64 %lshr_ln958_4, i64 %shl_ln959_4

]]></Node>
<StgValue><ssdm name="m_43"/></StgValue>
</operation>

<operation id="694" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="1">
<![CDATA[
.split147_ifconv:37 %zext_ln961_4 = zext i1 %select_ln958_9

]]></Node>
<StgValue><ssdm name="zext_ln961_4"/></StgValue>
</operation>

<operation id="695" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split147_ifconv:38 %m_44 = add i64 %m_43, i64 %zext_ln961_4

]]></Node>
<StgValue><ssdm name="m_44"/></StgValue>
</operation>

<operation id="696" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split147_ifconv:39 %m_72 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_44, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_72"/></StgValue>
</operation>

<operation id="697" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="63">
<![CDATA[
.split147_ifconv:40 %zext_ln962_4 = zext i63 %m_72

]]></Node>
<StgValue><ssdm name="zext_ln962_4"/></StgValue>
</operation>

<operation id="698" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split147_ifconv:41 %p_Result_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_44, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_63"/></StgValue>
</operation>

<operation id="699" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split147_ifconv:42 %select_ln943_4 = select i1 %p_Result_63, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943_4"/></StgValue>
</operation>

<operation id="700" st_id="69" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split147_ifconv:44 %sub_ln964_4 = sub i8 12, i8 %trunc_ln943_4

]]></Node>
<StgValue><ssdm name="sub_ln964_4"/></StgValue>
</operation>

<operation id="701" st_id="69" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split147_ifconv:45 %add_ln964_4 = add i8 %sub_ln964_4, i8 %select_ln943_4

]]></Node>
<StgValue><ssdm name="add_ln964_4"/></StgValue>
</operation>

<operation id="702" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
.split147_ifconv:46 %tmp_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_130, i8 %add_ln964_4

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="703" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
.split147_ifconv:47 %p_Result_133 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_4, i9 %tmp_7, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_133"/></StgValue>
</operation>

<operation id="704" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="64">
<![CDATA[
.split147_ifconv:48 %LD_6 = trunc i64 %p_Result_133

]]></Node>
<StgValue><ssdm name="LD_6"/></StgValue>
</operation>

<operation id="705" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32">
<![CDATA[
.split147_ifconv:49 %bitcast_ln744_3 = bitcast i32 %LD_6

]]></Node>
<StgValue><ssdm name="bitcast_ln744_3"/></StgValue>
</operation>

<operation id="706" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split147_ifconv:50 %select_ln935_1 = select i1 %icmp_ln935_3, i32 0, i32 %bitcast_ln744_3

]]></Node>
<StgValue><ssdm name="select_ln935_1"/></StgValue>
</operation>

<operation id="707" st_id="69" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32">
<![CDATA[
.split147_ifconv:54 %conv = uitofp i32 %add_ln989

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="708" st_id="69" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split147_ifconv:68 %tmp_18 = fcmp_olt  i32 %conv, i32 %select_ln935_1

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="709" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32">
<![CDATA[
.split147_ifconv:55 %bitcast_ln200 = bitcast i32 %conv

]]></Node>
<StgValue><ssdm name="bitcast_ln200"/></StgValue>
</operation>

<operation id="710" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split147_ifconv:56 %tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln200, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="711" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="23" op_0_bw="32">
<![CDATA[
.split147_ifconv:57 %trunc_ln200 = trunc i32 %bitcast_ln200

]]></Node>
<StgValue><ssdm name="trunc_ln200"/></StgValue>
</operation>

<operation id="712" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32">
<![CDATA[
.split147_ifconv:58 %bitcast_ln200_1 = bitcast i32 %select_ln935_1

]]></Node>
<StgValue><ssdm name="bitcast_ln200_1"/></StgValue>
</operation>

<operation id="713" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split147_ifconv:59 %tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln200_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="714" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="23" op_0_bw="32">
<![CDATA[
.split147_ifconv:60 %trunc_ln200_1 = trunc i32 %bitcast_ln200_1

]]></Node>
<StgValue><ssdm name="trunc_ln200_1"/></StgValue>
</operation>

<operation id="715" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split147_ifconv:61 %icmp_ln200_1 = icmp_ne  i8 %tmp_16, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln200_1"/></StgValue>
</operation>

<operation id="716" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split147_ifconv:62 %icmp_ln200_2 = icmp_eq  i23 %trunc_ln200, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln200_2"/></StgValue>
</operation>

<operation id="717" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split147_ifconv:63 %or_ln200 = or i1 %icmp_ln200_2, i1 %icmp_ln200_1

]]></Node>
<StgValue><ssdm name="or_ln200"/></StgValue>
</operation>

<operation id="718" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split147_ifconv:64 %icmp_ln200_3 = icmp_ne  i8 %tmp_17, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln200_3"/></StgValue>
</operation>

<operation id="719" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split147_ifconv:65 %icmp_ln200_4 = icmp_eq  i23 %trunc_ln200_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln200_4"/></StgValue>
</operation>

<operation id="720" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split147_ifconv:66 %or_ln200_1 = or i1 %icmp_ln200_4, i1 %icmp_ln200_3

]]></Node>
<StgValue><ssdm name="or_ln200_1"/></StgValue>
</operation>

<operation id="721" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split147_ifconv:67 %and_ln200 = and i1 %or_ln200, i1 %or_ln200_1

]]></Node>
<StgValue><ssdm name="and_ln200"/></StgValue>
</operation>

<operation id="722" st_id="70" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split147_ifconv:68 %tmp_18 = fcmp_olt  i32 %conv, i32 %select_ln935_1

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="723" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split147_ifconv:69 %and_ln200_1 = and i1 %and_ln200, i1 %tmp_18

]]></Node>
<StgValue><ssdm name="and_ln200_1"/></StgValue>
</operation>

<operation id="724" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split147_ifconv:70 %select_ln989 = select i1 %and_ln200_1, i32 %conv, i32 %select_ln935_1

]]></Node>
<StgValue><ssdm name="select_ln989"/></StgValue>
</operation>

<operation id="725" st_id="70" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="32">
<![CDATA[
.split147_ifconv:71 %d = fpext i32 %select_ln989

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="726" st_id="71" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="32">
<![CDATA[
.split147_ifconv:71 %d = fpext i32 %select_ln989

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="727" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="64" op_0_bw="64">
<![CDATA[
.split147_ifconv:72 %ireg_1 = bitcast i64 %d

]]></Node>
<StgValue><ssdm name="ireg_1"/></StgValue>
</operation>

<operation id="728" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="63" op_0_bw="64">
<![CDATA[
.split147_ifconv:73 %trunc_ln555_1 = trunc i64 %ireg_1

]]></Node>
<StgValue><ssdm name="trunc_ln555_1"/></StgValue>
</operation>

<operation id="729" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split147_ifconv:74 %p_Result_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_134"/></StgValue>
</operation>

<operation id="730" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split147_ifconv:75 %exp_tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_1"/></StgValue>
</operation>

<operation id="731" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="12" op_0_bw="11">
<![CDATA[
.split147_ifconv:76 %zext_ln455_1 = zext i11 %exp_tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln455_1"/></StgValue>
</operation>

<operation id="732" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="52" op_0_bw="64">
<![CDATA[
.split147_ifconv:77 %trunc_ln565_1 = trunc i64 %ireg_1

]]></Node>
<StgValue><ssdm name="trunc_ln565_1"/></StgValue>
</operation>

<operation id="733" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
.split147_ifconv:78 %p_Result_135 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_1

]]></Node>
<StgValue><ssdm name="p_Result_135"/></StgValue>
</operation>

<operation id="734" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="54" op_0_bw="53">
<![CDATA[
.split147_ifconv:79 %zext_ln569_1 = zext i53 %p_Result_135

]]></Node>
<StgValue><ssdm name="zext_ln569_1"/></StgValue>
</operation>

<operation id="735" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split147_ifconv:80 %man_V_8 = sub i54 0, i54 %zext_ln569_1

]]></Node>
<StgValue><ssdm name="man_V_8"/></StgValue>
</operation>

<operation id="736" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.split147_ifconv:81 %man_V_9 = select i1 %p_Result_134, i54 %man_V_8, i54 %zext_ln569_1

]]></Node>
<StgValue><ssdm name="man_V_9"/></StgValue>
</operation>

<operation id="737" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.split147_ifconv:82 %icmp_ln571_1 = icmp_eq  i63 %trunc_ln555_1, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_1"/></StgValue>
</operation>

<operation id="738" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split147_ifconv:83 %F2_1 = sub i12 1075, i12 %zext_ln455_1

]]></Node>
<StgValue><ssdm name="F2_1"/></StgValue>
</operation>

<operation id="739" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split147_ifconv:84 %icmp_ln581_1 = icmp_sgt  i12 %F2_1, i12 20

]]></Node>
<StgValue><ssdm name="icmp_ln581_1"/></StgValue>
</operation>

<operation id="740" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split147_ifconv:85 %add_ln581_1 = add i12 %F2_1, i12 4076

]]></Node>
<StgValue><ssdm name="add_ln581_1"/></StgValue>
</operation>

<operation id="741" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split147_ifconv:86 %sub_ln581_1 = sub i12 20, i12 %F2_1

]]></Node>
<StgValue><ssdm name="sub_ln581_1"/></StgValue>
</operation>

<operation id="742" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split147_ifconv:87 %sh_amt_1 = select i1 %icmp_ln581_1, i12 %add_ln581_1, i12 %sub_ln581_1

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="743" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split147_ifconv:89 %icmp_ln582_1 = icmp_eq  i12 %F2_1, i12 20

]]></Node>
<StgValue><ssdm name="icmp_ln582_1"/></StgValue>
</operation>

<operation id="744" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="54">
<![CDATA[
.split147_ifconv:90 %trunc_ln583_1 = trunc i54 %man_V_9

]]></Node>
<StgValue><ssdm name="trunc_ln583_1"/></StgValue>
</operation>

<operation id="745" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split147_ifconv:91 %tmp_63 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_1, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="746" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split147_ifconv:92 %icmp_ln603_1 = icmp_eq  i7 %tmp_63, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln603_1"/></StgValue>
</operation>

<operation id="747" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="6" op_0_bw="12">
<![CDATA[
.split147_ifconv:93 %trunc_ln586_4 = trunc i12 %sh_amt_1

]]></Node>
<StgValue><ssdm name="trunc_ln586_4"/></StgValue>
</operation>

<operation id="748" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="54" op_0_bw="6">
<![CDATA[
.split147_ifconv:94 %zext_ln586_1 = zext i6 %trunc_ln586_4

]]></Node>
<StgValue><ssdm name="zext_ln586_1"/></StgValue>
</operation>

<operation id="749" st_id="71" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split147_ifconv:95 %ashr_ln586_1 = ashr i54 %man_V_9, i54 %zext_ln586_1

]]></Node>
<StgValue><ssdm name="ashr_ln586_1"/></StgValue>
</operation>

<operation id="750" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="54">
<![CDATA[
.split147_ifconv:96 %trunc_ln586_5 = trunc i54 %ashr_ln586_1

]]></Node>
<StgValue><ssdm name="trunc_ln586_5"/></StgValue>
</operation>

<operation id="751" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32">
<![CDATA[
.split147_ifconv:97 %bitcast_ln702_3 = bitcast i32 %select_ln989

]]></Node>
<StgValue><ssdm name="bitcast_ln702_3"/></StgValue>
</operation>

<operation id="752" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split147_ifconv:98 %tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln702_3, i32 31

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="753" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split147_ifconv:99 %select_ln588_1 = select i1 %tmp_64, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln588_1"/></StgValue>
</operation>

<operation id="754" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split147_ifconv:103 %or_ln582 = or i1 %icmp_ln571_1, i1 %icmp_ln582_1

]]></Node>
<StgValue><ssdm name="or_ln582"/></StgValue>
</operation>

<operation id="755" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split147_ifconv:104 %xor_ln582 = xor i1 %or_ln582, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln582"/></StgValue>
</operation>

<operation id="756" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split147_ifconv:105 %and_ln581 = and i1 %icmp_ln581_1, i1 %xor_ln582

]]></Node>
<StgValue><ssdm name="and_ln581"/></StgValue>
</operation>

<operation id="757" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split147_ifconv:106 %icmp_ln585_1 = icmp_ugt  i12 %sh_amt_1, i12 53

]]></Node>
<StgValue><ssdm name="icmp_ln585_1"/></StgValue>
</operation>

<operation id="758" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split147_ifconv:107 %and_ln585 = and i1 %and_ln581, i1 %icmp_ln585_1

]]></Node>
<StgValue><ssdm name="and_ln585"/></StgValue>
</operation>

<operation id="759" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split147_ifconv:108 %or_ln581 = or i1 %or_ln582, i1 %icmp_ln581_1

]]></Node>
<StgValue><ssdm name="or_ln581"/></StgValue>
</operation>

<operation id="760" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split147_ifconv:109 %xor_ln581 = xor i1 %or_ln581, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln581"/></StgValue>
</operation>

<operation id="761" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split147_ifconv:110 %and_ln603 = and i1 %icmp_ln603_1, i1 %xor_ln581

]]></Node>
<StgValue><ssdm name="and_ln603"/></StgValue>
</operation>

<operation id="762" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split147_ifconv:112 %or_ln571 = or i1 %icmp_ln571_1, i1 %and_ln603

]]></Node>
<StgValue><ssdm name="or_ln571"/></StgValue>
</operation>

<operation id="763" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split147_ifconv:113 %select_ln571_6 = select i1 %and_ln585, i32 %select_ln588_1, i32 %trunc_ln586_5

]]></Node>
<StgValue><ssdm name="select_ln571_6"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="764" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split147_ifconv:1 %specloopname_ln987 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln987"/></StgValue>
</operation>

<operation id="765" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
<literal name="icmp_ln571_1" val="0"/>
<literal name="or_ln571" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="12">
<![CDATA[
.split147_ifconv:88 %sext_ln581_1 = sext i12 %sh_amt_1

]]></Node>
<StgValue><ssdm name="sext_ln581_1"/></StgValue>
</operation>

<operation id="766" st_id="72" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
<literal name="icmp_ln571_1" val="0"/>
<literal name="or_ln571" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split147_ifconv:100 %shl_ln604_1 = shl i32 %trunc_ln583_1, i32 %sext_ln581_1

]]></Node>
<StgValue><ssdm name="shl_ln604_1"/></StgValue>
</operation>

<operation id="767" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split147_ifconv:101 %xor_ln571 = xor i1 %icmp_ln571_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571"/></StgValue>
</operation>

<operation id="768" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split147_ifconv:102 %and_ln582 = and i1 %icmp_ln582_1, i1 %xor_ln571

]]></Node>
<StgValue><ssdm name="and_ln582"/></StgValue>
</operation>

<operation id="769" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
<literal name="or_ln571" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split147_ifconv:111 %select_ln571 = select i1 %icmp_ln571_1, i32 0, i32 %shl_ln604_1

]]></Node>
<StgValue><ssdm name="select_ln571"/></StgValue>
</operation>

<operation id="770" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split147_ifconv:114 %select_ln571_7 = select i1 %and_ln582, i32 %trunc_ln583_1, i32 0

]]></Node>
<StgValue><ssdm name="select_ln571_7"/></StgValue>
</operation>

<operation id="771" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split147_ifconv:115 %select_ln571_8 = select i1 %or_ln571, i32 %select_ln571, i32 %select_ln571_6

]]></Node>
<StgValue><ssdm name="select_ln571_8"/></StgValue>
</operation>

<operation id="772" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split147_ifconv:116 %or_ln571_4 = or i1 %or_ln571, i1 %and_ln581

]]></Node>
<StgValue><ssdm name="or_ln571_4"/></StgValue>
</operation>

<operation id="773" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split147_ifconv:117 %select_ln571_9 = select i1 %or_ln571_4, i32 %select_ln571_8, i32 %select_ln571_7

]]></Node>
<StgValue><ssdm name="select_ln571_9"/></StgValue>
</operation>

<operation id="774" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
.split147_ifconv:118 %store_ln988 = store i32 %select_ln571_9, i3 %new_z_i_index_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln988"/></StgValue>
</operation>

<operation id="775" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln987" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0">
<![CDATA[
.split147_ifconv:119 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="776" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="777" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0 %i_11 = phi i3 %add_ln997, void %.split149_ifconv, i3 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="778" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1 %add_ln997 = add i3 %i_11, i3 1

]]></Node>
<StgValue><ssdm name="add_ln997"/></StgValue>
</operation>

<operation id="779" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="780" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3 %icmp_ln997 = icmp_eq  i3 %i_11, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln997"/></StgValue>
</operation>

<operation id="781" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4 %empty_268 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_268"/></StgValue>
</operation>

<operation id="782" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5 %br_ln997 = br i1 %icmp_ln997, void %.split149_ifconv, void %_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit665

]]></Node>
<StgValue><ssdm name="br_ln997"/></StgValue>
</operation>

<operation id="783" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="3">
<![CDATA[
.split149_ifconv:0 %i_11_cast = zext i3 %i_11

]]></Node>
<StgValue><ssdm name="i_11_cast"/></StgValue>
</operation>

<operation id="784" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split149_ifconv:2 %new_z_i_index_V_addr_4 = getelementptr i32 %new_z_i_index_V, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="new_z_i_index_V_addr_4"/></StgValue>
</operation>

<operation id="785" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="3">
<![CDATA[
.split149_ifconv:3 %p_Val2_31 = load i3 %new_z_i_index_V_addr_4

]]></Node>
<StgValue><ssdm name="p_Val2_31"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="786" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="3">
<![CDATA[
.split149_ifconv:3 %p_Val2_31 = load i3 %new_z_i_index_V_addr_4

]]></Node>
<StgValue><ssdm name="p_Val2_31"/></StgValue>
</operation>

<operation id="787" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split149_ifconv:4 %icmp_ln935_4 = icmp_eq  i32 %p_Val2_31, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln935_4"/></StgValue>
</operation>

<operation id="788" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split149_ifconv:5 %p_Result_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_31, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_136"/></StgValue>
</operation>

<operation id="789" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split149_ifconv:6 %tmp_V_15 = sub i32 0, i32 %p_Val2_31

]]></Node>
<StgValue><ssdm name="tmp_V_15"/></StgValue>
</operation>

<operation id="790" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split149_ifconv:7 %m_73 = select i1 %p_Result_136, i32 %tmp_V_15, i32 %p_Val2_31

]]></Node>
<StgValue><ssdm name="m_73"/></StgValue>
</operation>

<operation id="791" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split149_ifconv:8 %p_Result_137 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_73, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_137"/></StgValue>
</operation>

<operation id="792" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split149_ifconv:9 %l_6 = cttz i32 @llvm.cttz.i32, i32 %p_Result_137, i1 1

]]></Node>
<StgValue><ssdm name="l_6"/></StgValue>
</operation>

<operation id="793" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split149_ifconv:10 %sub_ln944_5 = sub i32 32, i32 %l_6

]]></Node>
<StgValue><ssdm name="sub_ln944_5"/></StgValue>
</operation>

<operation id="794" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split149_ifconv:11 %lsb_index_6 = add i32 %sub_ln944_5, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index_6"/></StgValue>
</operation>

<operation id="795" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split149_ifconv:12 %tmp_66 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_6, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="796" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split149_ifconv:13 %icmp_ln946_5 = icmp_sgt  i31 %tmp_66, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946_5"/></StgValue>
</operation>

<operation id="797" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="6" op_0_bw="32">
<![CDATA[
.split149_ifconv:14 %trunc_ln947_5 = trunc i32 %sub_ln944_5

]]></Node>
<StgValue><ssdm name="trunc_ln947_5"/></StgValue>
</operation>

<operation id="798" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split149_ifconv:15 %sub_ln947_5 = sub i6 57, i6 %trunc_ln947_5

]]></Node>
<StgValue><ssdm name="sub_ln947_5"/></StgValue>
</operation>

<operation id="799" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="6">
<![CDATA[
.split149_ifconv:16 %zext_ln947_5 = zext i6 %sub_ln947_5

]]></Node>
<StgValue><ssdm name="zext_ln947_5"/></StgValue>
</operation>

<operation id="800" st_id="75" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split149_ifconv:17 %lshr_ln947_5 = lshr i32 4294967295, i32 %zext_ln947_5

]]></Node>
<StgValue><ssdm name="lshr_ln947_5"/></StgValue>
</operation>

<operation id="801" st_id="75" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split149_ifconv:18 %shl_ln949_5 = shl i32 1, i32 %lsb_index_6

]]></Node>
<StgValue><ssdm name="shl_ln949_5"/></StgValue>
</operation>

<operation id="802" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split149_ifconv:19 %or_ln949_14 = or i32 %lshr_ln947_5, i32 %shl_ln949_5

]]></Node>
<StgValue><ssdm name="or_ln949_14"/></StgValue>
</operation>

<operation id="803" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split149_ifconv:20 %and_ln949_14 = and i32 %m_73, i32 %or_ln949_14

]]></Node>
<StgValue><ssdm name="and_ln949_14"/></StgValue>
</operation>

<operation id="804" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split149_ifconv:21 %icmp_ln949_5 = icmp_ne  i32 %and_ln949_14, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln949_5"/></StgValue>
</operation>

<operation id="805" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split149_ifconv:22 %tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_6, i32 31

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="806" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split149_ifconv:23 %xor_ln949_5 = xor i1 %tmp_67, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949_5"/></StgValue>
</operation>

<operation id="807" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split149_ifconv:24 %p_Result_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_73, i32 %lsb_index_6

]]></Node>
<StgValue><ssdm name="p_Result_138"/></StgValue>
</operation>

<operation id="808" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split149_ifconv:25 %icmp_ln958_5 = icmp_sgt  i32 %lsb_index_6, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln958_5"/></StgValue>
</operation>

<operation id="809" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split149_ifconv:26 %and_ln949_15 = and i1 %p_Result_138, i1 %xor_ln949_5

]]></Node>
<StgValue><ssdm name="and_ln949_15"/></StgValue>
</operation>

<operation id="810" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split149_ifconv:31 %select_ln946_5 = select i1 %icmp_ln946_5, i1 %icmp_ln949_5, i1 %p_Result_138

]]></Node>
<StgValue><ssdm name="select_ln946_5"/></StgValue>
</operation>

<operation id="811" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split149_ifconv:35 %select_ln958_11 = select i1 %icmp_ln958_5, i1 %select_ln946_5, i1 %and_ln949_15

]]></Node>
<StgValue><ssdm name="select_ln958_11"/></StgValue>
</operation>

<operation id="812" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="8" op_0_bw="32">
<![CDATA[
.split149_ifconv:43 %trunc_ln943_5 = trunc i32 %l_6

]]></Node>
<StgValue><ssdm name="trunc_ln943_5"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="813" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="64" op_0_bw="32">
<![CDATA[
.split149_ifconv:27 %zext_ln959_13 = zext i32 %m_73

]]></Node>
<StgValue><ssdm name="zext_ln959_13"/></StgValue>
</operation>

<operation id="814" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
<literal name="icmp_ln958_5" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split149_ifconv:28 %sub_ln959_5 = sub i32 25, i32 %sub_ln944_5

]]></Node>
<StgValue><ssdm name="sub_ln959_5"/></StgValue>
</operation>

<operation id="815" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
<literal name="icmp_ln958_5" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="32">
<![CDATA[
.split149_ifconv:29 %zext_ln959_7 = zext i32 %sub_ln959_5

]]></Node>
<StgValue><ssdm name="zext_ln959_7"/></StgValue>
</operation>

<operation id="816" st_id="76" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
<literal name="icmp_ln958_5" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split149_ifconv:30 %shl_ln959_5 = shl i64 %zext_ln959_13, i64 %zext_ln959_7

]]></Node>
<StgValue><ssdm name="shl_ln959_5"/></StgValue>
</operation>

<operation id="817" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
<literal name="icmp_ln958_5" val="1"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split149_ifconv:32 %add_ln958_5 = add i32 %sub_ln944_5, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln958_5"/></StgValue>
</operation>

<operation id="818" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
<literal name="icmp_ln958_5" val="1"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="64" op_0_bw="32">
<![CDATA[
.split149_ifconv:33 %zext_ln958_5 = zext i32 %add_ln958_5

]]></Node>
<StgValue><ssdm name="zext_ln958_5"/></StgValue>
</operation>

<operation id="819" st_id="76" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
<literal name="icmp_ln958_5" val="1"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split149_ifconv:34 %lshr_ln958_5 = lshr i64 %zext_ln959_13, i64 %zext_ln958_5

]]></Node>
<StgValue><ssdm name="lshr_ln958_5"/></StgValue>
</operation>

<operation id="820" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split149_ifconv:36 %m_47 = select i1 %icmp_ln958_5, i64 %lshr_ln958_5, i64 %shl_ln959_5

]]></Node>
<StgValue><ssdm name="m_47"/></StgValue>
</operation>

<operation id="821" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="1">
<![CDATA[
.split149_ifconv:37 %zext_ln961_5 = zext i1 %select_ln958_11

]]></Node>
<StgValue><ssdm name="zext_ln961_5"/></StgValue>
</operation>

<operation id="822" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split149_ifconv:38 %m_48 = add i64 %m_47, i64 %zext_ln961_5

]]></Node>
<StgValue><ssdm name="m_48"/></StgValue>
</operation>

<operation id="823" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split149_ifconv:39 %m_74 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_48, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_74"/></StgValue>
</operation>

<operation id="824" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="64" op_0_bw="63">
<![CDATA[
.split149_ifconv:40 %zext_ln962_5 = zext i63 %m_74

]]></Node>
<StgValue><ssdm name="zext_ln962_5"/></StgValue>
</operation>

<operation id="825" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split149_ifconv:41 %p_Result_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_48, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_70"/></StgValue>
</operation>

<operation id="826" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split149_ifconv:42 %select_ln943_5 = select i1 %p_Result_70, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943_5"/></StgValue>
</operation>

<operation id="827" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split149_ifconv:44 %sub_ln964_5 = sub i8 12, i8 %trunc_ln943_5

]]></Node>
<StgValue><ssdm name="sub_ln964_5"/></StgValue>
</operation>

<operation id="828" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split149_ifconv:45 %add_ln964_5 = add i8 %sub_ln964_5, i8 %select_ln943_5

]]></Node>
<StgValue><ssdm name="add_ln964_5"/></StgValue>
</operation>

<operation id="829" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
.split149_ifconv:46 %tmp_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_136, i8 %add_ln964_5

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="830" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
.split149_ifconv:47 %p_Result_139 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_5, i9 %tmp_9, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_139"/></StgValue>
</operation>

<operation id="831" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="64">
<![CDATA[
.split149_ifconv:48 %LD_8 = trunc i64 %p_Result_139

]]></Node>
<StgValue><ssdm name="LD_8"/></StgValue>
</operation>

<operation id="832" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32">
<![CDATA[
.split149_ifconv:49 %bitcast_ln744_4 = bitcast i32 %LD_8

]]></Node>
<StgValue><ssdm name="bitcast_ln744_4"/></StgValue>
</operation>

<operation id="833" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split149_ifconv:50 %select_ln935_2 = select i1 %icmp_ln935_4, i32 0, i32 %bitcast_ln744_4

]]></Node>
<StgValue><ssdm name="select_ln935_2"/></StgValue>
</operation>

<operation id="834" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32">
<![CDATA[
.split149_ifconv:51 %bitcast_ln224_1 = bitcast i32 %select_ln935_2

]]></Node>
<StgValue><ssdm name="bitcast_ln224_1"/></StgValue>
</operation>

<operation id="835" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split149_ifconv:52 %tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln224_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="836" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="23" op_0_bw="32">
<![CDATA[
.split149_ifconv:53 %trunc_ln224_1 = trunc i32 %bitcast_ln224_1

]]></Node>
<StgValue><ssdm name="trunc_ln224_1"/></StgValue>
</operation>

<operation id="837" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split149_ifconv:54 %icmp_ln224_2 = icmp_ne  i8 %tmp_19, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln224_2"/></StgValue>
</operation>

<operation id="838" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split149_ifconv:55 %icmp_ln224_3 = icmp_eq  i23 %trunc_ln224_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln224_3"/></StgValue>
</operation>

<operation id="839" st_id="76" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split149_ifconv:57 %tmp_20 = fcmp_olt  i32 %select_ln935_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="840" st_id="76" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="32">
<![CDATA[
.split149_ifconv:59 %tmp_s = fpext i32 %select_ln935_2

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="841" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split149_ifconv:56 %or_ln224_1 = or i1 %icmp_ln224_3, i1 %icmp_ln224_2

]]></Node>
<StgValue><ssdm name="or_ln224_1"/></StgValue>
</operation>

<operation id="842" st_id="77" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split149_ifconv:57 %tmp_20 = fcmp_olt  i32 %select_ln935_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="843" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split149_ifconv:58 %and_ln224_1 = and i1 %or_ln224_1, i1 %tmp_20

]]></Node>
<StgValue><ssdm name="and_ln224_1"/></StgValue>
</operation>

<operation id="844" st_id="77" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="32">
<![CDATA[
.split149_ifconv:59 %tmp_s = fpext i32 %select_ln935_2

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="845" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="64">
<![CDATA[
.split149_ifconv:60 %bitcast_ln702_2 = bitcast i64 %tmp_s

]]></Node>
<StgValue><ssdm name="bitcast_ln702_2"/></StgValue>
</operation>

<operation id="846" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split149_ifconv:61 %ireg_2 = select i1 %and_ln224_1, i64 0, i64 %bitcast_ln702_2

]]></Node>
<StgValue><ssdm name="ireg_2"/></StgValue>
</operation>

<operation id="847" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="63" op_0_bw="64">
<![CDATA[
.split149_ifconv:62 %trunc_ln555_2 = trunc i64 %ireg_2

]]></Node>
<StgValue><ssdm name="trunc_ln555_2"/></StgValue>
</operation>

<operation id="848" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split149_ifconv:63 %p_Result_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_2, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_140"/></StgValue>
</operation>

<operation id="849" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split149_ifconv:64 %exp_tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_2, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_2"/></StgValue>
</operation>

<operation id="850" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="12" op_0_bw="11">
<![CDATA[
.split149_ifconv:65 %zext_ln455_2 = zext i11 %exp_tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln455_2"/></StgValue>
</operation>

<operation id="851" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="52" op_0_bw="64">
<![CDATA[
.split149_ifconv:66 %trunc_ln565_2 = trunc i64 %ireg_2

]]></Node>
<StgValue><ssdm name="trunc_ln565_2"/></StgValue>
</operation>

<operation id="852" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
.split149_ifconv:67 %p_Result_141 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_2

]]></Node>
<StgValue><ssdm name="p_Result_141"/></StgValue>
</operation>

<operation id="853" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="54" op_0_bw="53">
<![CDATA[
.split149_ifconv:68 %zext_ln569_2 = zext i53 %p_Result_141

]]></Node>
<StgValue><ssdm name="zext_ln569_2"/></StgValue>
</operation>

<operation id="854" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split149_ifconv:69 %man_V_11 = sub i54 0, i54 %zext_ln569_2

]]></Node>
<StgValue><ssdm name="man_V_11"/></StgValue>
</operation>

<operation id="855" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.split149_ifconv:70 %man_V_12 = select i1 %p_Result_140, i54 %man_V_11, i54 %zext_ln569_2

]]></Node>
<StgValue><ssdm name="man_V_12"/></StgValue>
</operation>

<operation id="856" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.split149_ifconv:71 %icmp_ln571_2 = icmp_eq  i63 %trunc_ln555_2, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_2"/></StgValue>
</operation>

<operation id="857" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split149_ifconv:72 %F2_2 = sub i12 1075, i12 %zext_ln455_2

]]></Node>
<StgValue><ssdm name="F2_2"/></StgValue>
</operation>

<operation id="858" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split149_ifconv:73 %icmp_ln581_2 = icmp_sgt  i12 %F2_2, i12 20

]]></Node>
<StgValue><ssdm name="icmp_ln581_2"/></StgValue>
</operation>

<operation id="859" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split149_ifconv:74 %add_ln581_2 = add i12 %F2_2, i12 4076

]]></Node>
<StgValue><ssdm name="add_ln581_2"/></StgValue>
</operation>

<operation id="860" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split149_ifconv:75 %sub_ln581_2 = sub i12 20, i12 %F2_2

]]></Node>
<StgValue><ssdm name="sub_ln581_2"/></StgValue>
</operation>

<operation id="861" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split149_ifconv:76 %sh_amt_2 = select i1 %icmp_ln581_2, i12 %add_ln581_2, i12 %sub_ln581_2

]]></Node>
<StgValue><ssdm name="sh_amt_2"/></StgValue>
</operation>

<operation id="862" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split149_ifconv:78 %icmp_ln582_2 = icmp_eq  i12 %F2_2, i12 20

]]></Node>
<StgValue><ssdm name="icmp_ln582_2"/></StgValue>
</operation>

<operation id="863" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="54">
<![CDATA[
.split149_ifconv:79 %trunc_ln583_2 = trunc i54 %man_V_12

]]></Node>
<StgValue><ssdm name="trunc_ln583_2"/></StgValue>
</operation>

<operation id="864" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split149_ifconv:80 %tmp_70 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_2, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="865" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split149_ifconv:81 %icmp_ln603_2 = icmp_eq  i7 %tmp_70, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln603_2"/></StgValue>
</operation>

<operation id="866" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="6" op_0_bw="12">
<![CDATA[
.split149_ifconv:82 %trunc_ln586_6 = trunc i12 %sh_amt_2

]]></Node>
<StgValue><ssdm name="trunc_ln586_6"/></StgValue>
</operation>

<operation id="867" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="54" op_0_bw="6">
<![CDATA[
.split149_ifconv:83 %zext_ln586_2 = zext i6 %trunc_ln586_6

]]></Node>
<StgValue><ssdm name="zext_ln586_2"/></StgValue>
</operation>

<operation id="868" st_id="77" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split149_ifconv:84 %ashr_ln586_2 = ashr i54 %man_V_12, i54 %zext_ln586_2

]]></Node>
<StgValue><ssdm name="ashr_ln586_2"/></StgValue>
</operation>

<operation id="869" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="54">
<![CDATA[
.split149_ifconv:85 %trunc_ln586_7 = trunc i54 %ashr_ln586_2

]]></Node>
<StgValue><ssdm name="trunc_ln586_7"/></StgValue>
</operation>

<operation id="870" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split149_ifconv:86 %tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_2, i32 63

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="871" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split149_ifconv:87 %select_ln588_2 = select i1 %tmp_71, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln588_2"/></StgValue>
</operation>

<operation id="872" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split149_ifconv:91 %or_ln582_1 = or i1 %icmp_ln571_2, i1 %icmp_ln582_2

]]></Node>
<StgValue><ssdm name="or_ln582_1"/></StgValue>
</operation>

<operation id="873" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split149_ifconv:92 %xor_ln582_1 = xor i1 %or_ln582_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln582_1"/></StgValue>
</operation>

<operation id="874" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split149_ifconv:93 %and_ln581_1 = and i1 %icmp_ln581_2, i1 %xor_ln582_1

]]></Node>
<StgValue><ssdm name="and_ln581_1"/></StgValue>
</operation>

<operation id="875" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split149_ifconv:94 %icmp_ln585_2 = icmp_ugt  i12 %sh_amt_2, i12 53

]]></Node>
<StgValue><ssdm name="icmp_ln585_2"/></StgValue>
</operation>

<operation id="876" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split149_ifconv:95 %and_ln585_2 = and i1 %and_ln581_1, i1 %icmp_ln585_2

]]></Node>
<StgValue><ssdm name="and_ln585_2"/></StgValue>
</operation>

<operation id="877" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split149_ifconv:96 %or_ln581_1 = or i1 %or_ln582_1, i1 %icmp_ln581_2

]]></Node>
<StgValue><ssdm name="or_ln581_1"/></StgValue>
</operation>

<operation id="878" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split149_ifconv:97 %xor_ln581_1 = xor i1 %or_ln581_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln581_1"/></StgValue>
</operation>

<operation id="879" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split149_ifconv:98 %and_ln603_2 = and i1 %icmp_ln603_2, i1 %xor_ln581_1

]]></Node>
<StgValue><ssdm name="and_ln603_2"/></StgValue>
</operation>

<operation id="880" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split149_ifconv:100 %or_ln571_5 = or i1 %icmp_ln571_2, i1 %and_ln603_2

]]></Node>
<StgValue><ssdm name="or_ln571_5"/></StgValue>
</operation>

<operation id="881" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split149_ifconv:101 %select_ln571_11 = select i1 %and_ln585_2, i32 %select_ln588_2, i32 %trunc_ln586_7

]]></Node>
<StgValue><ssdm name="select_ln571_11"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="882" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split149_ifconv:1 %specloopname_ln997 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln997"/></StgValue>
</operation>

<operation id="883" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
<literal name="icmp_ln571_2" val="0"/>
<literal name="or_ln571_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="12">
<![CDATA[
.split149_ifconv:77 %sext_ln581_2 = sext i12 %sh_amt_2

]]></Node>
<StgValue><ssdm name="sext_ln581_2"/></StgValue>
</operation>

<operation id="884" st_id="78" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
<literal name="icmp_ln571_2" val="0"/>
<literal name="or_ln571_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split149_ifconv:88 %shl_ln604_2 = shl i32 %trunc_ln583_2, i32 %sext_ln581_2

]]></Node>
<StgValue><ssdm name="shl_ln604_2"/></StgValue>
</operation>

<operation id="885" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split149_ifconv:89 %xor_ln571_1 = xor i1 %icmp_ln571_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_1"/></StgValue>
</operation>

<operation id="886" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split149_ifconv:90 %and_ln582_2 = and i1 %icmp_ln582_2, i1 %xor_ln571_1

]]></Node>
<StgValue><ssdm name="and_ln582_2"/></StgValue>
</operation>

<operation id="887" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
<literal name="or_ln571_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split149_ifconv:99 %select_ln571_10 = select i1 %icmp_ln571_2, i32 0, i32 %shl_ln604_2

]]></Node>
<StgValue><ssdm name="select_ln571_10"/></StgValue>
</operation>

<operation id="888" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split149_ifconv:102 %select_ln571_12 = select i1 %and_ln582_2, i32 %trunc_ln583_2, i32 0

]]></Node>
<StgValue><ssdm name="select_ln571_12"/></StgValue>
</operation>

<operation id="889" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split149_ifconv:103 %select_ln571_13 = select i1 %or_ln571_5, i32 %select_ln571_10, i32 %select_ln571_11

]]></Node>
<StgValue><ssdm name="select_ln571_13"/></StgValue>
</operation>

<operation id="890" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split149_ifconv:104 %or_ln571_6 = or i1 %or_ln571_5, i1 %and_ln581_1

]]></Node>
<StgValue><ssdm name="or_ln571_6"/></StgValue>
</operation>

<operation id="891" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split149_ifconv:105 %select_ln571_14 = select i1 %or_ln571_6, i32 %select_ln571_13, i32 %select_ln571_12

]]></Node>
<StgValue><ssdm name="select_ln571_14"/></StgValue>
</operation>

<operation id="892" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
.split149_ifconv:106 %store_ln998 = store i32 %select_ln571_14, i3 %new_z_i_index_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln998"/></StgValue>
</operation>

<operation id="893" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln997" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="0">
<![CDATA[
.split149_ifconv:107 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="894" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit665:0 %store_ln731 = store i32 2146435072, i3 %new_z_i_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln731"/></StgValue>
</operation>

<operation id="895" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit665:1 %br_ln1003 = br void

]]></Node>
<StgValue><ssdm name="br_ln1003"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="896" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_12 = phi i3 0, void %_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit665, i3 %add_ln1003, void %.split151_ifconv

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="897" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln1003 = add i3 %i_12, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1003"/></StgValue>
</operation>

<operation id="898" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="899" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln1003 = icmp_eq  i3 %i_12, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln1003"/></StgValue>
</operation>

<operation id="900" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_269 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_269"/></StgValue>
</operation>

<operation id="901" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln1003 = br i1 %icmp_ln1003, void %.split151_ifconv, void %_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit643

]]></Node>
<StgValue><ssdm name="br_ln1003"/></StgValue>
</operation>

<operation id="902" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1003" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="3">
<![CDATA[
.split151_ifconv:0 %i_12_cast4 = zext i3 %i_12

]]></Node>
<StgValue><ssdm name="i_12_cast4"/></StgValue>
</operation>

<operation id="903" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1003" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split151_ifconv:2 %new_z_i_index_V_addr_5 = getelementptr i32 %new_z_i_index_V, i64 0, i64 %i_12_cast4

]]></Node>
<StgValue><ssdm name="new_z_i_index_V_addr_5"/></StgValue>
</operation>

<operation id="904" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1003" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="3">
<![CDATA[
.split151_ifconv:3 %p_Val2_35 = load i3 %new_z_i_index_V_addr_5

]]></Node>
<StgValue><ssdm name="p_Val2_35"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="905" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1003" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="3">
<![CDATA[
.split151_ifconv:3 %p_Val2_35 = load i3 %new_z_i_index_V_addr_5

]]></Node>
<StgValue><ssdm name="p_Val2_35"/></StgValue>
</operation>

<operation id="906" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1003" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split151_ifconv:4 %ret_V_7 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_35, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="907" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1003" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split151_ifconv:5 %p_Result_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_35, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_74"/></StgValue>
</operation>

<operation id="908" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1003" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="20" op_0_bw="32">
<![CDATA[
.split151_ifconv:6 %trunc_ln851 = trunc i32 %p_Val2_35

]]></Node>
<StgValue><ssdm name="trunc_ln851"/></StgValue>
</operation>

<operation id="909" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1003" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split151_ifconv:7 %icmp_ln851 = icmp_eq  i20 %trunc_ln851, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln851"/></StgValue>
</operation>

<operation id="910" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1003" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split151_ifconv:8 %ret_V_14 = add i12 %ret_V_7, i12 1

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="911" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1003" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split151_ifconv:9 %select_ln850 = select i1 %icmp_ln851, i12 %ret_V_7, i12 %ret_V_14

]]></Node>
<StgValue><ssdm name="select_ln850"/></StgValue>
</operation>

<operation id="912" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1003" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split151_ifconv:10 %ret_V_15 = select i1 %p_Result_74, i12 %select_ln850, i12 %ret_V_7

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="913" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1003" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="13">
<![CDATA[
.split151_ifconv:11 %shl_ln5 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i3.i13, i3 %i_12, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="914" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1003" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
.split151_ifconv:12 %shl_ln1004_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_V_15, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1004_1"/></StgValue>
</operation>

<operation id="915" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1003" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split151_ifconv:13 %add_ln1004 = add i16 %shl_ln1004_1, i16 %shl_ln5

]]></Node>
<StgValue><ssdm name="add_ln1004"/></StgValue>
</operation>

<operation id="916" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1003" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split151_ifconv:14 %lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln1004, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="917" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1003" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="9" op_0_bw="12">
<![CDATA[
.split151_ifconv:15 %trunc_ln1004 = trunc i12 %ret_V_15

]]></Node>
<StgValue><ssdm name="trunc_ln1004"/></StgValue>
</operation>

<operation id="918" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1003" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.split151_ifconv:16 %tmp_88 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln, i9 %trunc_ln1004

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="919" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1003" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="64" op_0_bw="12">
<![CDATA[
.split151_ifconv:17 %zext_ln1004 = zext i12 %tmp_88

]]></Node>
<StgValue><ssdm name="zext_ln1004"/></StgValue>
</operation>

<operation id="920" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1003" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split151_ifconv:18 %points_addr = getelementptr i128 %points, i64 0, i64 %zext_ln1004

]]></Node>
<StgValue><ssdm name="points_addr"/></StgValue>
</operation>

<operation id="921" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1003" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="128" op_0_bw="12">
<![CDATA[
.split151_ifconv:19 %points_load = load i12 %points_addr

]]></Node>
<StgValue><ssdm name="points_load"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="922" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1003" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split151_ifconv:1 %specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln28"/></StgValue>
</operation>

<operation id="923" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1003" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="128" op_0_bw="12">
<![CDATA[
.split151_ifconv:19 %points_load = load i12 %points_addr

]]></Node>
<StgValue><ssdm name="points_load"/></StgValue>
</operation>

<operation id="924" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1003" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="128">
<![CDATA[
.split151_ifconv:20 %z_bits = trunc i128 %points_load

]]></Node>
<StgValue><ssdm name="z_bits"/></StgValue>
</operation>

<operation id="925" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1003" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split151_ifconv:21 %new_z_i_V_addr = getelementptr i32 %new_z_i_V, i64 0, i64 %i_12_cast4

]]></Node>
<StgValue><ssdm name="new_z_i_V_addr"/></StgValue>
</operation>

<operation id="926" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1003" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split151_ifconv:22 %store_ln1004 = store i32 %z_bits, i3 %new_z_i_V_addr

]]></Node>
<StgValue><ssdm name="store_ln1004"/></StgValue>
</operation>

<operation id="927" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1003" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0">
<![CDATA[
.split151_ifconv:23 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="928" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit643:0 %store_ln731 = store i32 2146435072, i3 %new_z_i_atTop_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln731"/></StgValue>
</operation>

<operation id="929" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit643:1 %br_ln1013 = br void

]]></Node>
<StgValue><ssdm name="br_ln1013"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="930" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_13 = phi i3 1, void %_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit643, i3 %add_ln1015, void %.split153

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="931" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="932" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %icmp_ln1013 = icmp_eq  i3 %i_13, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln1013"/></StgValue>
</operation>

<operation id="933" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty_270 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_270"/></StgValue>
</operation>

<operation id="934" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln1013 = br i1 %icmp_ln1013, void %.split153, void

]]></Node>
<StgValue><ssdm name="br_ln1013"/></StgValue>
</operation>

<operation id="935" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split153:0 %add_ln1015 = add i3 %i_13, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1015"/></StgValue>
</operation>

<operation id="936" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="64" op_0_bw="3">
<![CDATA[
.split153:1 %trunc_ln1015_cast = zext i3 %i_13

]]></Node>
<StgValue><ssdm name="trunc_ln1015_cast"/></StgValue>
</operation>

<operation id="937" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split153:6 %get_radiiradii_addr_1 = getelementptr i32 %get_radiiradii, i64 0, i64 %trunc_ln1015_cast

]]></Node>
<StgValue><ssdm name="get_radiiradii_addr_1"/></StgValue>
</operation>

<operation id="938" st_id="84" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="3">
<![CDATA[
.split153:7 %tmp_75 = load i3 %get_radiiradii_addr_1

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="939" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split153:23 %add_ln1014 = add i3 %i_13, i3 7

]]></Node>
<StgValue><ssdm name="add_ln1014"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="940" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split153:5 %icmp_ln870_1 = icmp_eq  i3 %add_ln1015, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln870_1"/></StgValue>
</operation>

<operation id="941" st_id="85" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="3">
<![CDATA[
.split153:7 %tmp_75 = load i3 %get_radiiradii_addr_1

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="942" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="5" op_0_bw="32">
<![CDATA[
.split153:8 %trunc_ln731_1 = trunc i32 %tmp_75

]]></Node>
<StgValue><ssdm name="trunc_ln731_1"/></StgValue>
</operation>

<operation id="943" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="25" op_0_bw="25" op_1_bw="5" op_2_bw="20">
<![CDATA[
.split153:9 %radius_j_V = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i5.i20, i5 %trunc_ln731_1, i20 0

]]></Node>
<StgValue><ssdm name="radius_j_V"/></StgValue>
</operation>

<operation id="944" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
.split153:10 %radius_j_V_4 = select i1 %icmp_ln870_1, i25 0, i25 %radius_j_V

]]></Node>
<StgValue><ssdm name="radius_j_V_4"/></StgValue>
</operation>

<operation id="945" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="26" op_0_bw="25">
<![CDATA[
.split153:11 %zext_ln1193_1 = zext i25 %radius_j_V_4

]]></Node>
<StgValue><ssdm name="zext_ln1193_1"/></StgValue>
</operation>

<operation id="946" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.split153:12 %ret_V_16 = add i26 %zext_ln1193_1, i26 61865984

]]></Node>
<StgValue><ssdm name="ret_V_16"/></StgValue>
</operation>

<operation id="947" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="46" op_0_bw="26">
<![CDATA[
.split153:13 %sext_ln1148 = sext i26 %ret_V_16

]]></Node>
<StgValue><ssdm name="sext_ln1148"/></StgValue>
</operation>

<operation id="948" st_id="85" stage="50" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="949" st_id="86" stage="49" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="950" st_id="87" stage="48" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="951" st_id="88" stage="47" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="952" st_id="89" stage="46" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="953" st_id="90" stage="45" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="954" st_id="91" stage="44" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="955" st_id="92" stage="43" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="956" st_id="93" stage="42" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="957" st_id="94" stage="41" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="958" st_id="95" stage="40" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="959" st_id="96" stage="39" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="960" st_id="97" stage="38" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="961" st_id="98" stage="37" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="962" st_id="99" stage="36" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="963" st_id="100" stage="35" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="964" st_id="101" stage="34" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="965" st_id="102" stage="33" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="966" st_id="103" stage="32" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="967" st_id="104" stage="31" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="968" st_id="105" stage="30" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="969" st_id="106" stage="29" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="970" st_id="107" stage="28" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="971" st_id="108" stage="27" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="972" st_id="109" stage="26" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="973" st_id="110" stage="25" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="974" st_id="111" stage="24" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="975" st_id="112" stage="23" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="976" st_id="113" stage="22" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="977" st_id="114" stage="21" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="978" st_id="115" stage="20" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="979" st_id="116" stage="19" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="980" st_id="117" stage="18" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="981" st_id="118" stage="17" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="982" st_id="119" stage="16" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="983" st_id="120" stage="15" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="984" st_id="121" stage="14" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="985" st_id="122" stage="13" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="986" st_id="123" stage="12" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="987" st_id="124" stage="11" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="988" st_id="125" stage="10" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="989" st_id="126" stage="9" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="990" st_id="127" stage="8" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="991" st_id="128" stage="7" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="992" st_id="129" stage="6" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="993" st_id="130" stage="5" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="994" st_id="131" stage="4" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="995" st_id="132" stage="3" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="996" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split153:3 %new_z_i_V_addr_1 = getelementptr i32 %new_z_i_V, i64 0, i64 %trunc_ln1015_cast

]]></Node>
<StgValue><ssdm name="new_z_i_V_addr_1"/></StgValue>
</operation>

<operation id="997" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="3">
<![CDATA[
.split153:4 %lhs_14 = load i3 %new_z_i_V_addr_1

]]></Node>
<StgValue><ssdm name="lhs_14"/></StgValue>
</operation>

<operation id="998" st_id="133" stage="2" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="999" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="3">
<![CDATA[
.split153:4 %lhs_14 = load i3 %new_z_i_V_addr_1

]]></Node>
<StgValue><ssdm name="lhs_14"/></StgValue>
</operation>

<operation id="1000" st_id="134" stage="1" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split153:14 %sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="1001" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32">
<![CDATA[
.split153:15 %radii_leverArm = trunc i32 %sdiv_ln1148

]]></Node>
<StgValue><ssdm name="radii_leverArm"/></StgValue>
</operation>

<operation id="1002" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="33" op_0_bw="32">
<![CDATA[
.split153:16 %sext_ln703_13 = sext i32 %lhs_14

]]></Node>
<StgValue><ssdm name="sext_ln703_13"/></StgValue>
</operation>

<operation id="1003" st_id="134" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split153:17 %ret_V_25 = sub i33 %sext_ln703_13, i33 %sext_ln703_11

]]></Node>
<StgValue><ssdm name="ret_V_25"/></StgValue>
</operation>

<operation id="1004" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="52" op_0_bw="33">
<![CDATA[
.split153:18 %sext_ln1115_2 = sext i33 %ret_V_25

]]></Node>
<StgValue><ssdm name="sext_ln1115_2"/></StgValue>
</operation>

<operation id="1005" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="52" op_0_bw="32">
<![CDATA[
.split153:19 %sext_ln1118_1 = sext i32 %radii_leverArm

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="1006" st_id="134" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split153:20 %r_V_7 = mul i52 %sext_ln1115_2, i52 %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="1007" st_id="134" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split153:21 %ret_V_18 = add i52 %r_V_7, i52 %lhs_12

]]></Node>
<StgValue><ssdm name="ret_V_18"/></StgValue>
</operation>

<operation id="1008" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split153:22 %this_V_write_assign = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %ret_V_18, i32 20, i32 51

]]></Node>
<StgValue><ssdm name="this_V_write_assign"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1009" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split153:2 %specloopname_ln1013 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln1013"/></StgValue>
</operation>

<operation id="1010" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="64" op_0_bw="3">
<![CDATA[
.split153:24 %zext_ln1014 = zext i3 %add_ln1014

]]></Node>
<StgValue><ssdm name="zext_ln1014"/></StgValue>
</operation>

<operation id="1011" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split153:25 %new_z_i_atTop_V_addr = getelementptr i32 %new_z_i_atTop_V, i64 0, i64 %zext_ln1014

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_addr"/></StgValue>
</operation>

<operation id="1012" st_id="135" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split153:26 %store_ln1014 = store i32 %this_V_write_assign, i3 %new_z_i_atTop_V_addr

]]></Node>
<StgValue><ssdm name="store_ln1014"/></StgValue>
</operation>

<operation id="1013" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0">
<![CDATA[
.split153:27 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1014" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tobool_i_i483 = icmp_ne  i32 %z_top_min_V_11, i32 0

]]></Node>
<StgValue><ssdm name="tobool_i_i483"/></StgValue>
</operation>

<operation id="1015" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1 %p_Result_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %z_top_min_V_11, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_146"/></StgValue>
</operation>

<operation id="1016" st_id="136" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %sub_i_i487 = sub i32 0, i32 %z_top_min_V_11

]]></Node>
<StgValue><ssdm name="sub_i_i487"/></StgValue>
</operation>

<operation id="1017" st_id="136" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3 %tmp_V_26 = select i1 %p_Result_146, i32 %sub_i_i487, i32 %z_top_min_V_11

]]></Node>
<StgValue><ssdm name="tmp_V_26"/></StgValue>
</operation>

<operation id="1018" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="32">
<![CDATA[
:4 %m_75 = zext i32 %tmp_V_26

]]></Node>
<StgValue><ssdm name="m_75"/></StgValue>
</operation>

<operation id="1019" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln1027 = br void

]]></Node>
<StgValue><ssdm name="br_ln1027"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1020" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_15 = phi i3 0, void, i3 %add_ln1027, void %.split155_ifconv

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="1021" st_id="137" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %add_ln1027 = add i3 %i_15, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1027"/></StgValue>
</operation>

<operation id="1022" st_id="137" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5 %icmp_ln1027 = icmp_eq  i3 %i_15, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln1027"/></StgValue>
</operation>

<operation id="1023" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln1027 = br i1 %icmp_ln1027, void %.split155_ifconv, void %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i333

]]></Node>
<StgValue><ssdm name="br_ln1027"/></StgValue>
</operation>

<operation id="1024" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="3">
<![CDATA[
.split155_ifconv:0 %i_15_cast = zext i3 %i_15

]]></Node>
<StgValue><ssdm name="i_15_cast"/></StgValue>
</operation>

<operation id="1025" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split155_ifconv:2 %new_z_i_atTop_V_addr_2 = getelementptr i32 %new_z_i_atTop_V, i64 0, i64 %i_15_cast

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_addr_2"/></StgValue>
</operation>

<operation id="1026" st_id="137" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="3">
<![CDATA[
.split155_ifconv:3 %p_Val2_37 = load i3 %new_z_i_atTop_V_addr_2

]]></Node>
<StgValue><ssdm name="p_Val2_37"/></StgValue>
</operation>

<operation id="1027" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="2" op_0_bw="3">
<![CDATA[
.split155_ifconv:143 %trunc_ln1033 = trunc i3 %i_15

]]></Node>
<StgValue><ssdm name="trunc_ln1033"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1028" st_id="138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="3">
<![CDATA[
.split155_ifconv:3 %p_Val2_37 = load i3 %new_z_i_atTop_V_addr_2

]]></Node>
<StgValue><ssdm name="p_Val2_37"/></StgValue>
</operation>

<operation id="1029" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split155_ifconv:5 %p_Result_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_37, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_142"/></StgValue>
</operation>

<operation id="1030" st_id="138" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split155_ifconv:6 %tmp_V_17 = sub i32 0, i32 %p_Val2_37

]]></Node>
<StgValue><ssdm name="tmp_V_17"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1031" st_id="139" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split155_ifconv:4 %icmp_ln935_6 = icmp_ne  i32 %p_Val2_37, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln935_6"/></StgValue>
</operation>

<operation id="1032" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split155_ifconv:7 %m_76 = select i1 %p_Result_142, i32 %tmp_V_17, i32 %p_Val2_37

]]></Node>
<StgValue><ssdm name="m_76"/></StgValue>
</operation>

<operation id="1033" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split155_ifconv:8 %p_Result_143 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_76, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_143"/></StgValue>
</operation>

<operation id="1034" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split155_ifconv:9 %l_7 = cttz i32 @llvm.cttz.i32, i32 %p_Result_143, i1 1

]]></Node>
<StgValue><ssdm name="l_7"/></StgValue>
</operation>

<operation id="1035" st_id="139" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split155_ifconv:10 %sub_ln944_6 = sub i32 32, i32 %l_7

]]></Node>
<StgValue><ssdm name="sub_ln944_6"/></StgValue>
</operation>

<operation id="1036" st_id="139" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split155_ifconv:11 %lsb_index_7 = add i32 %sub_ln944_6, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index_7"/></StgValue>
</operation>

<operation id="1037" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split155_ifconv:12 %tmp_77 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_7, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1038" st_id="139" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split155_ifconv:13 %icmp_ln946_6 = icmp_sgt  i31 %tmp_77, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946_6"/></StgValue>
</operation>

<operation id="1039" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="6" op_0_bw="32">
<![CDATA[
.split155_ifconv:14 %trunc_ln947_6 = trunc i32 %sub_ln944_6

]]></Node>
<StgValue><ssdm name="trunc_ln947_6"/></StgValue>
</operation>

<operation id="1040" st_id="139" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split155_ifconv:15 %sub_ln947_6 = sub i6 57, i6 %trunc_ln947_6

]]></Node>
<StgValue><ssdm name="sub_ln947_6"/></StgValue>
</operation>

<operation id="1041" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="6">
<![CDATA[
.split155_ifconv:16 %zext_ln947_6 = zext i6 %sub_ln947_6

]]></Node>
<StgValue><ssdm name="zext_ln947_6"/></StgValue>
</operation>

<operation id="1042" st_id="139" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split155_ifconv:17 %lshr_ln947_6 = lshr i32 4294967295, i32 %zext_ln947_6

]]></Node>
<StgValue><ssdm name="lshr_ln947_6"/></StgValue>
</operation>

<operation id="1043" st_id="139" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split155_ifconv:18 %shl_ln949_6 = shl i32 1, i32 %lsb_index_7

]]></Node>
<StgValue><ssdm name="shl_ln949_6"/></StgValue>
</operation>

<operation id="1044" st_id="139" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split155_ifconv:19 %or_ln949_15 = or i32 %lshr_ln947_6, i32 %shl_ln949_6

]]></Node>
<StgValue><ssdm name="or_ln949_15"/></StgValue>
</operation>

<operation id="1045" st_id="139" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split155_ifconv:20 %and_ln949_16 = and i32 %m_76, i32 %or_ln949_15

]]></Node>
<StgValue><ssdm name="and_ln949_16"/></StgValue>
</operation>

<operation id="1046" st_id="139" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split155_ifconv:21 %icmp_ln949_6 = icmp_ne  i32 %and_ln949_16, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln949_6"/></StgValue>
</operation>

<operation id="1047" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split155_ifconv:22 %tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_7, i32 31

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1048" st_id="139" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split155_ifconv:23 %xor_ln949_6 = xor i1 %tmp_78, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949_6"/></StgValue>
</operation>

<operation id="1049" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split155_ifconv:24 %p_Result_144 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_76, i32 %lsb_index_7

]]></Node>
<StgValue><ssdm name="p_Result_144"/></StgValue>
</operation>

<operation id="1050" st_id="139" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split155_ifconv:25 %icmp_ln958_6 = icmp_sgt  i32 %lsb_index_7, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln958_6"/></StgValue>
</operation>

<operation id="1051" st_id="139" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split155_ifconv:26 %and_ln949_17 = and i1 %p_Result_144, i1 %xor_ln949_6

]]></Node>
<StgValue><ssdm name="and_ln949_17"/></StgValue>
</operation>

<operation id="1052" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="64" op_0_bw="32">
<![CDATA[
.split155_ifconv:27 %zext_ln959_14 = zext i32 %m_76

]]></Node>
<StgValue><ssdm name="zext_ln959_14"/></StgValue>
</operation>

<operation id="1053" st_id="139" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split155_ifconv:28 %sub_ln959_6 = sub i32 25, i32 %sub_ln944_6

]]></Node>
<StgValue><ssdm name="sub_ln959_6"/></StgValue>
</operation>

<operation id="1054" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="64" op_0_bw="32">
<![CDATA[
.split155_ifconv:29 %zext_ln959_8 = zext i32 %sub_ln959_6

]]></Node>
<StgValue><ssdm name="zext_ln959_8"/></StgValue>
</operation>

<operation id="1055" st_id="139" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split155_ifconv:30 %shl_ln959_6 = shl i64 %zext_ln959_14, i64 %zext_ln959_8

]]></Node>
<StgValue><ssdm name="shl_ln959_6"/></StgValue>
</operation>

<operation id="1056" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split155_ifconv:31 %select_ln946_6 = select i1 %icmp_ln946_6, i1 %icmp_ln949_6, i1 %p_Result_144

]]></Node>
<StgValue><ssdm name="select_ln946_6"/></StgValue>
</operation>

<operation id="1057" st_id="139" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split155_ifconv:32 %add_ln958_6 = add i32 %sub_ln944_6, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln958_6"/></StgValue>
</operation>

<operation id="1058" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="64" op_0_bw="32">
<![CDATA[
.split155_ifconv:33 %zext_ln958_6 = zext i32 %add_ln958_6

]]></Node>
<StgValue><ssdm name="zext_ln958_6"/></StgValue>
</operation>

<operation id="1059" st_id="139" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split155_ifconv:34 %lshr_ln958_6 = lshr i64 %zext_ln959_14, i64 %zext_ln958_6

]]></Node>
<StgValue><ssdm name="lshr_ln958_6"/></StgValue>
</operation>

<operation id="1060" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split155_ifconv:35 %select_ln958_13 = select i1 %icmp_ln958_6, i1 %select_ln946_6, i1 %and_ln949_17

]]></Node>
<StgValue><ssdm name="select_ln958_13"/></StgValue>
</operation>

<operation id="1061" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split155_ifconv:36 %m_51 = select i1 %icmp_ln958_6, i64 %lshr_ln958_6, i64 %shl_ln959_6

]]></Node>
<StgValue><ssdm name="m_51"/></StgValue>
</operation>

<operation id="1062" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="64" op_0_bw="1">
<![CDATA[
.split155_ifconv:37 %zext_ln961_6 = zext i1 %select_ln958_13

]]></Node>
<StgValue><ssdm name="zext_ln961_6"/></StgValue>
</operation>

<operation id="1063" st_id="139" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split155_ifconv:38 %m_52 = add i64 %m_51, i64 %zext_ln961_6

]]></Node>
<StgValue><ssdm name="m_52"/></StgValue>
</operation>

<operation id="1064" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split155_ifconv:39 %m_77 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_52, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_77"/></StgValue>
</operation>

<operation id="1065" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="63">
<![CDATA[
.split155_ifconv:40 %zext_ln962_6 = zext i63 %m_77

]]></Node>
<StgValue><ssdm name="zext_ln962_6"/></StgValue>
</operation>

<operation id="1066" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split155_ifconv:41 %p_Result_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_52, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_80"/></StgValue>
</operation>

<operation id="1067" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split155_ifconv:42 %select_ln943_6 = select i1 %p_Result_80, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943_6"/></StgValue>
</operation>

<operation id="1068" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="8" op_0_bw="32">
<![CDATA[
.split155_ifconv:43 %trunc_ln943_6 = trunc i32 %l_7

]]></Node>
<StgValue><ssdm name="trunc_ln943_6"/></StgValue>
</operation>

<operation id="1069" st_id="139" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split155_ifconv:44 %sub_ln964_6 = sub i8 12, i8 %trunc_ln943_6

]]></Node>
<StgValue><ssdm name="sub_ln964_6"/></StgValue>
</operation>

<operation id="1070" st_id="139" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split155_ifconv:45 %add_ln964_6 = add i8 %sub_ln964_6, i8 %select_ln943_6

]]></Node>
<StgValue><ssdm name="add_ln964_6"/></StgValue>
</operation>

<operation id="1071" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
.split155_ifconv:46 %tmp_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_142, i8 %add_ln964_6

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1072" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
.split155_ifconv:47 %p_Result_145 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_6, i9 %tmp_6, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_145"/></StgValue>
</operation>

<operation id="1073" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="64">
<![CDATA[
.split155_ifconv:48 %LD_9 = trunc i64 %p_Result_145

]]></Node>
<StgValue><ssdm name="LD_9"/></StgValue>
</operation>

<operation id="1074" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="32">
<![CDATA[
.split155_ifconv:49 %bitcast_ln744_5 = bitcast i32 %LD_9

]]></Node>
<StgValue><ssdm name="bitcast_ln744_5"/></StgValue>
</operation>

<operation id="1075" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split155_ifconv:50 %select_ln935_3 = select i1 %icmp_ln935_6, i32 %bitcast_ln744_5, i32 0

]]></Node>
<StgValue><ssdm name="select_ln935_3"/></StgValue>
</operation>

<operation id="1076" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tobool_i_i483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split155_ifconv:51 %p_Result_147 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %tmp_V_26, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_147"/></StgValue>
</operation>

<operation id="1077" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tobool_i_i483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split155_ifconv:52 %l_8 = cttz i32 @llvm.cttz.i32, i32 %p_Result_147, i1 1

]]></Node>
<StgValue><ssdm name="l_8"/></StgValue>
</operation>

<operation id="1078" st_id="139" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tobool_i_i483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split155_ifconv:53 %sub_ln944_7 = sub i32 32, i32 %l_8

]]></Node>
<StgValue><ssdm name="sub_ln944_7"/></StgValue>
</operation>

<operation id="1079" st_id="139" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tobool_i_i483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split155_ifconv:54 %lsb_index_8 = add i32 %sub_ln944_7, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index_8"/></StgValue>
</operation>

<operation id="1080" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tobool_i_i483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split155_ifconv:55 %tmp_80 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_8, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1081" st_id="139" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tobool_i_i483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split155_ifconv:56 %icmp_ln946_7 = icmp_sgt  i31 %tmp_80, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946_7"/></StgValue>
</operation>

<operation id="1082" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tobool_i_i483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="6" op_0_bw="32">
<![CDATA[
.split155_ifconv:57 %trunc_ln947_7 = trunc i32 %sub_ln944_7

]]></Node>
<StgValue><ssdm name="trunc_ln947_7"/></StgValue>
</operation>

<operation id="1083" st_id="139" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tobool_i_i483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split155_ifconv:58 %sub_ln947_7 = sub i6 57, i6 %trunc_ln947_7

]]></Node>
<StgValue><ssdm name="sub_ln947_7"/></StgValue>
</operation>

<operation id="1084" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tobool_i_i483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="6">
<![CDATA[
.split155_ifconv:59 %zext_ln947_7 = zext i6 %sub_ln947_7

]]></Node>
<StgValue><ssdm name="zext_ln947_7"/></StgValue>
</operation>

<operation id="1085" st_id="139" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tobool_i_i483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split155_ifconv:60 %lshr_ln947_7 = lshr i32 4294967295, i32 %zext_ln947_7

]]></Node>
<StgValue><ssdm name="lshr_ln947_7"/></StgValue>
</operation>

<operation id="1086" st_id="139" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tobool_i_i483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split155_ifconv:61 %shl_ln949_7 = shl i32 1, i32 %lsb_index_8

]]></Node>
<StgValue><ssdm name="shl_ln949_7"/></StgValue>
</operation>

<operation id="1087" st_id="139" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tobool_i_i483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split155_ifconv:62 %or_ln949_16 = or i32 %lshr_ln947_7, i32 %shl_ln949_7

]]></Node>
<StgValue><ssdm name="or_ln949_16"/></StgValue>
</operation>

<operation id="1088" st_id="139" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tobool_i_i483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split155_ifconv:63 %and_ln949_22 = and i32 %tmp_V_26, i32 %or_ln949_16

]]></Node>
<StgValue><ssdm name="and_ln949_22"/></StgValue>
</operation>

<operation id="1089" st_id="139" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tobool_i_i483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split155_ifconv:64 %icmp_ln949_7 = icmp_ne  i32 %and_ln949_22, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln949_7"/></StgValue>
</operation>

<operation id="1090" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tobool_i_i483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split155_ifconv:65 %tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1091" st_id="139" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tobool_i_i483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split155_ifconv:66 %xor_ln949_7 = xor i1 %tmp_81, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949_7"/></StgValue>
</operation>

<operation id="1092" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tobool_i_i483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split155_ifconv:67 %p_Result_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_V_26, i32 %lsb_index_8

]]></Node>
<StgValue><ssdm name="p_Result_148"/></StgValue>
</operation>

<operation id="1093" st_id="139" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tobool_i_i483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split155_ifconv:68 %icmp_ln958_7 = icmp_sgt  i32 %lsb_index_8, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln958_7"/></StgValue>
</operation>

<operation id="1094" st_id="139" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tobool_i_i483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split155_ifconv:69 %and_ln949_18 = and i1 %p_Result_148, i1 %xor_ln949_7

]]></Node>
<StgValue><ssdm name="and_ln949_18"/></StgValue>
</operation>

<operation id="1095" st_id="139" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tobool_i_i483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split155_ifconv:70 %sub_ln959_7 = sub i32 25, i32 %sub_ln944_7

]]></Node>
<StgValue><ssdm name="sub_ln959_7"/></StgValue>
</operation>

<operation id="1096" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tobool_i_i483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="64" op_0_bw="32">
<![CDATA[
.split155_ifconv:71 %zext_ln959_9 = zext i32 %sub_ln959_7

]]></Node>
<StgValue><ssdm name="zext_ln959_9"/></StgValue>
</operation>

<operation id="1097" st_id="139" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tobool_i_i483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split155_ifconv:72 %shl_ln959_7 = shl i64 %m_75, i64 %zext_ln959_9

]]></Node>
<StgValue><ssdm name="shl_ln959_7"/></StgValue>
</operation>

<operation id="1098" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tobool_i_i483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split155_ifconv:73 %select_ln946_7 = select i1 %icmp_ln946_7, i1 %icmp_ln949_7, i1 %p_Result_148

]]></Node>
<StgValue><ssdm name="select_ln946_7"/></StgValue>
</operation>

<operation id="1099" st_id="139" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tobool_i_i483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split155_ifconv:74 %add_ln958_7 = add i32 %sub_ln944_7, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln958_7"/></StgValue>
</operation>

<operation id="1100" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tobool_i_i483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="64" op_0_bw="32">
<![CDATA[
.split155_ifconv:75 %zext_ln958_7 = zext i32 %add_ln958_7

]]></Node>
<StgValue><ssdm name="zext_ln958_7"/></StgValue>
</operation>

<operation id="1101" st_id="139" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tobool_i_i483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split155_ifconv:76 %lshr_ln958_7 = lshr i64 %m_75, i64 %zext_ln958_7

]]></Node>
<StgValue><ssdm name="lshr_ln958_7"/></StgValue>
</operation>

<operation id="1102" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tobool_i_i483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split155_ifconv:77 %select_ln958_15 = select i1 %icmp_ln958_7, i1 %select_ln946_7, i1 %and_ln949_18

]]></Node>
<StgValue><ssdm name="select_ln958_15"/></StgValue>
</operation>

<operation id="1103" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tobool_i_i483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split155_ifconv:78 %m_55 = select i1 %icmp_ln958_7, i64 %lshr_ln958_7, i64 %shl_ln959_7

]]></Node>
<StgValue><ssdm name="m_55"/></StgValue>
</operation>

<operation id="1104" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tobool_i_i483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="1">
<![CDATA[
.split155_ifconv:79 %zext_ln961_7 = zext i1 %select_ln958_15

]]></Node>
<StgValue><ssdm name="zext_ln961_7"/></StgValue>
</operation>

<operation id="1105" st_id="139" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tobool_i_i483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split155_ifconv:80 %m_56 = add i64 %m_55, i64 %zext_ln961_7

]]></Node>
<StgValue><ssdm name="m_56"/></StgValue>
</operation>

<operation id="1106" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tobool_i_i483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split155_ifconv:81 %m_78 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_56, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_78"/></StgValue>
</operation>

<operation id="1107" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tobool_i_i483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="64" op_0_bw="63">
<![CDATA[
.split155_ifconv:82 %zext_ln962_7 = zext i63 %m_78

]]></Node>
<StgValue><ssdm name="zext_ln962_7"/></StgValue>
</operation>

<operation id="1108" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tobool_i_i483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split155_ifconv:83 %p_Result_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_56, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_85"/></StgValue>
</operation>

<operation id="1109" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tobool_i_i483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split155_ifconv:84 %select_ln943_7 = select i1 %p_Result_85, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943_7"/></StgValue>
</operation>

<operation id="1110" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tobool_i_i483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="8" op_0_bw="32">
<![CDATA[
.split155_ifconv:85 %trunc_ln943_7 = trunc i32 %l_8

]]></Node>
<StgValue><ssdm name="trunc_ln943_7"/></StgValue>
</operation>

<operation id="1111" st_id="139" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tobool_i_i483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split155_ifconv:86 %sub_ln964_7 = sub i8 12, i8 %trunc_ln943_7

]]></Node>
<StgValue><ssdm name="sub_ln964_7"/></StgValue>
</operation>

<operation id="1112" st_id="139" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tobool_i_i483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split155_ifconv:87 %add_ln964_7 = add i8 %sub_ln964_7, i8 %select_ln943_7

]]></Node>
<StgValue><ssdm name="add_ln964_7"/></StgValue>
</operation>

<operation id="1113" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tobool_i_i483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
.split155_ifconv:88 %tmp_8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_146, i8 %add_ln964_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="1114" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tobool_i_i483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
.split155_ifconv:89 %p_Result_149 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_7, i9 %tmp_8, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_149"/></StgValue>
</operation>

<operation id="1115" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tobool_i_i483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="64">
<![CDATA[
.split155_ifconv:90 %LD_10 = trunc i64 %p_Result_149

]]></Node>
<StgValue><ssdm name="LD_10"/></StgValue>
</operation>

<operation id="1116" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tobool_i_i483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32">
<![CDATA[
.split155_ifconv:91 %bitcast_ln744_6 = bitcast i32 %LD_10

]]></Node>
<StgValue><ssdm name="bitcast_ln744_6"/></StgValue>
</operation>

<operation id="1117" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split155_ifconv:92 %retval_0_i_i545 = select i1 %tobool_i_i483, i32 %bitcast_ln744_6, i32 0

]]></Node>
<StgValue><ssdm name="retval_0_i_i545"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1118" st_id="140" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split155_ifconv:93 %dc = fsub i32 %select_ln935_3, i32 %retval_0_i_i545

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1119" st_id="141" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split155_ifconv:93 %dc = fsub i32 %select_ln935_3, i32 %retval_0_i_i545

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1120" st_id="142" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split155_ifconv:93 %dc = fsub i32 %select_ln935_3, i32 %retval_0_i_i545

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="1121" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32">
<![CDATA[
.split155_ifconv:94 %data_V = bitcast i32 %dc

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="1122" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="31" op_0_bw="32">
<![CDATA[
.split155_ifconv:95 %p_Result_150 = trunc i32 %data_V

]]></Node>
<StgValue><ssdm name="p_Result_150"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1123" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="31">
<![CDATA[
.split155_ifconv:96 %zext_ln368_2 = zext i31 %p_Result_150

]]></Node>
<StgValue><ssdm name="zext_ln368_2"/></StgValue>
</operation>

<operation id="1124" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="32">
<![CDATA[
.split155_ifconv:97 %bitcast_ln351_2 = bitcast i32 %zext_ln368_2

]]></Node>
<StgValue><ssdm name="bitcast_ln351_2"/></StgValue>
</operation>

<operation id="1125" st_id="143" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="32">
<![CDATA[
.split155_ifconv:98 %d_1 = fpext i32 %bitcast_ln351_2

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1126" st_id="144" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="32">
<![CDATA[
.split155_ifconv:98 %d_1 = fpext i32 %bitcast_ln351_2

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="1127" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="64" op_0_bw="64">
<![CDATA[
.split155_ifconv:99 %ireg_3 = bitcast i64 %d_1

]]></Node>
<StgValue><ssdm name="ireg_3"/></StgValue>
</operation>

<operation id="1128" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="63" op_0_bw="64">
<![CDATA[
.split155_ifconv:100 %trunc_ln555_3 = trunc i64 %ireg_3

]]></Node>
<StgValue><ssdm name="trunc_ln555_3"/></StgValue>
</operation>

<operation id="1129" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split155_ifconv:101 %p_Result_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_3, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_151"/></StgValue>
</operation>

<operation id="1130" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split155_ifconv:102 %exp_tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_3, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_3"/></StgValue>
</operation>

<operation id="1131" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="52" op_0_bw="64">
<![CDATA[
.split155_ifconv:104 %trunc_ln565_3 = trunc i64 %ireg_3

]]></Node>
<StgValue><ssdm name="trunc_ln565_3"/></StgValue>
</operation>

<operation id="1132" st_id="144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.split155_ifconv:109 %icmp_ln571_3 = icmp_eq  i63 %trunc_ln555_3, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_3"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1133" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %layerWithSmallestShift = phi i32 0, void, i32 %layerWithSmallestShift_2, void %.split155_ifconv

]]></Node>
<StgValue><ssdm name="layerWithSmallestShift"/></StgValue>
</operation>

<operation id="1134" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2 %layerSMin_V = phi i32 2146435072, void, i32 %layerSMin_V_2, void %.split155_ifconv

]]></Node>
<StgValue><ssdm name="layerSMin_V"/></StgValue>
</operation>

<operation id="1135" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1136" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6 %empty_271 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_271"/></StgValue>
</operation>

<operation id="1137" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split155_ifconv:1 %specloopname_ln1025 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln1025"/></StgValue>
</operation>

<operation id="1138" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="12" op_0_bw="11">
<![CDATA[
.split155_ifconv:103 %zext_ln455_3 = zext i11 %exp_tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln455_3"/></StgValue>
</operation>

<operation id="1139" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
.split155_ifconv:105 %p_Result_152 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_3

]]></Node>
<StgValue><ssdm name="p_Result_152"/></StgValue>
</operation>

<operation id="1140" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="54" op_0_bw="53">
<![CDATA[
.split155_ifconv:106 %zext_ln569_3 = zext i53 %p_Result_152

]]></Node>
<StgValue><ssdm name="zext_ln569_3"/></StgValue>
</operation>

<operation id="1141" st_id="145" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="p_Result_151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split155_ifconv:107 %man_V_14 = sub i54 0, i54 %zext_ln569_3

]]></Node>
<StgValue><ssdm name="man_V_14"/></StgValue>
</operation>

<operation id="1142" st_id="145" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.split155_ifconv:108 %man_V_15 = select i1 %p_Result_151, i54 %man_V_14, i54 %zext_ln569_3

]]></Node>
<StgValue><ssdm name="man_V_15"/></StgValue>
</operation>

<operation id="1143" st_id="145" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split155_ifconv:110 %F2_3 = sub i12 1075, i12 %zext_ln455_3

]]></Node>
<StgValue><ssdm name="F2_3"/></StgValue>
</operation>

<operation id="1144" st_id="145" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split155_ifconv:111 %icmp_ln581_3 = icmp_sgt  i12 %F2_3, i12 20

]]></Node>
<StgValue><ssdm name="icmp_ln581_3"/></StgValue>
</operation>

<operation id="1145" st_id="145" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split155_ifconv:112 %add_ln581_3 = add i12 %F2_3, i12 4076

]]></Node>
<StgValue><ssdm name="add_ln581_3"/></StgValue>
</operation>

<operation id="1146" st_id="145" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split155_ifconv:113 %sub_ln581_3 = sub i12 20, i12 %F2_3

]]></Node>
<StgValue><ssdm name="sub_ln581_3"/></StgValue>
</operation>

<operation id="1147" st_id="145" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split155_ifconv:114 %sh_amt_3 = select i1 %icmp_ln581_3, i12 %add_ln581_3, i12 %sub_ln581_3

]]></Node>
<StgValue><ssdm name="sh_amt_3"/></StgValue>
</operation>

<operation id="1148" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="12">
<![CDATA[
.split155_ifconv:115 %sext_ln581_3 = sext i12 %sh_amt_3

]]></Node>
<StgValue><ssdm name="sext_ln581_3"/></StgValue>
</operation>

<operation id="1149" st_id="145" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split155_ifconv:116 %icmp_ln582_3 = icmp_eq  i12 %F2_3, i12 20

]]></Node>
<StgValue><ssdm name="icmp_ln582_3"/></StgValue>
</operation>

<operation id="1150" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="54">
<![CDATA[
.split155_ifconv:117 %trunc_ln583_3 = trunc i54 %man_V_15

]]></Node>
<StgValue><ssdm name="trunc_ln583_3"/></StgValue>
</operation>

<operation id="1151" st_id="145" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split155_ifconv:118 %icmp_ln585_3 = icmp_ult  i12 %sh_amt_3, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_3"/></StgValue>
</operation>

<operation id="1152" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split155_ifconv:119 %tmp_91 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_3, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1153" st_id="145" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split155_ifconv:120 %icmp_ln603_3 = icmp_eq  i7 %tmp_91, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln603_3"/></StgValue>
</operation>

<operation id="1154" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="6" op_0_bw="12">
<![CDATA[
.split155_ifconv:121 %trunc_ln586_8 = trunc i12 %sh_amt_3

]]></Node>
<StgValue><ssdm name="trunc_ln586_8"/></StgValue>
</operation>

<operation id="1155" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="54" op_0_bw="6">
<![CDATA[
.split155_ifconv:122 %zext_ln586_3 = zext i6 %trunc_ln586_8

]]></Node>
<StgValue><ssdm name="zext_ln586_3"/></StgValue>
</operation>

<operation id="1156" st_id="145" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split155_ifconv:123 %ashr_ln586_3 = ashr i54 %man_V_15, i54 %zext_ln586_3

]]></Node>
<StgValue><ssdm name="ashr_ln586_3"/></StgValue>
</operation>

<operation id="1157" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="54">
<![CDATA[
.split155_ifconv:124 %trunc_ln586_9 = trunc i54 %ashr_ln586_3

]]></Node>
<StgValue><ssdm name="trunc_ln586_9"/></StgValue>
</operation>

<operation id="1158" st_id="145" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split155_ifconv:125 %shl_ln604_3 = shl i32 %trunc_ln583_3, i32 %sext_ln581_3

]]></Node>
<StgValue><ssdm name="shl_ln604_3"/></StgValue>
</operation>

<operation id="1159" st_id="145" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split155_ifconv:126 %xor_ln571_2 = xor i1 %icmp_ln571_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_2"/></StgValue>
</operation>

<operation id="1160" st_id="145" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split155_ifconv:127 %and_ln582_3 = and i1 %icmp_ln582_3, i1 %xor_ln571_2

]]></Node>
<StgValue><ssdm name="and_ln582_3"/></StgValue>
</operation>

<operation id="1161" st_id="145" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split155_ifconv:128 %select_ln582 = select i1 %and_ln582_3, i32 %trunc_ln583_3, i32 0

]]></Node>
<StgValue><ssdm name="select_ln582"/></StgValue>
</operation>

<operation id="1162" st_id="145" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split155_ifconv:129 %or_ln582_2 = or i1 %icmp_ln571_3, i1 %icmp_ln582_3

]]></Node>
<StgValue><ssdm name="or_ln582_2"/></StgValue>
</operation>

<operation id="1163" st_id="145" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split155_ifconv:130 %xor_ln582_2 = xor i1 %or_ln582_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln582_2"/></StgValue>
</operation>

<operation id="1164" st_id="145" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split155_ifconv:131 %and_ln581_2 = and i1 %icmp_ln581_3, i1 %xor_ln582_2

]]></Node>
<StgValue><ssdm name="and_ln581_2"/></StgValue>
</operation>

<operation id="1165" st_id="145" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split155_ifconv:132 %and_ln585_3 = and i1 %and_ln581_2, i1 %icmp_ln585_3

]]></Node>
<StgValue><ssdm name="and_ln585_3"/></StgValue>
</operation>

<operation id="1166" st_id="145" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split155_ifconv:133 %select_ln585 = select i1 %and_ln585_3, i32 %trunc_ln586_9, i32 %select_ln582

]]></Node>
<StgValue><ssdm name="select_ln585"/></StgValue>
</operation>

<operation id="1167" st_id="145" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split155_ifconv:134 %or_ln581_2 = or i1 %or_ln582_2, i1 %icmp_ln581_3

]]></Node>
<StgValue><ssdm name="or_ln581_2"/></StgValue>
</operation>

<operation id="1168" st_id="145" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split155_ifconv:135 %xor_ln581_2 = xor i1 %or_ln581_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln581_2"/></StgValue>
</operation>

<operation id="1169" st_id="145" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split155_ifconv:136 %and_ln603_3 = and i1 %icmp_ln603_3, i1 %xor_ln581_2

]]></Node>
<StgValue><ssdm name="and_ln603_3"/></StgValue>
</operation>

<operation id="1170" st_id="145" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split155_ifconv:137 %select_ln603 = select i1 %and_ln603_3, i32 %shl_ln604_3, i32 %select_ln585

]]></Node>
<StgValue><ssdm name="select_ln603"/></StgValue>
</operation>

<operation id="1171" st_id="145" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split155_ifconv:138 %xor_ln585 = xor i1 %icmp_ln585_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln585"/></StgValue>
</operation>

<operation id="1172" st_id="145" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split155_ifconv:139 %and_ln585_4 = and i1 %and_ln581_2, i1 %xor_ln585

]]></Node>
<StgValue><ssdm name="and_ln585_4"/></StgValue>
</operation>

<operation id="1173" st_id="145" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split155_ifconv:140 %or_ln585 = or i1 %and_ln585_4, i1 %icmp_ln571_3

]]></Node>
<StgValue><ssdm name="or_ln585"/></StgValue>
</operation>

<operation id="1174" st_id="145" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split155_ifconv:141 %layerSMin_V_1 = select i1 %or_ln585, i32 0, i32 %select_ln603

]]></Node>
<StgValue><ssdm name="layerSMin_V_1"/></StgValue>
</operation>

<operation id="1175" st_id="145" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split155_ifconv:142 %icmp_ln1495_9 = icmp_slt  i32 %layerSMin_V_1, i32 %layerSMin_V

]]></Node>
<StgValue><ssdm name="icmp_ln1495_9"/></StgValue>
</operation>

<operation id="1176" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="2">
<![CDATA[
.split155_ifconv:144 %zext_ln1033 = zext i2 %trunc_ln1033

]]></Node>
<StgValue><ssdm name="zext_ln1033"/></StgValue>
</operation>

<operation id="1177" st_id="145" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split155_ifconv:145 %layerSMin_V_2 = select i1 %icmp_ln1495_9, i32 %layerSMin_V_1, i32 %layerSMin_V

]]></Node>
<StgValue><ssdm name="layerSMin_V_2"/></StgValue>
</operation>

<operation id="1178" st_id="145" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split155_ifconv:146 %layerWithSmallestShift_2 = select i1 %icmp_ln1495_9, i32 %zext_ln1033, i32 %layerWithSmallestShift

]]></Node>
<StgValue><ssdm name="layerWithSmallestShift_2"/></StgValue>
</operation>

<operation id="1179" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="0">
<![CDATA[
.split155_ifconv:147 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1180" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i333:0 %icmp_ln200 = icmp_slt  i32 %x, i32 %current_z_top_index_V_5

]]></Node>
<StgValue><ssdm name="icmp_ln200"/></StgValue>
</operation>

<operation id="1181" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="12" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i333:1 %trunc_ln985 = trunc i32 %current_z_top_index_V_5

]]></Node>
<StgValue><ssdm name="trunc_ln985"/></StgValue>
</operation>

<operation id="1182" st_id="146" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i333:2 %select_ln985 = select i1 %icmp_ln200, i12 %add_ln985, i12 %trunc_ln985

]]></Node>
<StgValue><ssdm name="select_ln985"/></StgValue>
</operation>

<operation id="1183" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="64" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i333:3 %zext_ln1048 = zext i32 %layerWithSmallestShift

]]></Node>
<StgValue><ssdm name="zext_ln1048"/></StgValue>
</operation>

<operation id="1184" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i333:4 %new_z_i_atTop_V_addr_1 = getelementptr i32 %new_z_i_atTop_V, i64 0, i64 %zext_ln1048

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_addr_1"/></StgValue>
</operation>

<operation id="1185" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i333:5 %z_top_min_V_12 = load i3 %new_z_i_atTop_V_addr_1

]]></Node>
<StgValue><ssdm name="z_top_min_V_12"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1186" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i333:5 %z_top_min_V_12 = load i3 %new_z_i_atTop_V_addr_1

]]></Node>
<StgValue><ssdm name="z_top_min_V_12"/></StgValue>
</operation>

<operation id="1187" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="33" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i333:6 %sext_ln703_6 = sext i32 %z_top_min_V_12

]]></Node>
<StgValue><ssdm name="sext_ln703_6"/></StgValue>
</operation>

<operation id="1188" st_id="147" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i333:7 %ret_V_26 = sub i33 %sext_ln703_6, i33 %sext_ln703_12

]]></Node>
<StgValue><ssdm name="ret_V_26"/></StgValue>
</operation>

<operation id="1189" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i333:8 %trunc_ln1193 = trunc i33 %ret_V_26

]]></Node>
<StgValue><ssdm name="trunc_ln1193"/></StgValue>
</operation>

<operation id="1190" st_id="147" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i333:9 %icmp_ln935_5 = icmp_eq  i32 %z_top_min_V_12, i32 %z_top_min_V_11

]]></Node>
<StgValue><ssdm name="icmp_ln935_5"/></StgValue>
</operation>

<operation id="1191" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i333:10 %br_ln935 = br i1 %icmp_ln935_5, void %_ifconv, void %_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit319

]]></Node>
<StgValue><ssdm name="br_ln935"/></StgValue>
</operation>

<operation id="1192" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
_ifconv:0 %p_Result_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %ret_V_26, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_153"/></StgValue>
</operation>

<operation id="1193" st_id="147" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1 %tmp_V_20 = sub i32 0, i32 %trunc_ln1193

]]></Node>
<StgValue><ssdm name="tmp_V_20"/></StgValue>
</operation>

<operation id="1194" st_id="147" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:2 %tmp_V_27 = select i1 %p_Result_153, i32 %tmp_V_20, i32 %trunc_ln1193

]]></Node>
<StgValue><ssdm name="tmp_V_27"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1195" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:3 %zext_ln937 = zext i32 %tmp_V_27

]]></Node>
<StgValue><ssdm name="zext_ln937"/></StgValue>
</operation>

<operation id="1196" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="33" op_0_bw="33" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:4 %p_Result_91 = partselect i33 @llvm.part.select.i33, i33 %zext_ln937, i32 32, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_91"/></StgValue>
</operation>

<operation id="1197" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="64" op_0_bw="64" op_1_bw="31" op_2_bw="33">
<![CDATA[
_ifconv:5 %p_Result_154 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i31.i33, i31 2147483647, i33 %p_Result_91

]]></Node>
<StgValue><ssdm name="p_Result_154"/></StgValue>
</operation>

<operation id="1198" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ifconv:6 %tmp_1 = cttz i64 @llvm.cttz.i64, i64 %p_Result_154, i1 1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1199" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:7 %l_9 = trunc i64 %tmp_1

]]></Node>
<StgValue><ssdm name="l_9"/></StgValue>
</operation>

<operation id="1200" st_id="148" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8 %sub_ln944_8 = sub i32 33, i32 %l_9

]]></Node>
<StgValue><ssdm name="sub_ln944_8"/></StgValue>
</operation>

<operation id="1201" st_id="148" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9 %lsb_index_9 = add i32 %sub_ln944_8, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index_9"/></StgValue>
</operation>

<operation id="1202" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:10 %tmp_93 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_9, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1203" st_id="148" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:11 %icmp_ln946_8 = icmp_sgt  i31 %tmp_93, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946_8"/></StgValue>
</operation>

<operation id="1204" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="6" op_0_bw="32">
<![CDATA[
_ifconv:12 %trunc_ln947_8 = trunc i32 %sub_ln944_8

]]></Node>
<StgValue><ssdm name="trunc_ln947_8"/></StgValue>
</operation>

<operation id="1205" st_id="148" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:13 %sub_ln947_8 = sub i6 58, i6 %trunc_ln947_8

]]></Node>
<StgValue><ssdm name="sub_ln947_8"/></StgValue>
</operation>

<operation id="1206" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="33" op_0_bw="6">
<![CDATA[
_ifconv:14 %zext_ln947_8 = zext i6 %sub_ln947_8

]]></Node>
<StgValue><ssdm name="zext_ln947_8"/></StgValue>
</operation>

<operation id="1207" st_id="148" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:15 %lshr_ln947_8 = lshr i33 8589934591, i33 %zext_ln947_8

]]></Node>
<StgValue><ssdm name="lshr_ln947_8"/></StgValue>
</operation>

<operation id="1208" st_id="148" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:16 %p_Result_93 = and i33 %zext_ln937, i33 %lshr_ln947_8

]]></Node>
<StgValue><ssdm name="p_Result_93"/></StgValue>
</operation>

<operation id="1209" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:17 %zext_ln949 = zext i32 %lsb_index_9

]]></Node>
<StgValue><ssdm name="zext_ln949"/></StgValue>
</operation>

<operation id="1210" st_id="148" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:18 %shl_ln949_8 = shl i33 1, i33 %zext_ln949

]]></Node>
<StgValue><ssdm name="shl_ln949_8"/></StgValue>
</operation>

<operation id="1211" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="33">
<![CDATA[
_ifconv:19 %trunc_ln949 = trunc i33 %shl_ln949_8

]]></Node>
<StgValue><ssdm name="trunc_ln949"/></StgValue>
</operation>

<operation id="1212" st_id="148" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20 %and_ln949_8 = and i32 %trunc_ln949, i32 %tmp_V_27

]]></Node>
<StgValue><ssdm name="and_ln949_8"/></StgValue>
</operation>

<operation id="1213" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="33">
<![CDATA[
_ifconv:21 %trunc_ln949_1 = trunc i33 %p_Result_93

]]></Node>
<StgValue><ssdm name="trunc_ln949_1"/></StgValue>
</operation>

<operation id="1214" st_id="148" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:22 %or_ln949_9 = or i32 %trunc_ln949_1, i32 %and_ln949_8

]]></Node>
<StgValue><ssdm name="or_ln949_9"/></StgValue>
</operation>

<operation id="1215" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
_ifconv:23 %or_ln949_8 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %or_ln949_9

]]></Node>
<StgValue><ssdm name="or_ln949_8"/></StgValue>
</operation>

<operation id="1216" st_id="148" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:24 %icmp_ln949_8 = icmp_ne  i33 %or_ln949_8, i33 0

]]></Node>
<StgValue><ssdm name="icmp_ln949_8"/></StgValue>
</operation>

<operation id="1217" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:25 %tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_9, i32 31

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1218" st_id="148" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:26 %xor_ln949_8 = xor i1 %tmp_94, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949_8"/></StgValue>
</operation>

<operation id="1219" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
_ifconv:27 %p_Result_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %zext_ln937, i32 %lsb_index_9

]]></Node>
<StgValue><ssdm name="p_Result_155"/></StgValue>
</operation>

<operation id="1220" st_id="148" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:28 %icmp_ln954 = icmp_sgt  i32 %lsb_index_9, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln954"/></StgValue>
</operation>

<operation id="1221" st_id="148" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:29 %and_ln949_19 = and i1 %p_Result_155, i1 %xor_ln949_8

]]></Node>
<StgValue><ssdm name="and_ln949_19"/></StgValue>
</operation>

<operation id="1222" st_id="148" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:30 %sub_ln955 = sub i32 25, i32 %sub_ln944_8

]]></Node>
<StgValue><ssdm name="sub_ln955"/></StgValue>
</operation>

<operation id="1223" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:31 %zext_ln955 = zext i32 %sub_ln955

]]></Node>
<StgValue><ssdm name="zext_ln955"/></StgValue>
</operation>

<operation id="1224" st_id="148" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:32 %shl_ln955 = shl i33 %zext_ln937, i33 %zext_ln955

]]></Node>
<StgValue><ssdm name="shl_ln955"/></StgValue>
</operation>

<operation id="1225" st_id="148" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:33 %select_ln946_8 = select i1 %icmp_ln946_8, i1 %icmp_ln949_8, i1 %p_Result_155

]]></Node>
<StgValue><ssdm name="select_ln946_8"/></StgValue>
</operation>

<operation id="1226" st_id="148" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:34 %add_ln954 = add i32 %sub_ln944_8, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln954"/></StgValue>
</operation>

<operation id="1227" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:35 %zext_ln954 = zext i32 %add_ln954

]]></Node>
<StgValue><ssdm name="zext_ln954"/></StgValue>
</operation>

<operation id="1228" st_id="148" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:36 %lshr_ln954 = lshr i33 %zext_ln937, i33 %zext_ln954

]]></Node>
<StgValue><ssdm name="lshr_ln954"/></StgValue>
</operation>

<operation id="1229" st_id="148" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:37 %select_ln954 = select i1 %icmp_ln954, i1 %select_ln946_8, i1 %and_ln949_19

]]></Node>
<StgValue><ssdm name="select_ln954"/></StgValue>
</operation>

<operation id="1230" st_id="148" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
_ifconv:38 %m_58 = select i1 %icmp_ln954, i33 %lshr_ln954, i33 %shl_ln955

]]></Node>
<StgValue><ssdm name="m_58"/></StgValue>
</operation>

<operation id="1231" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="34" op_0_bw="33">
<![CDATA[
_ifconv:39 %zext_ln951 = zext i33 %m_58

]]></Node>
<StgValue><ssdm name="zext_ln951"/></StgValue>
</operation>

<operation id="1232" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="34" op_0_bw="1">
<![CDATA[
_ifconv:40 %zext_ln961_8 = zext i1 %select_ln954

]]></Node>
<StgValue><ssdm name="zext_ln961_8"/></StgValue>
</operation>

<operation id="1233" st_id="148" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ifconv:41 %m_59 = add i34 %zext_ln951, i34 %zext_ln961_8

]]></Node>
<StgValue><ssdm name="m_59"/></StgValue>
</operation>

<operation id="1234" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="33" op_0_bw="33" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:42 %m_9 = partselect i33 @_ssdm_op_PartSelect.i33.i34.i32.i32, i34 %m_59, i32 1, i32 33

]]></Node>
<StgValue><ssdm name="m_9"/></StgValue>
</operation>

<operation id="1235" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="64" op_0_bw="33">
<![CDATA[
_ifconv:43 %zext_ln951_1 = zext i33 %m_9

]]></Node>
<StgValue><ssdm name="zext_ln951_1"/></StgValue>
</operation>

<operation id="1236" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
_ifconv:44 %p_Result_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %m_59, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_95"/></StgValue>
</operation>

<operation id="1237" st_id="148" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:45 %select_ln943_8 = select i1 %p_Result_95, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943_8"/></StgValue>
</operation>

<operation id="1238" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="8" op_0_bw="64">
<![CDATA[
_ifconv:46 %trunc_ln943_8 = trunc i64 %tmp_1

]]></Node>
<StgValue><ssdm name="trunc_ln943_8"/></StgValue>
</operation>

<operation id="1239" st_id="148" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:47 %sub_ln964_8 = sub i8 13, i8 %trunc_ln943_8

]]></Node>
<StgValue><ssdm name="sub_ln964_8"/></StgValue>
</operation>

<operation id="1240" st_id="148" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:48 %add_ln964_8 = add i8 %sub_ln964_8, i8 %select_ln943_8

]]></Node>
<StgValue><ssdm name="add_ln964_8"/></StgValue>
</operation>

<operation id="1241" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv:49 %tmp_10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_153, i8 %add_ln964_8

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1242" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:50 %p_Result_156 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln951_1, i9 %tmp_10, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_156"/></StgValue>
</operation>

<operation id="1243" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:51 %LD_12 = trunc i64 %p_Result_156

]]></Node>
<StgValue><ssdm name="LD_12"/></StgValue>
</operation>

<operation id="1244" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:52 %bitcast_ln744_7 = bitcast i32 %LD_12

]]></Node>
<StgValue><ssdm name="bitcast_ln744_7"/></StgValue>
</operation>

<operation id="1245" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:53 %br_ln971 = br void %_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit319

]]></Node>
<StgValue><ssdm name="br_ln971"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1246" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit319:0 %dc_1 = phi i32 %bitcast_ln744_7, void %_ifconv, i32 0, void %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i333

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>

<operation id="1247" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit319:1 %data_V_2 = bitcast i32 %dc_1

]]></Node>
<StgValue><ssdm name="data_V_2"/></StgValue>
</operation>

<operation id="1248" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="31" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit319:2 %p_Result_157 = trunc i32 %data_V_2

]]></Node>
<StgValue><ssdm name="p_Result_157"/></StgValue>
</operation>

<operation id="1249" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="31">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit319:3 %zext_ln368 = zext i31 %p_Result_157

]]></Node>
<StgValue><ssdm name="zext_ln368"/></StgValue>
</operation>

<operation id="1250" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit319:4 %bitcast_ln351 = bitcast i32 %zext_ln368

]]></Node>
<StgValue><ssdm name="bitcast_ln351"/></StgValue>
</operation>

<operation id="1251" st_id="149" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit319:5 %conv1 = fpext i32 %bitcast_ln351

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1252" st_id="150" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit319:5 %conv1 = fpext i32 %bitcast_ln351

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="1253" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit319:6 %bitcast_ln1050 = bitcast i64 %conv1

]]></Node>
<StgValue><ssdm name="bitcast_ln1050"/></StgValue>
</operation>

<operation id="1254" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit319:7 %tmp_22 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln1050, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1255" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="52" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit319:8 %trunc_ln1050 = trunc i64 %bitcast_ln1050

]]></Node>
<StgValue><ssdm name="trunc_ln1050"/></StgValue>
</operation>

<operation id="1256" st_id="150" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit319:9 %icmp_ln1050 = icmp_ne  i11 %tmp_22, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln1050"/></StgValue>
</operation>

<operation id="1257" st_id="150" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit319:10 %icmp_ln1050_1 = icmp_eq  i52 %trunc_ln1050, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln1050_1"/></StgValue>
</operation>

<operation id="1258" st_id="150" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit319:12 %tmp_23 = fcmp_olt  i64 %conv1, i64 1e-06

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1259" st_id="151" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit319:11 %or_ln1050 = or i1 %icmp_ln1050_1, i1 %icmp_ln1050

]]></Node>
<StgValue><ssdm name="or_ln1050"/></StgValue>
</operation>

<operation id="1260" st_id="151" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit319:12 %tmp_23 = fcmp_olt  i64 %conv1, i64 1e-06

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1261" st_id="151" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit319:13 %and_ln1050 = and i1 %or_ln1050, i1 %tmp_23

]]></Node>
<StgValue><ssdm name="and_ln1050"/></StgValue>
</operation>

<operation id="1262" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit319:14 %br_ln1050 = br i1 %and_ln1050, void %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i216, void

]]></Node>
<StgValue><ssdm name="br_ln1050"/></StgValue>
</operation>

<operation id="1263" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1050" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="3" op_0_bw="3" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln2 = partselect i3 @_ssdm_op_PartSelect.i3.i12.i32.i32, i12 %select_ln985, i32 9, i32 11

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="1264" st_id="151" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1050" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %xor_ln1052 = xor i3 %trunc_ln2, i3 4

]]></Node>
<StgValue><ssdm name="xor_ln1052"/></StgValue>
</operation>

<operation id="1265" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1050" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="9" op_0_bw="12">
<![CDATA[
:2 %trunc_ln1052 = trunc i12 %select_ln985

]]></Node>
<StgValue><ssdm name="trunc_ln1052"/></StgValue>
</operation>

<operation id="1266" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1050" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:3 %tmp_89 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %xor_ln1052, i9 %trunc_ln1052

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1267" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1050" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="64" op_0_bw="12">
<![CDATA[
:4 %zext_ln1052 = zext i12 %tmp_89

]]></Node>
<StgValue><ssdm name="zext_ln1052"/></StgValue>
</operation>

<operation id="1268" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1050" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %points_addr_49 = getelementptr i128 %points, i64 0, i64 %zext_ln1052

]]></Node>
<StgValue><ssdm name="points_addr_49"/></StgValue>
</operation>

<operation id="1269" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1050" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="128" op_0_bw="12">
<![CDATA[
:6 %points_load_49 = load i12 %points_addr_49

]]></Node>
<StgValue><ssdm name="points_load_49"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1270" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="128" op_0_bw="12">
<![CDATA[
:6 %points_load_49 = load i12 %points_addr_49

]]></Node>
<StgValue><ssdm name="points_load_49"/></StgValue>
</operation>

<operation id="1271" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="128">
<![CDATA[
:7 %z_bits_1 = trunc i128 %points_load_49

]]></Node>
<StgValue><ssdm name="z_bits_1"/></StgValue>
</operation>

<operation id="1272" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln1053 = br void %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i216

]]></Node>
<StgValue><ssdm name="br_ln1053"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1273" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i216:0 %z_top_min_V_13 = phi i32 %z_bits_1, void, i32 %z_top_min_V_12, void %_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit319

]]></Node>
<StgValue><ssdm name="z_top_min_V_13"/></StgValue>
</operation>

<operation id="1274" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="33" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i216:1 %sext_ln703_8 = sext i32 %z_top_min_V_13

]]></Node>
<StgValue><ssdm name="sext_ln703_8"/></StgValue>
</operation>

<operation id="1275" st_id="153" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i216:2 %ret_V_27 = sub i33 %sext_ln703_8, i33 %sext_ln703_12

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>

<operation id="1276" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i216:3 %trunc_ln1193_1 = trunc i33 %ret_V_27

]]></Node>
<StgValue><ssdm name="trunc_ln1193_1"/></StgValue>
</operation>

<operation id="1277" st_id="153" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i216:4 %icmp_ln935_7 = icmp_eq  i32 %z_top_min_V_13, i32 %z_top_min_V_11

]]></Node>
<StgValue><ssdm name="icmp_ln935_7"/></StgValue>
</operation>

<operation id="1278" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i216:5 %br_ln935 = br i1 %icmp_ln935_7, void %_ifconv172, void %_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit202

]]></Node>
<StgValue><ssdm name="br_ln935"/></StgValue>
</operation>

<operation id="1279" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
_ifconv172:0 %p_Result_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %ret_V_27, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_158"/></StgValue>
</operation>

<operation id="1280" st_id="153" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv172:1 %tmp_V_22 = sub i32 0, i32 %trunc_ln1193_1

]]></Node>
<StgValue><ssdm name="tmp_V_22"/></StgValue>
</operation>

<operation id="1281" st_id="153" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv172:2 %tmp_V_28 = select i1 %p_Result_158, i32 %tmp_V_22, i32 %trunc_ln1193_1

]]></Node>
<StgValue><ssdm name="tmp_V_28"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1282" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="33" op_0_bw="32">
<![CDATA[
_ifconv172:3 %zext_ln937_1 = zext i32 %tmp_V_28

]]></Node>
<StgValue><ssdm name="zext_ln937_1"/></StgValue>
</operation>

<operation id="1283" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="33" op_0_bw="33" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv172:4 %p_Result_101 = partselect i33 @llvm.part.select.i33, i33 %zext_ln937_1, i32 32, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_101"/></StgValue>
</operation>

<operation id="1284" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="64" op_0_bw="64" op_1_bw="31" op_2_bw="33">
<![CDATA[
_ifconv172:5 %p_Result_159 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i31.i33, i31 2147483647, i33 %p_Result_101

]]></Node>
<StgValue><ssdm name="p_Result_159"/></StgValue>
</operation>

<operation id="1285" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ifconv172:6 %tmp_3 = cttz i64 @llvm.cttz.i64, i64 %p_Result_159, i1 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1286" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="64">
<![CDATA[
_ifconv172:7 %l_10 = trunc i64 %tmp_3

]]></Node>
<StgValue><ssdm name="l_10"/></StgValue>
</operation>

<operation id="1287" st_id="154" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv172:8 %sub_ln944_9 = sub i32 33, i32 %l_10

]]></Node>
<StgValue><ssdm name="sub_ln944_9"/></StgValue>
</operation>

<operation id="1288" st_id="154" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv172:9 %lsb_index_10 = add i32 %sub_ln944_9, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index_10"/></StgValue>
</operation>

<operation id="1289" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv172:10 %tmp_98 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_10, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1290" st_id="154" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv172:11 %icmp_ln946_9 = icmp_sgt  i31 %tmp_98, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946_9"/></StgValue>
</operation>

<operation id="1291" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="6" op_0_bw="32">
<![CDATA[
_ifconv172:12 %trunc_ln947_9 = trunc i32 %sub_ln944_9

]]></Node>
<StgValue><ssdm name="trunc_ln947_9"/></StgValue>
</operation>

<operation id="1292" st_id="154" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv172:13 %sub_ln947_9 = sub i6 58, i6 %trunc_ln947_9

]]></Node>
<StgValue><ssdm name="sub_ln947_9"/></StgValue>
</operation>

<operation id="1293" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="33" op_0_bw="6">
<![CDATA[
_ifconv172:14 %zext_ln947_9 = zext i6 %sub_ln947_9

]]></Node>
<StgValue><ssdm name="zext_ln947_9"/></StgValue>
</operation>

<operation id="1294" st_id="154" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv172:15 %lshr_ln947_9 = lshr i33 8589934591, i33 %zext_ln947_9

]]></Node>
<StgValue><ssdm name="lshr_ln947_9"/></StgValue>
</operation>

<operation id="1295" st_id="154" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv172:16 %p_Result_103 = and i33 %zext_ln937_1, i33 %lshr_ln947_9

]]></Node>
<StgValue><ssdm name="p_Result_103"/></StgValue>
</operation>

<operation id="1296" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="33" op_0_bw="32">
<![CDATA[
_ifconv172:17 %zext_ln949_1 = zext i32 %lsb_index_10

]]></Node>
<StgValue><ssdm name="zext_ln949_1"/></StgValue>
</operation>

<operation id="1297" st_id="154" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv172:18 %shl_ln949_9 = shl i33 1, i33 %zext_ln949_1

]]></Node>
<StgValue><ssdm name="shl_ln949_9"/></StgValue>
</operation>

<operation id="1298" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="33">
<![CDATA[
_ifconv172:19 %trunc_ln949_2 = trunc i33 %shl_ln949_9

]]></Node>
<StgValue><ssdm name="trunc_ln949_2"/></StgValue>
</operation>

<operation id="1299" st_id="154" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv172:20 %and_ln949_10 = and i32 %trunc_ln949_2, i32 %tmp_V_28

]]></Node>
<StgValue><ssdm name="and_ln949_10"/></StgValue>
</operation>

<operation id="1300" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="33">
<![CDATA[
_ifconv172:21 %trunc_ln949_3 = trunc i33 %p_Result_103

]]></Node>
<StgValue><ssdm name="trunc_ln949_3"/></StgValue>
</operation>

<operation id="1301" st_id="154" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv172:22 %or_ln949_10 = or i32 %trunc_ln949_3, i32 %and_ln949_10

]]></Node>
<StgValue><ssdm name="or_ln949_10"/></StgValue>
</operation>

<operation id="1302" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
_ifconv172:23 %or_ln949_s = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %or_ln949_10

]]></Node>
<StgValue><ssdm name="or_ln949_s"/></StgValue>
</operation>

<operation id="1303" st_id="154" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv172:24 %icmp_ln949_9 = icmp_ne  i33 %or_ln949_s, i33 0

]]></Node>
<StgValue><ssdm name="icmp_ln949_9"/></StgValue>
</operation>

<operation id="1304" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv172:25 %tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_10, i32 31

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1305" st_id="154" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv172:26 %xor_ln949_9 = xor i1 %tmp_99, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949_9"/></StgValue>
</operation>

<operation id="1306" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
_ifconv172:27 %p_Result_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %zext_ln937_1, i32 %lsb_index_10

]]></Node>
<StgValue><ssdm name="p_Result_160"/></StgValue>
</operation>

<operation id="1307" st_id="154" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv172:28 %icmp_ln954_1 = icmp_sgt  i32 %lsb_index_10, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln954_1"/></StgValue>
</operation>

<operation id="1308" st_id="154" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv172:29 %and_ln949_20 = and i1 %p_Result_160, i1 %xor_ln949_9

]]></Node>
<StgValue><ssdm name="and_ln949_20"/></StgValue>
</operation>

<operation id="1309" st_id="154" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv172:30 %sub_ln955_1 = sub i32 25, i32 %sub_ln944_9

]]></Node>
<StgValue><ssdm name="sub_ln955_1"/></StgValue>
</operation>

<operation id="1310" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="33" op_0_bw="32">
<![CDATA[
_ifconv172:31 %zext_ln955_1 = zext i32 %sub_ln955_1

]]></Node>
<StgValue><ssdm name="zext_ln955_1"/></StgValue>
</operation>

<operation id="1311" st_id="154" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv172:32 %shl_ln955_1 = shl i33 %zext_ln937_1, i33 %zext_ln955_1

]]></Node>
<StgValue><ssdm name="shl_ln955_1"/></StgValue>
</operation>

<operation id="1312" st_id="154" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv172:33 %select_ln946_9 = select i1 %icmp_ln946_9, i1 %icmp_ln949_9, i1 %p_Result_160

]]></Node>
<StgValue><ssdm name="select_ln946_9"/></StgValue>
</operation>

<operation id="1313" st_id="154" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv172:34 %add_ln954_1 = add i32 %sub_ln944_9, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln954_1"/></StgValue>
</operation>

<operation id="1314" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="33" op_0_bw="32">
<![CDATA[
_ifconv172:35 %zext_ln954_1 = zext i32 %add_ln954_1

]]></Node>
<StgValue><ssdm name="zext_ln954_1"/></StgValue>
</operation>

<operation id="1315" st_id="154" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv172:36 %lshr_ln954_1 = lshr i33 %zext_ln937_1, i33 %zext_ln954_1

]]></Node>
<StgValue><ssdm name="lshr_ln954_1"/></StgValue>
</operation>

<operation id="1316" st_id="154" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv172:37 %select_ln954_2 = select i1 %icmp_ln954_1, i1 %select_ln946_9, i1 %and_ln949_20

]]></Node>
<StgValue><ssdm name="select_ln954_2"/></StgValue>
</operation>

<operation id="1317" st_id="154" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
_ifconv172:38 %m_61 = select i1 %icmp_ln954_1, i33 %lshr_ln954_1, i33 %shl_ln955_1

]]></Node>
<StgValue><ssdm name="m_61"/></StgValue>
</operation>

<operation id="1318" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="34" op_0_bw="33">
<![CDATA[
_ifconv172:39 %zext_ln951_2 = zext i33 %m_61

]]></Node>
<StgValue><ssdm name="zext_ln951_2"/></StgValue>
</operation>

<operation id="1319" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="34" op_0_bw="1">
<![CDATA[
_ifconv172:40 %zext_ln961_9 = zext i1 %select_ln954_2

]]></Node>
<StgValue><ssdm name="zext_ln961_9"/></StgValue>
</operation>

<operation id="1320" st_id="154" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ifconv172:41 %m_62 = add i34 %zext_ln951_2, i34 %zext_ln961_9

]]></Node>
<StgValue><ssdm name="m_62"/></StgValue>
</operation>

<operation id="1321" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="33" op_0_bw="33" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv172:42 %m_s = partselect i33 @_ssdm_op_PartSelect.i33.i34.i32.i32, i34 %m_62, i32 1, i32 33

]]></Node>
<StgValue><ssdm name="m_s"/></StgValue>
</operation>

<operation id="1322" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="64" op_0_bw="33">
<![CDATA[
_ifconv172:43 %zext_ln951_3 = zext i33 %m_s

]]></Node>
<StgValue><ssdm name="zext_ln951_3"/></StgValue>
</operation>

<operation id="1323" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
_ifconv172:44 %p_Result_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %m_62, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_105"/></StgValue>
</operation>

<operation id="1324" st_id="154" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv172:45 %select_ln943_9 = select i1 %p_Result_105, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943_9"/></StgValue>
</operation>

<operation id="1325" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="8" op_0_bw="64">
<![CDATA[
_ifconv172:46 %trunc_ln943_9 = trunc i64 %tmp_3

]]></Node>
<StgValue><ssdm name="trunc_ln943_9"/></StgValue>
</operation>

<operation id="1326" st_id="154" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv172:47 %sub_ln964_9 = sub i8 13, i8 %trunc_ln943_9

]]></Node>
<StgValue><ssdm name="sub_ln964_9"/></StgValue>
</operation>

<operation id="1327" st_id="154" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv172:48 %add_ln964_9 = add i8 %sub_ln964_9, i8 %select_ln943_9

]]></Node>
<StgValue><ssdm name="add_ln964_9"/></StgValue>
</operation>

<operation id="1328" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv172:49 %tmp_11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_158, i8 %add_ln964_9

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1329" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv172:50 %p_Result_161 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln951_3, i9 %tmp_11, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_161"/></StgValue>
</operation>

<operation id="1330" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="64">
<![CDATA[
_ifconv172:51 %LD_13 = trunc i64 %p_Result_161

]]></Node>
<StgValue><ssdm name="LD_13"/></StgValue>
</operation>

<operation id="1331" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="32">
<![CDATA[
_ifconv172:52 %bitcast_ln744_8 = bitcast i32 %LD_13

]]></Node>
<StgValue><ssdm name="bitcast_ln744_8"/></StgValue>
</operation>

<operation id="1332" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="0" op_0_bw="0">
<![CDATA[
_ifconv172:53 %br_ln971 = br void %_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit202

]]></Node>
<StgValue><ssdm name="br_ln971"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1333" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit202:0 %dc_2 = phi i32 %bitcast_ln744_8, void %_ifconv172, i32 0, void %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i216

]]></Node>
<StgValue><ssdm name="dc_2"/></StgValue>
</operation>

<operation id="1334" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit202:1 %data_V_3 = bitcast i32 %dc_2

]]></Node>
<StgValue><ssdm name="data_V_3"/></StgValue>
</operation>

<operation id="1335" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="31" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit202:2 %p_Result_162 = trunc i32 %data_V_3

]]></Node>
<StgValue><ssdm name="p_Result_162"/></StgValue>
</operation>

<operation id="1336" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="31">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit202:3 %zext_ln368_3 = zext i31 %p_Result_162

]]></Node>
<StgValue><ssdm name="zext_ln368_3"/></StgValue>
</operation>

<operation id="1337" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit202:4 %bitcast_ln351_3 = bitcast i32 %zext_ln368_3

]]></Node>
<StgValue><ssdm name="bitcast_ln351_3"/></StgValue>
</operation>

<operation id="1338" st_id="155" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="64" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit202:5 %conv2 = fpext i32 %bitcast_ln351_3

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1339" st_id="156" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="64" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit202:5 %conv2 = fpext i32 %bitcast_ln351_3

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>

<operation id="1340" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit202:6 %bitcast_ln1055 = bitcast i64 %conv2

]]></Node>
<StgValue><ssdm name="bitcast_ln1055"/></StgValue>
</operation>

<operation id="1341" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit202:7 %tmp_25 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln1055, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1342" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="52" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit202:8 %trunc_ln1055 = trunc i64 %bitcast_ln1055

]]></Node>
<StgValue><ssdm name="trunc_ln1055"/></StgValue>
</operation>

<operation id="1343" st_id="156" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit202:9 %icmp_ln1055 = icmp_ne  i11 %tmp_25, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln1055"/></StgValue>
</operation>

<operation id="1344" st_id="156" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit202:10 %icmp_ln1055_1 = icmp_eq  i52 %trunc_ln1055, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln1055_1"/></StgValue>
</operation>

<operation id="1345" st_id="156" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit202:12 %tmp_26 = fcmp_olt  i64 %conv2, i64 1e-06

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1346" st_id="157" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit202:11 %or_ln1055 = or i1 %icmp_ln1055_1, i1 %icmp_ln1055

]]></Node>
<StgValue><ssdm name="or_ln1055"/></StgValue>
</operation>

<operation id="1347" st_id="157" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit202:12 %tmp_26 = fcmp_olt  i64 %conv2, i64 1e-06

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1348" st_id="157" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit202:13 %and_ln1055 = and i1 %or_ln1055, i1 %tmp_26

]]></Node>
<StgValue><ssdm name="and_ln1055"/></StgValue>
</operation>

<operation id="1349" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit202:14 %br_ln1055 = br i1 %and_ln1055, void %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i104, void

]]></Node>
<StgValue><ssdm name="br_ln1055"/></StgValue>
</operation>

<operation id="1350" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1055" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:0 %shl_ln6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %select_ln985, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln6"/></StgValue>
</operation>

<operation id="1351" st_id="157" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1055" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1 %add_ln1057 = add i16 %shl_ln6, i16 24576

]]></Node>
<StgValue><ssdm name="add_ln1057"/></StgValue>
</operation>

<operation id="1352" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1055" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %lshr_ln4 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln1057, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln4"/></StgValue>
</operation>

<operation id="1353" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1055" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="9" op_0_bw="12">
<![CDATA[
:3 %trunc_ln1057 = trunc i12 %select_ln985

]]></Node>
<StgValue><ssdm name="trunc_ln1057"/></StgValue>
</operation>

<operation id="1354" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1055" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:4 %tmp_90 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln4, i9 %trunc_ln1057

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1355" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1055" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="64" op_0_bw="12">
<![CDATA[
:5 %zext_ln1057 = zext i12 %tmp_90

]]></Node>
<StgValue><ssdm name="zext_ln1057"/></StgValue>
</operation>

<operation id="1356" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1055" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %points_addr_50 = getelementptr i128 %points, i64 0, i64 %zext_ln1057

]]></Node>
<StgValue><ssdm name="points_addr_50"/></StgValue>
</operation>

<operation id="1357" st_id="157" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1055" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="128" op_0_bw="12">
<![CDATA[
:7 %points_load_50 = load i12 %points_addr_50

]]></Node>
<StgValue><ssdm name="points_load_50"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1358" st_id="158" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="128" op_0_bw="12">
<![CDATA[
:7 %points_load_50 = load i12 %points_addr_50

]]></Node>
<StgValue><ssdm name="points_load_50"/></StgValue>
</operation>

<operation id="1359" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="128">
<![CDATA[
:8 %z_bits_2 = trunc i128 %points_load_50

]]></Node>
<StgValue><ssdm name="z_bits_2"/></StgValue>
</operation>

<operation id="1360" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln1058 = br void %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i104

]]></Node>
<StgValue><ssdm name="br_ln1058"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1361" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i104:0 %z_top_min_V_14 = phi i32 %z_bits_2, void, i32 %z_top_min_V_13, void %_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit202

]]></Node>
<StgValue><ssdm name="z_top_min_V_14"/></StgValue>
</operation>

<operation id="1362" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="33" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i104:1 %sext_ln703_9 = sext i32 %z_top_min_V_14

]]></Node>
<StgValue><ssdm name="sext_ln703_9"/></StgValue>
</operation>

<operation id="1363" st_id="159" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i104:2 %ret_V_28 = sub i33 %sext_ln703_9, i33 %sext_ln703_12

]]></Node>
<StgValue><ssdm name="ret_V_28"/></StgValue>
</operation>

<operation id="1364" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i104:3 %trunc_ln1193_2 = trunc i33 %ret_V_28

]]></Node>
<StgValue><ssdm name="trunc_ln1193_2"/></StgValue>
</operation>

<operation id="1365" st_id="159" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i104:4 %icmp_ln935_8 = icmp_eq  i32 %z_top_min_V_14, i32 %z_top_min_V_11

]]></Node>
<StgValue><ssdm name="icmp_ln935_8"/></StgValue>
</operation>

<operation id="1366" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i104:5 %br_ln935 = br i1 %icmp_ln935_8, void %_ifconv182, void %_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit

]]></Node>
<StgValue><ssdm name="br_ln935"/></StgValue>
</operation>

<operation id="1367" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
_ifconv182:0 %p_Result_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %ret_V_28, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_163"/></StgValue>
</operation>

<operation id="1368" st_id="159" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv182:1 %tmp_V_24 = sub i32 0, i32 %trunc_ln1193_2

]]></Node>
<StgValue><ssdm name="tmp_V_24"/></StgValue>
</operation>

<operation id="1369" st_id="159" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv182:2 %tmp_V_29 = select i1 %p_Result_163, i32 %tmp_V_24, i32 %trunc_ln1193_2

]]></Node>
<StgValue><ssdm name="tmp_V_29"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1370" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="33" op_0_bw="32">
<![CDATA[
_ifconv182:3 %zext_ln937_2 = zext i32 %tmp_V_29

]]></Node>
<StgValue><ssdm name="zext_ln937_2"/></StgValue>
</operation>

<operation id="1371" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="33" op_0_bw="33" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv182:4 %p_Result_111 = partselect i33 @llvm.part.select.i33, i33 %zext_ln937_2, i32 32, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_111"/></StgValue>
</operation>

<operation id="1372" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="64" op_0_bw="64" op_1_bw="31" op_2_bw="33">
<![CDATA[
_ifconv182:5 %p_Result_164 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i31.i33, i31 2147483647, i33 %p_Result_111

]]></Node>
<StgValue><ssdm name="p_Result_164"/></StgValue>
</operation>

<operation id="1373" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ifconv182:6 %tmp_5 = cttz i64 @llvm.cttz.i64, i64 %p_Result_164, i1 1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1374" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="64">
<![CDATA[
_ifconv182:7 %l_11 = trunc i64 %tmp_5

]]></Node>
<StgValue><ssdm name="l_11"/></StgValue>
</operation>

<operation id="1375" st_id="160" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv182:8 %sub_ln944_10 = sub i32 33, i32 %l_11

]]></Node>
<StgValue><ssdm name="sub_ln944_10"/></StgValue>
</operation>

<operation id="1376" st_id="160" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv182:9 %lsb_index_11 = add i32 %sub_ln944_10, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index_11"/></StgValue>
</operation>

<operation id="1377" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv182:10 %tmp_103 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_11, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="1378" st_id="160" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv182:11 %icmp_ln946_10 = icmp_sgt  i31 %tmp_103, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946_10"/></StgValue>
</operation>

<operation id="1379" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="6" op_0_bw="32">
<![CDATA[
_ifconv182:12 %trunc_ln947_10 = trunc i32 %sub_ln944_10

]]></Node>
<StgValue><ssdm name="trunc_ln947_10"/></StgValue>
</operation>

<operation id="1380" st_id="160" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv182:13 %sub_ln947_10 = sub i6 58, i6 %trunc_ln947_10

]]></Node>
<StgValue><ssdm name="sub_ln947_10"/></StgValue>
</operation>

<operation id="1381" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="33" op_0_bw="6">
<![CDATA[
_ifconv182:14 %zext_ln947_10 = zext i6 %sub_ln947_10

]]></Node>
<StgValue><ssdm name="zext_ln947_10"/></StgValue>
</operation>

<operation id="1382" st_id="160" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv182:15 %lshr_ln947_10 = lshr i33 8589934591, i33 %zext_ln947_10

]]></Node>
<StgValue><ssdm name="lshr_ln947_10"/></StgValue>
</operation>

<operation id="1383" st_id="160" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv182:16 %p_Result_113 = and i33 %zext_ln937_2, i33 %lshr_ln947_10

]]></Node>
<StgValue><ssdm name="p_Result_113"/></StgValue>
</operation>

<operation id="1384" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="33" op_0_bw="32">
<![CDATA[
_ifconv182:17 %zext_ln949_2 = zext i32 %lsb_index_11

]]></Node>
<StgValue><ssdm name="zext_ln949_2"/></StgValue>
</operation>

<operation id="1385" st_id="160" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv182:18 %shl_ln949_10 = shl i33 1, i33 %zext_ln949_2

]]></Node>
<StgValue><ssdm name="shl_ln949_10"/></StgValue>
</operation>

<operation id="1386" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="33">
<![CDATA[
_ifconv182:19 %trunc_ln949_4 = trunc i33 %shl_ln949_10

]]></Node>
<StgValue><ssdm name="trunc_ln949_4"/></StgValue>
</operation>

<operation id="1387" st_id="160" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv182:20 %and_ln949_12 = and i32 %trunc_ln949_4, i32 %tmp_V_29

]]></Node>
<StgValue><ssdm name="and_ln949_12"/></StgValue>
</operation>

<operation id="1388" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="33">
<![CDATA[
_ifconv182:21 %trunc_ln949_5 = trunc i33 %p_Result_113

]]></Node>
<StgValue><ssdm name="trunc_ln949_5"/></StgValue>
</operation>

<operation id="1389" st_id="160" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv182:22 %or_ln949_11 = or i32 %trunc_ln949_5, i32 %and_ln949_12

]]></Node>
<StgValue><ssdm name="or_ln949_11"/></StgValue>
</operation>

<operation id="1390" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
_ifconv182:23 %or_ln949_1 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %or_ln949_11

]]></Node>
<StgValue><ssdm name="or_ln949_1"/></StgValue>
</operation>

<operation id="1391" st_id="160" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv182:24 %icmp_ln949_10 = icmp_ne  i33 %or_ln949_1, i33 0

]]></Node>
<StgValue><ssdm name="icmp_ln949_10"/></StgValue>
</operation>

<operation id="1392" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv182:25 %tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_11, i32 31

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="1393" st_id="160" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv182:26 %xor_ln949_10 = xor i1 %tmp_104, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949_10"/></StgValue>
</operation>

<operation id="1394" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
_ifconv182:27 %p_Result_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %zext_ln937_2, i32 %lsb_index_11

]]></Node>
<StgValue><ssdm name="p_Result_165"/></StgValue>
</operation>

<operation id="1395" st_id="160" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv182:28 %icmp_ln954_2 = icmp_sgt  i32 %lsb_index_11, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln954_2"/></StgValue>
</operation>

<operation id="1396" st_id="160" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv182:29 %and_ln949_21 = and i1 %p_Result_165, i1 %xor_ln949_10

]]></Node>
<StgValue><ssdm name="and_ln949_21"/></StgValue>
</operation>

<operation id="1397" st_id="160" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv182:30 %sub_ln955_2 = sub i32 25, i32 %sub_ln944_10

]]></Node>
<StgValue><ssdm name="sub_ln955_2"/></StgValue>
</operation>

<operation id="1398" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="33" op_0_bw="32">
<![CDATA[
_ifconv182:31 %zext_ln955_2 = zext i32 %sub_ln955_2

]]></Node>
<StgValue><ssdm name="zext_ln955_2"/></StgValue>
</operation>

<operation id="1399" st_id="160" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv182:32 %shl_ln955_2 = shl i33 %zext_ln937_2, i33 %zext_ln955_2

]]></Node>
<StgValue><ssdm name="shl_ln955_2"/></StgValue>
</operation>

<operation id="1400" st_id="160" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv182:33 %select_ln946_10 = select i1 %icmp_ln946_10, i1 %icmp_ln949_10, i1 %p_Result_165

]]></Node>
<StgValue><ssdm name="select_ln946_10"/></StgValue>
</operation>

<operation id="1401" st_id="160" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv182:34 %add_ln954_2 = add i32 %sub_ln944_10, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln954_2"/></StgValue>
</operation>

<operation id="1402" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="33" op_0_bw="32">
<![CDATA[
_ifconv182:35 %zext_ln954_2 = zext i32 %add_ln954_2

]]></Node>
<StgValue><ssdm name="zext_ln954_2"/></StgValue>
</operation>

<operation id="1403" st_id="160" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv182:36 %lshr_ln954_2 = lshr i33 %zext_ln937_2, i33 %zext_ln954_2

]]></Node>
<StgValue><ssdm name="lshr_ln954_2"/></StgValue>
</operation>

<operation id="1404" st_id="160" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv182:37 %select_ln954_4 = select i1 %icmp_ln954_2, i1 %select_ln946_10, i1 %and_ln949_21

]]></Node>
<StgValue><ssdm name="select_ln954_4"/></StgValue>
</operation>

<operation id="1405" st_id="160" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
_ifconv182:38 %m_64 = select i1 %icmp_ln954_2, i33 %lshr_ln954_2, i33 %shl_ln955_2

]]></Node>
<StgValue><ssdm name="m_64"/></StgValue>
</operation>

<operation id="1406" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="34" op_0_bw="33">
<![CDATA[
_ifconv182:39 %zext_ln951_4 = zext i33 %m_64

]]></Node>
<StgValue><ssdm name="zext_ln951_4"/></StgValue>
</operation>

<operation id="1407" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="34" op_0_bw="1">
<![CDATA[
_ifconv182:40 %zext_ln961_10 = zext i1 %select_ln954_4

]]></Node>
<StgValue><ssdm name="zext_ln961_10"/></StgValue>
</operation>

<operation id="1408" st_id="160" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ifconv182:41 %m_65 = add i34 %zext_ln951_4, i34 %zext_ln961_10

]]></Node>
<StgValue><ssdm name="m_65"/></StgValue>
</operation>

<operation id="1409" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="33" op_0_bw="33" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv182:42 %m_1 = partselect i33 @_ssdm_op_PartSelect.i33.i34.i32.i32, i34 %m_65, i32 1, i32 33

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="1410" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="64" op_0_bw="33">
<![CDATA[
_ifconv182:43 %zext_ln951_5 = zext i33 %m_1

]]></Node>
<StgValue><ssdm name="zext_ln951_5"/></StgValue>
</operation>

<operation id="1411" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
_ifconv182:44 %p_Result_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %m_65, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_115"/></StgValue>
</operation>

<operation id="1412" st_id="160" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv182:45 %select_ln943_10 = select i1 %p_Result_115, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943_10"/></StgValue>
</operation>

<operation id="1413" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="8" op_0_bw="64">
<![CDATA[
_ifconv182:46 %trunc_ln943_10 = trunc i64 %tmp_5

]]></Node>
<StgValue><ssdm name="trunc_ln943_10"/></StgValue>
</operation>

<operation id="1414" st_id="160" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv182:47 %sub_ln964_10 = sub i8 13, i8 %trunc_ln943_10

]]></Node>
<StgValue><ssdm name="sub_ln964_10"/></StgValue>
</operation>

<operation id="1415" st_id="160" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv182:48 %add_ln964_10 = add i8 %sub_ln964_10, i8 %select_ln943_10

]]></Node>
<StgValue><ssdm name="add_ln964_10"/></StgValue>
</operation>

<operation id="1416" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv182:49 %tmp_12 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_163, i8 %add_ln964_10

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="1417" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv182:50 %p_Result_166 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln951_5, i9 %tmp_12, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_166"/></StgValue>
</operation>

<operation id="1418" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="64">
<![CDATA[
_ifconv182:51 %LD_14 = trunc i64 %p_Result_166

]]></Node>
<StgValue><ssdm name="LD_14"/></StgValue>
</operation>

<operation id="1419" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="32">
<![CDATA[
_ifconv182:52 %bitcast_ln744_9 = bitcast i32 %LD_14

]]></Node>
<StgValue><ssdm name="bitcast_ln744_9"/></StgValue>
</operation>

<operation id="1420" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="0" op_0_bw="0">
<![CDATA[
_ifconv182:53 %br_ln971 = br void %_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit

]]></Node>
<StgValue><ssdm name="br_ln971"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1421" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit:0 %dc_3 = phi i32 %bitcast_ln744_9, void %_ifconv182, i32 0, void %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i104

]]></Node>
<StgValue><ssdm name="dc_3"/></StgValue>
</operation>

<operation id="1422" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit:1 %data_V_4 = bitcast i32 %dc_3

]]></Node>
<StgValue><ssdm name="data_V_4"/></StgValue>
</operation>

<operation id="1423" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="31" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit:2 %p_Result_167 = trunc i32 %data_V_4

]]></Node>
<StgValue><ssdm name="p_Result_167"/></StgValue>
</operation>

<operation id="1424" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="31">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit:3 %zext_ln368_4 = zext i31 %p_Result_167

]]></Node>
<StgValue><ssdm name="zext_ln368_4"/></StgValue>
</operation>

<operation id="1425" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit:4 %bitcast_ln351_4 = bitcast i32 %zext_ln368_4

]]></Node>
<StgValue><ssdm name="bitcast_ln351_4"/></StgValue>
</operation>

<operation id="1426" st_id="161" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="64" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit:5 %conv3 = fpext i32 %bitcast_ln351_4

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1427" st_id="162" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="64" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit:5 %conv3 = fpext i32 %bitcast_ln351_4

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>

<operation id="1428" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="64" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit:6 %bitcast_ln1060 = bitcast i64 %conv3

]]></Node>
<StgValue><ssdm name="bitcast_ln1060"/></StgValue>
</operation>

<operation id="1429" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit:7 %tmp_28 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln1060, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1430" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="52" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit:8 %trunc_ln1060 = trunc i64 %bitcast_ln1060

]]></Node>
<StgValue><ssdm name="trunc_ln1060"/></StgValue>
</operation>

<operation id="1431" st_id="162" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit:9 %icmp_ln1060 = icmp_ne  i11 %tmp_28, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln1060"/></StgValue>
</operation>

<operation id="1432" st_id="162" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit:10 %icmp_ln1060_1 = icmp_eq  i52 %trunc_ln1060, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln1060_1"/></StgValue>
</operation>

<operation id="1433" st_id="162" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit:12 %tmp_29 = fcmp_olt  i64 %conv3, i64 1e-06

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1434" st_id="163" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit:11 %or_ln1060 = or i1 %icmp_ln1060_1, i1 %icmp_ln1060

]]></Node>
<StgValue><ssdm name="or_ln1060"/></StgValue>
</operation>

<operation id="1435" st_id="163" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit:12 %tmp_29 = fcmp_olt  i64 %conv3, i64 1e-06

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1436" st_id="163" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit:13 %and_ln1060 = and i1 %or_ln1060, i1 %tmp_29

]]></Node>
<StgValue><ssdm name="and_ln1060"/></StgValue>
</operation>

<operation id="1437" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit:14 %br_ln1060 = br i1 %and_ln1060, void %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i, void

]]></Node>
<StgValue><ssdm name="br_ln1060"/></StgValue>
</operation>

<operation id="1438" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1060" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:0 %shl_ln7 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %select_ln985, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln7"/></StgValue>
</operation>

<operation id="1439" st_id="163" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1060" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1 %add_ln1062 = add i16 %shl_ln7, i16 16384

]]></Node>
<StgValue><ssdm name="add_ln1062"/></StgValue>
</operation>

<operation id="1440" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1060" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %lshr_ln5 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln1062, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln5"/></StgValue>
</operation>

<operation id="1441" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1060" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="9" op_0_bw="12">
<![CDATA[
:3 %trunc_ln1062 = trunc i12 %select_ln985

]]></Node>
<StgValue><ssdm name="trunc_ln1062"/></StgValue>
</operation>

<operation id="1442" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1060" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:4 %tmp_92 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln5, i9 %trunc_ln1062

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1443" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1060" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="64" op_0_bw="12">
<![CDATA[
:5 %zext_ln1062 = zext i12 %tmp_92

]]></Node>
<StgValue><ssdm name="zext_ln1062"/></StgValue>
</operation>

<operation id="1444" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1060" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %points_addr_51 = getelementptr i128 %points, i64 0, i64 %zext_ln1062

]]></Node>
<StgValue><ssdm name="points_addr_51"/></StgValue>
</operation>

<operation id="1445" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1060" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="128" op_0_bw="12">
<![CDATA[
:7 %points_load_51 = load i12 %points_addr_51

]]></Node>
<StgValue><ssdm name="points_load_51"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1446" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1060" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="128" op_0_bw="12">
<![CDATA[
:7 %points_load_51 = load i12 %points_addr_51

]]></Node>
<StgValue><ssdm name="points_load_51"/></StgValue>
</operation>

<operation id="1447" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1060" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="128">
<![CDATA[
:8 %z_bits_3 = trunc i128 %points_load_51

]]></Node>
<StgValue><ssdm name="z_bits_3"/></StgValue>
</operation>

<operation id="1448" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1060" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln1063 = br void %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln1063"/></StgValue>
</operation>

<operation id="1449" st_id="164" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:6 %z_top_min_V_9 = load i3 %new_z_i_atTop_V_addr_4

]]></Node>
<StgValue><ssdm name="z_top_min_V_9"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1450" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %z_top_min_V_15 = phi i32 %z_bits_3, void, i32 %z_top_min_V_14, void %_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit

]]></Node>
<StgValue><ssdm name="z_top_min_V_15"/></StgValue>
</operation>

<operation id="1451" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="33" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:1 %sext_ln703_10 = sext i32 %z_top_min_V_15

]]></Node>
<StgValue><ssdm name="sext_ln703_10"/></StgValue>
</operation>

<operation id="1452" st_id="165" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:2 %ret_V_29 = sub i33 %sext_ln703_10, i33 %sext_ln703_12

]]></Node>
<StgValue><ssdm name="ret_V_29"/></StgValue>
</operation>

<operation id="1453" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:3 %sext_ln1115 = sext i33 %ret_V_29

]]></Node>
<StgValue><ssdm name="sext_ln1115"/></StgValue>
</operation>

<operation id="1454" st_id="165" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:4 %r_V_9 = mul i64 %sext_ln1115, i64 %p_v_cast

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="1455" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:5 %tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %r_V_9, i32 63

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1456" st_id="165" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:6 %z_top_min_V_9 = load i3 %new_z_i_atTop_V_addr_4

]]></Node>
<StgValue><ssdm name="z_top_min_V_9"/></StgValue>
</operation>

<operation id="1457" st_id="165" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:7 %z_top_min_V_10 = select i1 %tmp_107, i32 %z_top_min_V_9, i32 %z_top_min_V_15

]]></Node>
<StgValue><ssdm name="z_top_min_V_10"/></StgValue>
</operation>

<operation id="1458" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:8 %br_ln1090 = br i1 %cmp_i_i, void, void %.loopexit33

]]></Node>
<StgValue><ssdm name="br_ln1090"/></StgValue>
</operation>

<operation id="1459" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln899 = br void %_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1231

]]></Node>
<StgValue><ssdm name="br_ln899"/></StgValue>
</operation>

<operation id="1460" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="0">
<![CDATA[
.loopexit33:0 %ret_ln1120 = ret

]]></Node>
<StgValue><ssdm name="ret_ln1120"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
