{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 16.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /Users/prahalad/ReversableGate/openlane/reversable-openlane/runs/RUN_2025-11-05_20-20-54/tmp/c9fafd94bf6a433d9f5a78d047e4b3fe.lib ",
   "modules": {
      "\\reversible_wrapper": {
         "num_wires":         91,
         "num_wire_bits":     133,
         "num_pub_wires":     53,
         "num_pub_wire_bits": 95,
         "num_ports":         11,
         "num_port_bits":     53,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         105,
         "num_cells_by_type": {
            "$_ANDNOT_": 3,
            "$_AND_": 8,
            "$_NOR_": 5,
            "$_NOT_": 7,
            "$_SDFFE_PP0P_": 25,
            "$_SDFF_PP0_": 25,
            "$_XNOR_": 16,
            "$_XOR_": 16
         }
      }
   },
      "design": {
         "num_wires":         91,
         "num_wire_bits":     133,
         "num_pub_wires":     53,
         "num_pub_wire_bits": 95,
         "num_ports":         11,
         "num_port_bits":     53,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         105,
         "num_cells_by_type": {
            "$_ANDNOT_": 3,
            "$_AND_": 8,
            "$_NOR_": 5,
            "$_NOT_": 7,
            "$_SDFFE_PP0P_": 25,
            "$_SDFF_PP0_": 25,
            "$_XNOR_": 16,
            "$_XOR_": 16
         }
      }
}

