Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\GitHub\KBandGlobalPSA\Quartus\designFiles\KBandIPsubAffine.qsys --synthesis=VHDL --output-directory=F:\GitHub\KBandGlobalPSA\Quartus\designFiles\KBandIPsubAffine\synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading designFiles/KBandIPsubAffine.qsys
Progress: Reading input file
Progress: Adding DDR [altera_avalon_mm_bridge 16.1]
Progress: Parameterizing module DDR
Progress: Adding KBand21affine [KBand21affine 1.0]
Progress: Parameterizing module KBand21affine
Progress: Adding KBandInput_1 [altera_msgdma 16.1]
Progress: Parameterizing module KBandInput_1
Progress: Adding KBandOutput [altera_msgdma 16.1]
Progress: Parameterizing module KBandOutput
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding clk_internal [clock_source 16.1]
Progress: Parameterizing module clk_internal
Progress: Adding mm_bridge_FPGA_Slave [altera_avalon_mm_bridge 16.1]
Progress: Parameterizing module mm_bridge_FPGA_Slave
Progress: Adding mm_bridge_LW [altera_avalon_mm_bridge 16.1]
Progress: Parameterizing module mm_bridge_LW
Progress: Adding onchip_mem_FPGA_Slave [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_mem_FPGA_Slave
Progress: Adding onchip_mem_LW [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_mem_LW
Progress: Adding pio_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: KBandIPsubAffine.KBandOutput: Response information port is disabled. Enable the response port if data transfer information is required by host
Warning: KBandIPsubAffine.mm_bridge_FPGA_Slave: mm_bridge_FPGA_Slave.m0 must be connected to an Avalon-MM slave
Info: KBandIPsubAffine: Generating KBandIPsubAffine "KBandIPsubAffine" for QUARTUS_SYNTH
Info: DDR: "KBandIPsubAffine" instantiated altera_avalon_mm_bridge "DDR"
Info: KBand21affine: "KBandIPsubAffine" instantiated KBand21affine "KBand21affine"
Info: KBandInput_1: "KBandIPsubAffine" instantiated altera_msgdma "KBandInput_1"
Info: KBandOutput: "KBandIPsubAffine" instantiated altera_msgdma "KBandOutput"
Info: pio_0: Starting RTL generation for module 'KBandIPsubAffine_pio_0'
Info: pio_0:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=KBandIPsubAffine_pio_0 --dir=C:/Users/Duverney/AppData/Local/Temp/alt7809_5538505254745925747.dir/0003_pio_0_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/Duverney/AppData/Local/Temp/alt7809_5538505254745925747.dir/0003_pio_0_gen//KBandIPsubAffine_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'KBandIPsubAffine_pio_0'
Info: pio_0: "KBandIPsubAffine" instantiated altera_avalon_pio "pio_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "KBandIPsubAffine" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "KBandIPsubAffine" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: rst_controller: "KBandIPsubAffine" instantiated altera_reset_controller "rst_controller"
Info: dispatcher_internal: "KBandInput_1" instantiated modular_sgdma_dispatcher "dispatcher_internal"
Info: read_mstr_internal: "KBandInput_1" instantiated dma_read_master "read_mstr_internal"
Info: write_mstr_internal: "KBandOutput" instantiated dma_write_master "write_mstr_internal"
Info: mm_bridge_LW_m0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "mm_bridge_LW_m0_translator"
Info: KBandOutput_csr_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "KBandOutput_csr_translator"
Info: mm_bridge_LW_m0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "mm_bridge_LW_m0_agent"
Info: KBandOutput_csr_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "KBandOutput_csr_agent"
Info: KBandOutput_csr_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "KBandOutput_csr_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: mm_bridge_LW_m0_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "mm_bridge_LW_m0_limiter"
Info: Reusing file F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv
Info: KBandOutput_descriptor_slave_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "KBandOutput_descriptor_slave_cmd_width_adapter"
Info: Reusing file F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_002: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file F:/GitHub/KBandGlobalPSA/Quartus/designFiles/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info: KBandIPsubAffine: Done "KBandIPsubAffine" with 37 modules, 58 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
