// Seed: 1103435583
`timescale 1ps / 1ps
module module_0 (
    input id_1,
    input id_2,
    output logic id_3,
    input id_4,
    input logic id_5,
    output logic id_6,
    input id_7,
    input id_8,
    input id_9,
    output id_10,
    output logic id_11
);
  real id_12;
  assign id_10 = 1;
  type_17(
      1, 1, id_5 - id_10
  );
  assign id_5 = 1;
endmodule
