#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fe0dad03d60 .scope module, "tb" "tb" 2 19;
 .timescale -9 -9;
v0x7fe0dad1a150_0 .var/i "idx", 31 0;
v0x7fe0dad1a200_0 .var "in_50mhz", 0 0;
v0x7fe0dad1a2c0_0 .net "out_1hz", 0 0, v0x7fe0dad00b60_0;  1 drivers
v0x7fe0dad1a390_0 .var "tog", 0 0;
E_0x7fe0dad019c0 .event negedge, v0x7fe0dad00b60_0;
E_0x7fe0dad09a10 .event posedge, v0x7fe0dad00b60_0;
S_0x7fe0dad03ed0 .scope module, "DUT" "clk_50MHz_to_1Hz" 2 26, 2 81 0, S_0x7fe0dad03d60;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "clk_1hz";
    .port_info 1 /INPUT 1 "clk_50mhz";
v0x7fe0dad00b60_0 .var "clk_1hz", 0 0;
v0x7fe0dad19fe0_0 .net "clk_50mhz", 0 0, v0x7fe0dad1a200_0;  1 drivers
v0x7fe0dad1a080_0 .var "count", 24 0;
E_0x7fe0dad01180 .event posedge, v0x7fe0dad19fe0_0;
    .scope S_0x7fe0dad03ed0;
T_0 ;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x7fe0dad1a080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe0dad00b60_0, 0;
    %end;
    .thread T_0;
    .scope S_0x7fe0dad03ed0;
T_1 ;
    %wait E_0x7fe0dad01180;
    %load/vec4 v0x7fe0dad1a080_0;
    %cmpi/e 10, 0, 25;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x7fe0dad1a080_0, 0;
    %load/vec4 v0x7fe0dad00b60_0;
    %inv;
    %assign/vec4 v0x7fe0dad00b60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fe0dad1a080_0;
    %addi 1, 0, 25;
    %assign/vec4 v0x7fe0dad1a080_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fe0dad03d60;
T_2 ;
    %wait E_0x7fe0dad09a10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe0dad1a390_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fe0dad03d60;
T_3 ;
    %wait E_0x7fe0dad019c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe0dad1a390_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fe0dad03d60;
T_4 ;
    %vpi_call 2 40 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fe0dad03d60 {0 0 0};
    %vpi_call 2 42 "$write", "\012 test the clock converter\012" {0 0 0};
    %vpi_call 2 43 "$write", " @50 MHz, period = %2d ns  ,  changes every %2d ns\012\012", 32'sb00000000000000000000000000010100, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 45 "$write", " 50 MHz  |  1 Hz  |         $time(ns)\012" {0 0 0};
    %vpi_call 2 46 "$write", " ------------------\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe0dad1a200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe0dad1a390_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe0dad1a150_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x7fe0dad1a150_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_4.1, 5;
    %delay 10, 0;
    %load/vec4 v0x7fe0dad1a200_0;
    %inv;
    %store/vec4 v0x7fe0dad1a200_0, 0, 1;
    %vpi_call 2 54 "$write", "    %1b    |    %1b   |   %4t\012", v0x7fe0dad1a200_0, v0x7fe0dad1a2c0_0, $time {0 0 0};
    %load/vec4 v0x7fe0dad1a150_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe0dad1a150_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call 2 72 "$write", "\012\012\011\011 ~ ~ ~ TEST COMPLETE ~ ~ ~\012\012" {0 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "clk_50MHz_to_1Hz.v";
