# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../mux4.gen/sources_1/bd/mux4/ipshared/b12d/src/mux2.v" \
"../../../../mux4.gen/sources_1/bd/mux4/ip/mux4_mux2_0_0/sim/mux4_mux2_0_0.v" \
"../../../../mux4.gen/sources_1/bd/mux4/ip/mux4_mux2_0_1/sim/mux4_mux2_0_1.v" \
"../../../../mux4.gen/sources_1/bd/mux4/ip/mux4_mux2_0_2/sim/mux4_mux2_0_2.v" \
"../../../../mux4.gen/sources_1/bd/mux4/sim/mux4.v" \
"../../../../mux4.gen/sources_1/bd/mux4/hdl/mux4_wrapper.v" \
"../../../../mux4.srcs/sim_1/new/mux4_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
