0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/berkay/vprojects/StructuralInstruction/StructuralInstruction.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
C:/Users/berkay/vprojects/StructuralInstruction/StructuralInstruction.srcs/sim_1/new/register_instruction.sv,1654172854,systemVerilog,,,,register_instruction,,uvm,,,,,,
C:/Users/berkay/vprojects/StructuralInstruction/StructuralInstruction.srcs/sources_1/new/ALU.sv,1654109284,systemVerilog,,C:/Users/berkay/vprojects/StructuralInstruction/StructuralInstruction.srcs/sources_1/new/NBitFullAdder.sv,,ALU,,uvm,,,,,,
C:/Users/berkay/vprojects/StructuralInstruction/StructuralInstruction.srcs/sources_1/new/NBitFullAdder.sv,1654089181,systemVerilog,,C:/Users/berkay/vprojects/StructuralInstruction/StructuralInstruction.srcs/sources_1/new/fulladder.sv,,NBitFullAdder,,uvm,,,,,,
C:/Users/berkay/vprojects/StructuralInstruction/StructuralInstruction.srcs/sources_1/new/fulladder.sv,1654089201,systemVerilog,,C:/Users/berkay/vprojects/StructuralInstruction/StructuralInstruction.srcs/sources_1/new/instruction.sv,,fulladder,,uvm,,,,,,
C:/Users/berkay/vprojects/StructuralInstruction/StructuralInstruction.srcs/sources_1/new/instruction.sv,1654163380,systemVerilog,,C:/Users/berkay/vprojects/StructuralInstruction/StructuralInstruction.srcs/sources_1/new/mux2.sv,,instruction,,uvm,,,,,,
C:/Users/berkay/vprojects/StructuralInstruction/StructuralInstruction.srcs/sources_1/new/mux2.sv,1654089216,systemVerilog,,C:/Users/berkay/vprojects/StructuralInstruction/StructuralInstruction.srcs/sources_1/new/mux4.sv,,mux2,,uvm,,,,,,
C:/Users/berkay/vprojects/StructuralInstruction/StructuralInstruction.srcs/sources_1/new/mux4.sv,1654089225,systemVerilog,,C:/Users/berkay/vprojects/StructuralInstruction/StructuralInstruction.srcs/sources_1/new/registerFile.sv,,mux4,,uvm,,,,,,
C:/Users/berkay/vprojects/StructuralInstruction/StructuralInstruction.srcs/sources_1/new/registerFile.sv,1654108207,systemVerilog,,C:/Users/berkay/vprojects/StructuralInstruction/StructuralInstruction.srcs/sim_1/new/register_instruction.sv,,registerFile,,uvm,,,,,,
