
IO_Tile_1_31

 (14 2)  (90 499)  (90 499)  routing T_1_31.span4_horz_l_13 <X> T_1_31.span4_vert_7
 (15 14)  (91 511)  (91 511)  IO control bit: HIPBIOUP_extra_padeb_test_1

 (14 15)  (90 510)  (90 510)  IO control bit: HIPBIOUP_extra_padeb_test_0



IO_Tile_2_31

 (15 14)  (145 511)  (145 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (144 510)  (144 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_3_31

 (15 14)  (199 511)  (199 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (198 510)  (198 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_4_31

 (15 14)  (253 511)  (253 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (252 510)  (252 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_5_31

 (15 14)  (307 511)  (307 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (306 510)  (306 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_6_31

 (15 4)  (361 500)  (361 500)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 wire_gbuf/in
 (14 5)  (360 501)  (360 501)  routing T_6_31.lc_trk_g1_0 <X> T_6_31.wire_gbuf/in
 (4 8)  (340 504)  (340 504)  routing T_6_31.span12_vert_0 <X> T_6_31.lc_trk_g1_0
 (4 9)  (340 505)  (340 505)  routing T_6_31.span12_vert_0 <X> T_6_31.lc_trk_g1_0
 (5 9)  (341 505)  (341 505)  routing T_6_31.span12_vert_0 <X> T_6_31.lc_trk_g1_0
 (7 9)  (343 505)  (343 505)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_0 lc_trk_g1_0
 (15 14)  (361 511)  (361 511)  IO control bit: GIOLEFT0_extra_padeb_test_1

 (14 15)  (360 510)  (360 510)  IO control bit: GIOLEFT0_extra_padeb_test_0



IO_Tile_7_31

 (15 14)  (403 511)  (403 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (402 510)  (402 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_8_31

 (15 14)  (457 511)  (457 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (456 510)  (456 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_9_31

 (15 14)  (511 511)  (511 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (510 510)  (510 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_10_31

 (15 14)  (565 511)  (565 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (564 510)  (564 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_11_31

 (15 14)  (619 511)  (619 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (618 510)  (618 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_12_31

 (15 4)  (673 500)  (673 500)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 wire_gbuf/in
 (14 5)  (672 501)  (672 501)  routing T_12_31.lc_trk_g1_0 <X> T_12_31.wire_gbuf/in
 (2 6)  (662 503)  (662 503)  IO control bit: GIOUP1_REN_1

 (3 9)  (663 505)  (663 505)  IO control bit: GIOUP1_IE_1

 (5 9)  (653 505)  (653 505)  routing T_12_31.span4_vert_16 <X> T_12_31.lc_trk_g1_0
 (6 9)  (654 505)  (654 505)  routing T_12_31.span4_vert_16 <X> T_12_31.lc_trk_g1_0
 (7 9)  (655 505)  (655 505)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_16 lc_trk_g1_0
 (15 12)  (673 508)  (673 508)  IO control bit: GIOUP1_cf_bit_39

 (17 13)  (641 509)  (641 509)  IOB_1 IO Functioning bit
 (15 14)  (673 511)  (673 511)  IO control bit: GIOUP1_extra_padeb_test_1

 (14 15)  (672 510)  (672 510)  IO control bit: GIOUP1_extra_padeb_test_0



IO_Tile_13_31

 (15 4)  (731 500)  (731 500)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 wire_gbuf/in
 (14 5)  (730 501)  (730 501)  routing T_13_31.lc_trk_g1_0 <X> T_13_31.wire_gbuf/in
 (4 8)  (710 504)  (710 504)  routing T_13_31.span12_vert_0 <X> T_13_31.lc_trk_g1_0
 (4 9)  (710 505)  (710 505)  routing T_13_31.span12_vert_0 <X> T_13_31.lc_trk_g1_0
 (5 9)  (711 505)  (711 505)  routing T_13_31.span12_vert_0 <X> T_13_31.lc_trk_g1_0
 (7 9)  (713 505)  (713 505)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_0 lc_trk_g1_0
 (15 14)  (731 511)  (731 511)  IO control bit: GIOUP0_extra_padeb_test_1

 (14 15)  (730 510)  (730 510)  IO control bit: GIOUP0_extra_padeb_test_0



IO_Tile_14_31

 (15 14)  (785 511)  (785 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (784 510)  (784 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_15_31

 (15 14)  (839 511)  (839 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (838 510)  (838 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_16_31

 (15 14)  (893 511)  (893 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (892 510)  (892 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_17_31

 (15 14)  (947 511)  (947 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (946 510)  (946 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_18_31

 (15 14)  (1001 511)  (1001 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (1000 510)  (1000 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_19_31

 (14 4)  (1054 500)  (1054 500)  routing T_19_31.lc_trk_g0_7 <X> T_19_31.wire_gbuf/in
 (15 4)  (1055 500)  (1055 500)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (15 5)  (1055 501)  (1055 501)  routing T_19_31.lc_trk_g0_7 <X> T_19_31.wire_gbuf/in
 (6 6)  (1036 503)  (1036 503)  routing T_19_31.span12_vert_15 <X> T_19_31.lc_trk_g0_7
 (7 6)  (1037 503)  (1037 503)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_15 lc_trk_g0_7
 (15 14)  (1055 511)  (1055 511)  IO control bit: GIORIGHT0_extra_padeb_test_1

 (14 15)  (1054 510)  (1054 510)  IO control bit: GIORIGHT0_extra_padeb_test_0



IO_Tile_20_31

 (15 14)  (1097 511)  (1097 511)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (1096 510)  (1096 510)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_21_31

 (15 14)  (1151 511)  (1151 511)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (1150 510)  (1150 510)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_22_31

 (15 14)  (1205 511)  (1205 511)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (1204 510)  (1204 510)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_23_31

 (15 14)  (1259 511)  (1259 511)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (1258 510)  (1258 510)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_24_31

 (15 14)  (1313 511)  (1313 511)  IO control bit: HIPBIOUP_extra_padeb_test_1

 (14 15)  (1312 510)  (1312 510)  IO control bit: HIPBIOUP_extra_padeb_test_0



IpCon_Tile_0_30

 (36 0)  (36 480)  (36 480)  LC_0 Logic Functioning bit
 (37 0)  (37 480)  (37 480)  LC_0 Logic Functioning bit
 (42 0)  (42 480)  (42 480)  LC_0 Logic Functioning bit
 (43 0)  (43 480)  (43 480)  LC_0 Logic Functioning bit
 (50 0)  (50 480)  (50 480)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 481)  (36 481)  LC_0 Logic Functioning bit
 (37 1)  (37 481)  (37 481)  LC_0 Logic Functioning bit
 (42 1)  (42 481)  (42 481)  LC_0 Logic Functioning bit
 (43 1)  (43 481)  (43 481)  LC_0 Logic Functioning bit
 (36 2)  (36 482)  (36 482)  LC_1 Logic Functioning bit
 (37 2)  (37 482)  (37 482)  LC_1 Logic Functioning bit
 (42 2)  (42 482)  (42 482)  LC_1 Logic Functioning bit
 (43 2)  (43 482)  (43 482)  LC_1 Logic Functioning bit
 (50 2)  (50 482)  (50 482)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 483)  (36 483)  LC_1 Logic Functioning bit
 (37 3)  (37 483)  (37 483)  LC_1 Logic Functioning bit
 (42 3)  (42 483)  (42 483)  LC_1 Logic Functioning bit
 (43 3)  (43 483)  (43 483)  LC_1 Logic Functioning bit
 (36 4)  (36 484)  (36 484)  LC_2 Logic Functioning bit
 (37 4)  (37 484)  (37 484)  LC_2 Logic Functioning bit
 (42 4)  (42 484)  (42 484)  LC_2 Logic Functioning bit
 (43 4)  (43 484)  (43 484)  LC_2 Logic Functioning bit
 (50 4)  (50 484)  (50 484)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 485)  (36 485)  LC_2 Logic Functioning bit
 (37 5)  (37 485)  (37 485)  LC_2 Logic Functioning bit
 (42 5)  (42 485)  (42 485)  LC_2 Logic Functioning bit
 (43 5)  (43 485)  (43 485)  LC_2 Logic Functioning bit
 (36 6)  (36 486)  (36 486)  LC_3 Logic Functioning bit
 (37 6)  (37 486)  (37 486)  LC_3 Logic Functioning bit
 (42 6)  (42 486)  (42 486)  LC_3 Logic Functioning bit
 (43 6)  (43 486)  (43 486)  LC_3 Logic Functioning bit
 (50 6)  (50 486)  (50 486)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 487)  (36 487)  LC_3 Logic Functioning bit
 (37 7)  (37 487)  (37 487)  LC_3 Logic Functioning bit
 (42 7)  (42 487)  (42 487)  LC_3 Logic Functioning bit
 (43 7)  (43 487)  (43 487)  LC_3 Logic Functioning bit
 (36 8)  (36 488)  (36 488)  LC_4 Logic Functioning bit
 (37 8)  (37 488)  (37 488)  LC_4 Logic Functioning bit
 (42 8)  (42 488)  (42 488)  LC_4 Logic Functioning bit
 (43 8)  (43 488)  (43 488)  LC_4 Logic Functioning bit
 (50 8)  (50 488)  (50 488)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 489)  (36 489)  LC_4 Logic Functioning bit
 (37 9)  (37 489)  (37 489)  LC_4 Logic Functioning bit
 (42 9)  (42 489)  (42 489)  LC_4 Logic Functioning bit
 (43 9)  (43 489)  (43 489)  LC_4 Logic Functioning bit
 (36 10)  (36 490)  (36 490)  LC_5 Logic Functioning bit
 (37 10)  (37 490)  (37 490)  LC_5 Logic Functioning bit
 (42 10)  (42 490)  (42 490)  LC_5 Logic Functioning bit
 (43 10)  (43 490)  (43 490)  LC_5 Logic Functioning bit
 (50 10)  (50 490)  (50 490)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 491)  (36 491)  LC_5 Logic Functioning bit
 (37 11)  (37 491)  (37 491)  LC_5 Logic Functioning bit
 (42 11)  (42 491)  (42 491)  LC_5 Logic Functioning bit
 (43 11)  (43 491)  (43 491)  LC_5 Logic Functioning bit
 (36 12)  (36 492)  (36 492)  LC_6 Logic Functioning bit
 (37 12)  (37 492)  (37 492)  LC_6 Logic Functioning bit
 (42 12)  (42 492)  (42 492)  LC_6 Logic Functioning bit
 (43 12)  (43 492)  (43 492)  LC_6 Logic Functioning bit
 (50 12)  (50 492)  (50 492)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 493)  (36 493)  LC_6 Logic Functioning bit
 (37 13)  (37 493)  (37 493)  LC_6 Logic Functioning bit
 (42 13)  (42 493)  (42 493)  LC_6 Logic Functioning bit
 (43 13)  (43 493)  (43 493)  LC_6 Logic Functioning bit
 (36 14)  (36 494)  (36 494)  LC_7 Logic Functioning bit
 (37 14)  (37 494)  (37 494)  LC_7 Logic Functioning bit
 (42 14)  (42 494)  (42 494)  LC_7 Logic Functioning bit
 (43 14)  (43 494)  (43 494)  LC_7 Logic Functioning bit
 (50 14)  (50 494)  (50 494)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 495)  (36 495)  LC_7 Logic Functioning bit
 (37 15)  (37 495)  (37 495)  LC_7 Logic Functioning bit
 (42 15)  (42 495)  (42 495)  LC_7 Logic Functioning bit
 (43 15)  (43 495)  (43 495)  LC_7 Logic Functioning bit


LogicTile_1_30

 (15 0)  (69 480)  (69 480)  routing T_1_30.bot_op_1 <X> T_1_30.lc_trk_g0_1
 (17 0)  (71 480)  (71 480)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (25 0)  (79 480)  (79 480)  routing T_1_30.sp4_v_b_10 <X> T_1_30.lc_trk_g0_2
 (27 0)  (81 480)  (81 480)  routing T_1_30.lc_trk_g1_4 <X> T_1_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 480)  (83 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (84 480)  (84 480)  routing T_1_30.lc_trk_g1_4 <X> T_1_30.wire_logic_cluster/lc_0/in_1
 (32 0)  (86 480)  (86 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (88 480)  (88 480)  routing T_1_30.lc_trk_g1_2 <X> T_1_30.wire_logic_cluster/lc_0/in_3
 (35 0)  (89 480)  (89 480)  routing T_1_30.lc_trk_g2_6 <X> T_1_30.input_2_0
 (37 0)  (91 480)  (91 480)  LC_0 Logic Functioning bit
 (39 0)  (93 480)  (93 480)  LC_0 Logic Functioning bit
 (41 0)  (95 480)  (95 480)  LC_0 Logic Functioning bit
 (43 0)  (97 480)  (97 480)  LC_0 Logic Functioning bit
 (48 0)  (102 480)  (102 480)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (22 1)  (76 481)  (76 481)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (77 481)  (77 481)  routing T_1_30.sp4_v_b_10 <X> T_1_30.lc_trk_g0_2
 (25 1)  (79 481)  (79 481)  routing T_1_30.sp4_v_b_10 <X> T_1_30.lc_trk_g0_2
 (26 1)  (80 481)  (80 481)  routing T_1_30.lc_trk_g1_3 <X> T_1_30.wire_logic_cluster/lc_0/in_0
 (27 1)  (81 481)  (81 481)  routing T_1_30.lc_trk_g1_3 <X> T_1_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (83 481)  (83 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (85 481)  (85 481)  routing T_1_30.lc_trk_g1_2 <X> T_1_30.wire_logic_cluster/lc_0/in_3
 (32 1)  (86 481)  (86 481)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (87 481)  (87 481)  routing T_1_30.lc_trk_g2_6 <X> T_1_30.input_2_0
 (35 1)  (89 481)  (89 481)  routing T_1_30.lc_trk_g2_6 <X> T_1_30.input_2_0
 (36 1)  (90 481)  (90 481)  LC_0 Logic Functioning bit
 (38 1)  (92 481)  (92 481)  LC_0 Logic Functioning bit
 (40 1)  (94 481)  (94 481)  LC_0 Logic Functioning bit
 (42 1)  (96 481)  (96 481)  LC_0 Logic Functioning bit
 (0 2)  (54 482)  (54 482)  routing T_1_30.glb_netwk_7 <X> T_1_30.wire_logic_cluster/lc_7/clk
 (1 2)  (55 482)  (55 482)  routing T_1_30.glb_netwk_7 <X> T_1_30.wire_logic_cluster/lc_7/clk
 (2 2)  (56 482)  (56 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (71 482)  (71 482)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (72 482)  (72 482)  routing T_1_30.bnr_op_5 <X> T_1_30.lc_trk_g0_5
 (21 2)  (75 482)  (75 482)  routing T_1_30.bnr_op_7 <X> T_1_30.lc_trk_g0_7
 (22 2)  (76 482)  (76 482)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (29 2)  (83 482)  (83 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (85 482)  (85 482)  routing T_1_30.lc_trk_g2_6 <X> T_1_30.wire_logic_cluster/lc_1/in_3
 (32 2)  (86 482)  (86 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (87 482)  (87 482)  routing T_1_30.lc_trk_g2_6 <X> T_1_30.wire_logic_cluster/lc_1/in_3
 (41 2)  (95 482)  (95 482)  LC_1 Logic Functioning bit
 (43 2)  (97 482)  (97 482)  LC_1 Logic Functioning bit
 (0 3)  (54 483)  (54 483)  routing T_1_30.glb_netwk_7 <X> T_1_30.wire_logic_cluster/lc_7/clk
 (18 3)  (72 483)  (72 483)  routing T_1_30.bnr_op_5 <X> T_1_30.lc_trk_g0_5
 (21 3)  (75 483)  (75 483)  routing T_1_30.bnr_op_7 <X> T_1_30.lc_trk_g0_7
 (26 3)  (80 483)  (80 483)  routing T_1_30.lc_trk_g1_2 <X> T_1_30.wire_logic_cluster/lc_1/in_0
 (27 3)  (81 483)  (81 483)  routing T_1_30.lc_trk_g1_2 <X> T_1_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (83 483)  (83 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (84 483)  (84 483)  routing T_1_30.lc_trk_g0_2 <X> T_1_30.wire_logic_cluster/lc_1/in_1
 (31 3)  (85 483)  (85 483)  routing T_1_30.lc_trk_g2_6 <X> T_1_30.wire_logic_cluster/lc_1/in_3
 (36 3)  (90 483)  (90 483)  LC_1 Logic Functioning bit
 (37 3)  (91 483)  (91 483)  LC_1 Logic Functioning bit
 (38 3)  (92 483)  (92 483)  LC_1 Logic Functioning bit
 (39 3)  (93 483)  (93 483)  LC_1 Logic Functioning bit
 (40 3)  (94 483)  (94 483)  LC_1 Logic Functioning bit
 (42 3)  (96 483)  (96 483)  LC_1 Logic Functioning bit
 (53 3)  (107 483)  (107 483)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (17 4)  (71 484)  (71 484)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 4)  (76 484)  (76 484)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (25 4)  (79 484)  (79 484)  routing T_1_30.wire_logic_cluster/lc_2/out <X> T_1_30.lc_trk_g1_2
 (26 4)  (80 484)  (80 484)  routing T_1_30.lc_trk_g1_7 <X> T_1_30.wire_logic_cluster/lc_2/in_0
 (29 4)  (83 484)  (83 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (84 484)  (84 484)  routing T_1_30.lc_trk_g0_7 <X> T_1_30.wire_logic_cluster/lc_2/in_1
 (31 4)  (85 484)  (85 484)  routing T_1_30.lc_trk_g3_6 <X> T_1_30.wire_logic_cluster/lc_2/in_3
 (32 4)  (86 484)  (86 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (87 484)  (87 484)  routing T_1_30.lc_trk_g3_6 <X> T_1_30.wire_logic_cluster/lc_2/in_3
 (34 4)  (88 484)  (88 484)  routing T_1_30.lc_trk_g3_6 <X> T_1_30.wire_logic_cluster/lc_2/in_3
 (35 4)  (89 484)  (89 484)  routing T_1_30.lc_trk_g3_5 <X> T_1_30.input_2_2
 (37 4)  (91 484)  (91 484)  LC_2 Logic Functioning bit
 (45 4)  (99 484)  (99 484)  LC_2 Logic Functioning bit
 (52 4)  (106 484)  (106 484)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (22 5)  (76 485)  (76 485)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (80 485)  (80 485)  routing T_1_30.lc_trk_g1_7 <X> T_1_30.wire_logic_cluster/lc_2/in_0
 (27 5)  (81 485)  (81 485)  routing T_1_30.lc_trk_g1_7 <X> T_1_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (83 485)  (83 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (84 485)  (84 485)  routing T_1_30.lc_trk_g0_7 <X> T_1_30.wire_logic_cluster/lc_2/in_1
 (31 5)  (85 485)  (85 485)  routing T_1_30.lc_trk_g3_6 <X> T_1_30.wire_logic_cluster/lc_2/in_3
 (32 5)  (86 485)  (86 485)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (87 485)  (87 485)  routing T_1_30.lc_trk_g3_5 <X> T_1_30.input_2_2
 (34 5)  (88 485)  (88 485)  routing T_1_30.lc_trk_g3_5 <X> T_1_30.input_2_2
 (36 5)  (90 485)  (90 485)  LC_2 Logic Functioning bit
 (38 5)  (92 485)  (92 485)  LC_2 Logic Functioning bit
 (41 5)  (95 485)  (95 485)  LC_2 Logic Functioning bit
 (14 6)  (68 486)  (68 486)  routing T_1_30.sp4_v_b_4 <X> T_1_30.lc_trk_g1_4
 (22 6)  (76 486)  (76 486)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (77 486)  (77 486)  routing T_1_30.sp4_v_b_23 <X> T_1_30.lc_trk_g1_7
 (24 6)  (78 486)  (78 486)  routing T_1_30.sp4_v_b_23 <X> T_1_30.lc_trk_g1_7
 (25 6)  (79 486)  (79 486)  routing T_1_30.wire_logic_cluster/lc_6/out <X> T_1_30.lc_trk_g1_6
 (16 7)  (70 487)  (70 487)  routing T_1_30.sp4_v_b_4 <X> T_1_30.lc_trk_g1_4
 (17 7)  (71 487)  (71 487)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (22 7)  (76 487)  (76 487)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (3 8)  (57 488)  (57 488)  routing T_1_30.sp12_h_r_1 <X> T_1_30.sp12_v_b_1
 (25 8)  (79 488)  (79 488)  routing T_1_30.rgt_op_2 <X> T_1_30.lc_trk_g2_2
 (29 8)  (83 488)  (83 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (85 488)  (85 488)  routing T_1_30.lc_trk_g2_7 <X> T_1_30.wire_logic_cluster/lc_4/in_3
 (32 8)  (86 488)  (86 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (87 488)  (87 488)  routing T_1_30.lc_trk_g2_7 <X> T_1_30.wire_logic_cluster/lc_4/in_3
 (37 8)  (91 488)  (91 488)  LC_4 Logic Functioning bit
 (45 8)  (99 488)  (99 488)  LC_4 Logic Functioning bit
 (46 8)  (100 488)  (100 488)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (3 9)  (57 489)  (57 489)  routing T_1_30.sp12_h_r_1 <X> T_1_30.sp12_v_b_1
 (22 9)  (76 489)  (76 489)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (78 489)  (78 489)  routing T_1_30.rgt_op_2 <X> T_1_30.lc_trk_g2_2
 (26 9)  (80 489)  (80 489)  routing T_1_30.lc_trk_g2_2 <X> T_1_30.wire_logic_cluster/lc_4/in_0
 (28 9)  (82 489)  (82 489)  routing T_1_30.lc_trk_g2_2 <X> T_1_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (83 489)  (83 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (85 489)  (85 489)  routing T_1_30.lc_trk_g2_7 <X> T_1_30.wire_logic_cluster/lc_4/in_3
 (32 9)  (86 489)  (86 489)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (88 489)  (88 489)  routing T_1_30.lc_trk_g1_1 <X> T_1_30.input_2_4
 (37 9)  (91 489)  (91 489)  LC_4 Logic Functioning bit
 (40 9)  (94 489)  (94 489)  LC_4 Logic Functioning bit
 (42 9)  (96 489)  (96 489)  LC_4 Logic Functioning bit
 (46 9)  (100 489)  (100 489)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (22 10)  (76 490)  (76 490)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (79 490)  (79 490)  routing T_1_30.sp4_h_r_46 <X> T_1_30.lc_trk_g2_6
 (29 10)  (83 490)  (83 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (85 490)  (85 490)  routing T_1_30.lc_trk_g2_6 <X> T_1_30.wire_logic_cluster/lc_5/in_3
 (32 10)  (86 490)  (86 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (87 490)  (87 490)  routing T_1_30.lc_trk_g2_6 <X> T_1_30.wire_logic_cluster/lc_5/in_3
 (36 10)  (90 490)  (90 490)  LC_5 Logic Functioning bit
 (38 10)  (92 490)  (92 490)  LC_5 Logic Functioning bit
 (21 11)  (75 491)  (75 491)  routing T_1_30.sp4_r_v_b_39 <X> T_1_30.lc_trk_g2_7
 (22 11)  (76 491)  (76 491)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (77 491)  (77 491)  routing T_1_30.sp4_h_r_46 <X> T_1_30.lc_trk_g2_6
 (24 11)  (78 491)  (78 491)  routing T_1_30.sp4_h_r_46 <X> T_1_30.lc_trk_g2_6
 (25 11)  (79 491)  (79 491)  routing T_1_30.sp4_h_r_46 <X> T_1_30.lc_trk_g2_6
 (30 11)  (84 491)  (84 491)  routing T_1_30.lc_trk_g0_2 <X> T_1_30.wire_logic_cluster/lc_5/in_1
 (31 11)  (85 491)  (85 491)  routing T_1_30.lc_trk_g2_6 <X> T_1_30.wire_logic_cluster/lc_5/in_3
 (36 11)  (90 491)  (90 491)  LC_5 Logic Functioning bit
 (38 11)  (92 491)  (92 491)  LC_5 Logic Functioning bit
 (52 11)  (106 491)  (106 491)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (8 12)  (62 492)  (62 492)  routing T_1_30.sp4_v_b_10 <X> T_1_30.sp4_h_r_10
 (9 12)  (63 492)  (63 492)  routing T_1_30.sp4_v_b_10 <X> T_1_30.sp4_h_r_10
 (26 12)  (80 492)  (80 492)  routing T_1_30.lc_trk_g1_7 <X> T_1_30.wire_logic_cluster/lc_6/in_0
 (29 12)  (83 492)  (83 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (84 492)  (84 492)  routing T_1_30.lc_trk_g0_5 <X> T_1_30.wire_logic_cluster/lc_6/in_1
 (32 12)  (86 492)  (86 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (87 492)  (87 492)  routing T_1_30.lc_trk_g3_2 <X> T_1_30.wire_logic_cluster/lc_6/in_3
 (34 12)  (88 492)  (88 492)  routing T_1_30.lc_trk_g3_2 <X> T_1_30.wire_logic_cluster/lc_6/in_3
 (35 12)  (89 492)  (89 492)  routing T_1_30.lc_trk_g3_5 <X> T_1_30.input_2_6
 (37 12)  (91 492)  (91 492)  LC_6 Logic Functioning bit
 (45 12)  (99 492)  (99 492)  LC_6 Logic Functioning bit
 (22 13)  (76 493)  (76 493)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (79 493)  (79 493)  routing T_1_30.sp4_r_v_b_42 <X> T_1_30.lc_trk_g3_2
 (26 13)  (80 493)  (80 493)  routing T_1_30.lc_trk_g1_7 <X> T_1_30.wire_logic_cluster/lc_6/in_0
 (27 13)  (81 493)  (81 493)  routing T_1_30.lc_trk_g1_7 <X> T_1_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (83 493)  (83 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (85 493)  (85 493)  routing T_1_30.lc_trk_g3_2 <X> T_1_30.wire_logic_cluster/lc_6/in_3
 (32 13)  (86 493)  (86 493)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (87 493)  (87 493)  routing T_1_30.lc_trk_g3_5 <X> T_1_30.input_2_6
 (34 13)  (88 493)  (88 493)  routing T_1_30.lc_trk_g3_5 <X> T_1_30.input_2_6
 (36 13)  (90 493)  (90 493)  LC_6 Logic Functioning bit
 (38 13)  (92 493)  (92 493)  LC_6 Logic Functioning bit
 (41 13)  (95 493)  (95 493)  LC_6 Logic Functioning bit
 (44 13)  (98 493)  (98 493)  LC_6 Logic Functioning bit
 (52 13)  (106 493)  (106 493)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (54 494)  (54 494)  routing T_1_30.glb_netwk_6 <X> T_1_30.wire_logic_cluster/lc_7/s_r
 (1 14)  (55 494)  (55 494)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (71 494)  (71 494)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (80 494)  (80 494)  routing T_1_30.lc_trk_g1_6 <X> T_1_30.wire_logic_cluster/lc_7/in_0
 (29 14)  (83 494)  (83 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (85 494)  (85 494)  routing T_1_30.lc_trk_g2_6 <X> T_1_30.wire_logic_cluster/lc_7/in_3
 (32 14)  (86 494)  (86 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (87 494)  (87 494)  routing T_1_30.lc_trk_g2_6 <X> T_1_30.wire_logic_cluster/lc_7/in_3
 (41 14)  (95 494)  (95 494)  LC_7 Logic Functioning bit
 (43 14)  (97 494)  (97 494)  LC_7 Logic Functioning bit
 (0 15)  (54 495)  (54 495)  routing T_1_30.glb_netwk_6 <X> T_1_30.wire_logic_cluster/lc_7/s_r
 (18 15)  (72 495)  (72 495)  routing T_1_30.sp4_r_v_b_45 <X> T_1_30.lc_trk_g3_5
 (22 15)  (76 495)  (76 495)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (79 495)  (79 495)  routing T_1_30.sp4_r_v_b_46 <X> T_1_30.lc_trk_g3_6
 (26 15)  (80 495)  (80 495)  routing T_1_30.lc_trk_g1_6 <X> T_1_30.wire_logic_cluster/lc_7/in_0
 (27 15)  (81 495)  (81 495)  routing T_1_30.lc_trk_g1_6 <X> T_1_30.wire_logic_cluster/lc_7/in_0
 (29 15)  (83 495)  (83 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (84 495)  (84 495)  routing T_1_30.lc_trk_g0_2 <X> T_1_30.wire_logic_cluster/lc_7/in_1
 (31 15)  (85 495)  (85 495)  routing T_1_30.lc_trk_g2_6 <X> T_1_30.wire_logic_cluster/lc_7/in_3
 (36 15)  (90 495)  (90 495)  LC_7 Logic Functioning bit
 (37 15)  (91 495)  (91 495)  LC_7 Logic Functioning bit
 (38 15)  (92 495)  (92 495)  LC_7 Logic Functioning bit
 (39 15)  (93 495)  (93 495)  LC_7 Logic Functioning bit
 (40 15)  (94 495)  (94 495)  LC_7 Logic Functioning bit
 (42 15)  (96 495)  (96 495)  LC_7 Logic Functioning bit
 (53 15)  (107 495)  (107 495)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_2_30

 (14 0)  (122 480)  (122 480)  routing T_2_30.sp4_v_b_0 <X> T_2_30.lc_trk_g0_0
 (27 0)  (135 480)  (135 480)  routing T_2_30.lc_trk_g1_2 <X> T_2_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 480)  (137 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (140 480)  (140 480)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (144 480)  (144 480)  LC_0 Logic Functioning bit
 (37 0)  (145 480)  (145 480)  LC_0 Logic Functioning bit
 (38 0)  (146 480)  (146 480)  LC_0 Logic Functioning bit
 (39 0)  (147 480)  (147 480)  LC_0 Logic Functioning bit
 (44 0)  (152 480)  (152 480)  LC_0 Logic Functioning bit
 (16 1)  (124 481)  (124 481)  routing T_2_30.sp4_v_b_0 <X> T_2_30.lc_trk_g0_0
 (17 1)  (125 481)  (125 481)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (30 1)  (138 481)  (138 481)  routing T_2_30.lc_trk_g1_2 <X> T_2_30.wire_logic_cluster/lc_0/in_1
 (40 1)  (148 481)  (148 481)  LC_0 Logic Functioning bit
 (41 1)  (149 481)  (149 481)  LC_0 Logic Functioning bit
 (42 1)  (150 481)  (150 481)  LC_0 Logic Functioning bit
 (43 1)  (151 481)  (151 481)  LC_0 Logic Functioning bit
 (49 1)  (157 481)  (157 481)  Carry_In_Mux bit 

 (0 2)  (108 482)  (108 482)  routing T_2_30.glb_netwk_7 <X> T_2_30.wire_logic_cluster/lc_7/clk
 (1 2)  (109 482)  (109 482)  routing T_2_30.glb_netwk_7 <X> T_2_30.wire_logic_cluster/lc_7/clk
 (2 2)  (110 482)  (110 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (122 482)  (122 482)  routing T_2_30.lft_op_4 <X> T_2_30.lc_trk_g0_4
 (21 2)  (129 482)  (129 482)  routing T_2_30.sp4_h_l_10 <X> T_2_30.lc_trk_g0_7
 (22 2)  (130 482)  (130 482)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (131 482)  (131 482)  routing T_2_30.sp4_h_l_10 <X> T_2_30.lc_trk_g0_7
 (24 2)  (132 482)  (132 482)  routing T_2_30.sp4_h_l_10 <X> T_2_30.lc_trk_g0_7
 (27 2)  (135 482)  (135 482)  routing T_2_30.lc_trk_g1_1 <X> T_2_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 482)  (137 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (140 482)  (140 482)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (144 482)  (144 482)  LC_1 Logic Functioning bit
 (37 2)  (145 482)  (145 482)  LC_1 Logic Functioning bit
 (38 2)  (146 482)  (146 482)  LC_1 Logic Functioning bit
 (39 2)  (147 482)  (147 482)  LC_1 Logic Functioning bit
 (44 2)  (152 482)  (152 482)  LC_1 Logic Functioning bit
 (0 3)  (108 483)  (108 483)  routing T_2_30.glb_netwk_7 <X> T_2_30.wire_logic_cluster/lc_7/clk
 (15 3)  (123 483)  (123 483)  routing T_2_30.lft_op_4 <X> T_2_30.lc_trk_g0_4
 (17 3)  (125 483)  (125 483)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (21 3)  (129 483)  (129 483)  routing T_2_30.sp4_h_l_10 <X> T_2_30.lc_trk_g0_7
 (22 3)  (130 483)  (130 483)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (40 3)  (148 483)  (148 483)  LC_1 Logic Functioning bit
 (41 3)  (149 483)  (149 483)  LC_1 Logic Functioning bit
 (42 3)  (150 483)  (150 483)  LC_1 Logic Functioning bit
 (43 3)  (151 483)  (151 483)  LC_1 Logic Functioning bit
 (48 3)  (156 483)  (156 483)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (16 4)  (124 484)  (124 484)  routing T_2_30.sp4_v_b_9 <X> T_2_30.lc_trk_g1_1
 (17 4)  (125 484)  (125 484)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (126 484)  (126 484)  routing T_2_30.sp4_v_b_9 <X> T_2_30.lc_trk_g1_1
 (26 4)  (134 484)  (134 484)  routing T_2_30.lc_trk_g0_4 <X> T_2_30.wire_logic_cluster/lc_2/in_0
 (29 4)  (137 484)  (137 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (138 484)  (138 484)  routing T_2_30.lc_trk_g0_7 <X> T_2_30.wire_logic_cluster/lc_2/in_1
 (32 4)  (140 484)  (140 484)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (144 484)  (144 484)  LC_2 Logic Functioning bit
 (37 4)  (145 484)  (145 484)  LC_2 Logic Functioning bit
 (39 4)  (147 484)  (147 484)  LC_2 Logic Functioning bit
 (41 4)  (149 484)  (149 484)  LC_2 Logic Functioning bit
 (18 5)  (126 485)  (126 485)  routing T_2_30.sp4_v_b_9 <X> T_2_30.lc_trk_g1_1
 (22 5)  (130 485)  (130 485)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (131 485)  (131 485)  routing T_2_30.sp4_h_r_2 <X> T_2_30.lc_trk_g1_2
 (24 5)  (132 485)  (132 485)  routing T_2_30.sp4_h_r_2 <X> T_2_30.lc_trk_g1_2
 (25 5)  (133 485)  (133 485)  routing T_2_30.sp4_h_r_2 <X> T_2_30.lc_trk_g1_2
 (29 5)  (137 485)  (137 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (138 485)  (138 485)  routing T_2_30.lc_trk_g0_7 <X> T_2_30.wire_logic_cluster/lc_2/in_1
 (32 5)  (140 485)  (140 485)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (38 5)  (146 485)  (146 485)  LC_2 Logic Functioning bit
 (40 5)  (148 485)  (148 485)  LC_2 Logic Functioning bit
 (42 5)  (150 485)  (150 485)  LC_2 Logic Functioning bit
 (43 5)  (151 485)  (151 485)  LC_2 Logic Functioning bit
 (17 6)  (125 486)  (125 486)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (126 486)  (126 486)  routing T_2_30.wire_logic_cluster/lc_5/out <X> T_2_30.lc_trk_g1_5
 (25 6)  (133 486)  (133 486)  routing T_2_30.sp4_v_b_6 <X> T_2_30.lc_trk_g1_6
 (22 7)  (130 487)  (130 487)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (131 487)  (131 487)  routing T_2_30.sp4_v_b_6 <X> T_2_30.lc_trk_g1_6
 (17 8)  (125 488)  (125 488)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (126 489)  (126 489)  routing T_2_30.sp4_r_v_b_33 <X> T_2_30.lc_trk_g2_1
 (0 10)  (108 490)  (108 490)  routing T_2_30.glb_netwk_6 <X> T_2_30.glb2local_2
 (1 10)  (109 490)  (109 490)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_6 glb2local_2
 (26 10)  (134 490)  (134 490)  routing T_2_30.lc_trk_g1_6 <X> T_2_30.wire_logic_cluster/lc_5/in_0
 (27 10)  (135 490)  (135 490)  routing T_2_30.lc_trk_g1_5 <X> T_2_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 490)  (137 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (138 490)  (138 490)  routing T_2_30.lc_trk_g1_5 <X> T_2_30.wire_logic_cluster/lc_5/in_1
 (31 10)  (139 490)  (139 490)  routing T_2_30.lc_trk_g0_6 <X> T_2_30.wire_logic_cluster/lc_5/in_3
 (32 10)  (140 490)  (140 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (41 10)  (149 490)  (149 490)  LC_5 Logic Functioning bit
 (45 10)  (153 490)  (153 490)  LC_5 Logic Functioning bit
 (46 10)  (154 490)  (154 490)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (155 490)  (155 490)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (52 10)  (160 490)  (160 490)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (1 11)  (109 491)  (109 491)  routing T_2_30.glb_netwk_6 <X> T_2_30.glb2local_2
 (26 11)  (134 491)  (134 491)  routing T_2_30.lc_trk_g1_6 <X> T_2_30.wire_logic_cluster/lc_5/in_0
 (27 11)  (135 491)  (135 491)  routing T_2_30.lc_trk_g1_6 <X> T_2_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (137 491)  (137 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (139 491)  (139 491)  routing T_2_30.lc_trk_g0_6 <X> T_2_30.wire_logic_cluster/lc_5/in_3
 (32 11)  (140 491)  (140 491)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (141 491)  (141 491)  routing T_2_30.lc_trk_g2_1 <X> T_2_30.input_2_5
 (41 11)  (149 491)  (149 491)  LC_5 Logic Functioning bit
 (42 11)  (150 491)  (150 491)  LC_5 Logic Functioning bit
 (43 11)  (151 491)  (151 491)  LC_5 Logic Functioning bit
 (46 11)  (154 491)  (154 491)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (13 15)  (121 495)  (121 495)  routing T_2_30.sp4_v_b_6 <X> T_2_30.sp4_h_l_46


LogicTile_3_30

 (4 0)  (166 480)  (166 480)  routing T_3_30.sp4_h_l_37 <X> T_3_30.sp4_v_b_0
 (25 0)  (187 480)  (187 480)  routing T_3_30.bnr_op_2 <X> T_3_30.lc_trk_g0_2
 (26 0)  (188 480)  (188 480)  routing T_3_30.lc_trk_g2_6 <X> T_3_30.wire_logic_cluster/lc_0/in_0
 (31 0)  (193 480)  (193 480)  routing T_3_30.lc_trk_g0_5 <X> T_3_30.wire_logic_cluster/lc_0/in_3
 (32 0)  (194 480)  (194 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (198 480)  (198 480)  LC_0 Logic Functioning bit
 (37 0)  (199 480)  (199 480)  LC_0 Logic Functioning bit
 (38 0)  (200 480)  (200 480)  LC_0 Logic Functioning bit
 (39 0)  (201 480)  (201 480)  LC_0 Logic Functioning bit
 (41 0)  (203 480)  (203 480)  LC_0 Logic Functioning bit
 (43 0)  (205 480)  (205 480)  LC_0 Logic Functioning bit
 (5 1)  (167 481)  (167 481)  routing T_3_30.sp4_h_l_37 <X> T_3_30.sp4_v_b_0
 (22 1)  (184 481)  (184 481)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (187 481)  (187 481)  routing T_3_30.bnr_op_2 <X> T_3_30.lc_trk_g0_2
 (26 1)  (188 481)  (188 481)  routing T_3_30.lc_trk_g2_6 <X> T_3_30.wire_logic_cluster/lc_0/in_0
 (28 1)  (190 481)  (190 481)  routing T_3_30.lc_trk_g2_6 <X> T_3_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (191 481)  (191 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (198 481)  (198 481)  LC_0 Logic Functioning bit
 (37 1)  (199 481)  (199 481)  LC_0 Logic Functioning bit
 (38 1)  (200 481)  (200 481)  LC_0 Logic Functioning bit
 (39 1)  (201 481)  (201 481)  LC_0 Logic Functioning bit
 (40 1)  (202 481)  (202 481)  LC_0 Logic Functioning bit
 (42 1)  (204 481)  (204 481)  LC_0 Logic Functioning bit
 (53 1)  (215 481)  (215 481)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (17 2)  (179 482)  (179 482)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (28 2)  (190 482)  (190 482)  routing T_3_30.lc_trk_g2_0 <X> T_3_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 482)  (191 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (193 482)  (193 482)  routing T_3_30.lc_trk_g2_6 <X> T_3_30.wire_logic_cluster/lc_1/in_3
 (32 2)  (194 482)  (194 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (195 482)  (195 482)  routing T_3_30.lc_trk_g2_6 <X> T_3_30.wire_logic_cluster/lc_1/in_3
 (41 2)  (203 482)  (203 482)  LC_1 Logic Functioning bit
 (43 2)  (205 482)  (205 482)  LC_1 Logic Functioning bit
 (26 3)  (188 483)  (188 483)  routing T_3_30.lc_trk_g3_2 <X> T_3_30.wire_logic_cluster/lc_1/in_0
 (27 3)  (189 483)  (189 483)  routing T_3_30.lc_trk_g3_2 <X> T_3_30.wire_logic_cluster/lc_1/in_0
 (28 3)  (190 483)  (190 483)  routing T_3_30.lc_trk_g3_2 <X> T_3_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (191 483)  (191 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (193 483)  (193 483)  routing T_3_30.lc_trk_g2_6 <X> T_3_30.wire_logic_cluster/lc_1/in_3
 (36 3)  (198 483)  (198 483)  LC_1 Logic Functioning bit
 (37 3)  (199 483)  (199 483)  LC_1 Logic Functioning bit
 (38 3)  (200 483)  (200 483)  LC_1 Logic Functioning bit
 (39 3)  (201 483)  (201 483)  LC_1 Logic Functioning bit
 (41 3)  (203 483)  (203 483)  LC_1 Logic Functioning bit
 (43 3)  (205 483)  (205 483)  LC_1 Logic Functioning bit
 (17 4)  (179 484)  (179 484)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 4)  (184 484)  (184 484)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (25 4)  (187 484)  (187 484)  routing T_3_30.bnr_op_2 <X> T_3_30.lc_trk_g1_2
 (21 5)  (183 485)  (183 485)  routing T_3_30.sp4_r_v_b_27 <X> T_3_30.lc_trk_g1_3
 (22 5)  (184 485)  (184 485)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (187 485)  (187 485)  routing T_3_30.bnr_op_2 <X> T_3_30.lc_trk_g1_2
 (15 6)  (177 486)  (177 486)  routing T_3_30.sp4_h_r_21 <X> T_3_30.lc_trk_g1_5
 (16 6)  (178 486)  (178 486)  routing T_3_30.sp4_h_r_21 <X> T_3_30.lc_trk_g1_5
 (17 6)  (179 486)  (179 486)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (180 486)  (180 486)  routing T_3_30.sp4_h_r_21 <X> T_3_30.lc_trk_g1_5
 (26 6)  (188 486)  (188 486)  routing T_3_30.lc_trk_g2_5 <X> T_3_30.wire_logic_cluster/lc_3/in_0
 (27 6)  (189 486)  (189 486)  routing T_3_30.lc_trk_g1_1 <X> T_3_30.wire_logic_cluster/lc_3/in_1
 (29 6)  (191 486)  (191 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (194 486)  (194 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (196 486)  (196 486)  routing T_3_30.lc_trk_g1_3 <X> T_3_30.wire_logic_cluster/lc_3/in_3
 (40 6)  (202 486)  (202 486)  LC_3 Logic Functioning bit
 (47 6)  (209 486)  (209 486)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (18 7)  (180 487)  (180 487)  routing T_3_30.sp4_h_r_21 <X> T_3_30.lc_trk_g1_5
 (22 7)  (184 487)  (184 487)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (185 487)  (185 487)  routing T_3_30.sp12_h_l_21 <X> T_3_30.lc_trk_g1_6
 (25 7)  (187 487)  (187 487)  routing T_3_30.sp12_h_l_21 <X> T_3_30.lc_trk_g1_6
 (28 7)  (190 487)  (190 487)  routing T_3_30.lc_trk_g2_5 <X> T_3_30.wire_logic_cluster/lc_3/in_0
 (29 7)  (191 487)  (191 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (193 487)  (193 487)  routing T_3_30.lc_trk_g1_3 <X> T_3_30.wire_logic_cluster/lc_3/in_3
 (32 7)  (194 487)  (194 487)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (196 487)  (196 487)  routing T_3_30.lc_trk_g1_2 <X> T_3_30.input_2_3
 (35 7)  (197 487)  (197 487)  routing T_3_30.lc_trk_g1_2 <X> T_3_30.input_2_3
 (0 8)  (162 488)  (162 488)  routing T_3_30.glb_netwk_6 <X> T_3_30.glb2local_1
 (1 8)  (163 488)  (163 488)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (15 8)  (177 488)  (177 488)  routing T_3_30.sp4_v_t_28 <X> T_3_30.lc_trk_g2_1
 (16 8)  (178 488)  (178 488)  routing T_3_30.sp4_v_t_28 <X> T_3_30.lc_trk_g2_1
 (17 8)  (179 488)  (179 488)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (28 8)  (190 488)  (190 488)  routing T_3_30.lc_trk_g2_1 <X> T_3_30.wire_logic_cluster/lc_4/in_1
 (29 8)  (191 488)  (191 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (193 488)  (193 488)  routing T_3_30.lc_trk_g1_6 <X> T_3_30.wire_logic_cluster/lc_4/in_3
 (32 8)  (194 488)  (194 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (196 488)  (196 488)  routing T_3_30.lc_trk_g1_6 <X> T_3_30.wire_logic_cluster/lc_4/in_3
 (36 8)  (198 488)  (198 488)  LC_4 Logic Functioning bit
 (38 8)  (200 488)  (200 488)  LC_4 Logic Functioning bit
 (1 9)  (163 489)  (163 489)  routing T_3_30.glb_netwk_6 <X> T_3_30.glb2local_1
 (14 9)  (176 489)  (176 489)  routing T_3_30.sp4_r_v_b_32 <X> T_3_30.lc_trk_g2_0
 (17 9)  (179 489)  (179 489)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (26 9)  (188 489)  (188 489)  routing T_3_30.lc_trk_g0_2 <X> T_3_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (191 489)  (191 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (193 489)  (193 489)  routing T_3_30.lc_trk_g1_6 <X> T_3_30.wire_logic_cluster/lc_4/in_3
 (36 9)  (198 489)  (198 489)  LC_4 Logic Functioning bit
 (37 9)  (199 489)  (199 489)  LC_4 Logic Functioning bit
 (38 9)  (200 489)  (200 489)  LC_4 Logic Functioning bit
 (39 9)  (201 489)  (201 489)  LC_4 Logic Functioning bit
 (41 9)  (203 489)  (203 489)  LC_4 Logic Functioning bit
 (43 9)  (205 489)  (205 489)  LC_4 Logic Functioning bit
 (17 10)  (179 490)  (179 490)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (183 490)  (183 490)  routing T_3_30.sp4_v_t_26 <X> T_3_30.lc_trk_g2_7
 (22 10)  (184 490)  (184 490)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (185 490)  (185 490)  routing T_3_30.sp4_v_t_26 <X> T_3_30.lc_trk_g2_7
 (26 10)  (188 490)  (188 490)  routing T_3_30.lc_trk_g3_6 <X> T_3_30.wire_logic_cluster/lc_5/in_0
 (31 10)  (193 490)  (193 490)  routing T_3_30.lc_trk_g1_5 <X> T_3_30.wire_logic_cluster/lc_5/in_3
 (32 10)  (194 490)  (194 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (196 490)  (196 490)  routing T_3_30.lc_trk_g1_5 <X> T_3_30.wire_logic_cluster/lc_5/in_3
 (36 10)  (198 490)  (198 490)  LC_5 Logic Functioning bit
 (37 10)  (199 490)  (199 490)  LC_5 Logic Functioning bit
 (40 10)  (202 490)  (202 490)  LC_5 Logic Functioning bit
 (42 10)  (204 490)  (204 490)  LC_5 Logic Functioning bit
 (50 10)  (212 490)  (212 490)  Cascade bit: LH_LC05_inmux02_5

 (21 11)  (183 491)  (183 491)  routing T_3_30.sp4_v_t_26 <X> T_3_30.lc_trk_g2_7
 (22 11)  (184 491)  (184 491)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (188 491)  (188 491)  routing T_3_30.lc_trk_g3_6 <X> T_3_30.wire_logic_cluster/lc_5/in_0
 (27 11)  (189 491)  (189 491)  routing T_3_30.lc_trk_g3_6 <X> T_3_30.wire_logic_cluster/lc_5/in_0
 (28 11)  (190 491)  (190 491)  routing T_3_30.lc_trk_g3_6 <X> T_3_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (191 491)  (191 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (36 11)  (198 491)  (198 491)  LC_5 Logic Functioning bit
 (37 11)  (199 491)  (199 491)  LC_5 Logic Functioning bit
 (41 11)  (203 491)  (203 491)  LC_5 Logic Functioning bit
 (43 11)  (205 491)  (205 491)  LC_5 Logic Functioning bit
 (53 11)  (215 491)  (215 491)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (25 12)  (187 492)  (187 492)  routing T_3_30.sp4_h_r_34 <X> T_3_30.lc_trk_g3_2
 (26 12)  (188 492)  (188 492)  routing T_3_30.lc_trk_g2_6 <X> T_3_30.wire_logic_cluster/lc_6/in_0
 (32 12)  (194 492)  (194 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (195 492)  (195 492)  routing T_3_30.lc_trk_g3_2 <X> T_3_30.wire_logic_cluster/lc_6/in_3
 (34 12)  (196 492)  (196 492)  routing T_3_30.lc_trk_g3_2 <X> T_3_30.wire_logic_cluster/lc_6/in_3
 (35 12)  (197 492)  (197 492)  routing T_3_30.lc_trk_g3_5 <X> T_3_30.input_2_6
 (37 12)  (199 492)  (199 492)  LC_6 Logic Functioning bit
 (38 12)  (200 492)  (200 492)  LC_6 Logic Functioning bit
 (42 12)  (204 492)  (204 492)  LC_6 Logic Functioning bit
 (43 12)  (205 492)  (205 492)  LC_6 Logic Functioning bit
 (22 13)  (184 493)  (184 493)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (185 493)  (185 493)  routing T_3_30.sp4_h_r_34 <X> T_3_30.lc_trk_g3_2
 (24 13)  (186 493)  (186 493)  routing T_3_30.sp4_h_r_34 <X> T_3_30.lc_trk_g3_2
 (26 13)  (188 493)  (188 493)  routing T_3_30.lc_trk_g2_6 <X> T_3_30.wire_logic_cluster/lc_6/in_0
 (28 13)  (190 493)  (190 493)  routing T_3_30.lc_trk_g2_6 <X> T_3_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (191 493)  (191 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (193 493)  (193 493)  routing T_3_30.lc_trk_g3_2 <X> T_3_30.wire_logic_cluster/lc_6/in_3
 (32 13)  (194 493)  (194 493)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (195 493)  (195 493)  routing T_3_30.lc_trk_g3_5 <X> T_3_30.input_2_6
 (34 13)  (196 493)  (196 493)  routing T_3_30.lc_trk_g3_5 <X> T_3_30.input_2_6
 (36 13)  (198 493)  (198 493)  LC_6 Logic Functioning bit
 (39 13)  (201 493)  (201 493)  LC_6 Logic Functioning bit
 (42 13)  (204 493)  (204 493)  LC_6 Logic Functioning bit
 (43 13)  (205 493)  (205 493)  LC_6 Logic Functioning bit
 (17 14)  (179 494)  (179 494)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (25 14)  (187 494)  (187 494)  routing T_3_30.rgt_op_6 <X> T_3_30.lc_trk_g3_6
 (26 14)  (188 494)  (188 494)  routing T_3_30.lc_trk_g3_6 <X> T_3_30.wire_logic_cluster/lc_7/in_0
 (29 14)  (191 494)  (191 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (193 494)  (193 494)  routing T_3_30.lc_trk_g1_5 <X> T_3_30.wire_logic_cluster/lc_7/in_3
 (32 14)  (194 494)  (194 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (196 494)  (196 494)  routing T_3_30.lc_trk_g1_5 <X> T_3_30.wire_logic_cluster/lc_7/in_3
 (35 14)  (197 494)  (197 494)  routing T_3_30.lc_trk_g2_7 <X> T_3_30.input_2_7
 (37 14)  (199 494)  (199 494)  LC_7 Logic Functioning bit
 (41 14)  (203 494)  (203 494)  LC_7 Logic Functioning bit
 (43 14)  (205 494)  (205 494)  LC_7 Logic Functioning bit
 (18 15)  (180 495)  (180 495)  routing T_3_30.sp4_r_v_b_45 <X> T_3_30.lc_trk_g3_5
 (22 15)  (184 495)  (184 495)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (186 495)  (186 495)  routing T_3_30.rgt_op_6 <X> T_3_30.lc_trk_g3_6
 (26 15)  (188 495)  (188 495)  routing T_3_30.lc_trk_g3_6 <X> T_3_30.wire_logic_cluster/lc_7/in_0
 (27 15)  (189 495)  (189 495)  routing T_3_30.lc_trk_g3_6 <X> T_3_30.wire_logic_cluster/lc_7/in_0
 (28 15)  (190 495)  (190 495)  routing T_3_30.lc_trk_g3_6 <X> T_3_30.wire_logic_cluster/lc_7/in_0
 (29 15)  (191 495)  (191 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (192 495)  (192 495)  routing T_3_30.lc_trk_g0_2 <X> T_3_30.wire_logic_cluster/lc_7/in_1
 (32 15)  (194 495)  (194 495)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (195 495)  (195 495)  routing T_3_30.lc_trk_g2_7 <X> T_3_30.input_2_7
 (35 15)  (197 495)  (197 495)  routing T_3_30.lc_trk_g2_7 <X> T_3_30.input_2_7
 (37 15)  (199 495)  (199 495)  LC_7 Logic Functioning bit
 (40 15)  (202 495)  (202 495)  LC_7 Logic Functioning bit
 (42 15)  (204 495)  (204 495)  LC_7 Logic Functioning bit
 (51 15)  (213 495)  (213 495)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_4_30

 (13 0)  (229 480)  (229 480)  routing T_4_30.sp4_h_l_39 <X> T_4_30.sp4_v_b_2
 (12 1)  (228 481)  (228 481)  routing T_4_30.sp4_h_l_39 <X> T_4_30.sp4_v_b_2
 (25 2)  (241 482)  (241 482)  routing T_4_30.sp4_v_t_3 <X> T_4_30.lc_trk_g0_6
 (22 3)  (238 483)  (238 483)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (239 483)  (239 483)  routing T_4_30.sp4_v_t_3 <X> T_4_30.lc_trk_g0_6
 (25 3)  (241 483)  (241 483)  routing T_4_30.sp4_v_t_3 <X> T_4_30.lc_trk_g0_6
 (22 5)  (238 485)  (238 485)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (241 485)  (241 485)  routing T_4_30.sp4_r_v_b_26 <X> T_4_30.lc_trk_g1_2
 (16 6)  (232 486)  (232 486)  routing T_4_30.sp4_v_b_13 <X> T_4_30.lc_trk_g1_5
 (17 6)  (233 486)  (233 486)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (234 486)  (234 486)  routing T_4_30.sp4_v_b_13 <X> T_4_30.lc_trk_g1_5
 (25 6)  (241 486)  (241 486)  routing T_4_30.sp12_h_l_5 <X> T_4_30.lc_trk_g1_6
 (18 7)  (234 487)  (234 487)  routing T_4_30.sp4_v_b_13 <X> T_4_30.lc_trk_g1_5
 (22 7)  (238 487)  (238 487)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (240 487)  (240 487)  routing T_4_30.sp12_h_l_5 <X> T_4_30.lc_trk_g1_6
 (25 7)  (241 487)  (241 487)  routing T_4_30.sp12_h_l_5 <X> T_4_30.lc_trk_g1_6
 (25 8)  (241 488)  (241 488)  routing T_4_30.sp4_v_b_26 <X> T_4_30.lc_trk_g2_2
 (22 9)  (238 489)  (238 489)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (239 489)  (239 489)  routing T_4_30.sp4_v_b_26 <X> T_4_30.lc_trk_g2_2
 (28 10)  (244 490)  (244 490)  routing T_4_30.lc_trk_g2_2 <X> T_4_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 490)  (245 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (247 490)  (247 490)  routing T_4_30.lc_trk_g0_6 <X> T_4_30.wire_logic_cluster/lc_5/in_3
 (32 10)  (248 490)  (248 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (41 10)  (257 490)  (257 490)  LC_5 Logic Functioning bit
 (43 10)  (259 490)  (259 490)  LC_5 Logic Functioning bit
 (46 10)  (262 490)  (262 490)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (3 11)  (219 491)  (219 491)  routing T_4_30.sp12_v_b_1 <X> T_4_30.sp12_h_l_22
 (27 11)  (243 491)  (243 491)  routing T_4_30.lc_trk_g3_0 <X> T_4_30.wire_logic_cluster/lc_5/in_0
 (28 11)  (244 491)  (244 491)  routing T_4_30.lc_trk_g3_0 <X> T_4_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (245 491)  (245 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (246 491)  (246 491)  routing T_4_30.lc_trk_g2_2 <X> T_4_30.wire_logic_cluster/lc_5/in_1
 (31 11)  (247 491)  (247 491)  routing T_4_30.lc_trk_g0_6 <X> T_4_30.wire_logic_cluster/lc_5/in_3
 (36 11)  (252 491)  (252 491)  LC_5 Logic Functioning bit
 (37 11)  (253 491)  (253 491)  LC_5 Logic Functioning bit
 (38 11)  (254 491)  (254 491)  LC_5 Logic Functioning bit
 (39 11)  (255 491)  (255 491)  LC_5 Logic Functioning bit
 (40 11)  (256 491)  (256 491)  LC_5 Logic Functioning bit
 (42 11)  (258 491)  (258 491)  LC_5 Logic Functioning bit
 (14 12)  (230 492)  (230 492)  routing T_4_30.bnl_op_0 <X> T_4_30.lc_trk_g3_0
 (26 12)  (242 492)  (242 492)  routing T_4_30.lc_trk_g1_5 <X> T_4_30.wire_logic_cluster/lc_6/in_0
 (27 12)  (243 492)  (243 492)  routing T_4_30.lc_trk_g1_6 <X> T_4_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (245 492)  (245 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (246 492)  (246 492)  routing T_4_30.lc_trk_g1_6 <X> T_4_30.wire_logic_cluster/lc_6/in_1
 (32 12)  (248 492)  (248 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (250 492)  (250 492)  routing T_4_30.lc_trk_g1_2 <X> T_4_30.wire_logic_cluster/lc_6/in_3
 (40 12)  (256 492)  (256 492)  LC_6 Logic Functioning bit
 (42 12)  (258 492)  (258 492)  LC_6 Logic Functioning bit
 (14 13)  (230 493)  (230 493)  routing T_4_30.bnl_op_0 <X> T_4_30.lc_trk_g3_0
 (17 13)  (233 493)  (233 493)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (27 13)  (243 493)  (243 493)  routing T_4_30.lc_trk_g1_5 <X> T_4_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (245 493)  (245 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (246 493)  (246 493)  routing T_4_30.lc_trk_g1_6 <X> T_4_30.wire_logic_cluster/lc_6/in_1
 (31 13)  (247 493)  (247 493)  routing T_4_30.lc_trk_g1_2 <X> T_4_30.wire_logic_cluster/lc_6/in_3
 (40 13)  (256 493)  (256 493)  LC_6 Logic Functioning bit
 (41 13)  (257 493)  (257 493)  LC_6 Logic Functioning bit
 (42 13)  (258 493)  (258 493)  LC_6 Logic Functioning bit
 (43 13)  (259 493)  (259 493)  LC_6 Logic Functioning bit
 (53 13)  (269 493)  (269 493)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45


LogicTile_5_30

 (27 0)  (297 480)  (297 480)  routing T_5_30.lc_trk_g1_2 <X> T_5_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (299 480)  (299 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (302 480)  (302 480)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (307 480)  (307 480)  LC_0 Logic Functioning bit
 (39 0)  (309 480)  (309 480)  LC_0 Logic Functioning bit
 (41 0)  (311 480)  (311 480)  LC_0 Logic Functioning bit
 (43 0)  (313 480)  (313 480)  LC_0 Logic Functioning bit
 (45 0)  (315 480)  (315 480)  LC_0 Logic Functioning bit
 (51 0)  (321 480)  (321 480)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (30 1)  (300 481)  (300 481)  routing T_5_30.lc_trk_g1_2 <X> T_5_30.wire_logic_cluster/lc_0/in_1
 (37 1)  (307 481)  (307 481)  LC_0 Logic Functioning bit
 (39 1)  (309 481)  (309 481)  LC_0 Logic Functioning bit
 (41 1)  (311 481)  (311 481)  LC_0 Logic Functioning bit
 (43 1)  (313 481)  (313 481)  LC_0 Logic Functioning bit
 (49 1)  (319 481)  (319 481)  Carry_In_Mux bit 

 (51 1)  (321 481)  (321 481)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (270 482)  (270 482)  routing T_5_30.glb_netwk_7 <X> T_5_30.wire_logic_cluster/lc_7/clk
 (1 2)  (271 482)  (271 482)  routing T_5_30.glb_netwk_7 <X> T_5_30.wire_logic_cluster/lc_7/clk
 (2 2)  (272 482)  (272 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (270 483)  (270 483)  routing T_5_30.glb_netwk_7 <X> T_5_30.wire_logic_cluster/lc_7/clk
 (0 4)  (270 484)  (270 484)  routing T_5_30.lc_trk_g2_2 <X> T_5_30.wire_logic_cluster/lc_7/cen
 (1 4)  (271 484)  (271 484)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (8 4)  (278 484)  (278 484)  routing T_5_30.sp4_h_l_45 <X> T_5_30.sp4_h_r_4
 (10 4)  (280 484)  (280 484)  routing T_5_30.sp4_h_l_45 <X> T_5_30.sp4_h_r_4
 (25 4)  (295 484)  (295 484)  routing T_5_30.sp4_v_b_10 <X> T_5_30.lc_trk_g1_2
 (1 5)  (271 485)  (271 485)  routing T_5_30.lc_trk_g2_2 <X> T_5_30.wire_logic_cluster/lc_7/cen
 (22 5)  (292 485)  (292 485)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (293 485)  (293 485)  routing T_5_30.sp4_v_b_10 <X> T_5_30.lc_trk_g1_2
 (25 5)  (295 485)  (295 485)  routing T_5_30.sp4_v_b_10 <X> T_5_30.lc_trk_g1_2
 (22 9)  (292 489)  (292 489)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (293 489)  (293 489)  routing T_5_30.sp12_v_t_9 <X> T_5_30.lc_trk_g2_2
 (0 14)  (270 494)  (270 494)  routing T_5_30.glb_netwk_6 <X> T_5_30.wire_logic_cluster/lc_7/s_r
 (1 14)  (271 494)  (271 494)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (270 495)  (270 495)  routing T_5_30.glb_netwk_6 <X> T_5_30.wire_logic_cluster/lc_7/s_r


RAM_Tile_6_30

 (13 11)  (337 491)  (337 491)  routing T_6_30.sp4_v_b_3 <X> T_6_30.sp4_h_l_45
 (8 13)  (332 493)  (332 493)  routing T_6_30.sp4_h_l_47 <X> T_6_30.sp4_v_b_10
 (9 13)  (333 493)  (333 493)  routing T_6_30.sp4_h_l_47 <X> T_6_30.sp4_v_b_10


LogicTile_8_30

 (3 9)  (423 489)  (423 489)  routing T_8_30.sp12_h_l_22 <X> T_8_30.sp12_v_b_1


LogicTile_9_30

 (8 13)  (482 493)  (482 493)  routing T_9_30.sp4_h_l_41 <X> T_9_30.sp4_v_b_10
 (9 13)  (483 493)  (483 493)  routing T_9_30.sp4_h_l_41 <X> T_9_30.sp4_v_b_10
 (10 13)  (484 493)  (484 493)  routing T_9_30.sp4_h_l_41 <X> T_9_30.sp4_v_b_10


IpCon_Tile_25_30

 (36 0)  (1366 480)  (1366 480)  LC_0 Logic Functioning bit
 (37 0)  (1367 480)  (1367 480)  LC_0 Logic Functioning bit
 (42 0)  (1372 480)  (1372 480)  LC_0 Logic Functioning bit
 (43 0)  (1373 480)  (1373 480)  LC_0 Logic Functioning bit
 (50 0)  (1380 480)  (1380 480)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 481)  (1366 481)  LC_0 Logic Functioning bit
 (37 1)  (1367 481)  (1367 481)  LC_0 Logic Functioning bit
 (42 1)  (1372 481)  (1372 481)  LC_0 Logic Functioning bit
 (43 1)  (1373 481)  (1373 481)  LC_0 Logic Functioning bit
 (36 2)  (1366 482)  (1366 482)  LC_1 Logic Functioning bit
 (37 2)  (1367 482)  (1367 482)  LC_1 Logic Functioning bit
 (42 2)  (1372 482)  (1372 482)  LC_1 Logic Functioning bit
 (43 2)  (1373 482)  (1373 482)  LC_1 Logic Functioning bit
 (50 2)  (1380 482)  (1380 482)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 483)  (1366 483)  LC_1 Logic Functioning bit
 (37 3)  (1367 483)  (1367 483)  LC_1 Logic Functioning bit
 (42 3)  (1372 483)  (1372 483)  LC_1 Logic Functioning bit
 (43 3)  (1373 483)  (1373 483)  LC_1 Logic Functioning bit
 (36 4)  (1366 484)  (1366 484)  LC_2 Logic Functioning bit
 (37 4)  (1367 484)  (1367 484)  LC_2 Logic Functioning bit
 (42 4)  (1372 484)  (1372 484)  LC_2 Logic Functioning bit
 (43 4)  (1373 484)  (1373 484)  LC_2 Logic Functioning bit
 (50 4)  (1380 484)  (1380 484)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 485)  (1366 485)  LC_2 Logic Functioning bit
 (37 5)  (1367 485)  (1367 485)  LC_2 Logic Functioning bit
 (42 5)  (1372 485)  (1372 485)  LC_2 Logic Functioning bit
 (43 5)  (1373 485)  (1373 485)  LC_2 Logic Functioning bit
 (36 6)  (1366 486)  (1366 486)  LC_3 Logic Functioning bit
 (37 6)  (1367 486)  (1367 486)  LC_3 Logic Functioning bit
 (42 6)  (1372 486)  (1372 486)  LC_3 Logic Functioning bit
 (43 6)  (1373 486)  (1373 486)  LC_3 Logic Functioning bit
 (50 6)  (1380 486)  (1380 486)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 487)  (1366 487)  LC_3 Logic Functioning bit
 (37 7)  (1367 487)  (1367 487)  LC_3 Logic Functioning bit
 (42 7)  (1372 487)  (1372 487)  LC_3 Logic Functioning bit
 (43 7)  (1373 487)  (1373 487)  LC_3 Logic Functioning bit
 (36 8)  (1366 488)  (1366 488)  LC_4 Logic Functioning bit
 (37 8)  (1367 488)  (1367 488)  LC_4 Logic Functioning bit
 (42 8)  (1372 488)  (1372 488)  LC_4 Logic Functioning bit
 (43 8)  (1373 488)  (1373 488)  LC_4 Logic Functioning bit
 (50 8)  (1380 488)  (1380 488)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 489)  (1366 489)  LC_4 Logic Functioning bit
 (37 9)  (1367 489)  (1367 489)  LC_4 Logic Functioning bit
 (42 9)  (1372 489)  (1372 489)  LC_4 Logic Functioning bit
 (43 9)  (1373 489)  (1373 489)  LC_4 Logic Functioning bit
 (36 10)  (1366 490)  (1366 490)  LC_5 Logic Functioning bit
 (37 10)  (1367 490)  (1367 490)  LC_5 Logic Functioning bit
 (42 10)  (1372 490)  (1372 490)  LC_5 Logic Functioning bit
 (43 10)  (1373 490)  (1373 490)  LC_5 Logic Functioning bit
 (50 10)  (1380 490)  (1380 490)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 491)  (1366 491)  LC_5 Logic Functioning bit
 (37 11)  (1367 491)  (1367 491)  LC_5 Logic Functioning bit
 (42 11)  (1372 491)  (1372 491)  LC_5 Logic Functioning bit
 (43 11)  (1373 491)  (1373 491)  LC_5 Logic Functioning bit
 (36 12)  (1366 492)  (1366 492)  LC_6 Logic Functioning bit
 (37 12)  (1367 492)  (1367 492)  LC_6 Logic Functioning bit
 (42 12)  (1372 492)  (1372 492)  LC_6 Logic Functioning bit
 (43 12)  (1373 492)  (1373 492)  LC_6 Logic Functioning bit
 (50 12)  (1380 492)  (1380 492)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 493)  (1366 493)  LC_6 Logic Functioning bit
 (37 13)  (1367 493)  (1367 493)  LC_6 Logic Functioning bit
 (42 13)  (1372 493)  (1372 493)  LC_6 Logic Functioning bit
 (43 13)  (1373 493)  (1373 493)  LC_6 Logic Functioning bit
 (36 14)  (1366 494)  (1366 494)  LC_7 Logic Functioning bit
 (37 14)  (1367 494)  (1367 494)  LC_7 Logic Functioning bit
 (42 14)  (1372 494)  (1372 494)  LC_7 Logic Functioning bit
 (43 14)  (1373 494)  (1373 494)  LC_7 Logic Functioning bit
 (50 14)  (1380 494)  (1380 494)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 495)  (1366 495)  LC_7 Logic Functioning bit
 (37 15)  (1367 495)  (1367 495)  LC_7 Logic Functioning bit
 (42 15)  (1372 495)  (1372 495)  LC_7 Logic Functioning bit
 (43 15)  (1373 495)  (1373 495)  LC_7 Logic Functioning bit


IpCon_Tile_0_29

 (36 0)  (36 464)  (36 464)  LC_0 Logic Functioning bit
 (37 0)  (37 464)  (37 464)  LC_0 Logic Functioning bit
 (42 0)  (42 464)  (42 464)  LC_0 Logic Functioning bit
 (43 0)  (43 464)  (43 464)  LC_0 Logic Functioning bit
 (50 0)  (50 464)  (50 464)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 465)  (36 465)  LC_0 Logic Functioning bit
 (37 1)  (37 465)  (37 465)  LC_0 Logic Functioning bit
 (42 1)  (42 465)  (42 465)  LC_0 Logic Functioning bit
 (43 1)  (43 465)  (43 465)  LC_0 Logic Functioning bit
 (36 2)  (36 466)  (36 466)  LC_1 Logic Functioning bit
 (37 2)  (37 466)  (37 466)  LC_1 Logic Functioning bit
 (42 2)  (42 466)  (42 466)  LC_1 Logic Functioning bit
 (43 2)  (43 466)  (43 466)  LC_1 Logic Functioning bit
 (50 2)  (50 466)  (50 466)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 467)  (36 467)  LC_1 Logic Functioning bit
 (37 3)  (37 467)  (37 467)  LC_1 Logic Functioning bit
 (42 3)  (42 467)  (42 467)  LC_1 Logic Functioning bit
 (43 3)  (43 467)  (43 467)  LC_1 Logic Functioning bit
 (36 4)  (36 468)  (36 468)  LC_2 Logic Functioning bit
 (37 4)  (37 468)  (37 468)  LC_2 Logic Functioning bit
 (42 4)  (42 468)  (42 468)  LC_2 Logic Functioning bit
 (43 4)  (43 468)  (43 468)  LC_2 Logic Functioning bit
 (50 4)  (50 468)  (50 468)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (5 5)  (5 469)  (5 469)  routing T_0_29.sp4_h_r_3 <X> T_0_29.sp4_v_b_3
 (36 5)  (36 469)  (36 469)  LC_2 Logic Functioning bit
 (37 5)  (37 469)  (37 469)  LC_2 Logic Functioning bit
 (42 5)  (42 469)  (42 469)  LC_2 Logic Functioning bit
 (43 5)  (43 469)  (43 469)  LC_2 Logic Functioning bit
 (36 6)  (36 470)  (36 470)  LC_3 Logic Functioning bit
 (37 6)  (37 470)  (37 470)  LC_3 Logic Functioning bit
 (42 6)  (42 470)  (42 470)  LC_3 Logic Functioning bit
 (43 6)  (43 470)  (43 470)  LC_3 Logic Functioning bit
 (50 6)  (50 470)  (50 470)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 471)  (36 471)  LC_3 Logic Functioning bit
 (37 7)  (37 471)  (37 471)  LC_3 Logic Functioning bit
 (42 7)  (42 471)  (42 471)  LC_3 Logic Functioning bit
 (43 7)  (43 471)  (43 471)  LC_3 Logic Functioning bit
 (36 8)  (36 472)  (36 472)  LC_4 Logic Functioning bit
 (37 8)  (37 472)  (37 472)  LC_4 Logic Functioning bit
 (42 8)  (42 472)  (42 472)  LC_4 Logic Functioning bit
 (43 8)  (43 472)  (43 472)  LC_4 Logic Functioning bit
 (50 8)  (50 472)  (50 472)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 473)  (36 473)  LC_4 Logic Functioning bit
 (37 9)  (37 473)  (37 473)  LC_4 Logic Functioning bit
 (42 9)  (42 473)  (42 473)  LC_4 Logic Functioning bit
 (43 9)  (43 473)  (43 473)  LC_4 Logic Functioning bit
 (36 10)  (36 474)  (36 474)  LC_5 Logic Functioning bit
 (37 10)  (37 474)  (37 474)  LC_5 Logic Functioning bit
 (42 10)  (42 474)  (42 474)  LC_5 Logic Functioning bit
 (43 10)  (43 474)  (43 474)  LC_5 Logic Functioning bit
 (50 10)  (50 474)  (50 474)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 475)  (36 475)  LC_5 Logic Functioning bit
 (37 11)  (37 475)  (37 475)  LC_5 Logic Functioning bit
 (42 11)  (42 475)  (42 475)  LC_5 Logic Functioning bit
 (43 11)  (43 475)  (43 475)  LC_5 Logic Functioning bit
 (36 12)  (36 476)  (36 476)  LC_6 Logic Functioning bit
 (37 12)  (37 476)  (37 476)  LC_6 Logic Functioning bit
 (42 12)  (42 476)  (42 476)  LC_6 Logic Functioning bit
 (43 12)  (43 476)  (43 476)  LC_6 Logic Functioning bit
 (50 12)  (50 476)  (50 476)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 477)  (36 477)  LC_6 Logic Functioning bit
 (37 13)  (37 477)  (37 477)  LC_6 Logic Functioning bit
 (42 13)  (42 477)  (42 477)  LC_6 Logic Functioning bit
 (43 13)  (43 477)  (43 477)  LC_6 Logic Functioning bit
 (36 14)  (36 478)  (36 478)  LC_7 Logic Functioning bit
 (37 14)  (37 478)  (37 478)  LC_7 Logic Functioning bit
 (42 14)  (42 478)  (42 478)  LC_7 Logic Functioning bit
 (43 14)  (43 478)  (43 478)  LC_7 Logic Functioning bit
 (50 14)  (50 478)  (50 478)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 479)  (36 479)  LC_7 Logic Functioning bit
 (37 15)  (37 479)  (37 479)  LC_7 Logic Functioning bit
 (42 15)  (42 479)  (42 479)  LC_7 Logic Functioning bit
 (43 15)  (43 479)  (43 479)  LC_7 Logic Functioning bit


LogicTile_1_29

 (17 0)  (71 464)  (71 464)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (72 464)  (72 464)  routing T_1_29.bnr_op_1 <X> T_1_29.lc_trk_g0_1
 (27 0)  (81 464)  (81 464)  routing T_1_29.lc_trk_g3_6 <X> T_1_29.wire_logic_cluster/lc_0/in_1
 (28 0)  (82 464)  (82 464)  routing T_1_29.lc_trk_g3_6 <X> T_1_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 464)  (83 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (84 464)  (84 464)  routing T_1_29.lc_trk_g3_6 <X> T_1_29.wire_logic_cluster/lc_0/in_1
 (31 0)  (85 464)  (85 464)  routing T_1_29.lc_trk_g1_4 <X> T_1_29.wire_logic_cluster/lc_0/in_3
 (32 0)  (86 464)  (86 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (88 464)  (88 464)  routing T_1_29.lc_trk_g1_4 <X> T_1_29.wire_logic_cluster/lc_0/in_3
 (38 0)  (92 464)  (92 464)  LC_0 Logic Functioning bit
 (8 1)  (62 465)  (62 465)  routing T_1_29.sp4_h_r_1 <X> T_1_29.sp4_v_b_1
 (18 1)  (72 465)  (72 465)  routing T_1_29.bnr_op_1 <X> T_1_29.lc_trk_g0_1
 (22 1)  (76 465)  (76 465)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (77 465)  (77 465)  routing T_1_29.sp12_h_l_17 <X> T_1_29.lc_trk_g0_2
 (25 1)  (79 465)  (79 465)  routing T_1_29.sp12_h_l_17 <X> T_1_29.lc_trk_g0_2
 (27 1)  (81 465)  (81 465)  routing T_1_29.lc_trk_g3_1 <X> T_1_29.wire_logic_cluster/lc_0/in_0
 (28 1)  (82 465)  (82 465)  routing T_1_29.lc_trk_g3_1 <X> T_1_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (83 465)  (83 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (84 465)  (84 465)  routing T_1_29.lc_trk_g3_6 <X> T_1_29.wire_logic_cluster/lc_0/in_1
 (32 1)  (86 465)  (86 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (89 465)  (89 465)  routing T_1_29.lc_trk_g0_2 <X> T_1_29.input_2_0
 (0 2)  (54 466)  (54 466)  routing T_1_29.glb_netwk_7 <X> T_1_29.wire_logic_cluster/lc_7/clk
 (1 2)  (55 466)  (55 466)  routing T_1_29.glb_netwk_7 <X> T_1_29.wire_logic_cluster/lc_7/clk
 (2 2)  (56 466)  (56 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (37 2)  (91 466)  (91 466)  LC_1 Logic Functioning bit
 (42 2)  (96 466)  (96 466)  LC_1 Logic Functioning bit
 (47 2)  (101 466)  (101 466)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (104 466)  (104 466)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (54 467)  (54 467)  routing T_1_29.glb_netwk_7 <X> T_1_29.wire_logic_cluster/lc_7/clk
 (26 3)  (80 467)  (80 467)  routing T_1_29.lc_trk_g3_2 <X> T_1_29.wire_logic_cluster/lc_1/in_0
 (27 3)  (81 467)  (81 467)  routing T_1_29.lc_trk_g3_2 <X> T_1_29.wire_logic_cluster/lc_1/in_0
 (28 3)  (82 467)  (82 467)  routing T_1_29.lc_trk_g3_2 <X> T_1_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (83 467)  (83 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (90 467)  (90 467)  LC_1 Logic Functioning bit
 (43 3)  (97 467)  (97 467)  LC_1 Logic Functioning bit
 (47 3)  (101 467)  (101 467)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (102 467)  (102 467)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (105 467)  (105 467)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (17 4)  (71 468)  (71 468)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 4)  (76 468)  (76 468)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (25 4)  (79 468)  (79 468)  routing T_1_29.wire_logic_cluster/lc_2/out <X> T_1_29.lc_trk_g1_2
 (29 4)  (83 468)  (83 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (85 468)  (85 468)  routing T_1_29.lc_trk_g1_6 <X> T_1_29.wire_logic_cluster/lc_2/in_3
 (32 4)  (86 468)  (86 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (88 468)  (88 468)  routing T_1_29.lc_trk_g1_6 <X> T_1_29.wire_logic_cluster/lc_2/in_3
 (38 4)  (92 468)  (92 468)  LC_2 Logic Functioning bit
 (45 4)  (99 468)  (99 468)  LC_2 Logic Functioning bit
 (50 4)  (104 468)  (104 468)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (76 469)  (76 469)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (28 5)  (82 469)  (82 469)  routing T_1_29.lc_trk_g2_0 <X> T_1_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (83 469)  (83 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (85 469)  (85 469)  routing T_1_29.lc_trk_g1_6 <X> T_1_29.wire_logic_cluster/lc_2/in_3
 (38 5)  (92 469)  (92 469)  LC_2 Logic Functioning bit
 (39 5)  (93 469)  (93 469)  LC_2 Logic Functioning bit
 (41 5)  (95 469)  (95 469)  LC_2 Logic Functioning bit
 (44 5)  (98 469)  (98 469)  LC_2 Logic Functioning bit
 (46 5)  (100 469)  (100 469)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (22 6)  (76 470)  (76 470)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (77 470)  (77 470)  routing T_1_29.sp4_v_b_23 <X> T_1_29.lc_trk_g1_7
 (24 6)  (78 470)  (78 470)  routing T_1_29.sp4_v_b_23 <X> T_1_29.lc_trk_g1_7
 (27 6)  (81 470)  (81 470)  routing T_1_29.lc_trk_g1_7 <X> T_1_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (83 470)  (83 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (84 470)  (84 470)  routing T_1_29.lc_trk_g1_7 <X> T_1_29.wire_logic_cluster/lc_3/in_1
 (32 6)  (86 470)  (86 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (87 470)  (87 470)  routing T_1_29.lc_trk_g3_3 <X> T_1_29.wire_logic_cluster/lc_3/in_3
 (34 6)  (88 470)  (88 470)  routing T_1_29.lc_trk_g3_3 <X> T_1_29.wire_logic_cluster/lc_3/in_3
 (41 6)  (95 470)  (95 470)  LC_3 Logic Functioning bit
 (43 6)  (97 470)  (97 470)  LC_3 Logic Functioning bit
 (46 6)  (100 470)  (100 470)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (102 470)  (102 470)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (15 7)  (69 471)  (69 471)  routing T_1_29.sp4_v_t_9 <X> T_1_29.lc_trk_g1_4
 (16 7)  (70 471)  (70 471)  routing T_1_29.sp4_v_t_9 <X> T_1_29.lc_trk_g1_4
 (17 7)  (71 471)  (71 471)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (76 471)  (76 471)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (79 471)  (79 471)  routing T_1_29.sp4_r_v_b_30 <X> T_1_29.lc_trk_g1_6
 (26 7)  (80 471)  (80 471)  routing T_1_29.lc_trk_g1_2 <X> T_1_29.wire_logic_cluster/lc_3/in_0
 (27 7)  (81 471)  (81 471)  routing T_1_29.lc_trk_g1_2 <X> T_1_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (83 471)  (83 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (84 471)  (84 471)  routing T_1_29.lc_trk_g1_7 <X> T_1_29.wire_logic_cluster/lc_3/in_1
 (31 7)  (85 471)  (85 471)  routing T_1_29.lc_trk_g3_3 <X> T_1_29.wire_logic_cluster/lc_3/in_3
 (36 7)  (90 471)  (90 471)  LC_3 Logic Functioning bit
 (37 7)  (91 471)  (91 471)  LC_3 Logic Functioning bit
 (38 7)  (92 471)  (92 471)  LC_3 Logic Functioning bit
 (39 7)  (93 471)  (93 471)  LC_3 Logic Functioning bit
 (40 7)  (94 471)  (94 471)  LC_3 Logic Functioning bit
 (42 7)  (96 471)  (96 471)  LC_3 Logic Functioning bit
 (14 8)  (68 472)  (68 472)  routing T_1_29.sp4_h_r_40 <X> T_1_29.lc_trk_g2_0
 (17 8)  (71 472)  (71 472)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (72 472)  (72 472)  routing T_1_29.wire_logic_cluster/lc_1/out <X> T_1_29.lc_trk_g2_1
 (21 8)  (75 472)  (75 472)  routing T_1_29.rgt_op_3 <X> T_1_29.lc_trk_g2_3
 (22 8)  (76 472)  (76 472)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (78 472)  (78 472)  routing T_1_29.rgt_op_3 <X> T_1_29.lc_trk_g2_3
 (25 8)  (79 472)  (79 472)  routing T_1_29.rgt_op_2 <X> T_1_29.lc_trk_g2_2
 (32 8)  (86 472)  (86 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (88 472)  (88 472)  routing T_1_29.lc_trk_g1_2 <X> T_1_29.wire_logic_cluster/lc_4/in_3
 (35 8)  (89 472)  (89 472)  routing T_1_29.lc_trk_g1_7 <X> T_1_29.input_2_4
 (37 8)  (91 472)  (91 472)  LC_4 Logic Functioning bit
 (38 8)  (92 472)  (92 472)  LC_4 Logic Functioning bit
 (39 8)  (93 472)  (93 472)  LC_4 Logic Functioning bit
 (43 8)  (97 472)  (97 472)  LC_4 Logic Functioning bit
 (14 9)  (68 473)  (68 473)  routing T_1_29.sp4_h_r_40 <X> T_1_29.lc_trk_g2_0
 (15 9)  (69 473)  (69 473)  routing T_1_29.sp4_h_r_40 <X> T_1_29.lc_trk_g2_0
 (16 9)  (70 473)  (70 473)  routing T_1_29.sp4_h_r_40 <X> T_1_29.lc_trk_g2_0
 (17 9)  (71 473)  (71 473)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (76 473)  (76 473)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (78 473)  (78 473)  routing T_1_29.rgt_op_2 <X> T_1_29.lc_trk_g2_2
 (26 9)  (80 473)  (80 473)  routing T_1_29.lc_trk_g3_3 <X> T_1_29.wire_logic_cluster/lc_4/in_0
 (27 9)  (81 473)  (81 473)  routing T_1_29.lc_trk_g3_3 <X> T_1_29.wire_logic_cluster/lc_4/in_0
 (28 9)  (82 473)  (82 473)  routing T_1_29.lc_trk_g3_3 <X> T_1_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (83 473)  (83 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (85 473)  (85 473)  routing T_1_29.lc_trk_g1_2 <X> T_1_29.wire_logic_cluster/lc_4/in_3
 (32 9)  (86 473)  (86 473)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (88 473)  (88 473)  routing T_1_29.lc_trk_g1_7 <X> T_1_29.input_2_4
 (35 9)  (89 473)  (89 473)  routing T_1_29.lc_trk_g1_7 <X> T_1_29.input_2_4
 (36 9)  (90 473)  (90 473)  LC_4 Logic Functioning bit
 (38 9)  (92 473)  (92 473)  LC_4 Logic Functioning bit
 (39 9)  (93 473)  (93 473)  LC_4 Logic Functioning bit
 (42 9)  (96 473)  (96 473)  LC_4 Logic Functioning bit
 (14 10)  (68 474)  (68 474)  routing T_1_29.rgt_op_4 <X> T_1_29.lc_trk_g2_4
 (28 10)  (82 474)  (82 474)  routing T_1_29.lc_trk_g2_2 <X> T_1_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (83 474)  (83 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (86 474)  (86 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (88 474)  (88 474)  routing T_1_29.lc_trk_g1_1 <X> T_1_29.wire_logic_cluster/lc_5/in_3
 (37 10)  (91 474)  (91 474)  LC_5 Logic Functioning bit
 (45 10)  (99 474)  (99 474)  LC_5 Logic Functioning bit
 (46 10)  (100 474)  (100 474)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (15 11)  (69 475)  (69 475)  routing T_1_29.rgt_op_4 <X> T_1_29.lc_trk_g2_4
 (17 11)  (71 475)  (71 475)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (28 11)  (82 475)  (82 475)  routing T_1_29.lc_trk_g2_1 <X> T_1_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (83 475)  (83 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (84 475)  (84 475)  routing T_1_29.lc_trk_g2_2 <X> T_1_29.wire_logic_cluster/lc_5/in_1
 (32 11)  (86 475)  (86 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (87 475)  (87 475)  routing T_1_29.lc_trk_g3_0 <X> T_1_29.input_2_5
 (34 11)  (88 475)  (88 475)  routing T_1_29.lc_trk_g3_0 <X> T_1_29.input_2_5
 (36 11)  (90 475)  (90 475)  LC_5 Logic Functioning bit
 (38 11)  (92 475)  (92 475)  LC_5 Logic Functioning bit
 (41 11)  (95 475)  (95 475)  LC_5 Logic Functioning bit
 (53 11)  (107 475)  (107 475)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (68 476)  (68 476)  routing T_1_29.sp4_h_r_40 <X> T_1_29.lc_trk_g3_0
 (16 12)  (70 476)  (70 476)  routing T_1_29.sp4_v_t_12 <X> T_1_29.lc_trk_g3_1
 (17 12)  (71 476)  (71 476)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (72 476)  (72 476)  routing T_1_29.sp4_v_t_12 <X> T_1_29.lc_trk_g3_1
 (22 12)  (76 476)  (76 476)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (28 12)  (82 476)  (82 476)  routing T_1_29.lc_trk_g2_1 <X> T_1_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 476)  (83 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (86 476)  (86 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (87 476)  (87 476)  routing T_1_29.lc_trk_g2_3 <X> T_1_29.wire_logic_cluster/lc_6/in_3
 (37 12)  (91 476)  (91 476)  LC_6 Logic Functioning bit
 (39 12)  (93 476)  (93 476)  LC_6 Logic Functioning bit
 (45 12)  (99 476)  (99 476)  LC_6 Logic Functioning bit
 (46 12)  (100 476)  (100 476)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (14 13)  (68 477)  (68 477)  routing T_1_29.sp4_h_r_40 <X> T_1_29.lc_trk_g3_0
 (15 13)  (69 477)  (69 477)  routing T_1_29.sp4_h_r_40 <X> T_1_29.lc_trk_g3_0
 (16 13)  (70 477)  (70 477)  routing T_1_29.sp4_h_r_40 <X> T_1_29.lc_trk_g3_0
 (17 13)  (71 477)  (71 477)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (76 477)  (76 477)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (79 477)  (79 477)  routing T_1_29.sp4_r_v_b_42 <X> T_1_29.lc_trk_g3_2
 (28 13)  (82 477)  (82 477)  routing T_1_29.lc_trk_g2_0 <X> T_1_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (83 477)  (83 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (85 477)  (85 477)  routing T_1_29.lc_trk_g2_3 <X> T_1_29.wire_logic_cluster/lc_6/in_3
 (32 13)  (86 477)  (86 477)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (88 477)  (88 477)  routing T_1_29.lc_trk_g1_3 <X> T_1_29.input_2_6
 (35 13)  (89 477)  (89 477)  routing T_1_29.lc_trk_g1_3 <X> T_1_29.input_2_6
 (37 13)  (91 477)  (91 477)  LC_6 Logic Functioning bit
 (42 13)  (96 477)  (96 477)  LC_6 Logic Functioning bit
 (44 13)  (98 477)  (98 477)  LC_6 Logic Functioning bit
 (0 14)  (54 478)  (54 478)  routing T_1_29.glb_netwk_6 <X> T_1_29.wire_logic_cluster/lc_7/s_r
 (1 14)  (55 478)  (55 478)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (71 478)  (71 478)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (28 14)  (82 478)  (82 478)  routing T_1_29.lc_trk_g2_4 <X> T_1_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (83 478)  (83 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (84 478)  (84 478)  routing T_1_29.lc_trk_g2_4 <X> T_1_29.wire_logic_cluster/lc_7/in_1
 (31 14)  (85 478)  (85 478)  routing T_1_29.lc_trk_g3_5 <X> T_1_29.wire_logic_cluster/lc_7/in_3
 (32 14)  (86 478)  (86 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (87 478)  (87 478)  routing T_1_29.lc_trk_g3_5 <X> T_1_29.wire_logic_cluster/lc_7/in_3
 (34 14)  (88 478)  (88 478)  routing T_1_29.lc_trk_g3_5 <X> T_1_29.wire_logic_cluster/lc_7/in_3
 (37 14)  (91 478)  (91 478)  LC_7 Logic Functioning bit
 (45 14)  (99 478)  (99 478)  LC_7 Logic Functioning bit
 (0 15)  (54 479)  (54 479)  routing T_1_29.glb_netwk_6 <X> T_1_29.wire_logic_cluster/lc_7/s_r
 (18 15)  (72 479)  (72 479)  routing T_1_29.sp4_r_v_b_45 <X> T_1_29.lc_trk_g3_5
 (22 15)  (76 479)  (76 479)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (77 479)  (77 479)  routing T_1_29.sp12_v_b_14 <X> T_1_29.lc_trk_g3_6
 (28 15)  (82 479)  (82 479)  routing T_1_29.lc_trk_g2_1 <X> T_1_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (83 479)  (83 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (86 479)  (86 479)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (87 479)  (87 479)  routing T_1_29.lc_trk_g3_0 <X> T_1_29.input_2_7
 (34 15)  (88 479)  (88 479)  routing T_1_29.lc_trk_g3_0 <X> T_1_29.input_2_7
 (36 15)  (90 479)  (90 479)  LC_7 Logic Functioning bit
 (38 15)  (92 479)  (92 479)  LC_7 Logic Functioning bit
 (41 15)  (95 479)  (95 479)  LC_7 Logic Functioning bit
 (46 15)  (100 479)  (100 479)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_2_29

 (29 0)  (137 464)  (137 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (138 464)  (138 464)  routing T_2_29.lc_trk_g0_7 <X> T_2_29.wire_logic_cluster/lc_0/in_1
 (32 0)  (140 464)  (140 464)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (144 464)  (144 464)  LC_0 Logic Functioning bit
 (37 0)  (145 464)  (145 464)  LC_0 Logic Functioning bit
 (38 0)  (146 464)  (146 464)  LC_0 Logic Functioning bit
 (39 0)  (147 464)  (147 464)  LC_0 Logic Functioning bit
 (44 0)  (152 464)  (152 464)  LC_0 Logic Functioning bit
 (53 0)  (161 464)  (161 464)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (14 1)  (122 465)  (122 465)  routing T_2_29.sp4_h_r_0 <X> T_2_29.lc_trk_g0_0
 (15 1)  (123 465)  (123 465)  routing T_2_29.sp4_h_r_0 <X> T_2_29.lc_trk_g0_0
 (16 1)  (124 465)  (124 465)  routing T_2_29.sp4_h_r_0 <X> T_2_29.lc_trk_g0_0
 (17 1)  (125 465)  (125 465)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (30 1)  (138 465)  (138 465)  routing T_2_29.lc_trk_g0_7 <X> T_2_29.wire_logic_cluster/lc_0/in_1
 (40 1)  (148 465)  (148 465)  LC_0 Logic Functioning bit
 (41 1)  (149 465)  (149 465)  LC_0 Logic Functioning bit
 (42 1)  (150 465)  (150 465)  LC_0 Logic Functioning bit
 (43 1)  (151 465)  (151 465)  LC_0 Logic Functioning bit
 (49 1)  (157 465)  (157 465)  Carry_In_Mux bit 

 (13 2)  (121 466)  (121 466)  routing T_2_29.sp4_h_r_2 <X> T_2_29.sp4_v_t_39
 (22 2)  (130 466)  (130 466)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (131 466)  (131 466)  routing T_2_29.sp4_v_b_23 <X> T_2_29.lc_trk_g0_7
 (24 2)  (132 466)  (132 466)  routing T_2_29.sp4_v_b_23 <X> T_2_29.lc_trk_g0_7
 (27 2)  (135 466)  (135 466)  routing T_2_29.lc_trk_g3_7 <X> T_2_29.wire_logic_cluster/lc_1/in_1
 (28 2)  (136 466)  (136 466)  routing T_2_29.lc_trk_g3_7 <X> T_2_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 466)  (137 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (138 466)  (138 466)  routing T_2_29.lc_trk_g3_7 <X> T_2_29.wire_logic_cluster/lc_1/in_1
 (32 2)  (140 466)  (140 466)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (144 466)  (144 466)  LC_1 Logic Functioning bit
 (37 2)  (145 466)  (145 466)  LC_1 Logic Functioning bit
 (38 2)  (146 466)  (146 466)  LC_1 Logic Functioning bit
 (39 2)  (147 466)  (147 466)  LC_1 Logic Functioning bit
 (44 2)  (152 466)  (152 466)  LC_1 Logic Functioning bit
 (12 3)  (120 467)  (120 467)  routing T_2_29.sp4_h_r_2 <X> T_2_29.sp4_v_t_39
 (30 3)  (138 467)  (138 467)  routing T_2_29.lc_trk_g3_7 <X> T_2_29.wire_logic_cluster/lc_1/in_1
 (40 3)  (148 467)  (148 467)  LC_1 Logic Functioning bit
 (41 3)  (149 467)  (149 467)  LC_1 Logic Functioning bit
 (42 3)  (150 467)  (150 467)  LC_1 Logic Functioning bit
 (43 3)  (151 467)  (151 467)  LC_1 Logic Functioning bit
 (48 3)  (156 467)  (156 467)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (8 4)  (116 468)  (116 468)  routing T_2_29.sp4_v_b_4 <X> T_2_29.sp4_h_r_4
 (9 4)  (117 468)  (117 468)  routing T_2_29.sp4_v_b_4 <X> T_2_29.sp4_h_r_4
 (28 4)  (136 468)  (136 468)  routing T_2_29.lc_trk_g2_1 <X> T_2_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 468)  (137 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (140 468)  (140 468)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (144 468)  (144 468)  LC_2 Logic Functioning bit
 (37 4)  (145 468)  (145 468)  LC_2 Logic Functioning bit
 (38 4)  (146 468)  (146 468)  LC_2 Logic Functioning bit
 (39 4)  (147 468)  (147 468)  LC_2 Logic Functioning bit
 (44 4)  (152 468)  (152 468)  LC_2 Logic Functioning bit
 (40 5)  (148 469)  (148 469)  LC_2 Logic Functioning bit
 (41 5)  (149 469)  (149 469)  LC_2 Logic Functioning bit
 (42 5)  (150 469)  (150 469)  LC_2 Logic Functioning bit
 (43 5)  (151 469)  (151 469)  LC_2 Logic Functioning bit
 (12 6)  (120 470)  (120 470)  routing T_2_29.sp4_h_r_2 <X> T_2_29.sp4_h_l_40
 (29 6)  (137 470)  (137 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (140 470)  (140 470)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (144 470)  (144 470)  LC_3 Logic Functioning bit
 (37 6)  (145 470)  (145 470)  LC_3 Logic Functioning bit
 (38 6)  (146 470)  (146 470)  LC_3 Logic Functioning bit
 (39 6)  (147 470)  (147 470)  LC_3 Logic Functioning bit
 (44 6)  (152 470)  (152 470)  LC_3 Logic Functioning bit
 (13 7)  (121 471)  (121 471)  routing T_2_29.sp4_h_r_2 <X> T_2_29.sp4_h_l_40
 (40 7)  (148 471)  (148 471)  LC_3 Logic Functioning bit
 (41 7)  (149 471)  (149 471)  LC_3 Logic Functioning bit
 (42 7)  (150 471)  (150 471)  LC_3 Logic Functioning bit
 (43 7)  (151 471)  (151 471)  LC_3 Logic Functioning bit
 (13 8)  (121 472)  (121 472)  routing T_2_29.sp4_v_t_45 <X> T_2_29.sp4_v_b_8
 (15 8)  (123 472)  (123 472)  routing T_2_29.sp4_h_r_25 <X> T_2_29.lc_trk_g2_1
 (16 8)  (124 472)  (124 472)  routing T_2_29.sp4_h_r_25 <X> T_2_29.lc_trk_g2_1
 (17 8)  (125 472)  (125 472)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (133 472)  (133 472)  routing T_2_29.bnl_op_2 <X> T_2_29.lc_trk_g2_2
 (27 8)  (135 472)  (135 472)  routing T_2_29.lc_trk_g3_6 <X> T_2_29.wire_logic_cluster/lc_4/in_1
 (28 8)  (136 472)  (136 472)  routing T_2_29.lc_trk_g3_6 <X> T_2_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 472)  (137 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (138 472)  (138 472)  routing T_2_29.lc_trk_g3_6 <X> T_2_29.wire_logic_cluster/lc_4/in_1
 (32 8)  (140 472)  (140 472)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (144 472)  (144 472)  LC_4 Logic Functioning bit
 (37 8)  (145 472)  (145 472)  LC_4 Logic Functioning bit
 (38 8)  (146 472)  (146 472)  LC_4 Logic Functioning bit
 (39 8)  (147 472)  (147 472)  LC_4 Logic Functioning bit
 (44 8)  (152 472)  (152 472)  LC_4 Logic Functioning bit
 (18 9)  (126 473)  (126 473)  routing T_2_29.sp4_h_r_25 <X> T_2_29.lc_trk_g2_1
 (22 9)  (130 473)  (130 473)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (133 473)  (133 473)  routing T_2_29.bnl_op_2 <X> T_2_29.lc_trk_g2_2
 (30 9)  (138 473)  (138 473)  routing T_2_29.lc_trk_g3_6 <X> T_2_29.wire_logic_cluster/lc_4/in_1
 (40 9)  (148 473)  (148 473)  LC_4 Logic Functioning bit
 (41 9)  (149 473)  (149 473)  LC_4 Logic Functioning bit
 (42 9)  (150 473)  (150 473)  LC_4 Logic Functioning bit
 (43 9)  (151 473)  (151 473)  LC_4 Logic Functioning bit
 (11 10)  (119 474)  (119 474)  routing T_2_29.sp4_h_r_2 <X> T_2_29.sp4_v_t_45
 (13 10)  (121 474)  (121 474)  routing T_2_29.sp4_h_r_2 <X> T_2_29.sp4_v_t_45
 (28 10)  (136 474)  (136 474)  routing T_2_29.lc_trk_g2_2 <X> T_2_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 474)  (137 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (140 474)  (140 474)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (144 474)  (144 474)  LC_5 Logic Functioning bit
 (39 10)  (147 474)  (147 474)  LC_5 Logic Functioning bit
 (41 10)  (149 474)  (149 474)  LC_5 Logic Functioning bit
 (42 10)  (150 474)  (150 474)  LC_5 Logic Functioning bit
 (44 10)  (152 474)  (152 474)  LC_5 Logic Functioning bit
 (9 11)  (117 475)  (117 475)  routing T_2_29.sp4_v_b_7 <X> T_2_29.sp4_v_t_42
 (12 11)  (120 475)  (120 475)  routing T_2_29.sp4_h_r_2 <X> T_2_29.sp4_v_t_45
 (22 11)  (130 475)  (130 475)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (131 475)  (131 475)  routing T_2_29.sp4_v_b_46 <X> T_2_29.lc_trk_g2_6
 (24 11)  (132 475)  (132 475)  routing T_2_29.sp4_v_b_46 <X> T_2_29.lc_trk_g2_6
 (30 11)  (138 475)  (138 475)  routing T_2_29.lc_trk_g2_2 <X> T_2_29.wire_logic_cluster/lc_5/in_1
 (32 11)  (140 475)  (140 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (141 475)  (141 475)  routing T_2_29.lc_trk_g3_0 <X> T_2_29.input_2_5
 (34 11)  (142 475)  (142 475)  routing T_2_29.lc_trk_g3_0 <X> T_2_29.input_2_5
 (36 11)  (144 475)  (144 475)  LC_5 Logic Functioning bit
 (39 11)  (147 475)  (147 475)  LC_5 Logic Functioning bit
 (41 11)  (149 475)  (149 475)  LC_5 Logic Functioning bit
 (42 11)  (150 475)  (150 475)  LC_5 Logic Functioning bit
 (14 12)  (122 476)  (122 476)  routing T_2_29.bnl_op_0 <X> T_2_29.lc_trk_g3_0
 (15 12)  (123 476)  (123 476)  routing T_2_29.tnr_op_1 <X> T_2_29.lc_trk_g3_1
 (17 12)  (125 476)  (125 476)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (32 12)  (140 476)  (140 476)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (144 476)  (144 476)  LC_6 Logic Functioning bit
 (39 12)  (147 476)  (147 476)  LC_6 Logic Functioning bit
 (41 12)  (149 476)  (149 476)  LC_6 Logic Functioning bit
 (42 12)  (150 476)  (150 476)  LC_6 Logic Functioning bit
 (44 12)  (152 476)  (152 476)  LC_6 Logic Functioning bit
 (9 13)  (117 477)  (117 477)  routing T_2_29.sp4_v_t_47 <X> T_2_29.sp4_v_b_10
 (14 13)  (122 477)  (122 477)  routing T_2_29.bnl_op_0 <X> T_2_29.lc_trk_g3_0
 (17 13)  (125 477)  (125 477)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (32 13)  (140 477)  (140 477)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (141 477)  (141 477)  routing T_2_29.lc_trk_g3_1 <X> T_2_29.input_2_6
 (34 13)  (142 477)  (142 477)  routing T_2_29.lc_trk_g3_1 <X> T_2_29.input_2_6
 (37 13)  (145 477)  (145 477)  LC_6 Logic Functioning bit
 (38 13)  (146 477)  (146 477)  LC_6 Logic Functioning bit
 (40 13)  (148 477)  (148 477)  LC_6 Logic Functioning bit
 (43 13)  (151 477)  (151 477)  LC_6 Logic Functioning bit
 (13 14)  (121 478)  (121 478)  routing T_2_29.sp4_v_b_11 <X> T_2_29.sp4_v_t_46
 (21 14)  (129 478)  (129 478)  routing T_2_29.sp4_v_t_26 <X> T_2_29.lc_trk_g3_7
 (22 14)  (130 478)  (130 478)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (131 478)  (131 478)  routing T_2_29.sp4_v_t_26 <X> T_2_29.lc_trk_g3_7
 (28 14)  (136 478)  (136 478)  routing T_2_29.lc_trk_g2_6 <X> T_2_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 478)  (137 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (138 478)  (138 478)  routing T_2_29.lc_trk_g2_6 <X> T_2_29.wire_logic_cluster/lc_7/in_1
 (32 14)  (140 478)  (140 478)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (144 478)  (144 478)  LC_7 Logic Functioning bit
 (37 14)  (145 478)  (145 478)  LC_7 Logic Functioning bit
 (38 14)  (146 478)  (146 478)  LC_7 Logic Functioning bit
 (39 14)  (147 478)  (147 478)  LC_7 Logic Functioning bit
 (44 14)  (152 478)  (152 478)  LC_7 Logic Functioning bit
 (21 15)  (129 479)  (129 479)  routing T_2_29.sp4_v_t_26 <X> T_2_29.lc_trk_g3_7
 (22 15)  (130 479)  (130 479)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (132 479)  (132 479)  routing T_2_29.tnr_op_6 <X> T_2_29.lc_trk_g3_6
 (30 15)  (138 479)  (138 479)  routing T_2_29.lc_trk_g2_6 <X> T_2_29.wire_logic_cluster/lc_7/in_1
 (40 15)  (148 479)  (148 479)  LC_7 Logic Functioning bit
 (41 15)  (149 479)  (149 479)  LC_7 Logic Functioning bit
 (42 15)  (150 479)  (150 479)  LC_7 Logic Functioning bit
 (43 15)  (151 479)  (151 479)  LC_7 Logic Functioning bit


LogicTile_3_29

 (13 0)  (175 464)  (175 464)  routing T_3_29.sp4_h_l_39 <X> T_3_29.sp4_v_b_2
 (15 0)  (177 464)  (177 464)  routing T_3_29.sp4_h_r_9 <X> T_3_29.lc_trk_g0_1
 (16 0)  (178 464)  (178 464)  routing T_3_29.sp4_h_r_9 <X> T_3_29.lc_trk_g0_1
 (17 0)  (179 464)  (179 464)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (180 464)  (180 464)  routing T_3_29.sp4_h_r_9 <X> T_3_29.lc_trk_g0_1
 (22 0)  (184 464)  (184 464)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (26 0)  (188 464)  (188 464)  routing T_3_29.lc_trk_g1_7 <X> T_3_29.wire_logic_cluster/lc_0/in_0
 (27 0)  (189 464)  (189 464)  routing T_3_29.lc_trk_g1_6 <X> T_3_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 464)  (191 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (192 464)  (192 464)  routing T_3_29.lc_trk_g1_6 <X> T_3_29.wire_logic_cluster/lc_0/in_1
 (32 0)  (194 464)  (194 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (195 464)  (195 464)  routing T_3_29.lc_trk_g3_0 <X> T_3_29.wire_logic_cluster/lc_0/in_3
 (34 0)  (196 464)  (196 464)  routing T_3_29.lc_trk_g3_0 <X> T_3_29.wire_logic_cluster/lc_0/in_3
 (37 0)  (199 464)  (199 464)  LC_0 Logic Functioning bit
 (39 0)  (201 464)  (201 464)  LC_0 Logic Functioning bit
 (45 0)  (207 464)  (207 464)  LC_0 Logic Functioning bit
 (12 1)  (174 465)  (174 465)  routing T_3_29.sp4_h_l_39 <X> T_3_29.sp4_v_b_2
 (26 1)  (188 465)  (188 465)  routing T_3_29.lc_trk_g1_7 <X> T_3_29.wire_logic_cluster/lc_0/in_0
 (27 1)  (189 465)  (189 465)  routing T_3_29.lc_trk_g1_7 <X> T_3_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (191 465)  (191 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (192 465)  (192 465)  routing T_3_29.lc_trk_g1_6 <X> T_3_29.wire_logic_cluster/lc_0/in_1
 (32 1)  (194 465)  (194 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (196 465)  (196 465)  routing T_3_29.lc_trk_g1_1 <X> T_3_29.input_2_0
 (37 1)  (199 465)  (199 465)  LC_0 Logic Functioning bit
 (42 1)  (204 465)  (204 465)  LC_0 Logic Functioning bit
 (48 1)  (210 465)  (210 465)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (213 465)  (213 465)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (162 466)  (162 466)  routing T_3_29.glb_netwk_7 <X> T_3_29.wire_logic_cluster/lc_7/clk
 (1 2)  (163 466)  (163 466)  routing T_3_29.glb_netwk_7 <X> T_3_29.wire_logic_cluster/lc_7/clk
 (2 2)  (164 466)  (164 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (11 2)  (173 466)  (173 466)  routing T_3_29.sp4_v_b_11 <X> T_3_29.sp4_v_t_39
 (0 3)  (162 467)  (162 467)  routing T_3_29.glb_netwk_7 <X> T_3_29.wire_logic_cluster/lc_7/clk
 (12 3)  (174 467)  (174 467)  routing T_3_29.sp4_v_b_11 <X> T_3_29.sp4_v_t_39
 (16 4)  (178 468)  (178 468)  routing T_3_29.sp4_v_b_9 <X> T_3_29.lc_trk_g1_1
 (17 4)  (179 468)  (179 468)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (180 468)  (180 468)  routing T_3_29.sp4_v_b_9 <X> T_3_29.lc_trk_g1_1
 (21 4)  (183 468)  (183 468)  routing T_3_29.wire_logic_cluster/lc_3/out <X> T_3_29.lc_trk_g1_3
 (22 4)  (184 468)  (184 468)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (8 5)  (170 469)  (170 469)  routing T_3_29.sp4_h_l_47 <X> T_3_29.sp4_v_b_4
 (9 5)  (171 469)  (171 469)  routing T_3_29.sp4_h_l_47 <X> T_3_29.sp4_v_b_4
 (10 5)  (172 469)  (172 469)  routing T_3_29.sp4_h_l_47 <X> T_3_29.sp4_v_b_4
 (18 5)  (180 469)  (180 469)  routing T_3_29.sp4_v_b_9 <X> T_3_29.lc_trk_g1_1
 (21 6)  (183 470)  (183 470)  routing T_3_29.sp4_h_l_2 <X> T_3_29.lc_trk_g1_7
 (22 6)  (184 470)  (184 470)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (185 470)  (185 470)  routing T_3_29.sp4_h_l_2 <X> T_3_29.lc_trk_g1_7
 (24 6)  (186 470)  (186 470)  routing T_3_29.sp4_h_l_2 <X> T_3_29.lc_trk_g1_7
 (26 6)  (188 470)  (188 470)  routing T_3_29.lc_trk_g1_6 <X> T_3_29.wire_logic_cluster/lc_3/in_0
 (28 6)  (190 470)  (190 470)  routing T_3_29.lc_trk_g2_4 <X> T_3_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (191 470)  (191 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (192 470)  (192 470)  routing T_3_29.lc_trk_g2_4 <X> T_3_29.wire_logic_cluster/lc_3/in_1
 (32 6)  (194 470)  (194 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (195 470)  (195 470)  routing T_3_29.lc_trk_g2_2 <X> T_3_29.wire_logic_cluster/lc_3/in_3
 (35 6)  (197 470)  (197 470)  routing T_3_29.lc_trk_g2_5 <X> T_3_29.input_2_3
 (37 6)  (199 470)  (199 470)  LC_3 Logic Functioning bit
 (45 6)  (207 470)  (207 470)  LC_3 Logic Functioning bit
 (8 7)  (170 471)  (170 471)  routing T_3_29.sp4_h_l_41 <X> T_3_29.sp4_v_t_41
 (22 7)  (184 471)  (184 471)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (185 471)  (185 471)  routing T_3_29.sp12_h_r_14 <X> T_3_29.lc_trk_g1_6
 (26 7)  (188 471)  (188 471)  routing T_3_29.lc_trk_g1_6 <X> T_3_29.wire_logic_cluster/lc_3/in_0
 (27 7)  (189 471)  (189 471)  routing T_3_29.lc_trk_g1_6 <X> T_3_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (191 471)  (191 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (193 471)  (193 471)  routing T_3_29.lc_trk_g2_2 <X> T_3_29.wire_logic_cluster/lc_3/in_3
 (32 7)  (194 471)  (194 471)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (195 471)  (195 471)  routing T_3_29.lc_trk_g2_5 <X> T_3_29.input_2_3
 (36 7)  (198 471)  (198 471)  LC_3 Logic Functioning bit
 (38 7)  (200 471)  (200 471)  LC_3 Logic Functioning bit
 (41 7)  (203 471)  (203 471)  LC_3 Logic Functioning bit
 (44 7)  (206 471)  (206 471)  LC_3 Logic Functioning bit
 (9 8)  (171 472)  (171 472)  routing T_3_29.sp4_h_l_41 <X> T_3_29.sp4_h_r_7
 (10 8)  (172 472)  (172 472)  routing T_3_29.sp4_h_l_41 <X> T_3_29.sp4_h_r_7
 (28 8)  (190 472)  (190 472)  routing T_3_29.lc_trk_g2_7 <X> T_3_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (191 472)  (191 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (192 472)  (192 472)  routing T_3_29.lc_trk_g2_7 <X> T_3_29.wire_logic_cluster/lc_4/in_1
 (32 8)  (194 472)  (194 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (41 8)  (203 472)  (203 472)  LC_4 Logic Functioning bit
 (43 8)  (205 472)  (205 472)  LC_4 Logic Functioning bit
 (52 8)  (214 472)  (214 472)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (22 9)  (184 473)  (184 473)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (185 473)  (185 473)  routing T_3_29.sp4_v_b_42 <X> T_3_29.lc_trk_g2_2
 (24 9)  (186 473)  (186 473)  routing T_3_29.sp4_v_b_42 <X> T_3_29.lc_trk_g2_2
 (26 9)  (188 473)  (188 473)  routing T_3_29.lc_trk_g1_3 <X> T_3_29.wire_logic_cluster/lc_4/in_0
 (27 9)  (189 473)  (189 473)  routing T_3_29.lc_trk_g1_3 <X> T_3_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (191 473)  (191 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (192 473)  (192 473)  routing T_3_29.lc_trk_g2_7 <X> T_3_29.wire_logic_cluster/lc_4/in_1
 (31 9)  (193 473)  (193 473)  routing T_3_29.lc_trk_g0_3 <X> T_3_29.wire_logic_cluster/lc_4/in_3
 (36 9)  (198 473)  (198 473)  LC_4 Logic Functioning bit
 (37 9)  (199 473)  (199 473)  LC_4 Logic Functioning bit
 (38 9)  (200 473)  (200 473)  LC_4 Logic Functioning bit
 (39 9)  (201 473)  (201 473)  LC_4 Logic Functioning bit
 (40 9)  (202 473)  (202 473)  LC_4 Logic Functioning bit
 (42 9)  (204 473)  (204 473)  LC_4 Logic Functioning bit
 (48 9)  (210 473)  (210 473)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (176 474)  (176 474)  routing T_3_29.bnl_op_4 <X> T_3_29.lc_trk_g2_4
 (15 10)  (177 474)  (177 474)  routing T_3_29.rgt_op_5 <X> T_3_29.lc_trk_g2_5
 (17 10)  (179 474)  (179 474)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (180 474)  (180 474)  routing T_3_29.rgt_op_5 <X> T_3_29.lc_trk_g2_5
 (22 10)  (184 474)  (184 474)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (32 10)  (194 474)  (194 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (196 474)  (196 474)  routing T_3_29.lc_trk_g1_3 <X> T_3_29.wire_logic_cluster/lc_5/in_3
 (35 10)  (197 474)  (197 474)  routing T_3_29.lc_trk_g2_7 <X> T_3_29.input_2_5
 (37 10)  (199 474)  (199 474)  LC_5 Logic Functioning bit
 (38 10)  (200 474)  (200 474)  LC_5 Logic Functioning bit
 (39 10)  (201 474)  (201 474)  LC_5 Logic Functioning bit
 (43 10)  (205 474)  (205 474)  LC_5 Logic Functioning bit
 (14 11)  (176 475)  (176 475)  routing T_3_29.bnl_op_4 <X> T_3_29.lc_trk_g2_4
 (17 11)  (179 475)  (179 475)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (21 11)  (183 475)  (183 475)  routing T_3_29.sp4_r_v_b_39 <X> T_3_29.lc_trk_g2_7
 (26 11)  (188 475)  (188 475)  routing T_3_29.lc_trk_g0_3 <X> T_3_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (191 475)  (191 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (193 475)  (193 475)  routing T_3_29.lc_trk_g1_3 <X> T_3_29.wire_logic_cluster/lc_5/in_3
 (32 11)  (194 475)  (194 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (195 475)  (195 475)  routing T_3_29.lc_trk_g2_7 <X> T_3_29.input_2_5
 (35 11)  (197 475)  (197 475)  routing T_3_29.lc_trk_g2_7 <X> T_3_29.input_2_5
 (36 11)  (198 475)  (198 475)  LC_5 Logic Functioning bit
 (38 11)  (200 475)  (200 475)  LC_5 Logic Functioning bit
 (39 11)  (201 475)  (201 475)  LC_5 Logic Functioning bit
 (42 11)  (204 475)  (204 475)  LC_5 Logic Functioning bit
 (17 12)  (179 476)  (179 476)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (29 12)  (191 476)  (191 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (193 476)  (193 476)  routing T_3_29.lc_trk_g3_6 <X> T_3_29.wire_logic_cluster/lc_6/in_3
 (32 12)  (194 476)  (194 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (195 476)  (195 476)  routing T_3_29.lc_trk_g3_6 <X> T_3_29.wire_logic_cluster/lc_6/in_3
 (34 12)  (196 476)  (196 476)  routing T_3_29.lc_trk_g3_6 <X> T_3_29.wire_logic_cluster/lc_6/in_3
 (36 12)  (198 476)  (198 476)  LC_6 Logic Functioning bit
 (8 13)  (170 477)  (170 477)  routing T_3_29.sp4_h_l_41 <X> T_3_29.sp4_v_b_10
 (9 13)  (171 477)  (171 477)  routing T_3_29.sp4_h_l_41 <X> T_3_29.sp4_v_b_10
 (10 13)  (172 477)  (172 477)  routing T_3_29.sp4_h_l_41 <X> T_3_29.sp4_v_b_10
 (14 13)  (176 477)  (176 477)  routing T_3_29.tnl_op_0 <X> T_3_29.lc_trk_g3_0
 (15 13)  (177 477)  (177 477)  routing T_3_29.tnl_op_0 <X> T_3_29.lc_trk_g3_0
 (17 13)  (179 477)  (179 477)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (180 477)  (180 477)  routing T_3_29.sp4_r_v_b_41 <X> T_3_29.lc_trk_g3_1
 (26 13)  (188 477)  (188 477)  routing T_3_29.lc_trk_g1_3 <X> T_3_29.wire_logic_cluster/lc_6/in_0
 (27 13)  (189 477)  (189 477)  routing T_3_29.lc_trk_g1_3 <X> T_3_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (191 477)  (191 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (193 477)  (193 477)  routing T_3_29.lc_trk_g3_6 <X> T_3_29.wire_logic_cluster/lc_6/in_3
 (32 13)  (194 477)  (194 477)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (195 477)  (195 477)  routing T_3_29.lc_trk_g3_1 <X> T_3_29.input_2_6
 (34 13)  (196 477)  (196 477)  routing T_3_29.lc_trk_g3_1 <X> T_3_29.input_2_6
 (36 13)  (198 477)  (198 477)  LC_6 Logic Functioning bit
 (37 13)  (199 477)  (199 477)  LC_6 Logic Functioning bit
 (42 13)  (204 477)  (204 477)  LC_6 Logic Functioning bit
 (51 13)  (213 477)  (213 477)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (162 478)  (162 478)  routing T_3_29.glb_netwk_6 <X> T_3_29.wire_logic_cluster/lc_7/s_r
 (1 14)  (163 478)  (163 478)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (179 478)  (179 478)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (180 478)  (180 478)  routing T_3_29.bnl_op_5 <X> T_3_29.lc_trk_g3_5
 (21 14)  (183 478)  (183 478)  routing T_3_29.sp4_v_t_26 <X> T_3_29.lc_trk_g3_7
 (22 14)  (184 478)  (184 478)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (185 478)  (185 478)  routing T_3_29.sp4_v_t_26 <X> T_3_29.lc_trk_g3_7
 (25 14)  (187 478)  (187 478)  routing T_3_29.sp4_v_b_30 <X> T_3_29.lc_trk_g3_6
 (26 14)  (188 478)  (188 478)  routing T_3_29.lc_trk_g1_6 <X> T_3_29.wire_logic_cluster/lc_7/in_0
 (27 14)  (189 478)  (189 478)  routing T_3_29.lc_trk_g3_5 <X> T_3_29.wire_logic_cluster/lc_7/in_1
 (28 14)  (190 478)  (190 478)  routing T_3_29.lc_trk_g3_5 <X> T_3_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (191 478)  (191 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (192 478)  (192 478)  routing T_3_29.lc_trk_g3_5 <X> T_3_29.wire_logic_cluster/lc_7/in_1
 (31 14)  (193 478)  (193 478)  routing T_3_29.lc_trk_g3_7 <X> T_3_29.wire_logic_cluster/lc_7/in_3
 (32 14)  (194 478)  (194 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (195 478)  (195 478)  routing T_3_29.lc_trk_g3_7 <X> T_3_29.wire_logic_cluster/lc_7/in_3
 (34 14)  (196 478)  (196 478)  routing T_3_29.lc_trk_g3_7 <X> T_3_29.wire_logic_cluster/lc_7/in_3
 (35 14)  (197 478)  (197 478)  routing T_3_29.lc_trk_g2_5 <X> T_3_29.input_2_7
 (37 14)  (199 478)  (199 478)  LC_7 Logic Functioning bit
 (45 14)  (207 478)  (207 478)  LC_7 Logic Functioning bit
 (53 14)  (215 478)  (215 478)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (0 15)  (162 479)  (162 479)  routing T_3_29.glb_netwk_6 <X> T_3_29.wire_logic_cluster/lc_7/s_r
 (18 15)  (180 479)  (180 479)  routing T_3_29.bnl_op_5 <X> T_3_29.lc_trk_g3_5
 (21 15)  (183 479)  (183 479)  routing T_3_29.sp4_v_t_26 <X> T_3_29.lc_trk_g3_7
 (22 15)  (184 479)  (184 479)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (185 479)  (185 479)  routing T_3_29.sp4_v_b_30 <X> T_3_29.lc_trk_g3_6
 (26 15)  (188 479)  (188 479)  routing T_3_29.lc_trk_g1_6 <X> T_3_29.wire_logic_cluster/lc_7/in_0
 (27 15)  (189 479)  (189 479)  routing T_3_29.lc_trk_g1_6 <X> T_3_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (191 479)  (191 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (193 479)  (193 479)  routing T_3_29.lc_trk_g3_7 <X> T_3_29.wire_logic_cluster/lc_7/in_3
 (32 15)  (194 479)  (194 479)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (195 479)  (195 479)  routing T_3_29.lc_trk_g2_5 <X> T_3_29.input_2_7
 (36 15)  (198 479)  (198 479)  LC_7 Logic Functioning bit
 (38 15)  (200 479)  (200 479)  LC_7 Logic Functioning bit
 (41 15)  (203 479)  (203 479)  LC_7 Logic Functioning bit
 (44 15)  (206 479)  (206 479)  LC_7 Logic Functioning bit


LogicTile_4_29

 (25 0)  (241 464)  (241 464)  routing T_4_29.sp4_h_l_7 <X> T_4_29.lc_trk_g0_2
 (12 1)  (228 465)  (228 465)  routing T_4_29.sp4_h_r_2 <X> T_4_29.sp4_v_b_2
 (19 1)  (235 465)  (235 465)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (22 1)  (238 465)  (238 465)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (239 465)  (239 465)  routing T_4_29.sp4_h_l_7 <X> T_4_29.lc_trk_g0_2
 (24 1)  (240 465)  (240 465)  routing T_4_29.sp4_h_l_7 <X> T_4_29.lc_trk_g0_2
 (25 1)  (241 465)  (241 465)  routing T_4_29.sp4_h_l_7 <X> T_4_29.lc_trk_g0_2
 (0 2)  (216 466)  (216 466)  routing T_4_29.glb_netwk_7 <X> T_4_29.wire_logic_cluster/lc_7/clk
 (1 2)  (217 466)  (217 466)  routing T_4_29.glb_netwk_7 <X> T_4_29.wire_logic_cluster/lc_7/clk
 (2 2)  (218 466)  (218 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (10 2)  (226 466)  (226 466)  routing T_4_29.sp4_v_b_8 <X> T_4_29.sp4_h_l_36
 (17 2)  (233 466)  (233 466)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (234 466)  (234 466)  routing T_4_29.bnr_op_5 <X> T_4_29.lc_trk_g0_5
 (21 2)  (237 466)  (237 466)  routing T_4_29.sp4_v_b_15 <X> T_4_29.lc_trk_g0_7
 (22 2)  (238 466)  (238 466)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (239 466)  (239 466)  routing T_4_29.sp4_v_b_15 <X> T_4_29.lc_trk_g0_7
 (26 2)  (242 466)  (242 466)  routing T_4_29.lc_trk_g2_7 <X> T_4_29.wire_logic_cluster/lc_1/in_0
 (27 2)  (243 466)  (243 466)  routing T_4_29.lc_trk_g3_5 <X> T_4_29.wire_logic_cluster/lc_1/in_1
 (28 2)  (244 466)  (244 466)  routing T_4_29.lc_trk_g3_5 <X> T_4_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (245 466)  (245 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (246 466)  (246 466)  routing T_4_29.lc_trk_g3_5 <X> T_4_29.wire_logic_cluster/lc_1/in_1
 (32 2)  (248 466)  (248 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (249 466)  (249 466)  routing T_4_29.lc_trk_g2_2 <X> T_4_29.wire_logic_cluster/lc_1/in_3
 (35 2)  (251 466)  (251 466)  routing T_4_29.lc_trk_g0_7 <X> T_4_29.input_2_1
 (37 2)  (253 466)  (253 466)  LC_1 Logic Functioning bit
 (39 2)  (255 466)  (255 466)  LC_1 Logic Functioning bit
 (0 3)  (216 467)  (216 467)  routing T_4_29.glb_netwk_7 <X> T_4_29.wire_logic_cluster/lc_7/clk
 (18 3)  (234 467)  (234 467)  routing T_4_29.bnr_op_5 <X> T_4_29.lc_trk_g0_5
 (21 3)  (237 467)  (237 467)  routing T_4_29.sp4_v_b_15 <X> T_4_29.lc_trk_g0_7
 (26 3)  (242 467)  (242 467)  routing T_4_29.lc_trk_g2_7 <X> T_4_29.wire_logic_cluster/lc_1/in_0
 (28 3)  (244 467)  (244 467)  routing T_4_29.lc_trk_g2_7 <X> T_4_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (245 467)  (245 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (247 467)  (247 467)  routing T_4_29.lc_trk_g2_2 <X> T_4_29.wire_logic_cluster/lc_1/in_3
 (32 3)  (248 467)  (248 467)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (251 467)  (251 467)  routing T_4_29.lc_trk_g0_7 <X> T_4_29.input_2_1
 (38 3)  (254 467)  (254 467)  LC_1 Logic Functioning bit
 (43 3)  (259 467)  (259 467)  LC_1 Logic Functioning bit
 (48 3)  (264 467)  (264 467)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (11 4)  (227 468)  (227 468)  routing T_4_29.sp4_h_l_46 <X> T_4_29.sp4_v_b_5
 (13 4)  (229 468)  (229 468)  routing T_4_29.sp4_h_l_46 <X> T_4_29.sp4_v_b_5
 (27 4)  (243 468)  (243 468)  routing T_4_29.lc_trk_g1_4 <X> T_4_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 468)  (245 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (246 468)  (246 468)  routing T_4_29.lc_trk_g1_4 <X> T_4_29.wire_logic_cluster/lc_2/in_1
 (32 4)  (248 468)  (248 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (249 468)  (249 468)  routing T_4_29.lc_trk_g2_3 <X> T_4_29.wire_logic_cluster/lc_2/in_3
 (37 4)  (253 468)  (253 468)  LC_2 Logic Functioning bit
 (45 4)  (261 468)  (261 468)  LC_2 Logic Functioning bit
 (46 4)  (262 468)  (262 468)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (48 4)  (264 468)  (264 468)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (266 468)  (266 468)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (269 468)  (269 468)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (6 5)  (222 469)  (222 469)  routing T_4_29.sp4_h_l_38 <X> T_4_29.sp4_h_r_3
 (12 5)  (228 469)  (228 469)  routing T_4_29.sp4_h_l_46 <X> T_4_29.sp4_v_b_5
 (26 5)  (242 469)  (242 469)  routing T_4_29.lc_trk_g2_2 <X> T_4_29.wire_logic_cluster/lc_2/in_0
 (28 5)  (244 469)  (244 469)  routing T_4_29.lc_trk_g2_2 <X> T_4_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (245 469)  (245 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (247 469)  (247 469)  routing T_4_29.lc_trk_g2_3 <X> T_4_29.wire_logic_cluster/lc_2/in_3
 (37 5)  (253 469)  (253 469)  LC_2 Logic Functioning bit
 (40 5)  (256 469)  (256 469)  LC_2 Logic Functioning bit
 (42 5)  (258 469)  (258 469)  LC_2 Logic Functioning bit
 (46 5)  (262 469)  (262 469)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (47 5)  (263 469)  (263 469)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (26 6)  (242 470)  (242 470)  routing T_4_29.lc_trk_g0_5 <X> T_4_29.wire_logic_cluster/lc_3/in_0
 (28 6)  (244 470)  (244 470)  routing T_4_29.lc_trk_g2_2 <X> T_4_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (245 470)  (245 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (248 470)  (248 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (249 470)  (249 470)  routing T_4_29.lc_trk_g3_1 <X> T_4_29.wire_logic_cluster/lc_3/in_3
 (34 6)  (250 470)  (250 470)  routing T_4_29.lc_trk_g3_1 <X> T_4_29.wire_logic_cluster/lc_3/in_3
 (35 6)  (251 470)  (251 470)  routing T_4_29.lc_trk_g1_6 <X> T_4_29.input_2_3
 (36 6)  (252 470)  (252 470)  LC_3 Logic Functioning bit
 (38 6)  (254 470)  (254 470)  LC_3 Logic Functioning bit
 (39 6)  (255 470)  (255 470)  LC_3 Logic Functioning bit
 (40 6)  (256 470)  (256 470)  LC_3 Logic Functioning bit
 (41 6)  (257 470)  (257 470)  LC_3 Logic Functioning bit
 (43 6)  (259 470)  (259 470)  LC_3 Logic Functioning bit
 (17 7)  (233 471)  (233 471)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (22 7)  (238 471)  (238 471)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (240 471)  (240 471)  routing T_4_29.top_op_6 <X> T_4_29.lc_trk_g1_6
 (25 7)  (241 471)  (241 471)  routing T_4_29.top_op_6 <X> T_4_29.lc_trk_g1_6
 (29 7)  (245 471)  (245 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (246 471)  (246 471)  routing T_4_29.lc_trk_g2_2 <X> T_4_29.wire_logic_cluster/lc_3/in_1
 (32 7)  (248 471)  (248 471)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (250 471)  (250 471)  routing T_4_29.lc_trk_g1_6 <X> T_4_29.input_2_3
 (35 7)  (251 471)  (251 471)  routing T_4_29.lc_trk_g1_6 <X> T_4_29.input_2_3
 (37 7)  (253 471)  (253 471)  LC_3 Logic Functioning bit
 (38 7)  (254 471)  (254 471)  LC_3 Logic Functioning bit
 (39 7)  (255 471)  (255 471)  LC_3 Logic Functioning bit
 (41 7)  (257 471)  (257 471)  LC_3 Logic Functioning bit
 (48 7)  (264 471)  (264 471)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (4 8)  (220 472)  (220 472)  routing T_4_29.sp4_v_t_43 <X> T_4_29.sp4_v_b_6
 (21 8)  (237 472)  (237 472)  routing T_4_29.sp4_v_t_14 <X> T_4_29.lc_trk_g2_3
 (22 8)  (238 472)  (238 472)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (239 472)  (239 472)  routing T_4_29.sp4_v_t_14 <X> T_4_29.lc_trk_g2_3
 (25 8)  (241 472)  (241 472)  routing T_4_29.wire_logic_cluster/lc_2/out <X> T_4_29.lc_trk_g2_2
 (28 8)  (244 472)  (244 472)  routing T_4_29.lc_trk_g2_7 <X> T_4_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 472)  (245 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (246 472)  (246 472)  routing T_4_29.lc_trk_g2_7 <X> T_4_29.wire_logic_cluster/lc_4/in_1
 (32 8)  (248 472)  (248 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (249 472)  (249 472)  routing T_4_29.lc_trk_g2_3 <X> T_4_29.wire_logic_cluster/lc_4/in_3
 (41 8)  (257 472)  (257 472)  LC_4 Logic Functioning bit
 (43 8)  (259 472)  (259 472)  LC_4 Logic Functioning bit
 (46 8)  (262 472)  (262 472)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (238 473)  (238 473)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (242 473)  (242 473)  routing T_4_29.lc_trk_g0_2 <X> T_4_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (245 473)  (245 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (246 473)  (246 473)  routing T_4_29.lc_trk_g2_7 <X> T_4_29.wire_logic_cluster/lc_4/in_1
 (31 9)  (247 473)  (247 473)  routing T_4_29.lc_trk_g2_3 <X> T_4_29.wire_logic_cluster/lc_4/in_3
 (36 9)  (252 473)  (252 473)  LC_4 Logic Functioning bit
 (37 9)  (253 473)  (253 473)  LC_4 Logic Functioning bit
 (38 9)  (254 473)  (254 473)  LC_4 Logic Functioning bit
 (39 9)  (255 473)  (255 473)  LC_4 Logic Functioning bit
 (40 9)  (256 473)  (256 473)  LC_4 Logic Functioning bit
 (42 9)  (258 473)  (258 473)  LC_4 Logic Functioning bit
 (11 10)  (227 474)  (227 474)  routing T_4_29.sp4_h_l_38 <X> T_4_29.sp4_v_t_45
 (21 10)  (237 474)  (237 474)  routing T_4_29.sp4_v_t_26 <X> T_4_29.lc_trk_g2_7
 (22 10)  (238 474)  (238 474)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (239 474)  (239 474)  routing T_4_29.sp4_v_t_26 <X> T_4_29.lc_trk_g2_7
 (27 10)  (243 474)  (243 474)  routing T_4_29.lc_trk_g3_3 <X> T_4_29.wire_logic_cluster/lc_5/in_1
 (28 10)  (244 474)  (244 474)  routing T_4_29.lc_trk_g3_3 <X> T_4_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 474)  (245 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (247 474)  (247 474)  routing T_4_29.lc_trk_g2_4 <X> T_4_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (248 474)  (248 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (249 474)  (249 474)  routing T_4_29.lc_trk_g2_4 <X> T_4_29.wire_logic_cluster/lc_5/in_3
 (46 10)  (262 474)  (262 474)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (3 11)  (219 475)  (219 475)  routing T_4_29.sp12_v_b_1 <X> T_4_29.sp12_h_l_22
 (14 11)  (230 475)  (230 475)  routing T_4_29.sp4_h_l_17 <X> T_4_29.lc_trk_g2_4
 (15 11)  (231 475)  (231 475)  routing T_4_29.sp4_h_l_17 <X> T_4_29.lc_trk_g2_4
 (16 11)  (232 475)  (232 475)  routing T_4_29.sp4_h_l_17 <X> T_4_29.lc_trk_g2_4
 (17 11)  (233 475)  (233 475)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (237 475)  (237 475)  routing T_4_29.sp4_v_t_26 <X> T_4_29.lc_trk_g2_7
 (26 11)  (242 475)  (242 475)  routing T_4_29.lc_trk_g2_3 <X> T_4_29.wire_logic_cluster/lc_5/in_0
 (28 11)  (244 475)  (244 475)  routing T_4_29.lc_trk_g2_3 <X> T_4_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (245 475)  (245 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (246 475)  (246 475)  routing T_4_29.lc_trk_g3_3 <X> T_4_29.wire_logic_cluster/lc_5/in_1
 (40 11)  (256 475)  (256 475)  LC_5 Logic Functioning bit
 (42 11)  (258 475)  (258 475)  LC_5 Logic Functioning bit
 (48 11)  (264 475)  (264 475)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (267 475)  (267 475)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (15 12)  (231 476)  (231 476)  routing T_4_29.sp4_h_r_41 <X> T_4_29.lc_trk_g3_1
 (16 12)  (232 476)  (232 476)  routing T_4_29.sp4_h_r_41 <X> T_4_29.lc_trk_g3_1
 (17 12)  (233 476)  (233 476)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (234 476)  (234 476)  routing T_4_29.sp4_h_r_41 <X> T_4_29.lc_trk_g3_1
 (22 12)  (238 476)  (238 476)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (240 476)  (240 476)  routing T_4_29.tnl_op_3 <X> T_4_29.lc_trk_g3_3
 (26 12)  (242 476)  (242 476)  routing T_4_29.lc_trk_g3_5 <X> T_4_29.wire_logic_cluster/lc_6/in_0
 (29 12)  (245 476)  (245 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (246 476)  (246 476)  routing T_4_29.lc_trk_g0_7 <X> T_4_29.wire_logic_cluster/lc_6/in_1
 (31 12)  (247 476)  (247 476)  routing T_4_29.lc_trk_g3_6 <X> T_4_29.wire_logic_cluster/lc_6/in_3
 (32 12)  (248 476)  (248 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (249 476)  (249 476)  routing T_4_29.lc_trk_g3_6 <X> T_4_29.wire_logic_cluster/lc_6/in_3
 (34 12)  (250 476)  (250 476)  routing T_4_29.lc_trk_g3_6 <X> T_4_29.wire_logic_cluster/lc_6/in_3
 (36 12)  (252 476)  (252 476)  LC_6 Logic Functioning bit
 (37 12)  (253 476)  (253 476)  LC_6 Logic Functioning bit
 (38 12)  (254 476)  (254 476)  LC_6 Logic Functioning bit
 (39 12)  (255 476)  (255 476)  LC_6 Logic Functioning bit
 (40 12)  (256 476)  (256 476)  LC_6 Logic Functioning bit
 (41 12)  (257 476)  (257 476)  LC_6 Logic Functioning bit
 (42 12)  (258 476)  (258 476)  LC_6 Logic Functioning bit
 (43 12)  (259 476)  (259 476)  LC_6 Logic Functioning bit
 (18 13)  (234 477)  (234 477)  routing T_4_29.sp4_h_r_41 <X> T_4_29.lc_trk_g3_1
 (21 13)  (237 477)  (237 477)  routing T_4_29.tnl_op_3 <X> T_4_29.lc_trk_g3_3
 (27 13)  (243 477)  (243 477)  routing T_4_29.lc_trk_g3_5 <X> T_4_29.wire_logic_cluster/lc_6/in_0
 (28 13)  (244 477)  (244 477)  routing T_4_29.lc_trk_g3_5 <X> T_4_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (245 477)  (245 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (246 477)  (246 477)  routing T_4_29.lc_trk_g0_7 <X> T_4_29.wire_logic_cluster/lc_6/in_1
 (31 13)  (247 477)  (247 477)  routing T_4_29.lc_trk_g3_6 <X> T_4_29.wire_logic_cluster/lc_6/in_3
 (36 13)  (252 477)  (252 477)  LC_6 Logic Functioning bit
 (37 13)  (253 477)  (253 477)  LC_6 Logic Functioning bit
 (38 13)  (254 477)  (254 477)  LC_6 Logic Functioning bit
 (39 13)  (255 477)  (255 477)  LC_6 Logic Functioning bit
 (41 13)  (257 477)  (257 477)  LC_6 Logic Functioning bit
 (43 13)  (259 477)  (259 477)  LC_6 Logic Functioning bit
 (16 14)  (232 478)  (232 478)  routing T_4_29.sp4_v_b_37 <X> T_4_29.lc_trk_g3_5
 (17 14)  (233 478)  (233 478)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (234 478)  (234 478)  routing T_4_29.sp4_v_b_37 <X> T_4_29.lc_trk_g3_5
 (18 15)  (234 479)  (234 479)  routing T_4_29.sp4_v_b_37 <X> T_4_29.lc_trk_g3_5
 (22 15)  (238 479)  (238 479)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (241 479)  (241 479)  routing T_4_29.sp4_r_v_b_46 <X> T_4_29.lc_trk_g3_6


LogicTile_5_29

 (14 0)  (284 464)  (284 464)  routing T_5_29.sp4_v_b_0 <X> T_5_29.lc_trk_g0_0
 (15 0)  (285 464)  (285 464)  routing T_5_29.sp4_v_b_17 <X> T_5_29.lc_trk_g0_1
 (16 0)  (286 464)  (286 464)  routing T_5_29.sp4_v_b_17 <X> T_5_29.lc_trk_g0_1
 (17 0)  (287 464)  (287 464)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (27 0)  (297 464)  (297 464)  routing T_5_29.lc_trk_g1_4 <X> T_5_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (299 464)  (299 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (300 464)  (300 464)  routing T_5_29.lc_trk_g1_4 <X> T_5_29.wire_logic_cluster/lc_0/in_1
 (44 0)  (314 464)  (314 464)  LC_0 Logic Functioning bit
 (16 1)  (286 465)  (286 465)  routing T_5_29.sp4_v_b_0 <X> T_5_29.lc_trk_g0_0
 (17 1)  (287 465)  (287 465)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (50 1)  (320 465)  (320 465)  Carry_In_Mux bit 

 (27 2)  (297 466)  (297 466)  routing T_5_29.lc_trk_g1_3 <X> T_5_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (299 466)  (299 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (302 466)  (302 466)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (306 466)  (306 466)  LC_1 Logic Functioning bit
 (37 2)  (307 466)  (307 466)  LC_1 Logic Functioning bit
 (38 2)  (308 466)  (308 466)  LC_1 Logic Functioning bit
 (39 2)  (309 466)  (309 466)  LC_1 Logic Functioning bit
 (44 2)  (314 466)  (314 466)  LC_1 Logic Functioning bit
 (30 3)  (300 467)  (300 467)  routing T_5_29.lc_trk_g1_3 <X> T_5_29.wire_logic_cluster/lc_1/in_1
 (36 3)  (306 467)  (306 467)  LC_1 Logic Functioning bit
 (37 3)  (307 467)  (307 467)  LC_1 Logic Functioning bit
 (38 3)  (308 467)  (308 467)  LC_1 Logic Functioning bit
 (39 3)  (309 467)  (309 467)  LC_1 Logic Functioning bit
 (48 3)  (318 467)  (318 467)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (16 4)  (286 468)  (286 468)  routing T_5_29.sp4_v_b_1 <X> T_5_29.lc_trk_g1_1
 (17 4)  (287 468)  (287 468)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (288 468)  (288 468)  routing T_5_29.sp4_v_b_1 <X> T_5_29.lc_trk_g1_1
 (22 4)  (292 468)  (292 468)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (25 4)  (295 468)  (295 468)  routing T_5_29.sp4_v_b_2 <X> T_5_29.lc_trk_g1_2
 (28 4)  (298 468)  (298 468)  routing T_5_29.lc_trk_g2_3 <X> T_5_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (299 468)  (299 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (302 468)  (302 468)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (306 468)  (306 468)  LC_2 Logic Functioning bit
 (37 4)  (307 468)  (307 468)  LC_2 Logic Functioning bit
 (38 4)  (308 468)  (308 468)  LC_2 Logic Functioning bit
 (39 4)  (309 468)  (309 468)  LC_2 Logic Functioning bit
 (44 4)  (314 468)  (314 468)  LC_2 Logic Functioning bit
 (17 5)  (287 469)  (287 469)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (22 5)  (292 469)  (292 469)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (293 469)  (293 469)  routing T_5_29.sp4_v_b_2 <X> T_5_29.lc_trk_g1_2
 (30 5)  (300 469)  (300 469)  routing T_5_29.lc_trk_g2_3 <X> T_5_29.wire_logic_cluster/lc_2/in_1
 (36 5)  (306 469)  (306 469)  LC_2 Logic Functioning bit
 (37 5)  (307 469)  (307 469)  LC_2 Logic Functioning bit
 (38 5)  (308 469)  (308 469)  LC_2 Logic Functioning bit
 (39 5)  (309 469)  (309 469)  LC_2 Logic Functioning bit
 (51 5)  (321 469)  (321 469)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (29 6)  (299 470)  (299 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (302 470)  (302 470)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (306 470)  (306 470)  LC_3 Logic Functioning bit
 (37 6)  (307 470)  (307 470)  LC_3 Logic Functioning bit
 (38 6)  (308 470)  (308 470)  LC_3 Logic Functioning bit
 (39 6)  (309 470)  (309 470)  LC_3 Logic Functioning bit
 (44 6)  (314 470)  (314 470)  LC_3 Logic Functioning bit
 (17 7)  (287 471)  (287 471)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (36 7)  (306 471)  (306 471)  LC_3 Logic Functioning bit
 (37 7)  (307 471)  (307 471)  LC_3 Logic Functioning bit
 (38 7)  (308 471)  (308 471)  LC_3 Logic Functioning bit
 (39 7)  (309 471)  (309 471)  LC_3 Logic Functioning bit
 (48 7)  (318 471)  (318 471)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (22 8)  (292 472)  (292 472)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (27 8)  (297 472)  (297 472)  routing T_5_29.lc_trk_g1_2 <X> T_5_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (299 472)  (299 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (302 472)  (302 472)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (306 472)  (306 472)  LC_4 Logic Functioning bit
 (37 8)  (307 472)  (307 472)  LC_4 Logic Functioning bit
 (38 8)  (308 472)  (308 472)  LC_4 Logic Functioning bit
 (39 8)  (309 472)  (309 472)  LC_4 Logic Functioning bit
 (44 8)  (314 472)  (314 472)  LC_4 Logic Functioning bit
 (52 8)  (322 472)  (322 472)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (30 9)  (300 473)  (300 473)  routing T_5_29.lc_trk_g1_2 <X> T_5_29.wire_logic_cluster/lc_4/in_1
 (36 9)  (306 473)  (306 473)  LC_4 Logic Functioning bit
 (37 9)  (307 473)  (307 473)  LC_4 Logic Functioning bit
 (38 9)  (308 473)  (308 473)  LC_4 Logic Functioning bit
 (39 9)  (309 473)  (309 473)  LC_4 Logic Functioning bit
 (27 10)  (297 474)  (297 474)  routing T_5_29.lc_trk_g1_1 <X> T_5_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (299 474)  (299 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (302 474)  (302 474)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (306 474)  (306 474)  LC_5 Logic Functioning bit
 (37 10)  (307 474)  (307 474)  LC_5 Logic Functioning bit
 (38 10)  (308 474)  (308 474)  LC_5 Logic Functioning bit
 (39 10)  (309 474)  (309 474)  LC_5 Logic Functioning bit
 (44 10)  (314 474)  (314 474)  LC_5 Logic Functioning bit
 (17 11)  (287 475)  (287 475)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (36 11)  (306 475)  (306 475)  LC_5 Logic Functioning bit
 (37 11)  (307 475)  (307 475)  LC_5 Logic Functioning bit
 (38 11)  (308 475)  (308 475)  LC_5 Logic Functioning bit
 (39 11)  (309 475)  (309 475)  LC_5 Logic Functioning bit
 (51 11)  (321 475)  (321 475)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (11 12)  (281 476)  (281 476)  routing T_5_29.sp4_v_t_45 <X> T_5_29.sp4_v_b_11
 (27 12)  (297 476)  (297 476)  routing T_5_29.lc_trk_g1_0 <X> T_5_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (299 476)  (299 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (302 476)  (302 476)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (306 476)  (306 476)  LC_6 Logic Functioning bit
 (37 12)  (307 476)  (307 476)  LC_6 Logic Functioning bit
 (38 12)  (308 476)  (308 476)  LC_6 Logic Functioning bit
 (39 12)  (309 476)  (309 476)  LC_6 Logic Functioning bit
 (44 12)  (314 476)  (314 476)  LC_6 Logic Functioning bit
 (52 12)  (322 476)  (322 476)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (12 13)  (282 477)  (282 477)  routing T_5_29.sp4_v_t_45 <X> T_5_29.sp4_v_b_11
 (36 13)  (306 477)  (306 477)  LC_6 Logic Functioning bit
 (37 13)  (307 477)  (307 477)  LC_6 Logic Functioning bit
 (38 13)  (308 477)  (308 477)  LC_6 Logic Functioning bit
 (39 13)  (309 477)  (309 477)  LC_6 Logic Functioning bit
 (28 14)  (298 478)  (298 478)  routing T_5_29.lc_trk_g2_4 <X> T_5_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (299 478)  (299 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (300 478)  (300 478)  routing T_5_29.lc_trk_g2_4 <X> T_5_29.wire_logic_cluster/lc_7/in_1
 (32 14)  (302 478)  (302 478)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (306 478)  (306 478)  LC_7 Logic Functioning bit
 (37 14)  (307 478)  (307 478)  LC_7 Logic Functioning bit
 (38 14)  (308 478)  (308 478)  LC_7 Logic Functioning bit
 (39 14)  (309 478)  (309 478)  LC_7 Logic Functioning bit
 (44 14)  (314 478)  (314 478)  LC_7 Logic Functioning bit
 (32 15)  (302 479)  (302 479)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (306 479)  (306 479)  LC_7 Logic Functioning bit
 (37 15)  (307 479)  (307 479)  LC_7 Logic Functioning bit
 (38 15)  (308 479)  (308 479)  LC_7 Logic Functioning bit
 (39 15)  (309 479)  (309 479)  LC_7 Logic Functioning bit
 (53 15)  (323 479)  (323 479)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_7_29

 (21 0)  (387 464)  (387 464)  routing T_7_29.sp4_v_b_3 <X> T_7_29.lc_trk_g0_3
 (22 0)  (388 464)  (388 464)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (389 464)  (389 464)  routing T_7_29.sp4_v_b_3 <X> T_7_29.lc_trk_g0_3
 (27 4)  (393 468)  (393 468)  routing T_7_29.lc_trk_g3_6 <X> T_7_29.wire_logic_cluster/lc_2/in_1
 (28 4)  (394 468)  (394 468)  routing T_7_29.lc_trk_g3_6 <X> T_7_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (395 468)  (395 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (396 468)  (396 468)  routing T_7_29.lc_trk_g3_6 <X> T_7_29.wire_logic_cluster/lc_2/in_1
 (32 4)  (398 468)  (398 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (402 468)  (402 468)  LC_2 Logic Functioning bit
 (38 4)  (404 468)  (404 468)  LC_2 Logic Functioning bit
 (48 4)  (414 468)  (414 468)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (27 5)  (393 469)  (393 469)  routing T_7_29.lc_trk_g3_1 <X> T_7_29.wire_logic_cluster/lc_2/in_0
 (28 5)  (394 469)  (394 469)  routing T_7_29.lc_trk_g3_1 <X> T_7_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (395 469)  (395 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (396 469)  (396 469)  routing T_7_29.lc_trk_g3_6 <X> T_7_29.wire_logic_cluster/lc_2/in_1
 (31 5)  (397 469)  (397 469)  routing T_7_29.lc_trk_g0_3 <X> T_7_29.wire_logic_cluster/lc_2/in_3
 (36 5)  (402 469)  (402 469)  LC_2 Logic Functioning bit
 (37 5)  (403 469)  (403 469)  LC_2 Logic Functioning bit
 (38 5)  (404 469)  (404 469)  LC_2 Logic Functioning bit
 (39 5)  (405 469)  (405 469)  LC_2 Logic Functioning bit
 (41 5)  (407 469)  (407 469)  LC_2 Logic Functioning bit
 (43 5)  (409 469)  (409 469)  LC_2 Logic Functioning bit
 (15 12)  (381 476)  (381 476)  routing T_7_29.sp4_h_r_41 <X> T_7_29.lc_trk_g3_1
 (16 12)  (382 476)  (382 476)  routing T_7_29.sp4_h_r_41 <X> T_7_29.lc_trk_g3_1
 (17 12)  (383 476)  (383 476)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (384 476)  (384 476)  routing T_7_29.sp4_h_r_41 <X> T_7_29.lc_trk_g3_1
 (18 13)  (384 477)  (384 477)  routing T_7_29.sp4_h_r_41 <X> T_7_29.lc_trk_g3_1
 (25 14)  (391 478)  (391 478)  routing T_7_29.sp4_h_r_38 <X> T_7_29.lc_trk_g3_6
 (22 15)  (388 479)  (388 479)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (389 479)  (389 479)  routing T_7_29.sp4_h_r_38 <X> T_7_29.lc_trk_g3_6
 (24 15)  (390 479)  (390 479)  routing T_7_29.sp4_h_r_38 <X> T_7_29.lc_trk_g3_6


LogicTile_8_29

 (13 3)  (433 467)  (433 467)  routing T_8_29.sp4_v_b_9 <X> T_8_29.sp4_h_l_39


IpCon_Tile_25_29

 (36 0)  (1366 464)  (1366 464)  LC_0 Logic Functioning bit
 (37 0)  (1367 464)  (1367 464)  LC_0 Logic Functioning bit
 (42 0)  (1372 464)  (1372 464)  LC_0 Logic Functioning bit
 (43 0)  (1373 464)  (1373 464)  LC_0 Logic Functioning bit
 (50 0)  (1380 464)  (1380 464)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 465)  (1366 465)  LC_0 Logic Functioning bit
 (37 1)  (1367 465)  (1367 465)  LC_0 Logic Functioning bit
 (42 1)  (1372 465)  (1372 465)  LC_0 Logic Functioning bit
 (43 1)  (1373 465)  (1373 465)  LC_0 Logic Functioning bit
 (36 2)  (1366 466)  (1366 466)  LC_1 Logic Functioning bit
 (37 2)  (1367 466)  (1367 466)  LC_1 Logic Functioning bit
 (42 2)  (1372 466)  (1372 466)  LC_1 Logic Functioning bit
 (43 2)  (1373 466)  (1373 466)  LC_1 Logic Functioning bit
 (50 2)  (1380 466)  (1380 466)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 467)  (1366 467)  LC_1 Logic Functioning bit
 (37 3)  (1367 467)  (1367 467)  LC_1 Logic Functioning bit
 (42 3)  (1372 467)  (1372 467)  LC_1 Logic Functioning bit
 (43 3)  (1373 467)  (1373 467)  LC_1 Logic Functioning bit
 (36 4)  (1366 468)  (1366 468)  LC_2 Logic Functioning bit
 (37 4)  (1367 468)  (1367 468)  LC_2 Logic Functioning bit
 (42 4)  (1372 468)  (1372 468)  LC_2 Logic Functioning bit
 (43 4)  (1373 468)  (1373 468)  LC_2 Logic Functioning bit
 (50 4)  (1380 468)  (1380 468)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 469)  (1366 469)  LC_2 Logic Functioning bit
 (37 5)  (1367 469)  (1367 469)  LC_2 Logic Functioning bit
 (42 5)  (1372 469)  (1372 469)  LC_2 Logic Functioning bit
 (43 5)  (1373 469)  (1373 469)  LC_2 Logic Functioning bit
 (36 6)  (1366 470)  (1366 470)  LC_3 Logic Functioning bit
 (37 6)  (1367 470)  (1367 470)  LC_3 Logic Functioning bit
 (42 6)  (1372 470)  (1372 470)  LC_3 Logic Functioning bit
 (43 6)  (1373 470)  (1373 470)  LC_3 Logic Functioning bit
 (50 6)  (1380 470)  (1380 470)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 471)  (1366 471)  LC_3 Logic Functioning bit
 (37 7)  (1367 471)  (1367 471)  LC_3 Logic Functioning bit
 (42 7)  (1372 471)  (1372 471)  LC_3 Logic Functioning bit
 (43 7)  (1373 471)  (1373 471)  LC_3 Logic Functioning bit
 (36 8)  (1366 472)  (1366 472)  LC_4 Logic Functioning bit
 (37 8)  (1367 472)  (1367 472)  LC_4 Logic Functioning bit
 (42 8)  (1372 472)  (1372 472)  LC_4 Logic Functioning bit
 (43 8)  (1373 472)  (1373 472)  LC_4 Logic Functioning bit
 (50 8)  (1380 472)  (1380 472)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 473)  (1366 473)  LC_4 Logic Functioning bit
 (37 9)  (1367 473)  (1367 473)  LC_4 Logic Functioning bit
 (42 9)  (1372 473)  (1372 473)  LC_4 Logic Functioning bit
 (43 9)  (1373 473)  (1373 473)  LC_4 Logic Functioning bit
 (36 10)  (1366 474)  (1366 474)  LC_5 Logic Functioning bit
 (37 10)  (1367 474)  (1367 474)  LC_5 Logic Functioning bit
 (42 10)  (1372 474)  (1372 474)  LC_5 Logic Functioning bit
 (43 10)  (1373 474)  (1373 474)  LC_5 Logic Functioning bit
 (50 10)  (1380 474)  (1380 474)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 475)  (1366 475)  LC_5 Logic Functioning bit
 (37 11)  (1367 475)  (1367 475)  LC_5 Logic Functioning bit
 (42 11)  (1372 475)  (1372 475)  LC_5 Logic Functioning bit
 (43 11)  (1373 475)  (1373 475)  LC_5 Logic Functioning bit
 (36 12)  (1366 476)  (1366 476)  LC_6 Logic Functioning bit
 (37 12)  (1367 476)  (1367 476)  LC_6 Logic Functioning bit
 (42 12)  (1372 476)  (1372 476)  LC_6 Logic Functioning bit
 (43 12)  (1373 476)  (1373 476)  LC_6 Logic Functioning bit
 (50 12)  (1380 476)  (1380 476)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 477)  (1366 477)  LC_6 Logic Functioning bit
 (37 13)  (1367 477)  (1367 477)  LC_6 Logic Functioning bit
 (42 13)  (1372 477)  (1372 477)  LC_6 Logic Functioning bit
 (43 13)  (1373 477)  (1373 477)  LC_6 Logic Functioning bit
 (36 14)  (1366 478)  (1366 478)  LC_7 Logic Functioning bit
 (37 14)  (1367 478)  (1367 478)  LC_7 Logic Functioning bit
 (42 14)  (1372 478)  (1372 478)  LC_7 Logic Functioning bit
 (43 14)  (1373 478)  (1373 478)  LC_7 Logic Functioning bit
 (50 14)  (1380 478)  (1380 478)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 479)  (1366 479)  LC_7 Logic Functioning bit
 (37 15)  (1367 479)  (1367 479)  LC_7 Logic Functioning bit
 (42 15)  (1372 479)  (1372 479)  LC_7 Logic Functioning bit
 (43 15)  (1373 479)  (1373 479)  LC_7 Logic Functioning bit


IpCon_Tile_0_28

 (36 0)  (36 448)  (36 448)  LC_0 Logic Functioning bit
 (37 0)  (37 448)  (37 448)  LC_0 Logic Functioning bit
 (42 0)  (42 448)  (42 448)  LC_0 Logic Functioning bit
 (43 0)  (43 448)  (43 448)  LC_0 Logic Functioning bit
 (50 0)  (50 448)  (50 448)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 449)  (36 449)  LC_0 Logic Functioning bit
 (37 1)  (37 449)  (37 449)  LC_0 Logic Functioning bit
 (42 1)  (42 449)  (42 449)  LC_0 Logic Functioning bit
 (43 1)  (43 449)  (43 449)  LC_0 Logic Functioning bit
 (4 2)  (4 450)  (4 450)  routing T_0_28.sp4_h_r_0 <X> T_0_28.sp4_v_t_37
 (36 2)  (36 450)  (36 450)  LC_1 Logic Functioning bit
 (37 2)  (37 450)  (37 450)  LC_1 Logic Functioning bit
 (42 2)  (42 450)  (42 450)  LC_1 Logic Functioning bit
 (43 2)  (43 450)  (43 450)  LC_1 Logic Functioning bit
 (50 2)  (50 450)  (50 450)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (5 3)  (5 451)  (5 451)  routing T_0_28.sp4_h_r_0 <X> T_0_28.sp4_v_t_37
 (36 3)  (36 451)  (36 451)  LC_1 Logic Functioning bit
 (37 3)  (37 451)  (37 451)  LC_1 Logic Functioning bit
 (42 3)  (42 451)  (42 451)  LC_1 Logic Functioning bit
 (43 3)  (43 451)  (43 451)  LC_1 Logic Functioning bit
 (36 4)  (36 452)  (36 452)  LC_2 Logic Functioning bit
 (37 4)  (37 452)  (37 452)  LC_2 Logic Functioning bit
 (42 4)  (42 452)  (42 452)  LC_2 Logic Functioning bit
 (43 4)  (43 452)  (43 452)  LC_2 Logic Functioning bit
 (50 4)  (50 452)  (50 452)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 453)  (36 453)  LC_2 Logic Functioning bit
 (37 5)  (37 453)  (37 453)  LC_2 Logic Functioning bit
 (42 5)  (42 453)  (42 453)  LC_2 Logic Functioning bit
 (43 5)  (43 453)  (43 453)  LC_2 Logic Functioning bit
 (36 6)  (36 454)  (36 454)  LC_3 Logic Functioning bit
 (37 6)  (37 454)  (37 454)  LC_3 Logic Functioning bit
 (42 6)  (42 454)  (42 454)  LC_3 Logic Functioning bit
 (43 6)  (43 454)  (43 454)  LC_3 Logic Functioning bit
 (50 6)  (50 454)  (50 454)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 455)  (36 455)  LC_3 Logic Functioning bit
 (37 7)  (37 455)  (37 455)  LC_3 Logic Functioning bit
 (42 7)  (42 455)  (42 455)  LC_3 Logic Functioning bit
 (43 7)  (43 455)  (43 455)  LC_3 Logic Functioning bit
 (36 8)  (36 456)  (36 456)  LC_4 Logic Functioning bit
 (37 8)  (37 456)  (37 456)  LC_4 Logic Functioning bit
 (42 8)  (42 456)  (42 456)  LC_4 Logic Functioning bit
 (43 8)  (43 456)  (43 456)  LC_4 Logic Functioning bit
 (50 8)  (50 456)  (50 456)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 457)  (36 457)  LC_4 Logic Functioning bit
 (37 9)  (37 457)  (37 457)  LC_4 Logic Functioning bit
 (42 9)  (42 457)  (42 457)  LC_4 Logic Functioning bit
 (43 9)  (43 457)  (43 457)  LC_4 Logic Functioning bit
 (36 10)  (36 458)  (36 458)  LC_5 Logic Functioning bit
 (37 10)  (37 458)  (37 458)  LC_5 Logic Functioning bit
 (42 10)  (42 458)  (42 458)  LC_5 Logic Functioning bit
 (43 10)  (43 458)  (43 458)  LC_5 Logic Functioning bit
 (50 10)  (50 458)  (50 458)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 459)  (36 459)  LC_5 Logic Functioning bit
 (37 11)  (37 459)  (37 459)  LC_5 Logic Functioning bit
 (42 11)  (42 459)  (42 459)  LC_5 Logic Functioning bit
 (43 11)  (43 459)  (43 459)  LC_5 Logic Functioning bit
 (36 12)  (36 460)  (36 460)  LC_6 Logic Functioning bit
 (37 12)  (37 460)  (37 460)  LC_6 Logic Functioning bit
 (42 12)  (42 460)  (42 460)  LC_6 Logic Functioning bit
 (43 12)  (43 460)  (43 460)  LC_6 Logic Functioning bit
 (50 12)  (50 460)  (50 460)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 461)  (36 461)  LC_6 Logic Functioning bit
 (37 13)  (37 461)  (37 461)  LC_6 Logic Functioning bit
 (42 13)  (42 461)  (42 461)  LC_6 Logic Functioning bit
 (43 13)  (43 461)  (43 461)  LC_6 Logic Functioning bit
 (36 14)  (36 462)  (36 462)  LC_7 Logic Functioning bit
 (37 14)  (37 462)  (37 462)  LC_7 Logic Functioning bit
 (42 14)  (42 462)  (42 462)  LC_7 Logic Functioning bit
 (43 14)  (43 462)  (43 462)  LC_7 Logic Functioning bit
 (50 14)  (50 462)  (50 462)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 463)  (36 463)  LC_7 Logic Functioning bit
 (37 15)  (37 463)  (37 463)  LC_7 Logic Functioning bit
 (42 15)  (42 463)  (42 463)  LC_7 Logic Functioning bit
 (43 15)  (43 463)  (43 463)  LC_7 Logic Functioning bit


LogicTile_1_28

 (15 0)  (69 448)  (69 448)  routing T_1_28.top_op_1 <X> T_1_28.lc_trk_g0_1
 (17 0)  (71 448)  (71 448)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (76 448)  (76 448)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (28 0)  (82 448)  (82 448)  routing T_1_28.lc_trk_g2_5 <X> T_1_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 448)  (83 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (84 448)  (84 448)  routing T_1_28.lc_trk_g2_5 <X> T_1_28.wire_logic_cluster/lc_0/in_1
 (32 0)  (86 448)  (86 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (89 448)  (89 448)  routing T_1_28.lc_trk_g0_6 <X> T_1_28.input_2_0
 (37 0)  (91 448)  (91 448)  LC_0 Logic Functioning bit
 (39 0)  (93 448)  (93 448)  LC_0 Logic Functioning bit
 (41 0)  (95 448)  (95 448)  LC_0 Logic Functioning bit
 (43 0)  (97 448)  (97 448)  LC_0 Logic Functioning bit
 (10 1)  (64 449)  (64 449)  routing T_1_28.sp4_h_r_8 <X> T_1_28.sp4_v_b_1
 (18 1)  (72 449)  (72 449)  routing T_1_28.top_op_1 <X> T_1_28.lc_trk_g0_1
 (27 1)  (81 449)  (81 449)  routing T_1_28.lc_trk_g3_1 <X> T_1_28.wire_logic_cluster/lc_0/in_0
 (28 1)  (82 449)  (82 449)  routing T_1_28.lc_trk_g3_1 <X> T_1_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (83 449)  (83 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (85 449)  (85 449)  routing T_1_28.lc_trk_g0_3 <X> T_1_28.wire_logic_cluster/lc_0/in_3
 (32 1)  (86 449)  (86 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (89 449)  (89 449)  routing T_1_28.lc_trk_g0_6 <X> T_1_28.input_2_0
 (37 1)  (91 449)  (91 449)  LC_0 Logic Functioning bit
 (39 1)  (93 449)  (93 449)  LC_0 Logic Functioning bit
 (41 1)  (95 449)  (95 449)  LC_0 Logic Functioning bit
 (43 1)  (97 449)  (97 449)  LC_0 Logic Functioning bit
 (0 2)  (54 450)  (54 450)  routing T_1_28.glb_netwk_7 <X> T_1_28.wire_logic_cluster/lc_7/clk
 (1 2)  (55 450)  (55 450)  routing T_1_28.glb_netwk_7 <X> T_1_28.wire_logic_cluster/lc_7/clk
 (2 2)  (56 450)  (56 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (81 450)  (81 450)  routing T_1_28.lc_trk_g3_1 <X> T_1_28.wire_logic_cluster/lc_1/in_1
 (28 2)  (82 450)  (82 450)  routing T_1_28.lc_trk_g3_1 <X> T_1_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (83 450)  (83 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (85 450)  (85 450)  routing T_1_28.lc_trk_g0_6 <X> T_1_28.wire_logic_cluster/lc_1/in_3
 (32 2)  (86 450)  (86 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (90 450)  (90 450)  LC_1 Logic Functioning bit
 (38 2)  (92 450)  (92 450)  LC_1 Logic Functioning bit
 (0 3)  (54 451)  (54 451)  routing T_1_28.glb_netwk_7 <X> T_1_28.wire_logic_cluster/lc_7/clk
 (1 3)  (55 451)  (55 451)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (22 3)  (76 451)  (76 451)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (79 451)  (79 451)  routing T_1_28.sp4_r_v_b_30 <X> T_1_28.lc_trk_g0_6
 (31 3)  (85 451)  (85 451)  routing T_1_28.lc_trk_g0_6 <X> T_1_28.wire_logic_cluster/lc_1/in_3
 (36 3)  (90 451)  (90 451)  LC_1 Logic Functioning bit
 (38 3)  (92 451)  (92 451)  LC_1 Logic Functioning bit
 (3 4)  (57 452)  (57 452)  routing T_1_28.sp12_v_t_23 <X> T_1_28.sp12_h_r_0
 (12 4)  (66 452)  (66 452)  routing T_1_28.sp4_v_b_11 <X> T_1_28.sp4_h_r_5
 (17 4)  (71 452)  (71 452)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (72 452)  (72 452)  routing T_1_28.bnr_op_1 <X> T_1_28.lc_trk_g1_1
 (26 4)  (80 452)  (80 452)  routing T_1_28.lc_trk_g0_6 <X> T_1_28.wire_logic_cluster/lc_2/in_0
 (36 4)  (90 452)  (90 452)  LC_2 Logic Functioning bit
 (43 4)  (97 452)  (97 452)  LC_2 Logic Functioning bit
 (11 5)  (65 453)  (65 453)  routing T_1_28.sp4_v_b_11 <X> T_1_28.sp4_h_r_5
 (13 5)  (67 453)  (67 453)  routing T_1_28.sp4_v_b_11 <X> T_1_28.sp4_h_r_5
 (18 5)  (72 453)  (72 453)  routing T_1_28.bnr_op_1 <X> T_1_28.lc_trk_g1_1
 (26 5)  (80 453)  (80 453)  routing T_1_28.lc_trk_g0_6 <X> T_1_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (83 453)  (83 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (86 453)  (86 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (87 453)  (87 453)  routing T_1_28.lc_trk_g3_1 <X> T_1_28.input_2_2
 (34 5)  (88 453)  (88 453)  routing T_1_28.lc_trk_g3_1 <X> T_1_28.input_2_2
 (37 5)  (91 453)  (91 453)  LC_2 Logic Functioning bit
 (42 5)  (96 453)  (96 453)  LC_2 Logic Functioning bit
 (31 6)  (85 454)  (85 454)  routing T_1_28.lc_trk_g0_6 <X> T_1_28.wire_logic_cluster/lc_3/in_3
 (32 6)  (86 454)  (86 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (40 6)  (94 454)  (94 454)  LC_3 Logic Functioning bit
 (41 6)  (95 454)  (95 454)  LC_3 Logic Functioning bit
 (42 6)  (96 454)  (96 454)  LC_3 Logic Functioning bit
 (43 6)  (97 454)  (97 454)  LC_3 Logic Functioning bit
 (46 6)  (100 454)  (100 454)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (31 7)  (85 455)  (85 455)  routing T_1_28.lc_trk_g0_6 <X> T_1_28.wire_logic_cluster/lc_3/in_3
 (40 7)  (94 455)  (94 455)  LC_3 Logic Functioning bit
 (41 7)  (95 455)  (95 455)  LC_3 Logic Functioning bit
 (42 7)  (96 455)  (96 455)  LC_3 Logic Functioning bit
 (43 7)  (97 455)  (97 455)  LC_3 Logic Functioning bit
 (17 10)  (71 458)  (71 458)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (72 459)  (72 459)  routing T_1_28.sp4_r_v_b_37 <X> T_1_28.lc_trk_g2_5
 (22 11)  (76 459)  (76 459)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (78 459)  (78 459)  routing T_1_28.tnr_op_6 <X> T_1_28.lc_trk_g2_6
 (17 12)  (71 460)  (71 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (26 12)  (80 460)  (80 460)  routing T_1_28.lc_trk_g3_5 <X> T_1_28.wire_logic_cluster/lc_6/in_0
 (29 12)  (83 460)  (83 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (86 460)  (86 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (87 460)  (87 460)  routing T_1_28.lc_trk_g3_2 <X> T_1_28.wire_logic_cluster/lc_6/in_3
 (34 12)  (88 460)  (88 460)  routing T_1_28.lc_trk_g3_2 <X> T_1_28.wire_logic_cluster/lc_6/in_3
 (37 12)  (91 460)  (91 460)  LC_6 Logic Functioning bit
 (39 12)  (93 460)  (93 460)  LC_6 Logic Functioning bit
 (45 12)  (99 460)  (99 460)  LC_6 Logic Functioning bit
 (51 12)  (105 460)  (105 460)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (76 461)  (76 461)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (79 461)  (79 461)  routing T_1_28.sp4_r_v_b_42 <X> T_1_28.lc_trk_g3_2
 (27 13)  (81 461)  (81 461)  routing T_1_28.lc_trk_g3_5 <X> T_1_28.wire_logic_cluster/lc_6/in_0
 (28 13)  (82 461)  (82 461)  routing T_1_28.lc_trk_g3_5 <X> T_1_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (83 461)  (83 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (85 461)  (85 461)  routing T_1_28.lc_trk_g3_2 <X> T_1_28.wire_logic_cluster/lc_6/in_3
 (32 13)  (86 461)  (86 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (88 461)  (88 461)  routing T_1_28.lc_trk_g1_1 <X> T_1_28.input_2_6
 (37 13)  (91 461)  (91 461)  LC_6 Logic Functioning bit
 (42 13)  (96 461)  (96 461)  LC_6 Logic Functioning bit
 (44 13)  (98 461)  (98 461)  LC_6 Logic Functioning bit
 (0 14)  (54 462)  (54 462)  routing T_1_28.glb_netwk_6 <X> T_1_28.wire_logic_cluster/lc_7/s_r
 (1 14)  (55 462)  (55 462)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (71 462)  (71 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (27 14)  (81 462)  (81 462)  routing T_1_28.lc_trk_g3_5 <X> T_1_28.wire_logic_cluster/lc_7/in_1
 (28 14)  (82 462)  (82 462)  routing T_1_28.lc_trk_g3_5 <X> T_1_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (83 462)  (83 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (84 462)  (84 462)  routing T_1_28.lc_trk_g3_5 <X> T_1_28.wire_logic_cluster/lc_7/in_1
 (31 14)  (85 462)  (85 462)  routing T_1_28.lc_trk_g2_6 <X> T_1_28.wire_logic_cluster/lc_7/in_3
 (32 14)  (86 462)  (86 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (87 462)  (87 462)  routing T_1_28.lc_trk_g2_6 <X> T_1_28.wire_logic_cluster/lc_7/in_3
 (35 14)  (89 462)  (89 462)  routing T_1_28.lc_trk_g3_4 <X> T_1_28.input_2_7
 (37 14)  (91 462)  (91 462)  LC_7 Logic Functioning bit
 (39 14)  (93 462)  (93 462)  LC_7 Logic Functioning bit
 (45 14)  (99 462)  (99 462)  LC_7 Logic Functioning bit
 (52 14)  (106 462)  (106 462)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (54 463)  (54 463)  routing T_1_28.glb_netwk_6 <X> T_1_28.wire_logic_cluster/lc_7/s_r
 (17 15)  (71 463)  (71 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (29 15)  (83 463)  (83 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (85 463)  (85 463)  routing T_1_28.lc_trk_g2_6 <X> T_1_28.wire_logic_cluster/lc_7/in_3
 (32 15)  (86 463)  (86 463)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (87 463)  (87 463)  routing T_1_28.lc_trk_g3_4 <X> T_1_28.input_2_7
 (34 15)  (88 463)  (88 463)  routing T_1_28.lc_trk_g3_4 <X> T_1_28.input_2_7
 (36 15)  (90 463)  (90 463)  LC_7 Logic Functioning bit
 (43 15)  (97 463)  (97 463)  LC_7 Logic Functioning bit
 (44 15)  (98 463)  (98 463)  LC_7 Logic Functioning bit
 (46 15)  (100 463)  (100 463)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (52 15)  (106 463)  (106 463)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_2_28

 (15 0)  (123 448)  (123 448)  routing T_2_28.lft_op_1 <X> T_2_28.lc_trk_g0_1
 (17 0)  (125 448)  (125 448)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (126 448)  (126 448)  routing T_2_28.lft_op_1 <X> T_2_28.lc_trk_g0_1
 (29 0)  (137 448)  (137 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (138 448)  (138 448)  routing T_2_28.lc_trk_g0_7 <X> T_2_28.wire_logic_cluster/lc_0/in_1
 (44 0)  (152 448)  (152 448)  LC_0 Logic Functioning bit
 (30 1)  (138 449)  (138 449)  routing T_2_28.lc_trk_g0_7 <X> T_2_28.wire_logic_cluster/lc_0/in_1
 (32 1)  (140 449)  (140 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (141 449)  (141 449)  routing T_2_28.lc_trk_g3_1 <X> T_2_28.input_2_0
 (34 1)  (142 449)  (142 449)  routing T_2_28.lc_trk_g3_1 <X> T_2_28.input_2_0
 (11 2)  (119 450)  (119 450)  routing T_2_28.sp4_v_b_6 <X> T_2_28.sp4_v_t_39
 (13 2)  (121 450)  (121 450)  routing T_2_28.sp4_v_b_6 <X> T_2_28.sp4_v_t_39
 (22 2)  (130 450)  (130 450)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (132 450)  (132 450)  routing T_2_28.bot_op_7 <X> T_2_28.lc_trk_g0_7
 (32 2)  (140 450)  (140 450)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (143 450)  (143 450)  routing T_2_28.lc_trk_g3_4 <X> T_2_28.input_2_1
 (36 2)  (144 450)  (144 450)  LC_1 Logic Functioning bit
 (39 2)  (147 450)  (147 450)  LC_1 Logic Functioning bit
 (41 2)  (149 450)  (149 450)  LC_1 Logic Functioning bit
 (42 2)  (150 450)  (150 450)  LC_1 Logic Functioning bit
 (44 2)  (152 450)  (152 450)  LC_1 Logic Functioning bit
 (32 3)  (140 451)  (140 451)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (141 451)  (141 451)  routing T_2_28.lc_trk_g3_4 <X> T_2_28.input_2_1
 (34 3)  (142 451)  (142 451)  routing T_2_28.lc_trk_g3_4 <X> T_2_28.input_2_1
 (37 3)  (145 451)  (145 451)  LC_1 Logic Functioning bit
 (38 3)  (146 451)  (146 451)  LC_1 Logic Functioning bit
 (40 3)  (148 451)  (148 451)  LC_1 Logic Functioning bit
 (43 3)  (151 451)  (151 451)  LC_1 Logic Functioning bit
 (5 4)  (113 452)  (113 452)  routing T_2_28.sp4_v_b_9 <X> T_2_28.sp4_h_r_3
 (8 4)  (116 452)  (116 452)  routing T_2_28.sp4_v_b_10 <X> T_2_28.sp4_h_r_4
 (9 4)  (117 452)  (117 452)  routing T_2_28.sp4_v_b_10 <X> T_2_28.sp4_h_r_4
 (10 4)  (118 452)  (118 452)  routing T_2_28.sp4_v_b_10 <X> T_2_28.sp4_h_r_4
 (12 4)  (120 452)  (120 452)  routing T_2_28.sp4_v_b_5 <X> T_2_28.sp4_h_r_5
 (17 4)  (125 452)  (125 452)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (126 452)  (126 452)  routing T_2_28.bnr_op_1 <X> T_2_28.lc_trk_g1_1
 (21 4)  (129 452)  (129 452)  routing T_2_28.bnr_op_3 <X> T_2_28.lc_trk_g1_3
 (22 4)  (130 452)  (130 452)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (28 4)  (136 452)  (136 452)  routing T_2_28.lc_trk_g2_1 <X> T_2_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 452)  (137 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (140 452)  (140 452)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (144 452)  (144 452)  LC_2 Logic Functioning bit
 (39 4)  (147 452)  (147 452)  LC_2 Logic Functioning bit
 (41 4)  (149 452)  (149 452)  LC_2 Logic Functioning bit
 (42 4)  (150 452)  (150 452)  LC_2 Logic Functioning bit
 (44 4)  (152 452)  (152 452)  LC_2 Logic Functioning bit
 (4 5)  (112 453)  (112 453)  routing T_2_28.sp4_v_b_9 <X> T_2_28.sp4_h_r_3
 (6 5)  (114 453)  (114 453)  routing T_2_28.sp4_v_b_9 <X> T_2_28.sp4_h_r_3
 (11 5)  (119 453)  (119 453)  routing T_2_28.sp4_v_b_5 <X> T_2_28.sp4_h_r_5
 (18 5)  (126 453)  (126 453)  routing T_2_28.bnr_op_1 <X> T_2_28.lc_trk_g1_1
 (21 5)  (129 453)  (129 453)  routing T_2_28.bnr_op_3 <X> T_2_28.lc_trk_g1_3
 (32 5)  (140 453)  (140 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (141 453)  (141 453)  routing T_2_28.lc_trk_g2_2 <X> T_2_28.input_2_2
 (35 5)  (143 453)  (143 453)  routing T_2_28.lc_trk_g2_2 <X> T_2_28.input_2_2
 (36 5)  (144 453)  (144 453)  LC_2 Logic Functioning bit
 (39 5)  (147 453)  (147 453)  LC_2 Logic Functioning bit
 (41 5)  (149 453)  (149 453)  LC_2 Logic Functioning bit
 (42 5)  (150 453)  (150 453)  LC_2 Logic Functioning bit
 (27 6)  (135 454)  (135 454)  routing T_2_28.lc_trk_g1_1 <X> T_2_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 454)  (137 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (140 454)  (140 454)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (144 454)  (144 454)  LC_3 Logic Functioning bit
 (37 6)  (145 454)  (145 454)  LC_3 Logic Functioning bit
 (38 6)  (146 454)  (146 454)  LC_3 Logic Functioning bit
 (39 6)  (147 454)  (147 454)  LC_3 Logic Functioning bit
 (44 6)  (152 454)  (152 454)  LC_3 Logic Functioning bit
 (40 7)  (148 455)  (148 455)  LC_3 Logic Functioning bit
 (41 7)  (149 455)  (149 455)  LC_3 Logic Functioning bit
 (42 7)  (150 455)  (150 455)  LC_3 Logic Functioning bit
 (43 7)  (151 455)  (151 455)  LC_3 Logic Functioning bit
 (15 8)  (123 456)  (123 456)  routing T_2_28.sp4_h_r_33 <X> T_2_28.lc_trk_g2_1
 (16 8)  (124 456)  (124 456)  routing T_2_28.sp4_h_r_33 <X> T_2_28.lc_trk_g2_1
 (17 8)  (125 456)  (125 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (126 456)  (126 456)  routing T_2_28.sp4_h_r_33 <X> T_2_28.lc_trk_g2_1
 (25 8)  (133 456)  (133 456)  routing T_2_28.rgt_op_2 <X> T_2_28.lc_trk_g2_2
 (28 8)  (136 456)  (136 456)  routing T_2_28.lc_trk_g2_5 <X> T_2_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 456)  (137 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (138 456)  (138 456)  routing T_2_28.lc_trk_g2_5 <X> T_2_28.wire_logic_cluster/lc_4/in_1
 (32 8)  (140 456)  (140 456)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (144 456)  (144 456)  LC_4 Logic Functioning bit
 (37 8)  (145 456)  (145 456)  LC_4 Logic Functioning bit
 (38 8)  (146 456)  (146 456)  LC_4 Logic Functioning bit
 (39 8)  (147 456)  (147 456)  LC_4 Logic Functioning bit
 (44 8)  (152 456)  (152 456)  LC_4 Logic Functioning bit
 (15 9)  (123 457)  (123 457)  routing T_2_28.sp4_v_t_29 <X> T_2_28.lc_trk_g2_0
 (16 9)  (124 457)  (124 457)  routing T_2_28.sp4_v_t_29 <X> T_2_28.lc_trk_g2_0
 (17 9)  (125 457)  (125 457)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (130 457)  (130 457)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (132 457)  (132 457)  routing T_2_28.rgt_op_2 <X> T_2_28.lc_trk_g2_2
 (40 9)  (148 457)  (148 457)  LC_4 Logic Functioning bit
 (41 9)  (149 457)  (149 457)  LC_4 Logic Functioning bit
 (42 9)  (150 457)  (150 457)  LC_4 Logic Functioning bit
 (43 9)  (151 457)  (151 457)  LC_4 Logic Functioning bit
 (11 10)  (119 458)  (119 458)  routing T_2_28.sp4_v_b_0 <X> T_2_28.sp4_v_t_45
 (13 10)  (121 458)  (121 458)  routing T_2_28.sp4_v_b_0 <X> T_2_28.sp4_v_t_45
 (14 10)  (122 458)  (122 458)  routing T_2_28.rgt_op_4 <X> T_2_28.lc_trk_g2_4
 (15 10)  (123 458)  (123 458)  routing T_2_28.tnr_op_5 <X> T_2_28.lc_trk_g2_5
 (17 10)  (125 458)  (125 458)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (28 10)  (136 458)  (136 458)  routing T_2_28.lc_trk_g2_0 <X> T_2_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 458)  (137 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (140 458)  (140 458)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (144 458)  (144 458)  LC_5 Logic Functioning bit
 (37 10)  (145 458)  (145 458)  LC_5 Logic Functioning bit
 (38 10)  (146 458)  (146 458)  LC_5 Logic Functioning bit
 (39 10)  (147 458)  (147 458)  LC_5 Logic Functioning bit
 (44 10)  (152 458)  (152 458)  LC_5 Logic Functioning bit
 (8 11)  (116 459)  (116 459)  routing T_2_28.sp4_h_r_1 <X> T_2_28.sp4_v_t_42
 (9 11)  (117 459)  (117 459)  routing T_2_28.sp4_h_r_1 <X> T_2_28.sp4_v_t_42
 (10 11)  (118 459)  (118 459)  routing T_2_28.sp4_h_r_1 <X> T_2_28.sp4_v_t_42
 (15 11)  (123 459)  (123 459)  routing T_2_28.rgt_op_4 <X> T_2_28.lc_trk_g2_4
 (17 11)  (125 459)  (125 459)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (40 11)  (148 459)  (148 459)  LC_5 Logic Functioning bit
 (41 11)  (149 459)  (149 459)  LC_5 Logic Functioning bit
 (42 11)  (150 459)  (150 459)  LC_5 Logic Functioning bit
 (43 11)  (151 459)  (151 459)  LC_5 Logic Functioning bit
 (15 12)  (123 460)  (123 460)  routing T_2_28.sp4_h_r_25 <X> T_2_28.lc_trk_g3_1
 (16 12)  (124 460)  (124 460)  routing T_2_28.sp4_h_r_25 <X> T_2_28.lc_trk_g3_1
 (17 12)  (125 460)  (125 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (29 12)  (137 460)  (137 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (140 460)  (140 460)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (143 460)  (143 460)  routing T_2_28.lc_trk_g2_4 <X> T_2_28.input_2_6
 (36 12)  (144 460)  (144 460)  LC_6 Logic Functioning bit
 (39 12)  (147 460)  (147 460)  LC_6 Logic Functioning bit
 (41 12)  (149 460)  (149 460)  LC_6 Logic Functioning bit
 (42 12)  (150 460)  (150 460)  LC_6 Logic Functioning bit
 (44 12)  (152 460)  (152 460)  LC_6 Logic Functioning bit
 (13 13)  (121 461)  (121 461)  routing T_2_28.sp4_v_t_43 <X> T_2_28.sp4_h_r_11
 (18 13)  (126 461)  (126 461)  routing T_2_28.sp4_h_r_25 <X> T_2_28.lc_trk_g3_1
 (32 13)  (140 461)  (140 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (141 461)  (141 461)  routing T_2_28.lc_trk_g2_4 <X> T_2_28.input_2_6
 (36 13)  (144 461)  (144 461)  LC_6 Logic Functioning bit
 (39 13)  (147 461)  (147 461)  LC_6 Logic Functioning bit
 (41 13)  (149 461)  (149 461)  LC_6 Logic Functioning bit
 (42 13)  (150 461)  (150 461)  LC_6 Logic Functioning bit
 (27 14)  (135 462)  (135 462)  routing T_2_28.lc_trk_g1_3 <X> T_2_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 462)  (137 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (140 462)  (140 462)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (144 462)  (144 462)  LC_7 Logic Functioning bit
 (37 14)  (145 462)  (145 462)  LC_7 Logic Functioning bit
 (38 14)  (146 462)  (146 462)  LC_7 Logic Functioning bit
 (39 14)  (147 462)  (147 462)  LC_7 Logic Functioning bit
 (44 14)  (152 462)  (152 462)  LC_7 Logic Functioning bit
 (14 15)  (122 463)  (122 463)  routing T_2_28.tnl_op_4 <X> T_2_28.lc_trk_g3_4
 (15 15)  (123 463)  (123 463)  routing T_2_28.tnl_op_4 <X> T_2_28.lc_trk_g3_4
 (17 15)  (125 463)  (125 463)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (30 15)  (138 463)  (138 463)  routing T_2_28.lc_trk_g1_3 <X> T_2_28.wire_logic_cluster/lc_7/in_1
 (40 15)  (148 463)  (148 463)  LC_7 Logic Functioning bit
 (41 15)  (149 463)  (149 463)  LC_7 Logic Functioning bit
 (42 15)  (150 463)  (150 463)  LC_7 Logic Functioning bit
 (43 15)  (151 463)  (151 463)  LC_7 Logic Functioning bit


LogicTile_3_28

 (15 0)  (177 448)  (177 448)  routing T_3_28.sp4_h_l_4 <X> T_3_28.lc_trk_g0_1
 (16 0)  (178 448)  (178 448)  routing T_3_28.sp4_h_l_4 <X> T_3_28.lc_trk_g0_1
 (17 0)  (179 448)  (179 448)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (180 448)  (180 448)  routing T_3_28.sp4_h_l_4 <X> T_3_28.lc_trk_g0_1
 (21 0)  (183 448)  (183 448)  routing T_3_28.wire_logic_cluster/lc_3/out <X> T_3_28.lc_trk_g0_3
 (22 0)  (184 448)  (184 448)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (187 448)  (187 448)  routing T_3_28.lft_op_2 <X> T_3_28.lc_trk_g0_2
 (18 1)  (180 449)  (180 449)  routing T_3_28.sp4_h_l_4 <X> T_3_28.lc_trk_g0_1
 (22 1)  (184 449)  (184 449)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (186 449)  (186 449)  routing T_3_28.lft_op_2 <X> T_3_28.lc_trk_g0_2
 (0 2)  (162 450)  (162 450)  routing T_3_28.glb_netwk_7 <X> T_3_28.wire_logic_cluster/lc_7/clk
 (1 2)  (163 450)  (163 450)  routing T_3_28.glb_netwk_7 <X> T_3_28.wire_logic_cluster/lc_7/clk
 (2 2)  (164 450)  (164 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (11 2)  (173 450)  (173 450)  routing T_3_28.sp4_v_b_6 <X> T_3_28.sp4_v_t_39
 (13 2)  (175 450)  (175 450)  routing T_3_28.sp4_v_b_6 <X> T_3_28.sp4_v_t_39
 (25 2)  (187 450)  (187 450)  routing T_3_28.lft_op_6 <X> T_3_28.lc_trk_g0_6
 (26 2)  (188 450)  (188 450)  routing T_3_28.lc_trk_g1_4 <X> T_3_28.wire_logic_cluster/lc_1/in_0
 (28 2)  (190 450)  (190 450)  routing T_3_28.lc_trk_g2_4 <X> T_3_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 450)  (191 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (192 450)  (192 450)  routing T_3_28.lc_trk_g2_4 <X> T_3_28.wire_logic_cluster/lc_1/in_1
 (31 2)  (193 450)  (193 450)  routing T_3_28.lc_trk_g2_6 <X> T_3_28.wire_logic_cluster/lc_1/in_3
 (32 2)  (194 450)  (194 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (195 450)  (195 450)  routing T_3_28.lc_trk_g2_6 <X> T_3_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (198 450)  (198 450)  LC_1 Logic Functioning bit
 (37 2)  (199 450)  (199 450)  LC_1 Logic Functioning bit
 (41 2)  (203 450)  (203 450)  LC_1 Logic Functioning bit
 (42 2)  (204 450)  (204 450)  LC_1 Logic Functioning bit
 (0 3)  (162 451)  (162 451)  routing T_3_28.glb_netwk_7 <X> T_3_28.wire_logic_cluster/lc_7/clk
 (22 3)  (184 451)  (184 451)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (186 451)  (186 451)  routing T_3_28.lft_op_6 <X> T_3_28.lc_trk_g0_6
 (27 3)  (189 451)  (189 451)  routing T_3_28.lc_trk_g1_4 <X> T_3_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (191 451)  (191 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (193 451)  (193 451)  routing T_3_28.lc_trk_g2_6 <X> T_3_28.wire_logic_cluster/lc_1/in_3
 (32 3)  (194 451)  (194 451)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (38 3)  (200 451)  (200 451)  LC_1 Logic Functioning bit
 (39 3)  (201 451)  (201 451)  LC_1 Logic Functioning bit
 (40 3)  (202 451)  (202 451)  LC_1 Logic Functioning bit
 (43 3)  (205 451)  (205 451)  LC_1 Logic Functioning bit
 (48 3)  (210 451)  (210 451)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (176 452)  (176 452)  routing T_3_28.sp4_v_b_0 <X> T_3_28.lc_trk_g1_0
 (15 4)  (177 452)  (177 452)  routing T_3_28.sp4_v_b_17 <X> T_3_28.lc_trk_g1_1
 (16 4)  (178 452)  (178 452)  routing T_3_28.sp4_v_b_17 <X> T_3_28.lc_trk_g1_1
 (17 4)  (179 452)  (179 452)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (26 4)  (188 452)  (188 452)  routing T_3_28.lc_trk_g2_4 <X> T_3_28.wire_logic_cluster/lc_2/in_0
 (29 4)  (191 452)  (191 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (193 452)  (193 452)  routing T_3_28.lc_trk_g1_4 <X> T_3_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (194 452)  (194 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (196 452)  (196 452)  routing T_3_28.lc_trk_g1_4 <X> T_3_28.wire_logic_cluster/lc_2/in_3
 (35 4)  (197 452)  (197 452)  routing T_3_28.lc_trk_g2_6 <X> T_3_28.input_2_2
 (37 4)  (199 452)  (199 452)  LC_2 Logic Functioning bit
 (39 4)  (201 452)  (201 452)  LC_2 Logic Functioning bit
 (41 4)  (203 452)  (203 452)  LC_2 Logic Functioning bit
 (43 4)  (205 452)  (205 452)  LC_2 Logic Functioning bit
 (16 5)  (178 453)  (178 453)  routing T_3_28.sp4_v_b_0 <X> T_3_28.lc_trk_g1_0
 (17 5)  (179 453)  (179 453)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (28 5)  (190 453)  (190 453)  routing T_3_28.lc_trk_g2_4 <X> T_3_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (191 453)  (191 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (192 453)  (192 453)  routing T_3_28.lc_trk_g0_3 <X> T_3_28.wire_logic_cluster/lc_2/in_1
 (32 5)  (194 453)  (194 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (195 453)  (195 453)  routing T_3_28.lc_trk_g2_6 <X> T_3_28.input_2_2
 (35 5)  (197 453)  (197 453)  routing T_3_28.lc_trk_g2_6 <X> T_3_28.input_2_2
 (37 5)  (199 453)  (199 453)  LC_2 Logic Functioning bit
 (39 5)  (201 453)  (201 453)  LC_2 Logic Functioning bit
 (41 5)  (203 453)  (203 453)  LC_2 Logic Functioning bit
 (43 5)  (205 453)  (205 453)  LC_2 Logic Functioning bit
 (14 6)  (176 454)  (176 454)  routing T_3_28.sp4_v_t_1 <X> T_3_28.lc_trk_g1_4
 (25 6)  (187 454)  (187 454)  routing T_3_28.sp4_h_r_14 <X> T_3_28.lc_trk_g1_6
 (26 6)  (188 454)  (188 454)  routing T_3_28.lc_trk_g2_7 <X> T_3_28.wire_logic_cluster/lc_3/in_0
 (27 6)  (189 454)  (189 454)  routing T_3_28.lc_trk_g1_1 <X> T_3_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (191 454)  (191 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (194 454)  (194 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (199 454)  (199 454)  LC_3 Logic Functioning bit
 (39 6)  (201 454)  (201 454)  LC_3 Logic Functioning bit
 (45 6)  (207 454)  (207 454)  LC_3 Logic Functioning bit
 (14 7)  (176 455)  (176 455)  routing T_3_28.sp4_v_t_1 <X> T_3_28.lc_trk_g1_4
 (16 7)  (178 455)  (178 455)  routing T_3_28.sp4_v_t_1 <X> T_3_28.lc_trk_g1_4
 (17 7)  (179 455)  (179 455)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (184 455)  (184 455)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (185 455)  (185 455)  routing T_3_28.sp4_h_r_14 <X> T_3_28.lc_trk_g1_6
 (24 7)  (186 455)  (186 455)  routing T_3_28.sp4_h_r_14 <X> T_3_28.lc_trk_g1_6
 (26 7)  (188 455)  (188 455)  routing T_3_28.lc_trk_g2_7 <X> T_3_28.wire_logic_cluster/lc_3/in_0
 (28 7)  (190 455)  (190 455)  routing T_3_28.lc_trk_g2_7 <X> T_3_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (191 455)  (191 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (193 455)  (193 455)  routing T_3_28.lc_trk_g0_2 <X> T_3_28.wire_logic_cluster/lc_3/in_3
 (32 7)  (194 455)  (194 455)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (196 455)  (196 455)  routing T_3_28.lc_trk_g1_0 <X> T_3_28.input_2_3
 (37 7)  (199 455)  (199 455)  LC_3 Logic Functioning bit
 (42 7)  (204 455)  (204 455)  LC_3 Logic Functioning bit
 (44 7)  (206 455)  (206 455)  LC_3 Logic Functioning bit
 (48 7)  (210 455)  (210 455)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (52 7)  (214 455)  (214 455)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (5 8)  (167 456)  (167 456)  routing T_3_28.sp4_v_t_43 <X> T_3_28.sp4_h_r_6
 (22 8)  (184 456)  (184 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (26 8)  (188 456)  (188 456)  routing T_3_28.lc_trk_g2_4 <X> T_3_28.wire_logic_cluster/lc_4/in_0
 (28 8)  (190 456)  (190 456)  routing T_3_28.lc_trk_g2_5 <X> T_3_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (191 456)  (191 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (192 456)  (192 456)  routing T_3_28.lc_trk_g2_5 <X> T_3_28.wire_logic_cluster/lc_4/in_1
 (31 8)  (193 456)  (193 456)  routing T_3_28.lc_trk_g1_4 <X> T_3_28.wire_logic_cluster/lc_4/in_3
 (32 8)  (194 456)  (194 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (196 456)  (196 456)  routing T_3_28.lc_trk_g1_4 <X> T_3_28.wire_logic_cluster/lc_4/in_3
 (35 8)  (197 456)  (197 456)  routing T_3_28.lc_trk_g2_6 <X> T_3_28.input_2_4
 (37 8)  (199 456)  (199 456)  LC_4 Logic Functioning bit
 (39 8)  (201 456)  (201 456)  LC_4 Logic Functioning bit
 (41 8)  (203 456)  (203 456)  LC_4 Logic Functioning bit
 (43 8)  (205 456)  (205 456)  LC_4 Logic Functioning bit
 (28 9)  (190 457)  (190 457)  routing T_3_28.lc_trk_g2_4 <X> T_3_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (191 457)  (191 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (194 457)  (194 457)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (195 457)  (195 457)  routing T_3_28.lc_trk_g2_6 <X> T_3_28.input_2_4
 (35 9)  (197 457)  (197 457)  routing T_3_28.lc_trk_g2_6 <X> T_3_28.input_2_4
 (37 9)  (199 457)  (199 457)  LC_4 Logic Functioning bit
 (39 9)  (201 457)  (201 457)  LC_4 Logic Functioning bit
 (41 9)  (203 457)  (203 457)  LC_4 Logic Functioning bit
 (43 9)  (205 457)  (205 457)  LC_4 Logic Functioning bit
 (17 10)  (179 458)  (179 458)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (180 458)  (180 458)  routing T_3_28.wire_logic_cluster/lc_5/out <X> T_3_28.lc_trk_g2_5
 (22 10)  (184 458)  (184 458)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (188 458)  (188 458)  routing T_3_28.lc_trk_g2_7 <X> T_3_28.wire_logic_cluster/lc_5/in_0
 (27 10)  (189 458)  (189 458)  routing T_3_28.lc_trk_g1_1 <X> T_3_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (191 458)  (191 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (193 458)  (193 458)  routing T_3_28.lc_trk_g0_6 <X> T_3_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (194 458)  (194 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (197 458)  (197 458)  routing T_3_28.lc_trk_g1_6 <X> T_3_28.input_2_5
 (37 10)  (199 458)  (199 458)  LC_5 Logic Functioning bit
 (39 10)  (201 458)  (201 458)  LC_5 Logic Functioning bit
 (45 10)  (207 458)  (207 458)  LC_5 Logic Functioning bit
 (46 10)  (208 458)  (208 458)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (8 11)  (170 459)  (170 459)  routing T_3_28.sp4_v_b_4 <X> T_3_28.sp4_v_t_42
 (10 11)  (172 459)  (172 459)  routing T_3_28.sp4_v_b_4 <X> T_3_28.sp4_v_t_42
 (14 11)  (176 459)  (176 459)  routing T_3_28.sp4_r_v_b_36 <X> T_3_28.lc_trk_g2_4
 (17 11)  (179 459)  (179 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (183 459)  (183 459)  routing T_3_28.sp4_r_v_b_39 <X> T_3_28.lc_trk_g2_7
 (22 11)  (184 459)  (184 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (187 459)  (187 459)  routing T_3_28.sp4_r_v_b_38 <X> T_3_28.lc_trk_g2_6
 (26 11)  (188 459)  (188 459)  routing T_3_28.lc_trk_g2_7 <X> T_3_28.wire_logic_cluster/lc_5/in_0
 (28 11)  (190 459)  (190 459)  routing T_3_28.lc_trk_g2_7 <X> T_3_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (191 459)  (191 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (193 459)  (193 459)  routing T_3_28.lc_trk_g0_6 <X> T_3_28.wire_logic_cluster/lc_5/in_3
 (32 11)  (194 459)  (194 459)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (196 459)  (196 459)  routing T_3_28.lc_trk_g1_6 <X> T_3_28.input_2_5
 (35 11)  (197 459)  (197 459)  routing T_3_28.lc_trk_g1_6 <X> T_3_28.input_2_5
 (37 11)  (199 459)  (199 459)  LC_5 Logic Functioning bit
 (42 11)  (204 459)  (204 459)  LC_5 Logic Functioning bit
 (12 12)  (174 460)  (174 460)  routing T_3_28.sp4_v_b_5 <X> T_3_28.sp4_h_r_11
 (26 12)  (188 460)  (188 460)  routing T_3_28.lc_trk_g2_6 <X> T_3_28.wire_logic_cluster/lc_6/in_0
 (28 12)  (190 460)  (190 460)  routing T_3_28.lc_trk_g2_5 <X> T_3_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (191 460)  (191 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (192 460)  (192 460)  routing T_3_28.lc_trk_g2_5 <X> T_3_28.wire_logic_cluster/lc_6/in_1
 (32 12)  (194 460)  (194 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (195 460)  (195 460)  routing T_3_28.lc_trk_g2_3 <X> T_3_28.wire_logic_cluster/lc_6/in_3
 (41 12)  (203 460)  (203 460)  LC_6 Logic Functioning bit
 (43 12)  (205 460)  (205 460)  LC_6 Logic Functioning bit
 (51 12)  (213 460)  (213 460)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (11 13)  (173 461)  (173 461)  routing T_3_28.sp4_v_b_5 <X> T_3_28.sp4_h_r_11
 (13 13)  (175 461)  (175 461)  routing T_3_28.sp4_v_b_5 <X> T_3_28.sp4_h_r_11
 (26 13)  (188 461)  (188 461)  routing T_3_28.lc_trk_g2_6 <X> T_3_28.wire_logic_cluster/lc_6/in_0
 (28 13)  (190 461)  (190 461)  routing T_3_28.lc_trk_g2_6 <X> T_3_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (191 461)  (191 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (193 461)  (193 461)  routing T_3_28.lc_trk_g2_3 <X> T_3_28.wire_logic_cluster/lc_6/in_3
 (36 13)  (198 461)  (198 461)  LC_6 Logic Functioning bit
 (37 13)  (199 461)  (199 461)  LC_6 Logic Functioning bit
 (38 13)  (200 461)  (200 461)  LC_6 Logic Functioning bit
 (39 13)  (201 461)  (201 461)  LC_6 Logic Functioning bit
 (41 13)  (203 461)  (203 461)  LC_6 Logic Functioning bit
 (43 13)  (205 461)  (205 461)  LC_6 Logic Functioning bit
 (52 13)  (214 461)  (214 461)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (162 462)  (162 462)  routing T_3_28.glb_netwk_6 <X> T_3_28.wire_logic_cluster/lc_7/s_r
 (1 14)  (163 462)  (163 462)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (166 462)  (166 462)  routing T_3_28.sp4_v_b_9 <X> T_3_28.sp4_v_t_44
 (15 14)  (177 462)  (177 462)  routing T_3_28.sp4_h_l_16 <X> T_3_28.lc_trk_g3_5
 (16 14)  (178 462)  (178 462)  routing T_3_28.sp4_h_l_16 <X> T_3_28.lc_trk_g3_5
 (17 14)  (179 462)  (179 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (27 14)  (189 462)  (189 462)  routing T_3_28.lc_trk_g3_5 <X> T_3_28.wire_logic_cluster/lc_7/in_1
 (28 14)  (190 462)  (190 462)  routing T_3_28.lc_trk_g3_5 <X> T_3_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (191 462)  (191 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (192 462)  (192 462)  routing T_3_28.lc_trk_g3_5 <X> T_3_28.wire_logic_cluster/lc_7/in_1
 (31 14)  (193 462)  (193 462)  routing T_3_28.lc_trk_g2_6 <X> T_3_28.wire_logic_cluster/lc_7/in_3
 (32 14)  (194 462)  (194 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (195 462)  (195 462)  routing T_3_28.lc_trk_g2_6 <X> T_3_28.wire_logic_cluster/lc_7/in_3
 (41 14)  (203 462)  (203 462)  LC_7 Logic Functioning bit
 (43 14)  (205 462)  (205 462)  LC_7 Logic Functioning bit
 (0 15)  (162 463)  (162 463)  routing T_3_28.glb_netwk_6 <X> T_3_28.wire_logic_cluster/lc_7/s_r
 (18 15)  (180 463)  (180 463)  routing T_3_28.sp4_h_l_16 <X> T_3_28.lc_trk_g3_5
 (26 15)  (188 463)  (188 463)  routing T_3_28.lc_trk_g2_3 <X> T_3_28.wire_logic_cluster/lc_7/in_0
 (28 15)  (190 463)  (190 463)  routing T_3_28.lc_trk_g2_3 <X> T_3_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (191 463)  (191 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (193 463)  (193 463)  routing T_3_28.lc_trk_g2_6 <X> T_3_28.wire_logic_cluster/lc_7/in_3
 (36 15)  (198 463)  (198 463)  LC_7 Logic Functioning bit
 (37 15)  (199 463)  (199 463)  LC_7 Logic Functioning bit
 (38 15)  (200 463)  (200 463)  LC_7 Logic Functioning bit
 (39 15)  (201 463)  (201 463)  LC_7 Logic Functioning bit
 (41 15)  (203 463)  (203 463)  LC_7 Logic Functioning bit
 (43 15)  (205 463)  (205 463)  LC_7 Logic Functioning bit
 (48 15)  (210 463)  (210 463)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_4_28

 (11 0)  (227 448)  (227 448)  routing T_4_28.sp4_h_r_9 <X> T_4_28.sp4_v_b_2
 (25 0)  (241 448)  (241 448)  routing T_4_28.sp4_v_b_2 <X> T_4_28.lc_trk_g0_2
 (26 0)  (242 448)  (242 448)  routing T_4_28.lc_trk_g0_4 <X> T_4_28.wire_logic_cluster/lc_0/in_0
 (29 0)  (245 448)  (245 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (246 448)  (246 448)  routing T_4_28.lc_trk_g0_5 <X> T_4_28.wire_logic_cluster/lc_0/in_1
 (32 0)  (248 448)  (248 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (249 448)  (249 448)  routing T_4_28.lc_trk_g2_3 <X> T_4_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (252 448)  (252 448)  LC_0 Logic Functioning bit
 (37 0)  (253 448)  (253 448)  LC_0 Logic Functioning bit
 (38 0)  (254 448)  (254 448)  LC_0 Logic Functioning bit
 (39 0)  (255 448)  (255 448)  LC_0 Logic Functioning bit
 (41 0)  (257 448)  (257 448)  LC_0 Logic Functioning bit
 (43 0)  (259 448)  (259 448)  LC_0 Logic Functioning bit
 (6 1)  (222 449)  (222 449)  routing T_4_28.sp4_h_l_37 <X> T_4_28.sp4_h_r_0
 (22 1)  (238 449)  (238 449)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (239 449)  (239 449)  routing T_4_28.sp4_v_b_2 <X> T_4_28.lc_trk_g0_2
 (29 1)  (245 449)  (245 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (247 449)  (247 449)  routing T_4_28.lc_trk_g2_3 <X> T_4_28.wire_logic_cluster/lc_0/in_3
 (36 1)  (252 449)  (252 449)  LC_0 Logic Functioning bit
 (38 1)  (254 449)  (254 449)  LC_0 Logic Functioning bit
 (0 2)  (216 450)  (216 450)  routing T_4_28.glb_netwk_7 <X> T_4_28.wire_logic_cluster/lc_7/clk
 (1 2)  (217 450)  (217 450)  routing T_4_28.glb_netwk_7 <X> T_4_28.wire_logic_cluster/lc_7/clk
 (2 2)  (218 450)  (218 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (4 2)  (220 450)  (220 450)  routing T_4_28.sp4_v_b_4 <X> T_4_28.sp4_v_t_37
 (5 2)  (221 450)  (221 450)  routing T_4_28.sp4_h_r_9 <X> T_4_28.sp4_h_l_37
 (6 2)  (222 450)  (222 450)  routing T_4_28.sp4_v_b_4 <X> T_4_28.sp4_v_t_37
 (9 2)  (225 450)  (225 450)  routing T_4_28.sp4_v_b_1 <X> T_4_28.sp4_h_l_36
 (11 2)  (227 450)  (227 450)  routing T_4_28.sp4_v_b_11 <X> T_4_28.sp4_v_t_39
 (14 2)  (230 450)  (230 450)  routing T_4_28.sp4_v_b_4 <X> T_4_28.lc_trk_g0_4
 (17 2)  (233 450)  (233 450)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (29 2)  (245 450)  (245 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (246 450)  (246 450)  routing T_4_28.lc_trk_g0_6 <X> T_4_28.wire_logic_cluster/lc_1/in_1
 (31 2)  (247 450)  (247 450)  routing T_4_28.lc_trk_g2_6 <X> T_4_28.wire_logic_cluster/lc_1/in_3
 (32 2)  (248 450)  (248 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (249 450)  (249 450)  routing T_4_28.lc_trk_g2_6 <X> T_4_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (252 450)  (252 450)  LC_1 Logic Functioning bit
 (37 2)  (253 450)  (253 450)  LC_1 Logic Functioning bit
 (39 2)  (255 450)  (255 450)  LC_1 Logic Functioning bit
 (43 2)  (259 450)  (259 450)  LC_1 Logic Functioning bit
 (45 2)  (261 450)  (261 450)  LC_1 Logic Functioning bit
 (50 2)  (266 450)  (266 450)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (216 451)  (216 451)  routing T_4_28.glb_netwk_7 <X> T_4_28.wire_logic_cluster/lc_7/clk
 (4 3)  (220 451)  (220 451)  routing T_4_28.sp4_h_r_9 <X> T_4_28.sp4_h_l_37
 (12 3)  (228 451)  (228 451)  routing T_4_28.sp4_v_b_11 <X> T_4_28.sp4_v_t_39
 (16 3)  (232 451)  (232 451)  routing T_4_28.sp4_v_b_4 <X> T_4_28.lc_trk_g0_4
 (17 3)  (233 451)  (233 451)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (18 3)  (234 451)  (234 451)  routing T_4_28.sp4_r_v_b_29 <X> T_4_28.lc_trk_g0_5
 (22 3)  (238 451)  (238 451)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (239 451)  (239 451)  routing T_4_28.sp4_v_b_22 <X> T_4_28.lc_trk_g0_6
 (24 3)  (240 451)  (240 451)  routing T_4_28.sp4_v_b_22 <X> T_4_28.lc_trk_g0_6
 (30 3)  (246 451)  (246 451)  routing T_4_28.lc_trk_g0_6 <X> T_4_28.wire_logic_cluster/lc_1/in_1
 (31 3)  (247 451)  (247 451)  routing T_4_28.lc_trk_g2_6 <X> T_4_28.wire_logic_cluster/lc_1/in_3
 (36 3)  (252 451)  (252 451)  LC_1 Logic Functioning bit
 (37 3)  (253 451)  (253 451)  LC_1 Logic Functioning bit
 (39 3)  (255 451)  (255 451)  LC_1 Logic Functioning bit
 (43 3)  (259 451)  (259 451)  LC_1 Logic Functioning bit
 (1 4)  (217 452)  (217 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (237 452)  (237 452)  routing T_4_28.sp4_h_r_19 <X> T_4_28.lc_trk_g1_3
 (22 4)  (238 452)  (238 452)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (239 452)  (239 452)  routing T_4_28.sp4_h_r_19 <X> T_4_28.lc_trk_g1_3
 (24 4)  (240 452)  (240 452)  routing T_4_28.sp4_h_r_19 <X> T_4_28.lc_trk_g1_3
 (26 4)  (242 452)  (242 452)  routing T_4_28.lc_trk_g0_4 <X> T_4_28.wire_logic_cluster/lc_2/in_0
 (27 4)  (243 452)  (243 452)  routing T_4_28.lc_trk_g3_2 <X> T_4_28.wire_logic_cluster/lc_2/in_1
 (28 4)  (244 452)  (244 452)  routing T_4_28.lc_trk_g3_2 <X> T_4_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 452)  (245 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (247 452)  (247 452)  routing T_4_28.lc_trk_g1_4 <X> T_4_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (248 452)  (248 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (250 452)  (250 452)  routing T_4_28.lc_trk_g1_4 <X> T_4_28.wire_logic_cluster/lc_2/in_3
 (1 5)  (217 453)  (217 453)  routing T_4_28.lc_trk_g0_2 <X> T_4_28.wire_logic_cluster/lc_7/cen
 (21 5)  (237 453)  (237 453)  routing T_4_28.sp4_h_r_19 <X> T_4_28.lc_trk_g1_3
 (29 5)  (245 453)  (245 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (246 453)  (246 453)  routing T_4_28.lc_trk_g3_2 <X> T_4_28.wire_logic_cluster/lc_2/in_1
 (37 5)  (253 453)  (253 453)  LC_2 Logic Functioning bit
 (39 5)  (255 453)  (255 453)  LC_2 Logic Functioning bit
 (4 6)  (220 454)  (220 454)  routing T_4_28.sp4_v_b_3 <X> T_4_28.sp4_v_t_38
 (14 6)  (230 454)  (230 454)  routing T_4_28.sp4_v_t_1 <X> T_4_28.lc_trk_g1_4
 (15 6)  (231 454)  (231 454)  routing T_4_28.sp4_h_r_13 <X> T_4_28.lc_trk_g1_5
 (16 6)  (232 454)  (232 454)  routing T_4_28.sp4_h_r_13 <X> T_4_28.lc_trk_g1_5
 (17 6)  (233 454)  (233 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (234 454)  (234 454)  routing T_4_28.sp4_h_r_13 <X> T_4_28.lc_trk_g1_5
 (21 6)  (237 454)  (237 454)  routing T_4_28.sp4_h_l_10 <X> T_4_28.lc_trk_g1_7
 (22 6)  (238 454)  (238 454)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (239 454)  (239 454)  routing T_4_28.sp4_h_l_10 <X> T_4_28.lc_trk_g1_7
 (24 6)  (240 454)  (240 454)  routing T_4_28.sp4_h_l_10 <X> T_4_28.lc_trk_g1_7
 (29 6)  (245 454)  (245 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (246 454)  (246 454)  routing T_4_28.lc_trk_g0_6 <X> T_4_28.wire_logic_cluster/lc_3/in_1
 (32 6)  (248 454)  (248 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (250 454)  (250 454)  routing T_4_28.lc_trk_g1_3 <X> T_4_28.wire_logic_cluster/lc_3/in_3
 (36 6)  (252 454)  (252 454)  LC_3 Logic Functioning bit
 (37 6)  (253 454)  (253 454)  LC_3 Logic Functioning bit
 (39 6)  (255 454)  (255 454)  LC_3 Logic Functioning bit
 (43 6)  (259 454)  (259 454)  LC_3 Logic Functioning bit
 (45 6)  (261 454)  (261 454)  LC_3 Logic Functioning bit
 (50 6)  (266 454)  (266 454)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (269 454)  (269 454)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (8 7)  (224 455)  (224 455)  routing T_4_28.sp4_h_l_41 <X> T_4_28.sp4_v_t_41
 (14 7)  (230 455)  (230 455)  routing T_4_28.sp4_v_t_1 <X> T_4_28.lc_trk_g1_4
 (16 7)  (232 455)  (232 455)  routing T_4_28.sp4_v_t_1 <X> T_4_28.lc_trk_g1_4
 (17 7)  (233 455)  (233 455)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (21 7)  (237 455)  (237 455)  routing T_4_28.sp4_h_l_10 <X> T_4_28.lc_trk_g1_7
 (22 7)  (238 455)  (238 455)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (240 455)  (240 455)  routing T_4_28.top_op_6 <X> T_4_28.lc_trk_g1_6
 (25 7)  (241 455)  (241 455)  routing T_4_28.top_op_6 <X> T_4_28.lc_trk_g1_6
 (30 7)  (246 455)  (246 455)  routing T_4_28.lc_trk_g0_6 <X> T_4_28.wire_logic_cluster/lc_3/in_1
 (31 7)  (247 455)  (247 455)  routing T_4_28.lc_trk_g1_3 <X> T_4_28.wire_logic_cluster/lc_3/in_3
 (36 7)  (252 455)  (252 455)  LC_3 Logic Functioning bit
 (37 7)  (253 455)  (253 455)  LC_3 Logic Functioning bit
 (39 7)  (255 455)  (255 455)  LC_3 Logic Functioning bit
 (43 7)  (259 455)  (259 455)  LC_3 Logic Functioning bit
 (17 8)  (233 456)  (233 456)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (234 456)  (234 456)  routing T_4_28.wire_logic_cluster/lc_1/out <X> T_4_28.lc_trk_g2_1
 (21 8)  (237 456)  (237 456)  routing T_4_28.sp12_v_t_0 <X> T_4_28.lc_trk_g2_3
 (22 8)  (238 456)  (238 456)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (240 456)  (240 456)  routing T_4_28.sp12_v_t_0 <X> T_4_28.lc_trk_g2_3
 (26 8)  (242 456)  (242 456)  routing T_4_28.lc_trk_g0_6 <X> T_4_28.wire_logic_cluster/lc_4/in_0
 (27 8)  (243 456)  (243 456)  routing T_4_28.lc_trk_g1_6 <X> T_4_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 456)  (245 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (246 456)  (246 456)  routing T_4_28.lc_trk_g1_6 <X> T_4_28.wire_logic_cluster/lc_4/in_1
 (31 8)  (247 456)  (247 456)  routing T_4_28.lc_trk_g3_6 <X> T_4_28.wire_logic_cluster/lc_4/in_3
 (32 8)  (248 456)  (248 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (249 456)  (249 456)  routing T_4_28.lc_trk_g3_6 <X> T_4_28.wire_logic_cluster/lc_4/in_3
 (34 8)  (250 456)  (250 456)  routing T_4_28.lc_trk_g3_6 <X> T_4_28.wire_logic_cluster/lc_4/in_3
 (36 8)  (252 456)  (252 456)  LC_4 Logic Functioning bit
 (37 8)  (253 456)  (253 456)  LC_4 Logic Functioning bit
 (38 8)  (254 456)  (254 456)  LC_4 Logic Functioning bit
 (39 8)  (255 456)  (255 456)  LC_4 Logic Functioning bit
 (41 8)  (257 456)  (257 456)  LC_4 Logic Functioning bit
 (43 8)  (259 456)  (259 456)  LC_4 Logic Functioning bit
 (45 8)  (261 456)  (261 456)  LC_4 Logic Functioning bit
 (21 9)  (237 457)  (237 457)  routing T_4_28.sp12_v_t_0 <X> T_4_28.lc_trk_g2_3
 (26 9)  (242 457)  (242 457)  routing T_4_28.lc_trk_g0_6 <X> T_4_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (245 457)  (245 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (246 457)  (246 457)  routing T_4_28.lc_trk_g1_6 <X> T_4_28.wire_logic_cluster/lc_4/in_1
 (31 9)  (247 457)  (247 457)  routing T_4_28.lc_trk_g3_6 <X> T_4_28.wire_logic_cluster/lc_4/in_3
 (36 9)  (252 457)  (252 457)  LC_4 Logic Functioning bit
 (38 9)  (254 457)  (254 457)  LC_4 Logic Functioning bit
 (52 9)  (268 457)  (268 457)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (11 10)  (227 458)  (227 458)  routing T_4_28.sp4_h_l_38 <X> T_4_28.sp4_v_t_45
 (15 10)  (231 458)  (231 458)  routing T_4_28.sp4_h_l_16 <X> T_4_28.lc_trk_g2_5
 (16 10)  (232 458)  (232 458)  routing T_4_28.sp4_h_l_16 <X> T_4_28.lc_trk_g2_5
 (17 10)  (233 458)  (233 458)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (237 458)  (237 458)  routing T_4_28.wire_logic_cluster/lc_7/out <X> T_4_28.lc_trk_g2_7
 (22 10)  (238 458)  (238 458)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (243 458)  (243 458)  routing T_4_28.lc_trk_g1_5 <X> T_4_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 458)  (245 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (246 458)  (246 458)  routing T_4_28.lc_trk_g1_5 <X> T_4_28.wire_logic_cluster/lc_5/in_1
 (31 10)  (247 458)  (247 458)  routing T_4_28.lc_trk_g1_7 <X> T_4_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (248 458)  (248 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (250 458)  (250 458)  routing T_4_28.lc_trk_g1_7 <X> T_4_28.wire_logic_cluster/lc_5/in_3
 (35 10)  (251 458)  (251 458)  routing T_4_28.lc_trk_g2_7 <X> T_4_28.input_2_5
 (37 10)  (253 458)  (253 458)  LC_5 Logic Functioning bit
 (38 10)  (254 458)  (254 458)  LC_5 Logic Functioning bit
 (39 10)  (255 458)  (255 458)  LC_5 Logic Functioning bit
 (41 10)  (257 458)  (257 458)  LC_5 Logic Functioning bit
 (42 10)  (258 458)  (258 458)  LC_5 Logic Functioning bit
 (43 10)  (259 458)  (259 458)  LC_5 Logic Functioning bit
 (18 11)  (234 459)  (234 459)  routing T_4_28.sp4_h_l_16 <X> T_4_28.lc_trk_g2_5
 (22 11)  (238 459)  (238 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (28 11)  (244 459)  (244 459)  routing T_4_28.lc_trk_g2_1 <X> T_4_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (245 459)  (245 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (247 459)  (247 459)  routing T_4_28.lc_trk_g1_7 <X> T_4_28.wire_logic_cluster/lc_5/in_3
 (32 11)  (248 459)  (248 459)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (249 459)  (249 459)  routing T_4_28.lc_trk_g2_7 <X> T_4_28.input_2_5
 (35 11)  (251 459)  (251 459)  routing T_4_28.lc_trk_g2_7 <X> T_4_28.input_2_5
 (36 11)  (252 459)  (252 459)  LC_5 Logic Functioning bit
 (37 11)  (253 459)  (253 459)  LC_5 Logic Functioning bit
 (38 11)  (254 459)  (254 459)  LC_5 Logic Functioning bit
 (40 11)  (256 459)  (256 459)  LC_5 Logic Functioning bit
 (41 11)  (257 459)  (257 459)  LC_5 Logic Functioning bit
 (42 11)  (258 459)  (258 459)  LC_5 Logic Functioning bit
 (5 12)  (221 460)  (221 460)  routing T_4_28.sp4_v_t_44 <X> T_4_28.sp4_h_r_9
 (15 12)  (231 460)  (231 460)  routing T_4_28.sp4_v_t_28 <X> T_4_28.lc_trk_g3_1
 (16 12)  (232 460)  (232 460)  routing T_4_28.sp4_v_t_28 <X> T_4_28.lc_trk_g3_1
 (17 12)  (233 460)  (233 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (25 12)  (241 460)  (241 460)  routing T_4_28.sp4_v_b_26 <X> T_4_28.lc_trk_g3_2
 (26 12)  (242 460)  (242 460)  routing T_4_28.lc_trk_g0_4 <X> T_4_28.wire_logic_cluster/lc_6/in_0
 (27 12)  (243 460)  (243 460)  routing T_4_28.lc_trk_g3_4 <X> T_4_28.wire_logic_cluster/lc_6/in_1
 (28 12)  (244 460)  (244 460)  routing T_4_28.lc_trk_g3_4 <X> T_4_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (245 460)  (245 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (246 460)  (246 460)  routing T_4_28.lc_trk_g3_4 <X> T_4_28.wire_logic_cluster/lc_6/in_1
 (31 12)  (247 460)  (247 460)  routing T_4_28.lc_trk_g2_5 <X> T_4_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (248 460)  (248 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (249 460)  (249 460)  routing T_4_28.lc_trk_g2_5 <X> T_4_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (252 460)  (252 460)  LC_6 Logic Functioning bit
 (37 12)  (253 460)  (253 460)  LC_6 Logic Functioning bit
 (38 12)  (254 460)  (254 460)  LC_6 Logic Functioning bit
 (39 12)  (255 460)  (255 460)  LC_6 Logic Functioning bit
 (41 12)  (257 460)  (257 460)  LC_6 Logic Functioning bit
 (43 12)  (259 460)  (259 460)  LC_6 Logic Functioning bit
 (11 13)  (227 461)  (227 461)  routing T_4_28.sp4_h_l_46 <X> T_4_28.sp4_h_r_11
 (22 13)  (238 461)  (238 461)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (239 461)  (239 461)  routing T_4_28.sp4_v_b_26 <X> T_4_28.lc_trk_g3_2
 (29 13)  (245 461)  (245 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (252 461)  (252 461)  LC_6 Logic Functioning bit
 (38 13)  (254 461)  (254 461)  LC_6 Logic Functioning bit
 (0 14)  (216 462)  (216 462)  routing T_4_28.glb_netwk_6 <X> T_4_28.wire_logic_cluster/lc_7/s_r
 (1 14)  (217 462)  (217 462)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (221 462)  (221 462)  routing T_4_28.sp4_v_b_9 <X> T_4_28.sp4_h_l_44
 (14 14)  (230 462)  (230 462)  routing T_4_28.sp4_v_t_17 <X> T_4_28.lc_trk_g3_4
 (25 14)  (241 462)  (241 462)  routing T_4_28.rgt_op_6 <X> T_4_28.lc_trk_g3_6
 (29 14)  (245 462)  (245 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (246 462)  (246 462)  routing T_4_28.lc_trk_g0_6 <X> T_4_28.wire_logic_cluster/lc_7/in_1
 (32 14)  (248 462)  (248 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (249 462)  (249 462)  routing T_4_28.lc_trk_g3_1 <X> T_4_28.wire_logic_cluster/lc_7/in_3
 (34 14)  (250 462)  (250 462)  routing T_4_28.lc_trk_g3_1 <X> T_4_28.wire_logic_cluster/lc_7/in_3
 (36 14)  (252 462)  (252 462)  LC_7 Logic Functioning bit
 (37 14)  (253 462)  (253 462)  LC_7 Logic Functioning bit
 (39 14)  (255 462)  (255 462)  LC_7 Logic Functioning bit
 (43 14)  (259 462)  (259 462)  LC_7 Logic Functioning bit
 (45 14)  (261 462)  (261 462)  LC_7 Logic Functioning bit
 (50 14)  (266 462)  (266 462)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (216 463)  (216 463)  routing T_4_28.glb_netwk_6 <X> T_4_28.wire_logic_cluster/lc_7/s_r
 (16 15)  (232 463)  (232 463)  routing T_4_28.sp4_v_t_17 <X> T_4_28.lc_trk_g3_4
 (17 15)  (233 463)  (233 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (22 15)  (238 463)  (238 463)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (240 463)  (240 463)  routing T_4_28.rgt_op_6 <X> T_4_28.lc_trk_g3_6
 (30 15)  (246 463)  (246 463)  routing T_4_28.lc_trk_g0_6 <X> T_4_28.wire_logic_cluster/lc_7/in_1
 (36 15)  (252 463)  (252 463)  LC_7 Logic Functioning bit
 (37 15)  (253 463)  (253 463)  LC_7 Logic Functioning bit
 (39 15)  (255 463)  (255 463)  LC_7 Logic Functioning bit
 (43 15)  (259 463)  (259 463)  LC_7 Logic Functioning bit


LogicTile_5_28

 (8 0)  (278 448)  (278 448)  routing T_5_28.sp4_v_b_7 <X> T_5_28.sp4_h_r_1
 (9 0)  (279 448)  (279 448)  routing T_5_28.sp4_v_b_7 <X> T_5_28.sp4_h_r_1
 (10 0)  (280 448)  (280 448)  routing T_5_28.sp4_v_b_7 <X> T_5_28.sp4_h_r_1
 (14 0)  (284 448)  (284 448)  routing T_5_28.sp4_h_r_8 <X> T_5_28.lc_trk_g0_0
 (17 0)  (287 448)  (287 448)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (25 0)  (295 448)  (295 448)  routing T_5_28.sp4_v_b_2 <X> T_5_28.lc_trk_g0_2
 (28 0)  (298 448)  (298 448)  routing T_5_28.lc_trk_g2_7 <X> T_5_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (299 448)  (299 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (300 448)  (300 448)  routing T_5_28.lc_trk_g2_7 <X> T_5_28.wire_logic_cluster/lc_0/in_1
 (35 0)  (305 448)  (305 448)  routing T_5_28.lc_trk_g2_4 <X> T_5_28.input_2_0
 (44 0)  (314 448)  (314 448)  LC_0 Logic Functioning bit
 (15 1)  (285 449)  (285 449)  routing T_5_28.sp4_h_r_8 <X> T_5_28.lc_trk_g0_0
 (16 1)  (286 449)  (286 449)  routing T_5_28.sp4_h_r_8 <X> T_5_28.lc_trk_g0_0
 (17 1)  (287 449)  (287 449)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (18 1)  (288 449)  (288 449)  routing T_5_28.sp4_r_v_b_34 <X> T_5_28.lc_trk_g0_1
 (22 1)  (292 449)  (292 449)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (293 449)  (293 449)  routing T_5_28.sp4_v_b_2 <X> T_5_28.lc_trk_g0_2
 (30 1)  (300 449)  (300 449)  routing T_5_28.lc_trk_g2_7 <X> T_5_28.wire_logic_cluster/lc_0/in_1
 (32 1)  (302 449)  (302 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (303 449)  (303 449)  routing T_5_28.lc_trk_g2_4 <X> T_5_28.input_2_0
 (49 1)  (319 449)  (319 449)  Carry_In_Mux bit 

 (13 2)  (283 450)  (283 450)  routing T_5_28.sp4_v_b_2 <X> T_5_28.sp4_v_t_39
 (14 2)  (284 450)  (284 450)  routing T_5_28.sp4_h_l_1 <X> T_5_28.lc_trk_g0_4
 (15 2)  (285 450)  (285 450)  routing T_5_28.sp4_v_b_21 <X> T_5_28.lc_trk_g0_5
 (16 2)  (286 450)  (286 450)  routing T_5_28.sp4_v_b_21 <X> T_5_28.lc_trk_g0_5
 (17 2)  (287 450)  (287 450)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (22 2)  (292 450)  (292 450)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (29 2)  (299 450)  (299 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (300 450)  (300 450)  routing T_5_28.lc_trk_g0_4 <X> T_5_28.wire_logic_cluster/lc_1/in_1
 (35 2)  (305 450)  (305 450)  routing T_5_28.lc_trk_g0_5 <X> T_5_28.input_2_1
 (44 2)  (314 450)  (314 450)  LC_1 Logic Functioning bit
 (15 3)  (285 451)  (285 451)  routing T_5_28.sp4_h_l_1 <X> T_5_28.lc_trk_g0_4
 (16 3)  (286 451)  (286 451)  routing T_5_28.sp4_h_l_1 <X> T_5_28.lc_trk_g0_4
 (17 3)  (287 451)  (287 451)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (19 3)  (289 451)  (289 451)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (21 3)  (291 451)  (291 451)  routing T_5_28.sp4_r_v_b_31 <X> T_5_28.lc_trk_g0_7
 (22 3)  (292 451)  (292 451)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (293 451)  (293 451)  routing T_5_28.sp4_v_b_22 <X> T_5_28.lc_trk_g0_6
 (24 3)  (294 451)  (294 451)  routing T_5_28.sp4_v_b_22 <X> T_5_28.lc_trk_g0_6
 (32 3)  (302 451)  (302 451)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (22 4)  (292 452)  (292 452)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (293 452)  (293 452)  routing T_5_28.sp4_v_b_19 <X> T_5_28.lc_trk_g1_3
 (24 4)  (294 452)  (294 452)  routing T_5_28.sp4_v_b_19 <X> T_5_28.lc_trk_g1_3
 (25 4)  (295 452)  (295 452)  routing T_5_28.sp4_h_r_10 <X> T_5_28.lc_trk_g1_2
 (32 4)  (302 452)  (302 452)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (306 452)  (306 452)  LC_2 Logic Functioning bit
 (37 4)  (307 452)  (307 452)  LC_2 Logic Functioning bit
 (38 4)  (308 452)  (308 452)  LC_2 Logic Functioning bit
 (39 4)  (309 452)  (309 452)  LC_2 Logic Functioning bit
 (8 5)  (278 453)  (278 453)  routing T_5_28.sp4_v_t_36 <X> T_5_28.sp4_v_b_4
 (10 5)  (280 453)  (280 453)  routing T_5_28.sp4_v_t_36 <X> T_5_28.sp4_v_b_4
 (22 5)  (292 453)  (292 453)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (293 453)  (293 453)  routing T_5_28.sp4_h_r_10 <X> T_5_28.lc_trk_g1_2
 (24 5)  (294 453)  (294 453)  routing T_5_28.sp4_h_r_10 <X> T_5_28.lc_trk_g1_2
 (36 5)  (306 453)  (306 453)  LC_2 Logic Functioning bit
 (37 5)  (307 453)  (307 453)  LC_2 Logic Functioning bit
 (38 5)  (308 453)  (308 453)  LC_2 Logic Functioning bit
 (39 5)  (309 453)  (309 453)  LC_2 Logic Functioning bit
 (47 5)  (317 453)  (317 453)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (318 453)  (318 453)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (287 454)  (287 454)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (288 454)  (288 454)  routing T_5_28.wire_logic_cluster/lc_5/out <X> T_5_28.lc_trk_g1_5
 (21 6)  (291 454)  (291 454)  routing T_5_28.sp4_h_l_2 <X> T_5_28.lc_trk_g1_7
 (22 6)  (292 454)  (292 454)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (293 454)  (293 454)  routing T_5_28.sp4_h_l_2 <X> T_5_28.lc_trk_g1_7
 (24 6)  (294 454)  (294 454)  routing T_5_28.sp4_h_l_2 <X> T_5_28.lc_trk_g1_7
 (28 6)  (298 454)  (298 454)  routing T_5_28.lc_trk_g2_6 <X> T_5_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (299 454)  (299 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (300 454)  (300 454)  routing T_5_28.lc_trk_g2_6 <X> T_5_28.wire_logic_cluster/lc_3/in_1
 (31 6)  (301 454)  (301 454)  routing T_5_28.lc_trk_g1_5 <X> T_5_28.wire_logic_cluster/lc_3/in_3
 (32 6)  (302 454)  (302 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (304 454)  (304 454)  routing T_5_28.lc_trk_g1_5 <X> T_5_28.wire_logic_cluster/lc_3/in_3
 (35 6)  (305 454)  (305 454)  routing T_5_28.lc_trk_g0_7 <X> T_5_28.input_2_3
 (36 6)  (306 454)  (306 454)  LC_3 Logic Functioning bit
 (27 7)  (297 455)  (297 455)  routing T_5_28.lc_trk_g3_0 <X> T_5_28.wire_logic_cluster/lc_3/in_0
 (28 7)  (298 455)  (298 455)  routing T_5_28.lc_trk_g3_0 <X> T_5_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (299 455)  (299 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (300 455)  (300 455)  routing T_5_28.lc_trk_g2_6 <X> T_5_28.wire_logic_cluster/lc_3/in_1
 (32 7)  (302 455)  (302 455)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (305 455)  (305 455)  routing T_5_28.lc_trk_g0_7 <X> T_5_28.input_2_3
 (36 7)  (306 455)  (306 455)  LC_3 Logic Functioning bit
 (37 7)  (307 455)  (307 455)  LC_3 Logic Functioning bit
 (38 7)  (308 455)  (308 455)  LC_3 Logic Functioning bit
 (53 7)  (323 455)  (323 455)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (11 8)  (281 456)  (281 456)  routing T_5_28.sp4_h_l_39 <X> T_5_28.sp4_v_b_8
 (13 8)  (283 456)  (283 456)  routing T_5_28.sp4_h_l_39 <X> T_5_28.sp4_v_b_8
 (16 8)  (286 456)  (286 456)  routing T_5_28.sp12_v_t_14 <X> T_5_28.lc_trk_g2_1
 (17 8)  (287 456)  (287 456)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (21 8)  (291 456)  (291 456)  routing T_5_28.sp4_h_r_35 <X> T_5_28.lc_trk_g2_3
 (22 8)  (292 456)  (292 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (293 456)  (293 456)  routing T_5_28.sp4_h_r_35 <X> T_5_28.lc_trk_g2_3
 (24 8)  (294 456)  (294 456)  routing T_5_28.sp4_h_r_35 <X> T_5_28.lc_trk_g2_3
 (27 8)  (297 456)  (297 456)  routing T_5_28.lc_trk_g3_2 <X> T_5_28.wire_logic_cluster/lc_4/in_1
 (28 8)  (298 456)  (298 456)  routing T_5_28.lc_trk_g3_2 <X> T_5_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (299 456)  (299 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (302 456)  (302 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (303 456)  (303 456)  routing T_5_28.lc_trk_g2_1 <X> T_5_28.wire_logic_cluster/lc_4/in_3
 (36 8)  (306 456)  (306 456)  LC_4 Logic Functioning bit
 (37 8)  (307 456)  (307 456)  LC_4 Logic Functioning bit
 (38 8)  (308 456)  (308 456)  LC_4 Logic Functioning bit
 (39 8)  (309 456)  (309 456)  LC_4 Logic Functioning bit
 (41 8)  (311 456)  (311 456)  LC_4 Logic Functioning bit
 (42 8)  (312 456)  (312 456)  LC_4 Logic Functioning bit
 (43 8)  (313 456)  (313 456)  LC_4 Logic Functioning bit
 (47 8)  (317 456)  (317 456)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (12 9)  (282 457)  (282 457)  routing T_5_28.sp4_h_l_39 <X> T_5_28.sp4_v_b_8
 (18 9)  (288 457)  (288 457)  routing T_5_28.sp12_v_t_14 <X> T_5_28.lc_trk_g2_1
 (26 9)  (296 457)  (296 457)  routing T_5_28.lc_trk_g1_3 <X> T_5_28.wire_logic_cluster/lc_4/in_0
 (27 9)  (297 457)  (297 457)  routing T_5_28.lc_trk_g1_3 <X> T_5_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (299 457)  (299 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (300 457)  (300 457)  routing T_5_28.lc_trk_g3_2 <X> T_5_28.wire_logic_cluster/lc_4/in_1
 (32 9)  (302 457)  (302 457)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (303 457)  (303 457)  routing T_5_28.lc_trk_g3_1 <X> T_5_28.input_2_4
 (34 9)  (304 457)  (304 457)  routing T_5_28.lc_trk_g3_1 <X> T_5_28.input_2_4
 (36 9)  (306 457)  (306 457)  LC_4 Logic Functioning bit
 (37 9)  (307 457)  (307 457)  LC_4 Logic Functioning bit
 (38 9)  (308 457)  (308 457)  LC_4 Logic Functioning bit
 (39 9)  (309 457)  (309 457)  LC_4 Logic Functioning bit
 (40 9)  (310 457)  (310 457)  LC_4 Logic Functioning bit
 (42 9)  (312 457)  (312 457)  LC_4 Logic Functioning bit
 (12 10)  (282 458)  (282 458)  routing T_5_28.sp4_v_t_45 <X> T_5_28.sp4_h_l_45
 (14 10)  (284 458)  (284 458)  routing T_5_28.sp4_v_t_17 <X> T_5_28.lc_trk_g2_4
 (17 10)  (287 458)  (287 458)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (291 458)  (291 458)  routing T_5_28.wire_logic_cluster/lc_7/out <X> T_5_28.lc_trk_g2_7
 (22 10)  (292 458)  (292 458)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (295 458)  (295 458)  routing T_5_28.sp4_h_r_46 <X> T_5_28.lc_trk_g2_6
 (27 10)  (297 458)  (297 458)  routing T_5_28.lc_trk_g3_5 <X> T_5_28.wire_logic_cluster/lc_5/in_1
 (28 10)  (298 458)  (298 458)  routing T_5_28.lc_trk_g3_5 <X> T_5_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (299 458)  (299 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (300 458)  (300 458)  routing T_5_28.lc_trk_g3_5 <X> T_5_28.wire_logic_cluster/lc_5/in_1
 (32 10)  (302 458)  (302 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (40 10)  (310 458)  (310 458)  LC_5 Logic Functioning bit
 (42 10)  (312 458)  (312 458)  LC_5 Logic Functioning bit
 (48 10)  (318 458)  (318 458)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (52 10)  (322 458)  (322 458)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (53 10)  (323 458)  (323 458)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (11 11)  (281 459)  (281 459)  routing T_5_28.sp4_v_t_45 <X> T_5_28.sp4_h_l_45
 (16 11)  (286 459)  (286 459)  routing T_5_28.sp4_v_t_17 <X> T_5_28.lc_trk_g2_4
 (17 11)  (287 459)  (287 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (18 11)  (288 459)  (288 459)  routing T_5_28.sp4_r_v_b_37 <X> T_5_28.lc_trk_g2_5
 (22 11)  (292 459)  (292 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (293 459)  (293 459)  routing T_5_28.sp4_h_r_46 <X> T_5_28.lc_trk_g2_6
 (24 11)  (294 459)  (294 459)  routing T_5_28.sp4_h_r_46 <X> T_5_28.lc_trk_g2_6
 (25 11)  (295 459)  (295 459)  routing T_5_28.sp4_h_r_46 <X> T_5_28.lc_trk_g2_6
 (29 11)  (299 459)  (299 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (301 459)  (301 459)  routing T_5_28.lc_trk_g0_2 <X> T_5_28.wire_logic_cluster/lc_5/in_3
 (52 11)  (322 459)  (322 459)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (53 11)  (323 459)  (323 459)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (284 460)  (284 460)  routing T_5_28.sp4_v_t_21 <X> T_5_28.lc_trk_g3_0
 (16 12)  (286 460)  (286 460)  routing T_5_28.sp4_v_b_33 <X> T_5_28.lc_trk_g3_1
 (17 12)  (287 460)  (287 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (288 460)  (288 460)  routing T_5_28.sp4_v_b_33 <X> T_5_28.lc_trk_g3_1
 (25 12)  (295 460)  (295 460)  routing T_5_28.wire_logic_cluster/lc_2/out <X> T_5_28.lc_trk_g3_2
 (26 12)  (296 460)  (296 460)  routing T_5_28.lc_trk_g1_5 <X> T_5_28.wire_logic_cluster/lc_6/in_0
 (27 12)  (297 460)  (297 460)  routing T_5_28.lc_trk_g3_0 <X> T_5_28.wire_logic_cluster/lc_6/in_1
 (28 12)  (298 460)  (298 460)  routing T_5_28.lc_trk_g3_0 <X> T_5_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (299 460)  (299 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (302 460)  (302 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (303 460)  (303 460)  routing T_5_28.lc_trk_g2_3 <X> T_5_28.wire_logic_cluster/lc_6/in_3
 (35 12)  (305 460)  (305 460)  routing T_5_28.lc_trk_g0_6 <X> T_5_28.input_2_6
 (36 12)  (306 460)  (306 460)  LC_6 Logic Functioning bit
 (38 12)  (308 460)  (308 460)  LC_6 Logic Functioning bit
 (39 12)  (309 460)  (309 460)  LC_6 Logic Functioning bit
 (40 12)  (310 460)  (310 460)  LC_6 Logic Functioning bit
 (41 12)  (311 460)  (311 460)  LC_6 Logic Functioning bit
 (43 12)  (313 460)  (313 460)  LC_6 Logic Functioning bit
 (14 13)  (284 461)  (284 461)  routing T_5_28.sp4_v_t_21 <X> T_5_28.lc_trk_g3_0
 (16 13)  (286 461)  (286 461)  routing T_5_28.sp4_v_t_21 <X> T_5_28.lc_trk_g3_0
 (17 13)  (287 461)  (287 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (288 461)  (288 461)  routing T_5_28.sp4_v_b_33 <X> T_5_28.lc_trk_g3_1
 (22 13)  (292 461)  (292 461)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (297 461)  (297 461)  routing T_5_28.lc_trk_g1_5 <X> T_5_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (299 461)  (299 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (301 461)  (301 461)  routing T_5_28.lc_trk_g2_3 <X> T_5_28.wire_logic_cluster/lc_6/in_3
 (32 13)  (302 461)  (302 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (305 461)  (305 461)  routing T_5_28.lc_trk_g0_6 <X> T_5_28.input_2_6
 (37 13)  (307 461)  (307 461)  LC_6 Logic Functioning bit
 (38 13)  (308 461)  (308 461)  LC_6 Logic Functioning bit
 (39 13)  (309 461)  (309 461)  LC_6 Logic Functioning bit
 (41 13)  (311 461)  (311 461)  LC_6 Logic Functioning bit
 (13 14)  (283 462)  (283 462)  routing T_5_28.sp4_v_b_11 <X> T_5_28.sp4_v_t_46
 (15 14)  (285 462)  (285 462)  routing T_5_28.sp4_v_t_32 <X> T_5_28.lc_trk_g3_5
 (16 14)  (286 462)  (286 462)  routing T_5_28.sp4_v_t_32 <X> T_5_28.lc_trk_g3_5
 (17 14)  (287 462)  (287 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (29 14)  (299 462)  (299 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (301 462)  (301 462)  routing T_5_28.lc_trk_g1_7 <X> T_5_28.wire_logic_cluster/lc_7/in_3
 (32 14)  (302 462)  (302 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (304 462)  (304 462)  routing T_5_28.lc_trk_g1_7 <X> T_5_28.wire_logic_cluster/lc_7/in_3
 (35 14)  (305 462)  (305 462)  routing T_5_28.lc_trk_g2_5 <X> T_5_28.input_2_7
 (37 14)  (307 462)  (307 462)  LC_7 Logic Functioning bit
 (38 14)  (308 462)  (308 462)  LC_7 Logic Functioning bit
 (39 14)  (309 462)  (309 462)  LC_7 Logic Functioning bit
 (41 14)  (311 462)  (311 462)  LC_7 Logic Functioning bit
 (42 14)  (312 462)  (312 462)  LC_7 Logic Functioning bit
 (43 14)  (313 462)  (313 462)  LC_7 Logic Functioning bit
 (26 15)  (296 463)  (296 463)  routing T_5_28.lc_trk_g1_2 <X> T_5_28.wire_logic_cluster/lc_7/in_0
 (27 15)  (297 463)  (297 463)  routing T_5_28.lc_trk_g1_2 <X> T_5_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (299 463)  (299 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (301 463)  (301 463)  routing T_5_28.lc_trk_g1_7 <X> T_5_28.wire_logic_cluster/lc_7/in_3
 (32 15)  (302 463)  (302 463)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (303 463)  (303 463)  routing T_5_28.lc_trk_g2_5 <X> T_5_28.input_2_7
 (36 15)  (306 463)  (306 463)  LC_7 Logic Functioning bit
 (37 15)  (307 463)  (307 463)  LC_7 Logic Functioning bit
 (39 15)  (309 463)  (309 463)  LC_7 Logic Functioning bit
 (40 15)  (310 463)  (310 463)  LC_7 Logic Functioning bit
 (41 15)  (311 463)  (311 463)  LC_7 Logic Functioning bit
 (43 15)  (313 463)  (313 463)  LC_7 Logic Functioning bit


RAM_Tile_6_28

 (9 13)  (333 461)  (333 461)  routing T_6_28.sp4_v_t_47 <X> T_6_28.sp4_v_b_10


LogicTile_7_28

 (27 0)  (393 448)  (393 448)  routing T_7_28.lc_trk_g3_0 <X> T_7_28.wire_logic_cluster/lc_0/in_1
 (28 0)  (394 448)  (394 448)  routing T_7_28.lc_trk_g3_0 <X> T_7_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 448)  (395 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (398 448)  (398 448)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (402 448)  (402 448)  LC_0 Logic Functioning bit
 (37 0)  (403 448)  (403 448)  LC_0 Logic Functioning bit
 (38 0)  (404 448)  (404 448)  LC_0 Logic Functioning bit
 (39 0)  (405 448)  (405 448)  LC_0 Logic Functioning bit
 (44 0)  (410 448)  (410 448)  LC_0 Logic Functioning bit
 (45 0)  (411 448)  (411 448)  LC_0 Logic Functioning bit
 (40 1)  (406 449)  (406 449)  LC_0 Logic Functioning bit
 (41 1)  (407 449)  (407 449)  LC_0 Logic Functioning bit
 (42 1)  (408 449)  (408 449)  LC_0 Logic Functioning bit
 (43 1)  (409 449)  (409 449)  LC_0 Logic Functioning bit
 (47 1)  (413 449)  (413 449)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (415 449)  (415 449)  Carry_In_Mux bit 

 (0 2)  (366 450)  (366 450)  routing T_7_28.glb_netwk_7 <X> T_7_28.wire_logic_cluster/lc_7/clk
 (1 2)  (367 450)  (367 450)  routing T_7_28.glb_netwk_7 <X> T_7_28.wire_logic_cluster/lc_7/clk
 (2 2)  (368 450)  (368 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (393 450)  (393 450)  routing T_7_28.lc_trk_g3_1 <X> T_7_28.wire_logic_cluster/lc_1/in_1
 (28 2)  (394 450)  (394 450)  routing T_7_28.lc_trk_g3_1 <X> T_7_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (395 450)  (395 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (398 450)  (398 450)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (402 450)  (402 450)  LC_1 Logic Functioning bit
 (37 2)  (403 450)  (403 450)  LC_1 Logic Functioning bit
 (38 2)  (404 450)  (404 450)  LC_1 Logic Functioning bit
 (39 2)  (405 450)  (405 450)  LC_1 Logic Functioning bit
 (44 2)  (410 450)  (410 450)  LC_1 Logic Functioning bit
 (45 2)  (411 450)  (411 450)  LC_1 Logic Functioning bit
 (0 3)  (366 451)  (366 451)  routing T_7_28.glb_netwk_7 <X> T_7_28.wire_logic_cluster/lc_7/clk
 (4 3)  (370 451)  (370 451)  routing T_7_28.sp4_v_b_7 <X> T_7_28.sp4_h_l_37
 (40 3)  (406 451)  (406 451)  LC_1 Logic Functioning bit
 (41 3)  (407 451)  (407 451)  LC_1 Logic Functioning bit
 (42 3)  (408 451)  (408 451)  LC_1 Logic Functioning bit
 (43 3)  (409 451)  (409 451)  LC_1 Logic Functioning bit
 (47 3)  (413 451)  (413 451)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (27 4)  (393 452)  (393 452)  routing T_7_28.lc_trk_g3_2 <X> T_7_28.wire_logic_cluster/lc_2/in_1
 (28 4)  (394 452)  (394 452)  routing T_7_28.lc_trk_g3_2 <X> T_7_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (395 452)  (395 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (398 452)  (398 452)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (403 452)  (403 452)  LC_2 Logic Functioning bit
 (39 4)  (405 452)  (405 452)  LC_2 Logic Functioning bit
 (41 4)  (407 452)  (407 452)  LC_2 Logic Functioning bit
 (43 4)  (409 452)  (409 452)  LC_2 Logic Functioning bit
 (45 4)  (411 452)  (411 452)  LC_2 Logic Functioning bit
 (30 5)  (396 453)  (396 453)  routing T_7_28.lc_trk_g3_2 <X> T_7_28.wire_logic_cluster/lc_2/in_1
 (37 5)  (403 453)  (403 453)  LC_2 Logic Functioning bit
 (39 5)  (405 453)  (405 453)  LC_2 Logic Functioning bit
 (41 5)  (407 453)  (407 453)  LC_2 Logic Functioning bit
 (43 5)  (409 453)  (409 453)  LC_2 Logic Functioning bit
 (14 12)  (380 460)  (380 460)  routing T_7_28.wire_logic_cluster/lc_0/out <X> T_7_28.lc_trk_g3_0
 (17 12)  (383 460)  (383 460)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (384 460)  (384 460)  routing T_7_28.wire_logic_cluster/lc_1/out <X> T_7_28.lc_trk_g3_1
 (25 12)  (391 460)  (391 460)  routing T_7_28.wire_logic_cluster/lc_2/out <X> T_7_28.lc_trk_g3_2
 (17 13)  (383 461)  (383 461)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (388 461)  (388 461)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (366 462)  (366 462)  routing T_7_28.glb_netwk_4 <X> T_7_28.wire_logic_cluster/lc_7/s_r
 (1 14)  (367 462)  (367 462)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (10 14)  (376 462)  (376 462)  routing T_7_28.sp4_v_b_5 <X> T_7_28.sp4_h_l_47


LogicTile_8_28

 (0 2)  (420 450)  (420 450)  routing T_8_28.glb_netwk_7 <X> T_8_28.wire_logic_cluster/lc_7/clk
 (1 2)  (421 450)  (421 450)  routing T_8_28.glb_netwk_7 <X> T_8_28.wire_logic_cluster/lc_7/clk
 (2 2)  (422 450)  (422 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (9 2)  (429 450)  (429 450)  routing T_8_28.sp4_v_b_1 <X> T_8_28.sp4_h_l_36
 (22 2)  (442 450)  (442 450)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (443 450)  (443 450)  routing T_8_28.sp12_h_l_12 <X> T_8_28.lc_trk_g0_7
 (0 3)  (420 451)  (420 451)  routing T_8_28.glb_netwk_7 <X> T_8_28.wire_logic_cluster/lc_7/clk
 (13 3)  (433 451)  (433 451)  routing T_8_28.sp4_v_b_9 <X> T_8_28.sp4_h_l_39
 (21 4)  (441 452)  (441 452)  routing T_8_28.wire_logic_cluster/lc_3/out <X> T_8_28.lc_trk_g1_3
 (22 4)  (442 452)  (442 452)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 6)  (446 454)  (446 454)  routing T_8_28.lc_trk_g0_7 <X> T_8_28.wire_logic_cluster/lc_3/in_0
 (27 6)  (447 454)  (447 454)  routing T_8_28.lc_trk_g1_3 <X> T_8_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 454)  (449 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (451 454)  (451 454)  routing T_8_28.lc_trk_g2_4 <X> T_8_28.wire_logic_cluster/lc_3/in_3
 (32 6)  (452 454)  (452 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (453 454)  (453 454)  routing T_8_28.lc_trk_g2_4 <X> T_8_28.wire_logic_cluster/lc_3/in_3
 (35 6)  (455 454)  (455 454)  routing T_8_28.lc_trk_g2_5 <X> T_8_28.input_2_3
 (36 6)  (456 454)  (456 454)  LC_3 Logic Functioning bit
 (41 6)  (461 454)  (461 454)  LC_3 Logic Functioning bit
 (43 6)  (463 454)  (463 454)  LC_3 Logic Functioning bit
 (45 6)  (465 454)  (465 454)  LC_3 Logic Functioning bit
 (26 7)  (446 455)  (446 455)  routing T_8_28.lc_trk_g0_7 <X> T_8_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (449 455)  (449 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (450 455)  (450 455)  routing T_8_28.lc_trk_g1_3 <X> T_8_28.wire_logic_cluster/lc_3/in_1
 (32 7)  (452 455)  (452 455)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (453 455)  (453 455)  routing T_8_28.lc_trk_g2_5 <X> T_8_28.input_2_3
 (37 7)  (457 455)  (457 455)  LC_3 Logic Functioning bit
 (41 7)  (461 455)  (461 455)  LC_3 Logic Functioning bit
 (43 7)  (463 455)  (463 455)  LC_3 Logic Functioning bit
 (4 8)  (424 456)  (424 456)  routing T_8_28.sp4_h_l_37 <X> T_8_28.sp4_v_b_6
 (6 8)  (426 456)  (426 456)  routing T_8_28.sp4_h_l_37 <X> T_8_28.sp4_v_b_6
 (3 9)  (423 457)  (423 457)  routing T_8_28.sp12_h_l_22 <X> T_8_28.sp12_v_b_1
 (5 9)  (425 457)  (425 457)  routing T_8_28.sp4_h_l_37 <X> T_8_28.sp4_v_b_6
 (14 10)  (434 458)  (434 458)  routing T_8_28.sp4_h_r_36 <X> T_8_28.lc_trk_g2_4
 (15 10)  (435 458)  (435 458)  routing T_8_28.sp12_v_t_2 <X> T_8_28.lc_trk_g2_5
 (17 10)  (437 458)  (437 458)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (438 458)  (438 458)  routing T_8_28.sp12_v_t_2 <X> T_8_28.lc_trk_g2_5
 (15 11)  (435 459)  (435 459)  routing T_8_28.sp4_h_r_36 <X> T_8_28.lc_trk_g2_4
 (16 11)  (436 459)  (436 459)  routing T_8_28.sp4_h_r_36 <X> T_8_28.lc_trk_g2_4
 (17 11)  (437 459)  (437 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (438 459)  (438 459)  routing T_8_28.sp12_v_t_2 <X> T_8_28.lc_trk_g2_5
 (13 12)  (433 460)  (433 460)  routing T_8_28.sp4_h_l_46 <X> T_8_28.sp4_v_b_11
 (12 13)  (432 461)  (432 461)  routing T_8_28.sp4_h_l_46 <X> T_8_28.sp4_v_b_11
 (0 14)  (420 462)  (420 462)  routing T_8_28.glb_netwk_6 <X> T_8_28.wire_logic_cluster/lc_7/s_r
 (1 14)  (421 462)  (421 462)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (420 463)  (420 463)  routing T_8_28.glb_netwk_6 <X> T_8_28.wire_logic_cluster/lc_7/s_r


LogicTile_9_28

 (2 0)  (476 448)  (476 448)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_12_28

 (12 7)  (648 455)  (648 455)  routing T_12_28.sp4_h_l_40 <X> T_12_28.sp4_v_t_40


IpCon_Tile_25_28

 (36 0)  (1366 448)  (1366 448)  LC_0 Logic Functioning bit
 (37 0)  (1367 448)  (1367 448)  LC_0 Logic Functioning bit
 (42 0)  (1372 448)  (1372 448)  LC_0 Logic Functioning bit
 (43 0)  (1373 448)  (1373 448)  LC_0 Logic Functioning bit
 (50 0)  (1380 448)  (1380 448)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 449)  (1366 449)  LC_0 Logic Functioning bit
 (37 1)  (1367 449)  (1367 449)  LC_0 Logic Functioning bit
 (42 1)  (1372 449)  (1372 449)  LC_0 Logic Functioning bit
 (43 1)  (1373 449)  (1373 449)  LC_0 Logic Functioning bit
 (36 2)  (1366 450)  (1366 450)  LC_1 Logic Functioning bit
 (37 2)  (1367 450)  (1367 450)  LC_1 Logic Functioning bit
 (42 2)  (1372 450)  (1372 450)  LC_1 Logic Functioning bit
 (43 2)  (1373 450)  (1373 450)  LC_1 Logic Functioning bit
 (50 2)  (1380 450)  (1380 450)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 451)  (1366 451)  LC_1 Logic Functioning bit
 (37 3)  (1367 451)  (1367 451)  LC_1 Logic Functioning bit
 (42 3)  (1372 451)  (1372 451)  LC_1 Logic Functioning bit
 (43 3)  (1373 451)  (1373 451)  LC_1 Logic Functioning bit
 (36 4)  (1366 452)  (1366 452)  LC_2 Logic Functioning bit
 (37 4)  (1367 452)  (1367 452)  LC_2 Logic Functioning bit
 (42 4)  (1372 452)  (1372 452)  LC_2 Logic Functioning bit
 (43 4)  (1373 452)  (1373 452)  LC_2 Logic Functioning bit
 (50 4)  (1380 452)  (1380 452)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 453)  (1366 453)  LC_2 Logic Functioning bit
 (37 5)  (1367 453)  (1367 453)  LC_2 Logic Functioning bit
 (42 5)  (1372 453)  (1372 453)  LC_2 Logic Functioning bit
 (43 5)  (1373 453)  (1373 453)  LC_2 Logic Functioning bit
 (36 6)  (1366 454)  (1366 454)  LC_3 Logic Functioning bit
 (37 6)  (1367 454)  (1367 454)  LC_3 Logic Functioning bit
 (42 6)  (1372 454)  (1372 454)  LC_3 Logic Functioning bit
 (43 6)  (1373 454)  (1373 454)  LC_3 Logic Functioning bit
 (50 6)  (1380 454)  (1380 454)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 455)  (1366 455)  LC_3 Logic Functioning bit
 (37 7)  (1367 455)  (1367 455)  LC_3 Logic Functioning bit
 (42 7)  (1372 455)  (1372 455)  LC_3 Logic Functioning bit
 (43 7)  (1373 455)  (1373 455)  LC_3 Logic Functioning bit
 (36 8)  (1366 456)  (1366 456)  LC_4 Logic Functioning bit
 (37 8)  (1367 456)  (1367 456)  LC_4 Logic Functioning bit
 (42 8)  (1372 456)  (1372 456)  LC_4 Logic Functioning bit
 (43 8)  (1373 456)  (1373 456)  LC_4 Logic Functioning bit
 (50 8)  (1380 456)  (1380 456)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 457)  (1366 457)  LC_4 Logic Functioning bit
 (37 9)  (1367 457)  (1367 457)  LC_4 Logic Functioning bit
 (42 9)  (1372 457)  (1372 457)  LC_4 Logic Functioning bit
 (43 9)  (1373 457)  (1373 457)  LC_4 Logic Functioning bit
 (36 10)  (1366 458)  (1366 458)  LC_5 Logic Functioning bit
 (37 10)  (1367 458)  (1367 458)  LC_5 Logic Functioning bit
 (42 10)  (1372 458)  (1372 458)  LC_5 Logic Functioning bit
 (43 10)  (1373 458)  (1373 458)  LC_5 Logic Functioning bit
 (50 10)  (1380 458)  (1380 458)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 459)  (1366 459)  LC_5 Logic Functioning bit
 (37 11)  (1367 459)  (1367 459)  LC_5 Logic Functioning bit
 (42 11)  (1372 459)  (1372 459)  LC_5 Logic Functioning bit
 (43 11)  (1373 459)  (1373 459)  LC_5 Logic Functioning bit
 (36 12)  (1366 460)  (1366 460)  LC_6 Logic Functioning bit
 (37 12)  (1367 460)  (1367 460)  LC_6 Logic Functioning bit
 (42 12)  (1372 460)  (1372 460)  LC_6 Logic Functioning bit
 (43 12)  (1373 460)  (1373 460)  LC_6 Logic Functioning bit
 (50 12)  (1380 460)  (1380 460)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 461)  (1366 461)  LC_6 Logic Functioning bit
 (37 13)  (1367 461)  (1367 461)  LC_6 Logic Functioning bit
 (42 13)  (1372 461)  (1372 461)  LC_6 Logic Functioning bit
 (43 13)  (1373 461)  (1373 461)  LC_6 Logic Functioning bit
 (36 14)  (1366 462)  (1366 462)  LC_7 Logic Functioning bit
 (37 14)  (1367 462)  (1367 462)  LC_7 Logic Functioning bit
 (42 14)  (1372 462)  (1372 462)  LC_7 Logic Functioning bit
 (43 14)  (1373 462)  (1373 462)  LC_7 Logic Functioning bit
 (50 14)  (1380 462)  (1380 462)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 463)  (1366 463)  LC_7 Logic Functioning bit
 (37 15)  (1367 463)  (1367 463)  LC_7 Logic Functioning bit
 (42 15)  (1372 463)  (1372 463)  LC_7 Logic Functioning bit
 (43 15)  (1373 463)  (1373 463)  LC_7 Logic Functioning bit


IpCon_Tile_0_27

 (36 0)  (36 432)  (36 432)  LC_0 Logic Functioning bit
 (37 0)  (37 432)  (37 432)  LC_0 Logic Functioning bit
 (42 0)  (42 432)  (42 432)  LC_0 Logic Functioning bit
 (43 0)  (43 432)  (43 432)  LC_0 Logic Functioning bit
 (50 0)  (50 432)  (50 432)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 433)  (36 433)  LC_0 Logic Functioning bit
 (37 1)  (37 433)  (37 433)  LC_0 Logic Functioning bit
 (42 1)  (42 433)  (42 433)  LC_0 Logic Functioning bit
 (43 1)  (43 433)  (43 433)  LC_0 Logic Functioning bit
 (36 2)  (36 434)  (36 434)  LC_1 Logic Functioning bit
 (37 2)  (37 434)  (37 434)  LC_1 Logic Functioning bit
 (42 2)  (42 434)  (42 434)  LC_1 Logic Functioning bit
 (43 2)  (43 434)  (43 434)  LC_1 Logic Functioning bit
 (50 2)  (50 434)  (50 434)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 435)  (36 435)  LC_1 Logic Functioning bit
 (37 3)  (37 435)  (37 435)  LC_1 Logic Functioning bit
 (42 3)  (42 435)  (42 435)  LC_1 Logic Functioning bit
 (43 3)  (43 435)  (43 435)  LC_1 Logic Functioning bit
 (36 4)  (36 436)  (36 436)  LC_2 Logic Functioning bit
 (37 4)  (37 436)  (37 436)  LC_2 Logic Functioning bit
 (42 4)  (42 436)  (42 436)  LC_2 Logic Functioning bit
 (43 4)  (43 436)  (43 436)  LC_2 Logic Functioning bit
 (50 4)  (50 436)  (50 436)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 437)  (36 437)  LC_2 Logic Functioning bit
 (37 5)  (37 437)  (37 437)  LC_2 Logic Functioning bit
 (42 5)  (42 437)  (42 437)  LC_2 Logic Functioning bit
 (43 5)  (43 437)  (43 437)  LC_2 Logic Functioning bit
 (36 6)  (36 438)  (36 438)  LC_3 Logic Functioning bit
 (37 6)  (37 438)  (37 438)  LC_3 Logic Functioning bit
 (42 6)  (42 438)  (42 438)  LC_3 Logic Functioning bit
 (43 6)  (43 438)  (43 438)  LC_3 Logic Functioning bit
 (50 6)  (50 438)  (50 438)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 439)  (36 439)  LC_3 Logic Functioning bit
 (37 7)  (37 439)  (37 439)  LC_3 Logic Functioning bit
 (42 7)  (42 439)  (42 439)  LC_3 Logic Functioning bit
 (43 7)  (43 439)  (43 439)  LC_3 Logic Functioning bit
 (36 8)  (36 440)  (36 440)  LC_4 Logic Functioning bit
 (37 8)  (37 440)  (37 440)  LC_4 Logic Functioning bit
 (42 8)  (42 440)  (42 440)  LC_4 Logic Functioning bit
 (43 8)  (43 440)  (43 440)  LC_4 Logic Functioning bit
 (50 8)  (50 440)  (50 440)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 441)  (36 441)  LC_4 Logic Functioning bit
 (37 9)  (37 441)  (37 441)  LC_4 Logic Functioning bit
 (42 9)  (42 441)  (42 441)  LC_4 Logic Functioning bit
 (43 9)  (43 441)  (43 441)  LC_4 Logic Functioning bit
 (36 10)  (36 442)  (36 442)  LC_5 Logic Functioning bit
 (37 10)  (37 442)  (37 442)  LC_5 Logic Functioning bit
 (42 10)  (42 442)  (42 442)  LC_5 Logic Functioning bit
 (43 10)  (43 442)  (43 442)  LC_5 Logic Functioning bit
 (50 10)  (50 442)  (50 442)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 443)  (36 443)  LC_5 Logic Functioning bit
 (37 11)  (37 443)  (37 443)  LC_5 Logic Functioning bit
 (42 11)  (42 443)  (42 443)  LC_5 Logic Functioning bit
 (43 11)  (43 443)  (43 443)  LC_5 Logic Functioning bit
 (36 12)  (36 444)  (36 444)  LC_6 Logic Functioning bit
 (37 12)  (37 444)  (37 444)  LC_6 Logic Functioning bit
 (42 12)  (42 444)  (42 444)  LC_6 Logic Functioning bit
 (43 12)  (43 444)  (43 444)  LC_6 Logic Functioning bit
 (50 12)  (50 444)  (50 444)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 445)  (36 445)  LC_6 Logic Functioning bit
 (37 13)  (37 445)  (37 445)  LC_6 Logic Functioning bit
 (42 13)  (42 445)  (42 445)  LC_6 Logic Functioning bit
 (43 13)  (43 445)  (43 445)  LC_6 Logic Functioning bit
 (36 14)  (36 446)  (36 446)  LC_7 Logic Functioning bit
 (37 14)  (37 446)  (37 446)  LC_7 Logic Functioning bit
 (42 14)  (42 446)  (42 446)  LC_7 Logic Functioning bit
 (43 14)  (43 446)  (43 446)  LC_7 Logic Functioning bit
 (50 14)  (50 446)  (50 446)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 447)  (36 447)  LC_7 Logic Functioning bit
 (37 15)  (37 447)  (37 447)  LC_7 Logic Functioning bit
 (42 15)  (42 447)  (42 447)  LC_7 Logic Functioning bit
 (43 15)  (43 447)  (43 447)  LC_7 Logic Functioning bit


LogicTile_1_27

 (22 0)  (76 432)  (76 432)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (29 0)  (83 432)  (83 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (86 432)  (86 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 432)  (87 432)  routing T_1_27.lc_trk_g3_2 <X> T_1_27.wire_logic_cluster/lc_0/in_3
 (34 0)  (88 432)  (88 432)  routing T_1_27.lc_trk_g3_2 <X> T_1_27.wire_logic_cluster/lc_0/in_3
 (37 0)  (91 432)  (91 432)  LC_0 Logic Functioning bit
 (39 0)  (93 432)  (93 432)  LC_0 Logic Functioning bit
 (45 0)  (99 432)  (99 432)  LC_0 Logic Functioning bit
 (46 0)  (100 432)  (100 432)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (21 1)  (75 433)  (75 433)  routing T_1_27.sp4_r_v_b_32 <X> T_1_27.lc_trk_g0_3
 (26 1)  (80 433)  (80 433)  routing T_1_27.lc_trk_g2_2 <X> T_1_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (82 433)  (82 433)  routing T_1_27.lc_trk_g2_2 <X> T_1_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (83 433)  (83 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (84 433)  (84 433)  routing T_1_27.lc_trk_g0_3 <X> T_1_27.wire_logic_cluster/lc_0/in_1
 (31 1)  (85 433)  (85 433)  routing T_1_27.lc_trk_g3_2 <X> T_1_27.wire_logic_cluster/lc_0/in_3
 (32 1)  (86 433)  (86 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (88 433)  (88 433)  routing T_1_27.lc_trk_g1_1 <X> T_1_27.input_2_0
 (36 1)  (90 433)  (90 433)  LC_0 Logic Functioning bit
 (43 1)  (97 433)  (97 433)  LC_0 Logic Functioning bit
 (44 1)  (98 433)  (98 433)  LC_0 Logic Functioning bit
 (0 2)  (54 434)  (54 434)  routing T_1_27.glb_netwk_7 <X> T_1_27.wire_logic_cluster/lc_7/clk
 (1 2)  (55 434)  (55 434)  routing T_1_27.glb_netwk_7 <X> T_1_27.wire_logic_cluster/lc_7/clk
 (2 2)  (56 434)  (56 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (81 434)  (81 434)  routing T_1_27.lc_trk_g3_7 <X> T_1_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (82 434)  (82 434)  routing T_1_27.lc_trk_g3_7 <X> T_1_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (83 434)  (83 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (84 434)  (84 434)  routing T_1_27.lc_trk_g3_7 <X> T_1_27.wire_logic_cluster/lc_1/in_1
 (32 2)  (86 434)  (86 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (87 434)  (87 434)  routing T_1_27.lc_trk_g3_3 <X> T_1_27.wire_logic_cluster/lc_1/in_3
 (34 2)  (88 434)  (88 434)  routing T_1_27.lc_trk_g3_3 <X> T_1_27.wire_logic_cluster/lc_1/in_3
 (41 2)  (95 434)  (95 434)  LC_1 Logic Functioning bit
 (43 2)  (97 434)  (97 434)  LC_1 Logic Functioning bit
 (53 2)  (107 434)  (107 434)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (54 435)  (54 435)  routing T_1_27.glb_netwk_7 <X> T_1_27.wire_logic_cluster/lc_7/clk
 (8 3)  (62 435)  (62 435)  routing T_1_27.sp4_h_r_1 <X> T_1_27.sp4_v_t_36
 (9 3)  (63 435)  (63 435)  routing T_1_27.sp4_h_r_1 <X> T_1_27.sp4_v_t_36
 (27 3)  (81 435)  (81 435)  routing T_1_27.lc_trk_g1_0 <X> T_1_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (83 435)  (83 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (84 435)  (84 435)  routing T_1_27.lc_trk_g3_7 <X> T_1_27.wire_logic_cluster/lc_1/in_1
 (31 3)  (85 435)  (85 435)  routing T_1_27.lc_trk_g3_3 <X> T_1_27.wire_logic_cluster/lc_1/in_3
 (36 3)  (90 435)  (90 435)  LC_1 Logic Functioning bit
 (37 3)  (91 435)  (91 435)  LC_1 Logic Functioning bit
 (38 3)  (92 435)  (92 435)  LC_1 Logic Functioning bit
 (39 3)  (93 435)  (93 435)  LC_1 Logic Functioning bit
 (40 3)  (94 435)  (94 435)  LC_1 Logic Functioning bit
 (42 3)  (96 435)  (96 435)  LC_1 Logic Functioning bit
 (14 4)  (68 436)  (68 436)  routing T_1_27.sp4_h_l_5 <X> T_1_27.lc_trk_g1_0
 (17 4)  (71 436)  (71 436)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (72 436)  (72 436)  routing T_1_27.bnr_op_1 <X> T_1_27.lc_trk_g1_1
 (25 4)  (79 436)  (79 436)  routing T_1_27.sp4_h_l_7 <X> T_1_27.lc_trk_g1_2
 (14 5)  (68 437)  (68 437)  routing T_1_27.sp4_h_l_5 <X> T_1_27.lc_trk_g1_0
 (15 5)  (69 437)  (69 437)  routing T_1_27.sp4_h_l_5 <X> T_1_27.lc_trk_g1_0
 (16 5)  (70 437)  (70 437)  routing T_1_27.sp4_h_l_5 <X> T_1_27.lc_trk_g1_0
 (17 5)  (71 437)  (71 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (72 437)  (72 437)  routing T_1_27.bnr_op_1 <X> T_1_27.lc_trk_g1_1
 (22 5)  (76 437)  (76 437)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (77 437)  (77 437)  routing T_1_27.sp4_h_l_7 <X> T_1_27.lc_trk_g1_2
 (24 5)  (78 437)  (78 437)  routing T_1_27.sp4_h_l_7 <X> T_1_27.lc_trk_g1_2
 (25 5)  (79 437)  (79 437)  routing T_1_27.sp4_h_l_7 <X> T_1_27.lc_trk_g1_2
 (16 6)  (70 438)  (70 438)  routing T_1_27.sp12_h_r_13 <X> T_1_27.lc_trk_g1_5
 (17 6)  (71 438)  (71 438)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (22 6)  (76 438)  (76 438)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (78 438)  (78 438)  routing T_1_27.bot_op_7 <X> T_1_27.lc_trk_g1_7
 (27 6)  (81 438)  (81 438)  routing T_1_27.lc_trk_g3_1 <X> T_1_27.wire_logic_cluster/lc_3/in_1
 (28 6)  (82 438)  (82 438)  routing T_1_27.lc_trk_g3_1 <X> T_1_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (83 438)  (83 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (85 438)  (85 438)  routing T_1_27.lc_trk_g1_7 <X> T_1_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (86 438)  (86 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (88 438)  (88 438)  routing T_1_27.lc_trk_g1_7 <X> T_1_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (90 438)  (90 438)  LC_3 Logic Functioning bit
 (46 6)  (100 438)  (100 438)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (76 439)  (76 439)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (77 439)  (77 439)  routing T_1_27.sp4_h_r_6 <X> T_1_27.lc_trk_g1_6
 (24 7)  (78 439)  (78 439)  routing T_1_27.sp4_h_r_6 <X> T_1_27.lc_trk_g1_6
 (25 7)  (79 439)  (79 439)  routing T_1_27.sp4_h_r_6 <X> T_1_27.lc_trk_g1_6
 (27 7)  (81 439)  (81 439)  routing T_1_27.lc_trk_g1_0 <X> T_1_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (83 439)  (83 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (85 439)  (85 439)  routing T_1_27.lc_trk_g1_7 <X> T_1_27.wire_logic_cluster/lc_3/in_3
 (32 7)  (86 439)  (86 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (87 439)  (87 439)  routing T_1_27.lc_trk_g2_3 <X> T_1_27.input_2_3
 (35 7)  (89 439)  (89 439)  routing T_1_27.lc_trk_g2_3 <X> T_1_27.input_2_3
 (36 7)  (90 439)  (90 439)  LC_3 Logic Functioning bit
 (37 7)  (91 439)  (91 439)  LC_3 Logic Functioning bit
 (42 7)  (96 439)  (96 439)  LC_3 Logic Functioning bit
 (4 8)  (58 440)  (58 440)  routing T_1_27.sp4_v_t_47 <X> T_1_27.sp4_v_b_6
 (6 8)  (60 440)  (60 440)  routing T_1_27.sp4_v_t_47 <X> T_1_27.sp4_v_b_6
 (9 8)  (63 440)  (63 440)  routing T_1_27.sp4_v_t_42 <X> T_1_27.sp4_h_r_7
 (21 8)  (75 440)  (75 440)  routing T_1_27.sp4_h_r_43 <X> T_1_27.lc_trk_g2_3
 (22 8)  (76 440)  (76 440)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (77 440)  (77 440)  routing T_1_27.sp4_h_r_43 <X> T_1_27.lc_trk_g2_3
 (24 8)  (78 440)  (78 440)  routing T_1_27.sp4_h_r_43 <X> T_1_27.lc_trk_g2_3
 (32 8)  (86 440)  (86 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (88 440)  (88 440)  routing T_1_27.lc_trk_g1_2 <X> T_1_27.wire_logic_cluster/lc_4/in_3
 (35 8)  (89 440)  (89 440)  routing T_1_27.lc_trk_g3_7 <X> T_1_27.input_2_4
 (37 8)  (91 440)  (91 440)  LC_4 Logic Functioning bit
 (38 8)  (92 440)  (92 440)  LC_4 Logic Functioning bit
 (39 8)  (93 440)  (93 440)  LC_4 Logic Functioning bit
 (43 8)  (97 440)  (97 440)  LC_4 Logic Functioning bit
 (21 9)  (75 441)  (75 441)  routing T_1_27.sp4_h_r_43 <X> T_1_27.lc_trk_g2_3
 (22 9)  (76 441)  (76 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (77 441)  (77 441)  routing T_1_27.sp4_v_b_42 <X> T_1_27.lc_trk_g2_2
 (24 9)  (78 441)  (78 441)  routing T_1_27.sp4_v_b_42 <X> T_1_27.lc_trk_g2_2
 (26 9)  (80 441)  (80 441)  routing T_1_27.lc_trk_g3_3 <X> T_1_27.wire_logic_cluster/lc_4/in_0
 (27 9)  (81 441)  (81 441)  routing T_1_27.lc_trk_g3_3 <X> T_1_27.wire_logic_cluster/lc_4/in_0
 (28 9)  (82 441)  (82 441)  routing T_1_27.lc_trk_g3_3 <X> T_1_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (83 441)  (83 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (85 441)  (85 441)  routing T_1_27.lc_trk_g1_2 <X> T_1_27.wire_logic_cluster/lc_4/in_3
 (32 9)  (86 441)  (86 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (87 441)  (87 441)  routing T_1_27.lc_trk_g3_7 <X> T_1_27.input_2_4
 (34 9)  (88 441)  (88 441)  routing T_1_27.lc_trk_g3_7 <X> T_1_27.input_2_4
 (35 9)  (89 441)  (89 441)  routing T_1_27.lc_trk_g3_7 <X> T_1_27.input_2_4
 (36 9)  (90 441)  (90 441)  LC_4 Logic Functioning bit
 (38 9)  (92 441)  (92 441)  LC_4 Logic Functioning bit
 (39 9)  (93 441)  (93 441)  LC_4 Logic Functioning bit
 (42 9)  (96 441)  (96 441)  LC_4 Logic Functioning bit
 (47 9)  (101 441)  (101 441)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (27 10)  (81 442)  (81 442)  routing T_1_27.lc_trk_g3_7 <X> T_1_27.wire_logic_cluster/lc_5/in_1
 (28 10)  (82 442)  (82 442)  routing T_1_27.lc_trk_g3_7 <X> T_1_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (83 442)  (83 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (84 442)  (84 442)  routing T_1_27.lc_trk_g3_7 <X> T_1_27.wire_logic_cluster/lc_5/in_1
 (32 10)  (86 442)  (86 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (87 442)  (87 442)  routing T_1_27.lc_trk_g3_3 <X> T_1_27.wire_logic_cluster/lc_5/in_3
 (34 10)  (88 442)  (88 442)  routing T_1_27.lc_trk_g3_3 <X> T_1_27.wire_logic_cluster/lc_5/in_3
 (41 10)  (95 442)  (95 442)  LC_5 Logic Functioning bit
 (43 10)  (97 442)  (97 442)  LC_5 Logic Functioning bit
 (26 11)  (80 443)  (80 443)  routing T_1_27.lc_trk_g1_2 <X> T_1_27.wire_logic_cluster/lc_5/in_0
 (27 11)  (81 443)  (81 443)  routing T_1_27.lc_trk_g1_2 <X> T_1_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (83 443)  (83 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (84 443)  (84 443)  routing T_1_27.lc_trk_g3_7 <X> T_1_27.wire_logic_cluster/lc_5/in_1
 (31 11)  (85 443)  (85 443)  routing T_1_27.lc_trk_g3_3 <X> T_1_27.wire_logic_cluster/lc_5/in_3
 (36 11)  (90 443)  (90 443)  LC_5 Logic Functioning bit
 (37 11)  (91 443)  (91 443)  LC_5 Logic Functioning bit
 (38 11)  (92 443)  (92 443)  LC_5 Logic Functioning bit
 (39 11)  (93 443)  (93 443)  LC_5 Logic Functioning bit
 (40 11)  (94 443)  (94 443)  LC_5 Logic Functioning bit
 (42 11)  (96 443)  (96 443)  LC_5 Logic Functioning bit
 (48 11)  (102 443)  (102 443)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (105 443)  (105 443)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (5 12)  (59 444)  (59 444)  routing T_1_27.sp4_v_t_44 <X> T_1_27.sp4_h_r_9
 (16 12)  (70 444)  (70 444)  routing T_1_27.sp4_v_t_12 <X> T_1_27.lc_trk_g3_1
 (17 12)  (71 444)  (71 444)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (72 444)  (72 444)  routing T_1_27.sp4_v_t_12 <X> T_1_27.lc_trk_g3_1
 (22 12)  (76 444)  (76 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (81 444)  (81 444)  routing T_1_27.lc_trk_g1_2 <X> T_1_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 444)  (83 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (86 444)  (86 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (87 444)  (87 444)  routing T_1_27.lc_trk_g2_3 <X> T_1_27.wire_logic_cluster/lc_6/in_3
 (35 12)  (89 444)  (89 444)  routing T_1_27.lc_trk_g1_5 <X> T_1_27.input_2_6
 (36 12)  (90 444)  (90 444)  LC_6 Logic Functioning bit
 (47 12)  (101 444)  (101 444)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (21 13)  (75 445)  (75 445)  routing T_1_27.sp4_r_v_b_43 <X> T_1_27.lc_trk_g3_3
 (22 13)  (76 445)  (76 445)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (79 445)  (79 445)  routing T_1_27.sp4_r_v_b_42 <X> T_1_27.lc_trk_g3_2
 (27 13)  (81 445)  (81 445)  routing T_1_27.lc_trk_g3_1 <X> T_1_27.wire_logic_cluster/lc_6/in_0
 (28 13)  (82 445)  (82 445)  routing T_1_27.lc_trk_g3_1 <X> T_1_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (83 445)  (83 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (84 445)  (84 445)  routing T_1_27.lc_trk_g1_2 <X> T_1_27.wire_logic_cluster/lc_6/in_1
 (31 13)  (85 445)  (85 445)  routing T_1_27.lc_trk_g2_3 <X> T_1_27.wire_logic_cluster/lc_6/in_3
 (32 13)  (86 445)  (86 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (88 445)  (88 445)  routing T_1_27.lc_trk_g1_5 <X> T_1_27.input_2_6
 (36 13)  (90 445)  (90 445)  LC_6 Logic Functioning bit
 (37 13)  (91 445)  (91 445)  LC_6 Logic Functioning bit
 (38 13)  (92 445)  (92 445)  LC_6 Logic Functioning bit
 (0 14)  (54 446)  (54 446)  routing T_1_27.glb_netwk_6 <X> T_1_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (55 446)  (55 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (61 446)  (61 446)  Column buffer control bit: LH_colbuf_cntl_7

 (22 14)  (76 446)  (76 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (77 446)  (77 446)  routing T_1_27.sp4_v_b_47 <X> T_1_27.lc_trk_g3_7
 (24 14)  (78 446)  (78 446)  routing T_1_27.sp4_v_b_47 <X> T_1_27.lc_trk_g3_7
 (26 14)  (80 446)  (80 446)  routing T_1_27.lc_trk_g1_6 <X> T_1_27.wire_logic_cluster/lc_7/in_0
 (27 14)  (81 446)  (81 446)  routing T_1_27.lc_trk_g3_7 <X> T_1_27.wire_logic_cluster/lc_7/in_1
 (28 14)  (82 446)  (82 446)  routing T_1_27.lc_trk_g3_7 <X> T_1_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (83 446)  (83 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (84 446)  (84 446)  routing T_1_27.lc_trk_g3_7 <X> T_1_27.wire_logic_cluster/lc_7/in_1
 (32 14)  (86 446)  (86 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (87 446)  (87 446)  routing T_1_27.lc_trk_g3_3 <X> T_1_27.wire_logic_cluster/lc_7/in_3
 (34 14)  (88 446)  (88 446)  routing T_1_27.lc_trk_g3_3 <X> T_1_27.wire_logic_cluster/lc_7/in_3
 (41 14)  (95 446)  (95 446)  LC_7 Logic Functioning bit
 (43 14)  (97 446)  (97 446)  LC_7 Logic Functioning bit
 (0 15)  (54 447)  (54 447)  routing T_1_27.glb_netwk_6 <X> T_1_27.wire_logic_cluster/lc_7/s_r
 (7 15)  (61 447)  (61 447)  Column buffer control bit: LH_colbuf_cntl_6

 (26 15)  (80 447)  (80 447)  routing T_1_27.lc_trk_g1_6 <X> T_1_27.wire_logic_cluster/lc_7/in_0
 (27 15)  (81 447)  (81 447)  routing T_1_27.lc_trk_g1_6 <X> T_1_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (83 447)  (83 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (84 447)  (84 447)  routing T_1_27.lc_trk_g3_7 <X> T_1_27.wire_logic_cluster/lc_7/in_1
 (31 15)  (85 447)  (85 447)  routing T_1_27.lc_trk_g3_3 <X> T_1_27.wire_logic_cluster/lc_7/in_3
 (36 15)  (90 447)  (90 447)  LC_7 Logic Functioning bit
 (37 15)  (91 447)  (91 447)  LC_7 Logic Functioning bit
 (38 15)  (92 447)  (92 447)  LC_7 Logic Functioning bit
 (39 15)  (93 447)  (93 447)  LC_7 Logic Functioning bit
 (40 15)  (94 447)  (94 447)  LC_7 Logic Functioning bit
 (42 15)  (96 447)  (96 447)  LC_7 Logic Functioning bit
 (53 15)  (107 447)  (107 447)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_2_27

 (5 0)  (113 432)  (113 432)  routing T_2_27.sp4_v_b_6 <X> T_2_27.sp4_h_r_0
 (25 0)  (133 432)  (133 432)  routing T_2_27.bnr_op_2 <X> T_2_27.lc_trk_g0_2
 (29 0)  (137 432)  (137 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (138 432)  (138 432)  routing T_2_27.lc_trk_g0_5 <X> T_2_27.wire_logic_cluster/lc_0/in_1
 (32 0)  (140 432)  (140 432)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (144 432)  (144 432)  LC_0 Logic Functioning bit
 (37 0)  (145 432)  (145 432)  LC_0 Logic Functioning bit
 (38 0)  (146 432)  (146 432)  LC_0 Logic Functioning bit
 (39 0)  (147 432)  (147 432)  LC_0 Logic Functioning bit
 (44 0)  (152 432)  (152 432)  LC_0 Logic Functioning bit
 (4 1)  (112 433)  (112 433)  routing T_2_27.sp4_v_b_6 <X> T_2_27.sp4_h_r_0
 (6 1)  (114 433)  (114 433)  routing T_2_27.sp4_v_b_6 <X> T_2_27.sp4_h_r_0
 (22 1)  (130 433)  (130 433)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (133 433)  (133 433)  routing T_2_27.bnr_op_2 <X> T_2_27.lc_trk_g0_2
 (40 1)  (148 433)  (148 433)  LC_0 Logic Functioning bit
 (41 1)  (149 433)  (149 433)  LC_0 Logic Functioning bit
 (42 1)  (150 433)  (150 433)  LC_0 Logic Functioning bit
 (43 1)  (151 433)  (151 433)  LC_0 Logic Functioning bit
 (49 1)  (157 433)  (157 433)  Carry_In_Mux bit 

 (53 1)  (161 433)  (161 433)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (17 2)  (125 434)  (125 434)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (126 434)  (126 434)  routing T_2_27.wire_logic_cluster/lc_5/out <X> T_2_27.lc_trk_g0_5
 (27 2)  (135 434)  (135 434)  routing T_2_27.lc_trk_g1_3 <X> T_2_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 434)  (137 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (140 434)  (140 434)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (144 434)  (144 434)  LC_1 Logic Functioning bit
 (37 2)  (145 434)  (145 434)  LC_1 Logic Functioning bit
 (38 2)  (146 434)  (146 434)  LC_1 Logic Functioning bit
 (39 2)  (147 434)  (147 434)  LC_1 Logic Functioning bit
 (44 2)  (152 434)  (152 434)  LC_1 Logic Functioning bit
 (30 3)  (138 435)  (138 435)  routing T_2_27.lc_trk_g1_3 <X> T_2_27.wire_logic_cluster/lc_1/in_1
 (40 3)  (148 435)  (148 435)  LC_1 Logic Functioning bit
 (41 3)  (149 435)  (149 435)  LC_1 Logic Functioning bit
 (42 3)  (150 435)  (150 435)  LC_1 Logic Functioning bit
 (43 3)  (151 435)  (151 435)  LC_1 Logic Functioning bit
 (8 4)  (116 436)  (116 436)  routing T_2_27.sp4_v_b_4 <X> T_2_27.sp4_h_r_4
 (9 4)  (117 436)  (117 436)  routing T_2_27.sp4_v_b_4 <X> T_2_27.sp4_h_r_4
 (17 4)  (125 436)  (125 436)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (126 436)  (126 436)  routing T_2_27.bnr_op_1 <X> T_2_27.lc_trk_g1_1
 (21 4)  (129 436)  (129 436)  routing T_2_27.wire_logic_cluster/lc_3/out <X> T_2_27.lc_trk_g1_3
 (22 4)  (130 436)  (130 436)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (135 436)  (135 436)  routing T_2_27.lc_trk_g1_4 <X> T_2_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 436)  (137 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (138 436)  (138 436)  routing T_2_27.lc_trk_g1_4 <X> T_2_27.wire_logic_cluster/lc_2/in_1
 (32 4)  (140 436)  (140 436)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (145 436)  (145 436)  LC_2 Logic Functioning bit
 (39 4)  (147 436)  (147 436)  LC_2 Logic Functioning bit
 (41 4)  (149 436)  (149 436)  LC_2 Logic Functioning bit
 (43 4)  (151 436)  (151 436)  LC_2 Logic Functioning bit
 (13 5)  (121 437)  (121 437)  routing T_2_27.sp4_v_t_37 <X> T_2_27.sp4_h_r_5
 (18 5)  (126 437)  (126 437)  routing T_2_27.bnr_op_1 <X> T_2_27.lc_trk_g1_1
 (37 5)  (145 437)  (145 437)  LC_2 Logic Functioning bit
 (39 5)  (147 437)  (147 437)  LC_2 Logic Functioning bit
 (41 5)  (149 437)  (149 437)  LC_2 Logic Functioning bit
 (43 5)  (151 437)  (151 437)  LC_2 Logic Functioning bit
 (51 5)  (159 437)  (159 437)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (122 438)  (122 438)  routing T_2_27.wire_logic_cluster/lc_4/out <X> T_2_27.lc_trk_g1_4
 (22 6)  (130 438)  (130 438)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (131 438)  (131 438)  routing T_2_27.sp4_v_b_23 <X> T_2_27.lc_trk_g1_7
 (24 6)  (132 438)  (132 438)  routing T_2_27.sp4_v_b_23 <X> T_2_27.lc_trk_g1_7
 (26 6)  (134 438)  (134 438)  routing T_2_27.lc_trk_g3_6 <X> T_2_27.wire_logic_cluster/lc_3/in_0
 (32 6)  (140 438)  (140 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (142 438)  (142 438)  routing T_2_27.lc_trk_g1_1 <X> T_2_27.wire_logic_cluster/lc_3/in_3
 (37 6)  (145 438)  (145 438)  LC_3 Logic Functioning bit
 (38 6)  (146 438)  (146 438)  LC_3 Logic Functioning bit
 (41 6)  (149 438)  (149 438)  LC_3 Logic Functioning bit
 (43 6)  (151 438)  (151 438)  LC_3 Logic Functioning bit
 (12 7)  (120 439)  (120 439)  routing T_2_27.sp4_h_l_40 <X> T_2_27.sp4_v_t_40
 (17 7)  (125 439)  (125 439)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (134 439)  (134 439)  routing T_2_27.lc_trk_g3_6 <X> T_2_27.wire_logic_cluster/lc_3/in_0
 (27 7)  (135 439)  (135 439)  routing T_2_27.lc_trk_g3_6 <X> T_2_27.wire_logic_cluster/lc_3/in_0
 (28 7)  (136 439)  (136 439)  routing T_2_27.lc_trk_g3_6 <X> T_2_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (137 439)  (137 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (140 439)  (140 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (141 439)  (141 439)  routing T_2_27.lc_trk_g2_3 <X> T_2_27.input_2_3
 (35 7)  (143 439)  (143 439)  routing T_2_27.lc_trk_g2_3 <X> T_2_27.input_2_3
 (36 7)  (144 439)  (144 439)  LC_3 Logic Functioning bit
 (39 7)  (147 439)  (147 439)  LC_3 Logic Functioning bit
 (40 7)  (148 439)  (148 439)  LC_3 Logic Functioning bit
 (42 7)  (150 439)  (150 439)  LC_3 Logic Functioning bit
 (22 8)  (130 440)  (130 440)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (131 440)  (131 440)  routing T_2_27.sp4_v_t_30 <X> T_2_27.lc_trk_g2_3
 (24 8)  (132 440)  (132 440)  routing T_2_27.sp4_v_t_30 <X> T_2_27.lc_trk_g2_3
 (28 8)  (136 440)  (136 440)  routing T_2_27.lc_trk_g2_5 <X> T_2_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 440)  (137 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (138 440)  (138 440)  routing T_2_27.lc_trk_g2_5 <X> T_2_27.wire_logic_cluster/lc_4/in_1
 (32 8)  (140 440)  (140 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (141 440)  (141 440)  routing T_2_27.lc_trk_g2_3 <X> T_2_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (144 440)  (144 440)  LC_4 Logic Functioning bit
 (37 8)  (145 440)  (145 440)  LC_4 Logic Functioning bit
 (26 9)  (134 441)  (134 441)  routing T_2_27.lc_trk_g0_2 <X> T_2_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (137 441)  (137 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (139 441)  (139 441)  routing T_2_27.lc_trk_g2_3 <X> T_2_27.wire_logic_cluster/lc_4/in_3
 (32 9)  (140 441)  (140 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (142 441)  (142 441)  routing T_2_27.lc_trk_g1_1 <X> T_2_27.input_2_4
 (38 9)  (146 441)  (146 441)  LC_4 Logic Functioning bit
 (39 9)  (147 441)  (147 441)  LC_4 Logic Functioning bit
 (40 9)  (148 441)  (148 441)  LC_4 Logic Functioning bit
 (41 9)  (149 441)  (149 441)  LC_4 Logic Functioning bit
 (42 9)  (150 441)  (150 441)  LC_4 Logic Functioning bit
 (43 9)  (151 441)  (151 441)  LC_4 Logic Functioning bit
 (4 10)  (112 442)  (112 442)  routing T_2_27.sp4_v_b_10 <X> T_2_27.sp4_v_t_43
 (6 10)  (114 442)  (114 442)  routing T_2_27.sp4_v_b_10 <X> T_2_27.sp4_v_t_43
 (17 10)  (125 442)  (125 442)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (32 10)  (140 442)  (140 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (142 442)  (142 442)  routing T_2_27.lc_trk_g1_1 <X> T_2_27.wire_logic_cluster/lc_5/in_3
 (37 10)  (145 442)  (145 442)  LC_5 Logic Functioning bit
 (38 10)  (146 442)  (146 442)  LC_5 Logic Functioning bit
 (41 10)  (149 442)  (149 442)  LC_5 Logic Functioning bit
 (43 10)  (151 442)  (151 442)  LC_5 Logic Functioning bit
 (6 11)  (114 443)  (114 443)  routing T_2_27.sp4_h_r_6 <X> T_2_27.sp4_h_l_43
 (18 11)  (126 443)  (126 443)  routing T_2_27.sp4_r_v_b_37 <X> T_2_27.lc_trk_g2_5
 (27 11)  (135 443)  (135 443)  routing T_2_27.lc_trk_g3_0 <X> T_2_27.wire_logic_cluster/lc_5/in_0
 (28 11)  (136 443)  (136 443)  routing T_2_27.lc_trk_g3_0 <X> T_2_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (137 443)  (137 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (140 443)  (140 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (141 443)  (141 443)  routing T_2_27.lc_trk_g2_3 <X> T_2_27.input_2_5
 (35 11)  (143 443)  (143 443)  routing T_2_27.lc_trk_g2_3 <X> T_2_27.input_2_5
 (36 11)  (144 443)  (144 443)  LC_5 Logic Functioning bit
 (39 11)  (147 443)  (147 443)  LC_5 Logic Functioning bit
 (40 11)  (148 443)  (148 443)  LC_5 Logic Functioning bit
 (42 11)  (150 443)  (150 443)  LC_5 Logic Functioning bit
 (28 12)  (136 444)  (136 444)  routing T_2_27.lc_trk_g2_3 <X> T_2_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (137 444)  (137 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (139 444)  (139 444)  routing T_2_27.lc_trk_g3_6 <X> T_2_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (140 444)  (140 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (141 444)  (141 444)  routing T_2_27.lc_trk_g3_6 <X> T_2_27.wire_logic_cluster/lc_6/in_3
 (34 12)  (142 444)  (142 444)  routing T_2_27.lc_trk_g3_6 <X> T_2_27.wire_logic_cluster/lc_6/in_3
 (37 12)  (145 444)  (145 444)  LC_6 Logic Functioning bit
 (39 12)  (147 444)  (147 444)  LC_6 Logic Functioning bit
 (41 12)  (149 444)  (149 444)  LC_6 Logic Functioning bit
 (43 12)  (151 444)  (151 444)  LC_6 Logic Functioning bit
 (51 12)  (159 444)  (159 444)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (122 445)  (122 445)  routing T_2_27.sp4_r_v_b_40 <X> T_2_27.lc_trk_g3_0
 (17 13)  (125 445)  (125 445)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (27 13)  (135 445)  (135 445)  routing T_2_27.lc_trk_g1_1 <X> T_2_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (137 445)  (137 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (138 445)  (138 445)  routing T_2_27.lc_trk_g2_3 <X> T_2_27.wire_logic_cluster/lc_6/in_1
 (31 13)  (139 445)  (139 445)  routing T_2_27.lc_trk_g3_6 <X> T_2_27.wire_logic_cluster/lc_6/in_3
 (36 13)  (144 445)  (144 445)  LC_6 Logic Functioning bit
 (37 13)  (145 445)  (145 445)  LC_6 Logic Functioning bit
 (38 13)  (146 445)  (146 445)  LC_6 Logic Functioning bit
 (39 13)  (147 445)  (147 445)  LC_6 Logic Functioning bit
 (7 14)  (115 446)  (115 446)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (122 446)  (122 446)  routing T_2_27.sp4_v_t_17 <X> T_2_27.lc_trk_g3_4
 (26 14)  (134 446)  (134 446)  routing T_2_27.lc_trk_g3_4 <X> T_2_27.wire_logic_cluster/lc_7/in_0
 (27 14)  (135 446)  (135 446)  routing T_2_27.lc_trk_g1_7 <X> T_2_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 446)  (137 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (138 446)  (138 446)  routing T_2_27.lc_trk_g1_7 <X> T_2_27.wire_logic_cluster/lc_7/in_1
 (32 14)  (140 446)  (140 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (37 14)  (145 446)  (145 446)  LC_7 Logic Functioning bit
 (39 14)  (147 446)  (147 446)  LC_7 Logic Functioning bit
 (41 14)  (149 446)  (149 446)  LC_7 Logic Functioning bit
 (43 14)  (151 446)  (151 446)  LC_7 Logic Functioning bit
 (7 15)  (115 447)  (115 447)  Column buffer control bit: LH_colbuf_cntl_6

 (16 15)  (124 447)  (124 447)  routing T_2_27.sp4_v_t_17 <X> T_2_27.lc_trk_g3_4
 (17 15)  (125 447)  (125 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (22 15)  (130 447)  (130 447)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (132 447)  (132 447)  routing T_2_27.tnl_op_6 <X> T_2_27.lc_trk_g3_6
 (25 15)  (133 447)  (133 447)  routing T_2_27.tnl_op_6 <X> T_2_27.lc_trk_g3_6
 (27 15)  (135 447)  (135 447)  routing T_2_27.lc_trk_g3_4 <X> T_2_27.wire_logic_cluster/lc_7/in_0
 (28 15)  (136 447)  (136 447)  routing T_2_27.lc_trk_g3_4 <X> T_2_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (137 447)  (137 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (138 447)  (138 447)  routing T_2_27.lc_trk_g1_7 <X> T_2_27.wire_logic_cluster/lc_7/in_1
 (31 15)  (139 447)  (139 447)  routing T_2_27.lc_trk_g0_2 <X> T_2_27.wire_logic_cluster/lc_7/in_3
 (32 15)  (140 447)  (140 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (141 447)  (141 447)  routing T_2_27.lc_trk_g2_3 <X> T_2_27.input_2_7
 (35 15)  (143 447)  (143 447)  routing T_2_27.lc_trk_g2_3 <X> T_2_27.input_2_7
 (37 15)  (145 447)  (145 447)  LC_7 Logic Functioning bit
 (39 15)  (147 447)  (147 447)  LC_7 Logic Functioning bit
 (41 15)  (149 447)  (149 447)  LC_7 Logic Functioning bit
 (43 15)  (151 447)  (151 447)  LC_7 Logic Functioning bit


LogicTile_3_27

 (17 0)  (179 432)  (179 432)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (183 432)  (183 432)  routing T_3_27.sp4_h_r_19 <X> T_3_27.lc_trk_g0_3
 (22 0)  (184 432)  (184 432)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (185 432)  (185 432)  routing T_3_27.sp4_h_r_19 <X> T_3_27.lc_trk_g0_3
 (24 0)  (186 432)  (186 432)  routing T_3_27.sp4_h_r_19 <X> T_3_27.lc_trk_g0_3
 (26 0)  (188 432)  (188 432)  routing T_3_27.lc_trk_g2_4 <X> T_3_27.wire_logic_cluster/lc_0/in_0
 (28 0)  (190 432)  (190 432)  routing T_3_27.lc_trk_g2_3 <X> T_3_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 432)  (191 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (193 432)  (193 432)  routing T_3_27.lc_trk_g0_7 <X> T_3_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (194 432)  (194 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (37 0)  (199 432)  (199 432)  LC_0 Logic Functioning bit
 (45 0)  (207 432)  (207 432)  LC_0 Logic Functioning bit
 (18 1)  (180 433)  (180 433)  routing T_3_27.sp4_r_v_b_34 <X> T_3_27.lc_trk_g0_1
 (21 1)  (183 433)  (183 433)  routing T_3_27.sp4_h_r_19 <X> T_3_27.lc_trk_g0_3
 (28 1)  (190 433)  (190 433)  routing T_3_27.lc_trk_g2_4 <X> T_3_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (191 433)  (191 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (192 433)  (192 433)  routing T_3_27.lc_trk_g2_3 <X> T_3_27.wire_logic_cluster/lc_0/in_1
 (31 1)  (193 433)  (193 433)  routing T_3_27.lc_trk_g0_7 <X> T_3_27.wire_logic_cluster/lc_0/in_3
 (32 1)  (194 433)  (194 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (195 433)  (195 433)  routing T_3_27.lc_trk_g2_2 <X> T_3_27.input_2_0
 (35 1)  (197 433)  (197 433)  routing T_3_27.lc_trk_g2_2 <X> T_3_27.input_2_0
 (36 1)  (198 433)  (198 433)  LC_0 Logic Functioning bit
 (38 1)  (200 433)  (200 433)  LC_0 Logic Functioning bit
 (41 1)  (203 433)  (203 433)  LC_0 Logic Functioning bit
 (48 1)  (210 433)  (210 433)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (162 434)  (162 434)  routing T_3_27.glb_netwk_7 <X> T_3_27.wire_logic_cluster/lc_7/clk
 (1 2)  (163 434)  (163 434)  routing T_3_27.glb_netwk_7 <X> T_3_27.wire_logic_cluster/lc_7/clk
 (2 2)  (164 434)  (164 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (177 434)  (177 434)  routing T_3_27.sp4_h_r_13 <X> T_3_27.lc_trk_g0_5
 (16 2)  (178 434)  (178 434)  routing T_3_27.sp4_h_r_13 <X> T_3_27.lc_trk_g0_5
 (17 2)  (179 434)  (179 434)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (180 434)  (180 434)  routing T_3_27.sp4_h_r_13 <X> T_3_27.lc_trk_g0_5
 (21 2)  (183 434)  (183 434)  routing T_3_27.sp4_v_b_15 <X> T_3_27.lc_trk_g0_7
 (22 2)  (184 434)  (184 434)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (185 434)  (185 434)  routing T_3_27.sp4_v_b_15 <X> T_3_27.lc_trk_g0_7
 (27 2)  (189 434)  (189 434)  routing T_3_27.lc_trk_g1_1 <X> T_3_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 434)  (191 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (193 434)  (193 434)  routing T_3_27.lc_trk_g1_7 <X> T_3_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (194 434)  (194 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (196 434)  (196 434)  routing T_3_27.lc_trk_g1_7 <X> T_3_27.wire_logic_cluster/lc_1/in_3
 (41 2)  (203 434)  (203 434)  LC_1 Logic Functioning bit
 (43 2)  (205 434)  (205 434)  LC_1 Logic Functioning bit
 (0 3)  (162 435)  (162 435)  routing T_3_27.glb_netwk_7 <X> T_3_27.wire_logic_cluster/lc_7/clk
 (14 3)  (176 435)  (176 435)  routing T_3_27.sp4_r_v_b_28 <X> T_3_27.lc_trk_g0_4
 (17 3)  (179 435)  (179 435)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (183 435)  (183 435)  routing T_3_27.sp4_v_b_15 <X> T_3_27.lc_trk_g0_7
 (27 3)  (189 435)  (189 435)  routing T_3_27.lc_trk_g1_0 <X> T_3_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (191 435)  (191 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (193 435)  (193 435)  routing T_3_27.lc_trk_g1_7 <X> T_3_27.wire_logic_cluster/lc_1/in_3
 (36 3)  (198 435)  (198 435)  LC_1 Logic Functioning bit
 (37 3)  (199 435)  (199 435)  LC_1 Logic Functioning bit
 (38 3)  (200 435)  (200 435)  LC_1 Logic Functioning bit
 (39 3)  (201 435)  (201 435)  LC_1 Logic Functioning bit
 (40 3)  (202 435)  (202 435)  LC_1 Logic Functioning bit
 (42 3)  (204 435)  (204 435)  LC_1 Logic Functioning bit
 (14 4)  (176 436)  (176 436)  routing T_3_27.wire_logic_cluster/lc_0/out <X> T_3_27.lc_trk_g1_0
 (15 4)  (177 436)  (177 436)  routing T_3_27.bot_op_1 <X> T_3_27.lc_trk_g1_1
 (17 4)  (179 436)  (179 436)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (26 4)  (188 436)  (188 436)  routing T_3_27.lc_trk_g2_4 <X> T_3_27.wire_logic_cluster/lc_2/in_0
 (28 4)  (190 436)  (190 436)  routing T_3_27.lc_trk_g2_7 <X> T_3_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 436)  (191 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (192 436)  (192 436)  routing T_3_27.lc_trk_g2_7 <X> T_3_27.wire_logic_cluster/lc_2/in_1
 (31 4)  (193 436)  (193 436)  routing T_3_27.lc_trk_g0_5 <X> T_3_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (194 436)  (194 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (37 4)  (199 436)  (199 436)  LC_2 Logic Functioning bit
 (45 4)  (207 436)  (207 436)  LC_2 Logic Functioning bit
 (17 5)  (179 437)  (179 437)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (28 5)  (190 437)  (190 437)  routing T_3_27.lc_trk_g2_4 <X> T_3_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (191 437)  (191 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (192 437)  (192 437)  routing T_3_27.lc_trk_g2_7 <X> T_3_27.wire_logic_cluster/lc_2/in_1
 (32 5)  (194 437)  (194 437)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (195 437)  (195 437)  routing T_3_27.lc_trk_g2_2 <X> T_3_27.input_2_2
 (35 5)  (197 437)  (197 437)  routing T_3_27.lc_trk_g2_2 <X> T_3_27.input_2_2
 (36 5)  (198 437)  (198 437)  LC_2 Logic Functioning bit
 (38 5)  (200 437)  (200 437)  LC_2 Logic Functioning bit
 (41 5)  (203 437)  (203 437)  LC_2 Logic Functioning bit
 (21 6)  (183 438)  (183 438)  routing T_3_27.bnr_op_7 <X> T_3_27.lc_trk_g1_7
 (22 6)  (184 438)  (184 438)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (27 6)  (189 438)  (189 438)  routing T_3_27.lc_trk_g1_1 <X> T_3_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (191 438)  (191 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (193 438)  (193 438)  routing T_3_27.lc_trk_g1_7 <X> T_3_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (194 438)  (194 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (196 438)  (196 438)  routing T_3_27.lc_trk_g1_7 <X> T_3_27.wire_logic_cluster/lc_3/in_3
 (41 6)  (203 438)  (203 438)  LC_3 Logic Functioning bit
 (43 6)  (205 438)  (205 438)  LC_3 Logic Functioning bit
 (21 7)  (183 439)  (183 439)  routing T_3_27.bnr_op_7 <X> T_3_27.lc_trk_g1_7
 (26 7)  (188 439)  (188 439)  routing T_3_27.lc_trk_g3_2 <X> T_3_27.wire_logic_cluster/lc_3/in_0
 (27 7)  (189 439)  (189 439)  routing T_3_27.lc_trk_g3_2 <X> T_3_27.wire_logic_cluster/lc_3/in_0
 (28 7)  (190 439)  (190 439)  routing T_3_27.lc_trk_g3_2 <X> T_3_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (191 439)  (191 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (193 439)  (193 439)  routing T_3_27.lc_trk_g1_7 <X> T_3_27.wire_logic_cluster/lc_3/in_3
 (36 7)  (198 439)  (198 439)  LC_3 Logic Functioning bit
 (37 7)  (199 439)  (199 439)  LC_3 Logic Functioning bit
 (38 7)  (200 439)  (200 439)  LC_3 Logic Functioning bit
 (39 7)  (201 439)  (201 439)  LC_3 Logic Functioning bit
 (40 7)  (202 439)  (202 439)  LC_3 Logic Functioning bit
 (42 7)  (204 439)  (204 439)  LC_3 Logic Functioning bit
 (12 8)  (174 440)  (174 440)  routing T_3_27.sp4_v_t_45 <X> T_3_27.sp4_h_r_8
 (14 8)  (176 440)  (176 440)  routing T_3_27.sp4_v_b_24 <X> T_3_27.lc_trk_g2_0
 (22 8)  (184 440)  (184 440)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (186 440)  (186 440)  routing T_3_27.tnl_op_3 <X> T_3_27.lc_trk_g2_3
 (26 8)  (188 440)  (188 440)  routing T_3_27.lc_trk_g1_7 <X> T_3_27.wire_logic_cluster/lc_4/in_0
 (32 8)  (194 440)  (194 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (195 440)  (195 440)  routing T_3_27.lc_trk_g3_2 <X> T_3_27.wire_logic_cluster/lc_4/in_3
 (34 8)  (196 440)  (196 440)  routing T_3_27.lc_trk_g3_2 <X> T_3_27.wire_logic_cluster/lc_4/in_3
 (37 8)  (199 440)  (199 440)  LC_4 Logic Functioning bit
 (38 8)  (200 440)  (200 440)  LC_4 Logic Functioning bit
 (39 8)  (201 440)  (201 440)  LC_4 Logic Functioning bit
 (43 8)  (205 440)  (205 440)  LC_4 Logic Functioning bit
 (16 9)  (178 441)  (178 441)  routing T_3_27.sp4_v_b_24 <X> T_3_27.lc_trk_g2_0
 (17 9)  (179 441)  (179 441)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (21 9)  (183 441)  (183 441)  routing T_3_27.tnl_op_3 <X> T_3_27.lc_trk_g2_3
 (22 9)  (184 441)  (184 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (187 441)  (187 441)  routing T_3_27.sp4_r_v_b_34 <X> T_3_27.lc_trk_g2_2
 (26 9)  (188 441)  (188 441)  routing T_3_27.lc_trk_g1_7 <X> T_3_27.wire_logic_cluster/lc_4/in_0
 (27 9)  (189 441)  (189 441)  routing T_3_27.lc_trk_g1_7 <X> T_3_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (191 441)  (191 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (193 441)  (193 441)  routing T_3_27.lc_trk_g3_2 <X> T_3_27.wire_logic_cluster/lc_4/in_3
 (32 9)  (194 441)  (194 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (196 441)  (196 441)  routing T_3_27.lc_trk_g1_1 <X> T_3_27.input_2_4
 (36 9)  (198 441)  (198 441)  LC_4 Logic Functioning bit
 (38 9)  (200 441)  (200 441)  LC_4 Logic Functioning bit
 (39 9)  (201 441)  (201 441)  LC_4 Logic Functioning bit
 (42 9)  (204 441)  (204 441)  LC_4 Logic Functioning bit
 (48 9)  (210 441)  (210 441)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (4 10)  (166 442)  (166 442)  routing T_3_27.sp4_h_r_6 <X> T_3_27.sp4_v_t_43
 (14 10)  (176 442)  (176 442)  routing T_3_27.sp4_v_t_17 <X> T_3_27.lc_trk_g2_4
 (22 10)  (184 442)  (184 442)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (186 442)  (186 442)  routing T_3_27.tnl_op_7 <X> T_3_27.lc_trk_g2_7
 (29 10)  (191 442)  (191 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (192 442)  (192 442)  routing T_3_27.lc_trk_g0_4 <X> T_3_27.wire_logic_cluster/lc_5/in_1
 (32 10)  (194 442)  (194 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (195 442)  (195 442)  routing T_3_27.lc_trk_g2_0 <X> T_3_27.wire_logic_cluster/lc_5/in_3
 (36 10)  (198 442)  (198 442)  LC_5 Logic Functioning bit
 (53 10)  (215 442)  (215 442)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (5 11)  (167 443)  (167 443)  routing T_3_27.sp4_h_r_6 <X> T_3_27.sp4_v_t_43
 (16 11)  (178 443)  (178 443)  routing T_3_27.sp4_v_t_17 <X> T_3_27.lc_trk_g2_4
 (17 11)  (179 443)  (179 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (21 11)  (183 443)  (183 443)  routing T_3_27.tnl_op_7 <X> T_3_27.lc_trk_g2_7
 (26 11)  (188 443)  (188 443)  routing T_3_27.lc_trk_g3_2 <X> T_3_27.wire_logic_cluster/lc_5/in_0
 (27 11)  (189 443)  (189 443)  routing T_3_27.lc_trk_g3_2 <X> T_3_27.wire_logic_cluster/lc_5/in_0
 (28 11)  (190 443)  (190 443)  routing T_3_27.lc_trk_g3_2 <X> T_3_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (191 443)  (191 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (194 443)  (194 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (197 443)  (197 443)  routing T_3_27.lc_trk_g0_3 <X> T_3_27.input_2_5
 (36 11)  (198 443)  (198 443)  LC_5 Logic Functioning bit
 (37 11)  (199 443)  (199 443)  LC_5 Logic Functioning bit
 (42 11)  (204 443)  (204 443)  LC_5 Logic Functioning bit
 (4 12)  (166 444)  (166 444)  routing T_3_27.sp4_v_t_44 <X> T_3_27.sp4_v_b_9
 (14 12)  (176 444)  (176 444)  routing T_3_27.bnl_op_0 <X> T_3_27.lc_trk_g3_0
 (15 12)  (177 444)  (177 444)  routing T_3_27.sp4_v_t_28 <X> T_3_27.lc_trk_g3_1
 (16 12)  (178 444)  (178 444)  routing T_3_27.sp4_v_t_28 <X> T_3_27.lc_trk_g3_1
 (17 12)  (179 444)  (179 444)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (25 12)  (187 444)  (187 444)  routing T_3_27.wire_logic_cluster/lc_2/out <X> T_3_27.lc_trk_g3_2
 (4 13)  (166 445)  (166 445)  routing T_3_27.sp4_v_t_41 <X> T_3_27.sp4_h_r_9
 (14 13)  (176 445)  (176 445)  routing T_3_27.bnl_op_0 <X> T_3_27.lc_trk_g3_0
 (17 13)  (179 445)  (179 445)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (22 13)  (184 445)  (184 445)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (162 446)  (162 446)  routing T_3_27.glb_netwk_6 <X> T_3_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (163 446)  (163 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (169 446)  (169 446)  Column buffer control bit: LH_colbuf_cntl_7

 (27 14)  (189 446)  (189 446)  routing T_3_27.lc_trk_g3_1 <X> T_3_27.wire_logic_cluster/lc_7/in_1
 (28 14)  (190 446)  (190 446)  routing T_3_27.lc_trk_g3_1 <X> T_3_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (191 446)  (191 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (193 446)  (193 446)  routing T_3_27.lc_trk_g2_4 <X> T_3_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (194 446)  (194 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (195 446)  (195 446)  routing T_3_27.lc_trk_g2_4 <X> T_3_27.wire_logic_cluster/lc_7/in_3
 (43 14)  (205 446)  (205 446)  LC_7 Logic Functioning bit
 (45 14)  (207 446)  (207 446)  LC_7 Logic Functioning bit
 (46 14)  (208 446)  (208 446)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (0 15)  (162 447)  (162 447)  routing T_3_27.glb_netwk_6 <X> T_3_27.wire_logic_cluster/lc_7/s_r
 (7 15)  (169 447)  (169 447)  Column buffer control bit: LH_colbuf_cntl_6

 (29 15)  (191 447)  (191 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (194 447)  (194 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (195 447)  (195 447)  routing T_3_27.lc_trk_g3_0 <X> T_3_27.input_2_7
 (34 15)  (196 447)  (196 447)  routing T_3_27.lc_trk_g3_0 <X> T_3_27.input_2_7
 (41 15)  (203 447)  (203 447)  LC_7 Logic Functioning bit
 (42 15)  (204 447)  (204 447)  LC_7 Logic Functioning bit
 (43 15)  (205 447)  (205 447)  LC_7 Logic Functioning bit
 (44 15)  (206 447)  (206 447)  LC_7 Logic Functioning bit
 (48 15)  (210 447)  (210 447)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_4_27

 (12 0)  (228 432)  (228 432)  routing T_4_27.sp4_v_b_8 <X> T_4_27.sp4_h_r_2
 (15 0)  (231 432)  (231 432)  routing T_4_27.sp4_h_r_1 <X> T_4_27.lc_trk_g0_1
 (16 0)  (232 432)  (232 432)  routing T_4_27.sp4_h_r_1 <X> T_4_27.lc_trk_g0_1
 (17 0)  (233 432)  (233 432)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (22 0)  (238 432)  (238 432)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (239 432)  (239 432)  routing T_4_27.sp4_h_r_3 <X> T_4_27.lc_trk_g0_3
 (24 0)  (240 432)  (240 432)  routing T_4_27.sp4_h_r_3 <X> T_4_27.lc_trk_g0_3
 (25 0)  (241 432)  (241 432)  routing T_4_27.wire_logic_cluster/lc_2/out <X> T_4_27.lc_trk_g0_2
 (28 0)  (244 432)  (244 432)  routing T_4_27.lc_trk_g2_7 <X> T_4_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 432)  (245 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (246 432)  (246 432)  routing T_4_27.lc_trk_g2_7 <X> T_4_27.wire_logic_cluster/lc_0/in_1
 (31 0)  (247 432)  (247 432)  routing T_4_27.lc_trk_g2_5 <X> T_4_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (248 432)  (248 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (249 432)  (249 432)  routing T_4_27.lc_trk_g2_5 <X> T_4_27.wire_logic_cluster/lc_0/in_3
 (37 0)  (253 432)  (253 432)  LC_0 Logic Functioning bit
 (38 0)  (254 432)  (254 432)  LC_0 Logic Functioning bit
 (39 0)  (255 432)  (255 432)  LC_0 Logic Functioning bit
 (41 0)  (257 432)  (257 432)  LC_0 Logic Functioning bit
 (42 0)  (258 432)  (258 432)  LC_0 Logic Functioning bit
 (43 0)  (259 432)  (259 432)  LC_0 Logic Functioning bit
 (11 1)  (227 433)  (227 433)  routing T_4_27.sp4_v_b_8 <X> T_4_27.sp4_h_r_2
 (13 1)  (229 433)  (229 433)  routing T_4_27.sp4_v_b_8 <X> T_4_27.sp4_h_r_2
 (18 1)  (234 433)  (234 433)  routing T_4_27.sp4_h_r_1 <X> T_4_27.lc_trk_g0_1
 (21 1)  (237 433)  (237 433)  routing T_4_27.sp4_h_r_3 <X> T_4_27.lc_trk_g0_3
 (22 1)  (238 433)  (238 433)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (243 433)  (243 433)  routing T_4_27.lc_trk_g3_1 <X> T_4_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (244 433)  (244 433)  routing T_4_27.lc_trk_g3_1 <X> T_4_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (245 433)  (245 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (246 433)  (246 433)  routing T_4_27.lc_trk_g2_7 <X> T_4_27.wire_logic_cluster/lc_0/in_1
 (32 1)  (248 433)  (248 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (251 433)  (251 433)  routing T_4_27.lc_trk_g0_2 <X> T_4_27.input_2_0
 (36 1)  (252 433)  (252 433)  LC_0 Logic Functioning bit
 (37 1)  (253 433)  (253 433)  LC_0 Logic Functioning bit
 (38 1)  (254 433)  (254 433)  LC_0 Logic Functioning bit
 (40 1)  (256 433)  (256 433)  LC_0 Logic Functioning bit
 (41 1)  (257 433)  (257 433)  LC_0 Logic Functioning bit
 (42 1)  (258 433)  (258 433)  LC_0 Logic Functioning bit
 (0 2)  (216 434)  (216 434)  routing T_4_27.glb_netwk_7 <X> T_4_27.wire_logic_cluster/lc_7/clk
 (1 2)  (217 434)  (217 434)  routing T_4_27.glb_netwk_7 <X> T_4_27.wire_logic_cluster/lc_7/clk
 (2 2)  (218 434)  (218 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (6 2)  (222 434)  (222 434)  routing T_4_27.sp4_v_b_9 <X> T_4_27.sp4_v_t_37
 (22 2)  (238 434)  (238 434)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (242 434)  (242 434)  routing T_4_27.lc_trk_g1_4 <X> T_4_27.wire_logic_cluster/lc_1/in_0
 (27 2)  (243 434)  (243 434)  routing T_4_27.lc_trk_g3_7 <X> T_4_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (244 434)  (244 434)  routing T_4_27.lc_trk_g3_7 <X> T_4_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (245 434)  (245 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (246 434)  (246 434)  routing T_4_27.lc_trk_g3_7 <X> T_4_27.wire_logic_cluster/lc_1/in_1
 (32 2)  (248 434)  (248 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (249 434)  (249 434)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_1/in_3
 (34 2)  (250 434)  (250 434)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (252 434)  (252 434)  LC_1 Logic Functioning bit
 (38 2)  (254 434)  (254 434)  LC_1 Logic Functioning bit
 (41 2)  (257 434)  (257 434)  LC_1 Logic Functioning bit
 (43 2)  (259 434)  (259 434)  LC_1 Logic Functioning bit
 (45 2)  (261 434)  (261 434)  LC_1 Logic Functioning bit
 (0 3)  (216 435)  (216 435)  routing T_4_27.glb_netwk_7 <X> T_4_27.wire_logic_cluster/lc_7/clk
 (5 3)  (221 435)  (221 435)  routing T_4_27.sp4_v_b_9 <X> T_4_27.sp4_v_t_37
 (8 3)  (224 435)  (224 435)  routing T_4_27.sp4_v_b_10 <X> T_4_27.sp4_v_t_36
 (10 3)  (226 435)  (226 435)  routing T_4_27.sp4_v_b_10 <X> T_4_27.sp4_v_t_36
 (21 3)  (237 435)  (237 435)  routing T_4_27.sp4_r_v_b_31 <X> T_4_27.lc_trk_g0_7
 (27 3)  (243 435)  (243 435)  routing T_4_27.lc_trk_g1_4 <X> T_4_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (245 435)  (245 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (246 435)  (246 435)  routing T_4_27.lc_trk_g3_7 <X> T_4_27.wire_logic_cluster/lc_1/in_1
 (31 3)  (247 435)  (247 435)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_1/in_3
 (36 3)  (252 435)  (252 435)  LC_1 Logic Functioning bit
 (38 3)  (254 435)  (254 435)  LC_1 Logic Functioning bit
 (40 3)  (256 435)  (256 435)  LC_1 Logic Functioning bit
 (42 3)  (258 435)  (258 435)  LC_1 Logic Functioning bit
 (0 4)  (216 436)  (216 436)  routing T_4_27.lc_trk_g2_2 <X> T_4_27.wire_logic_cluster/lc_7/cen
 (1 4)  (217 436)  (217 436)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (13 4)  (229 436)  (229 436)  routing T_4_27.sp4_h_l_40 <X> T_4_27.sp4_v_b_5
 (17 4)  (233 436)  (233 436)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 4)  (238 436)  (238 436)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (239 436)  (239 436)  routing T_4_27.sp12_h_r_11 <X> T_4_27.lc_trk_g1_3
 (27 4)  (243 436)  (243 436)  routing T_4_27.lc_trk_g3_4 <X> T_4_27.wire_logic_cluster/lc_2/in_1
 (28 4)  (244 436)  (244 436)  routing T_4_27.lc_trk_g3_4 <X> T_4_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 436)  (245 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (246 436)  (246 436)  routing T_4_27.lc_trk_g3_4 <X> T_4_27.wire_logic_cluster/lc_2/in_1
 (36 4)  (252 436)  (252 436)  LC_2 Logic Functioning bit
 (38 4)  (254 436)  (254 436)  LC_2 Logic Functioning bit
 (41 4)  (257 436)  (257 436)  LC_2 Logic Functioning bit
 (43 4)  (259 436)  (259 436)  LC_2 Logic Functioning bit
 (45 4)  (261 436)  (261 436)  LC_2 Logic Functioning bit
 (1 5)  (217 437)  (217 437)  routing T_4_27.lc_trk_g2_2 <X> T_4_27.wire_logic_cluster/lc_7/cen
 (12 5)  (228 437)  (228 437)  routing T_4_27.sp4_h_l_40 <X> T_4_27.sp4_v_b_5
 (17 5)  (233 437)  (233 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (26 5)  (242 437)  (242 437)  routing T_4_27.lc_trk_g1_3 <X> T_4_27.wire_logic_cluster/lc_2/in_0
 (27 5)  (243 437)  (243 437)  routing T_4_27.lc_trk_g1_3 <X> T_4_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (245 437)  (245 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (248 437)  (248 437)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (249 437)  (249 437)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.input_2_2
 (34 5)  (250 437)  (250 437)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.input_2_2
 (35 5)  (251 437)  (251 437)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.input_2_2
 (36 5)  (252 437)  (252 437)  LC_2 Logic Functioning bit
 (39 5)  (255 437)  (255 437)  LC_2 Logic Functioning bit
 (40 5)  (256 437)  (256 437)  LC_2 Logic Functioning bit
 (43 5)  (259 437)  (259 437)  LC_2 Logic Functioning bit
 (4 6)  (220 438)  (220 438)  routing T_4_27.sp4_v_b_3 <X> T_4_27.sp4_v_t_38
 (14 6)  (230 438)  (230 438)  routing T_4_27.sp4_h_l_9 <X> T_4_27.lc_trk_g1_4
 (17 6)  (233 438)  (233 438)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (234 438)  (234 438)  routing T_4_27.wire_logic_cluster/lc_5/out <X> T_4_27.lc_trk_g1_5
 (21 6)  (237 438)  (237 438)  routing T_4_27.wire_logic_cluster/lc_7/out <X> T_4_27.lc_trk_g1_7
 (22 6)  (238 438)  (238 438)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (242 438)  (242 438)  routing T_4_27.lc_trk_g0_7 <X> T_4_27.wire_logic_cluster/lc_3/in_0
 (27 6)  (243 438)  (243 438)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_3/in_1
 (28 6)  (244 438)  (244 438)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (245 438)  (245 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (248 438)  (248 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (250 438)  (250 438)  routing T_4_27.lc_trk_g1_1 <X> T_4_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (252 438)  (252 438)  LC_3 Logic Functioning bit
 (37 6)  (253 438)  (253 438)  LC_3 Logic Functioning bit
 (38 6)  (254 438)  (254 438)  LC_3 Logic Functioning bit
 (39 6)  (255 438)  (255 438)  LC_3 Logic Functioning bit
 (41 6)  (257 438)  (257 438)  LC_3 Logic Functioning bit
 (43 6)  (259 438)  (259 438)  LC_3 Logic Functioning bit
 (45 6)  (261 438)  (261 438)  LC_3 Logic Functioning bit
 (10 7)  (226 439)  (226 439)  routing T_4_27.sp4_h_l_46 <X> T_4_27.sp4_v_t_41
 (14 7)  (230 439)  (230 439)  routing T_4_27.sp4_h_l_9 <X> T_4_27.lc_trk_g1_4
 (15 7)  (231 439)  (231 439)  routing T_4_27.sp4_h_l_9 <X> T_4_27.lc_trk_g1_4
 (16 7)  (232 439)  (232 439)  routing T_4_27.sp4_h_l_9 <X> T_4_27.lc_trk_g1_4
 (17 7)  (233 439)  (233 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (26 7)  (242 439)  (242 439)  routing T_4_27.lc_trk_g0_7 <X> T_4_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (245 439)  (245 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (246 439)  (246 439)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_3/in_1
 (37 7)  (253 439)  (253 439)  LC_3 Logic Functioning bit
 (39 7)  (255 439)  (255 439)  LC_3 Logic Functioning bit
 (14 8)  (230 440)  (230 440)  routing T_4_27.sp4_h_l_21 <X> T_4_27.lc_trk_g2_0
 (22 8)  (238 440)  (238 440)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (239 440)  (239 440)  routing T_4_27.sp4_v_t_30 <X> T_4_27.lc_trk_g2_3
 (24 8)  (240 440)  (240 440)  routing T_4_27.sp4_v_t_30 <X> T_4_27.lc_trk_g2_3
 (25 8)  (241 440)  (241 440)  routing T_4_27.sp4_h_r_42 <X> T_4_27.lc_trk_g2_2
 (27 8)  (243 440)  (243 440)  routing T_4_27.lc_trk_g1_0 <X> T_4_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 440)  (245 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (247 440)  (247 440)  routing T_4_27.lc_trk_g3_6 <X> T_4_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (248 440)  (248 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (249 440)  (249 440)  routing T_4_27.lc_trk_g3_6 <X> T_4_27.wire_logic_cluster/lc_4/in_3
 (34 8)  (250 440)  (250 440)  routing T_4_27.lc_trk_g3_6 <X> T_4_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (252 440)  (252 440)  LC_4 Logic Functioning bit
 (37 8)  (253 440)  (253 440)  LC_4 Logic Functioning bit
 (38 8)  (254 440)  (254 440)  LC_4 Logic Functioning bit
 (39 8)  (255 440)  (255 440)  LC_4 Logic Functioning bit
 (41 8)  (257 440)  (257 440)  LC_4 Logic Functioning bit
 (43 8)  (259 440)  (259 440)  LC_4 Logic Functioning bit
 (45 8)  (261 440)  (261 440)  LC_4 Logic Functioning bit
 (15 9)  (231 441)  (231 441)  routing T_4_27.sp4_h_l_21 <X> T_4_27.lc_trk_g2_0
 (16 9)  (232 441)  (232 441)  routing T_4_27.sp4_h_l_21 <X> T_4_27.lc_trk_g2_0
 (17 9)  (233 441)  (233 441)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (238 441)  (238 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (239 441)  (239 441)  routing T_4_27.sp4_h_r_42 <X> T_4_27.lc_trk_g2_2
 (24 9)  (240 441)  (240 441)  routing T_4_27.sp4_h_r_42 <X> T_4_27.lc_trk_g2_2
 (25 9)  (241 441)  (241 441)  routing T_4_27.sp4_h_r_42 <X> T_4_27.lc_trk_g2_2
 (26 9)  (242 441)  (242 441)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_4/in_0
 (27 9)  (243 441)  (243 441)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_4/in_0
 (28 9)  (244 441)  (244 441)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (245 441)  (245 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (247 441)  (247 441)  routing T_4_27.lc_trk_g3_6 <X> T_4_27.wire_logic_cluster/lc_4/in_3
 (36 9)  (252 441)  (252 441)  LC_4 Logic Functioning bit
 (38 9)  (254 441)  (254 441)  LC_4 Logic Functioning bit
 (8 10)  (224 442)  (224 442)  routing T_4_27.sp4_v_t_42 <X> T_4_27.sp4_h_l_42
 (9 10)  (225 442)  (225 442)  routing T_4_27.sp4_v_t_42 <X> T_4_27.sp4_h_l_42
 (17 10)  (233 442)  (233 442)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (238 442)  (238 442)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (241 442)  (241 442)  routing T_4_27.sp4_v_b_30 <X> T_4_27.lc_trk_g2_6
 (27 10)  (243 442)  (243 442)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_5/in_1
 (28 10)  (244 442)  (244 442)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 442)  (245 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (248 442)  (248 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (249 442)  (249 442)  routing T_4_27.lc_trk_g2_0 <X> T_4_27.wire_logic_cluster/lc_5/in_3
 (36 10)  (252 442)  (252 442)  LC_5 Logic Functioning bit
 (37 10)  (253 442)  (253 442)  LC_5 Logic Functioning bit
 (38 10)  (254 442)  (254 442)  LC_5 Logic Functioning bit
 (39 10)  (255 442)  (255 442)  LC_5 Logic Functioning bit
 (41 10)  (257 442)  (257 442)  LC_5 Logic Functioning bit
 (43 10)  (259 442)  (259 442)  LC_5 Logic Functioning bit
 (45 10)  (261 442)  (261 442)  LC_5 Logic Functioning bit
 (18 11)  (234 443)  (234 443)  routing T_4_27.sp4_r_v_b_37 <X> T_4_27.lc_trk_g2_5
 (21 11)  (237 443)  (237 443)  routing T_4_27.sp4_r_v_b_39 <X> T_4_27.lc_trk_g2_7
 (22 11)  (238 443)  (238 443)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (239 443)  (239 443)  routing T_4_27.sp4_v_b_30 <X> T_4_27.lc_trk_g2_6
 (27 11)  (243 443)  (243 443)  routing T_4_27.lc_trk_g3_0 <X> T_4_27.wire_logic_cluster/lc_5/in_0
 (28 11)  (244 443)  (244 443)  routing T_4_27.lc_trk_g3_0 <X> T_4_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (245 443)  (245 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (246 443)  (246 443)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_5/in_1
 (37 11)  (253 443)  (253 443)  LC_5 Logic Functioning bit
 (39 11)  (255 443)  (255 443)  LC_5 Logic Functioning bit
 (17 12)  (233 444)  (233 444)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (234 444)  (234 444)  routing T_4_27.wire_logic_cluster/lc_1/out <X> T_4_27.lc_trk_g3_1
 (21 12)  (237 444)  (237 444)  routing T_4_27.sp4_v_t_22 <X> T_4_27.lc_trk_g3_3
 (22 12)  (238 444)  (238 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (239 444)  (239 444)  routing T_4_27.sp4_v_t_22 <X> T_4_27.lc_trk_g3_3
 (26 12)  (242 444)  (242 444)  routing T_4_27.lc_trk_g1_5 <X> T_4_27.wire_logic_cluster/lc_6/in_0
 (29 12)  (245 444)  (245 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (248 444)  (248 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (251 444)  (251 444)  routing T_4_27.lc_trk_g1_7 <X> T_4_27.input_2_6
 (38 12)  (254 444)  (254 444)  LC_6 Logic Functioning bit
 (39 12)  (255 444)  (255 444)  LC_6 Logic Functioning bit
 (42 12)  (258 444)  (258 444)  LC_6 Logic Functioning bit
 (43 12)  (259 444)  (259 444)  LC_6 Logic Functioning bit
 (16 13)  (232 445)  (232 445)  routing T_4_27.sp12_v_b_8 <X> T_4_27.lc_trk_g3_0
 (17 13)  (233 445)  (233 445)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (21 13)  (237 445)  (237 445)  routing T_4_27.sp4_v_t_22 <X> T_4_27.lc_trk_g3_3
 (27 13)  (243 445)  (243 445)  routing T_4_27.lc_trk_g1_5 <X> T_4_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (245 445)  (245 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (247 445)  (247 445)  routing T_4_27.lc_trk_g0_3 <X> T_4_27.wire_logic_cluster/lc_6/in_3
 (32 13)  (248 445)  (248 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (250 445)  (250 445)  routing T_4_27.lc_trk_g1_7 <X> T_4_27.input_2_6
 (35 13)  (251 445)  (251 445)  routing T_4_27.lc_trk_g1_7 <X> T_4_27.input_2_6
 (36 13)  (252 445)  (252 445)  LC_6 Logic Functioning bit
 (37 13)  (253 445)  (253 445)  LC_6 Logic Functioning bit
 (38 13)  (254 445)  (254 445)  LC_6 Logic Functioning bit
 (39 13)  (255 445)  (255 445)  LC_6 Logic Functioning bit
 (40 13)  (256 445)  (256 445)  LC_6 Logic Functioning bit
 (41 13)  (257 445)  (257 445)  LC_6 Logic Functioning bit
 (42 13)  (258 445)  (258 445)  LC_6 Logic Functioning bit
 (43 13)  (259 445)  (259 445)  LC_6 Logic Functioning bit
 (0 14)  (216 446)  (216 446)  routing T_4_27.glb_netwk_6 <X> T_4_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (217 446)  (217 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (223 446)  (223 446)  Column buffer control bit: LH_colbuf_cntl_7

 (21 14)  (237 446)  (237 446)  routing T_4_27.bnl_op_7 <X> T_4_27.lc_trk_g3_7
 (22 14)  (238 446)  (238 446)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (27 14)  (243 446)  (243 446)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_7/in_1
 (28 14)  (244 446)  (244 446)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 446)  (245 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (247 446)  (247 446)  routing T_4_27.lc_trk_g2_6 <X> T_4_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (248 446)  (248 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (249 446)  (249 446)  routing T_4_27.lc_trk_g2_6 <X> T_4_27.wire_logic_cluster/lc_7/in_3
 (36 14)  (252 446)  (252 446)  LC_7 Logic Functioning bit
 (37 14)  (253 446)  (253 446)  LC_7 Logic Functioning bit
 (38 14)  (254 446)  (254 446)  LC_7 Logic Functioning bit
 (39 14)  (255 446)  (255 446)  LC_7 Logic Functioning bit
 (41 14)  (257 446)  (257 446)  LC_7 Logic Functioning bit
 (43 14)  (259 446)  (259 446)  LC_7 Logic Functioning bit
 (45 14)  (261 446)  (261 446)  LC_7 Logic Functioning bit
 (0 15)  (216 447)  (216 447)  routing T_4_27.glb_netwk_6 <X> T_4_27.wire_logic_cluster/lc_7/s_r
 (7 15)  (223 447)  (223 447)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (230 447)  (230 447)  routing T_4_27.sp4_h_l_17 <X> T_4_27.lc_trk_g3_4
 (15 15)  (231 447)  (231 447)  routing T_4_27.sp4_h_l_17 <X> T_4_27.lc_trk_g3_4
 (16 15)  (232 447)  (232 447)  routing T_4_27.sp4_h_l_17 <X> T_4_27.lc_trk_g3_4
 (17 15)  (233 447)  (233 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (237 447)  (237 447)  routing T_4_27.bnl_op_7 <X> T_4_27.lc_trk_g3_7
 (22 15)  (238 447)  (238 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (239 447)  (239 447)  routing T_4_27.sp4_v_b_46 <X> T_4_27.lc_trk_g3_6
 (24 15)  (240 447)  (240 447)  routing T_4_27.sp4_v_b_46 <X> T_4_27.lc_trk_g3_6
 (26 15)  (242 447)  (242 447)  routing T_4_27.lc_trk_g2_3 <X> T_4_27.wire_logic_cluster/lc_7/in_0
 (28 15)  (244 447)  (244 447)  routing T_4_27.lc_trk_g2_3 <X> T_4_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (245 447)  (245 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (246 447)  (246 447)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_7/in_1
 (31 15)  (247 447)  (247 447)  routing T_4_27.lc_trk_g2_6 <X> T_4_27.wire_logic_cluster/lc_7/in_3
 (37 15)  (253 447)  (253 447)  LC_7 Logic Functioning bit
 (39 15)  (255 447)  (255 447)  LC_7 Logic Functioning bit


LogicTile_5_27

 (5 0)  (275 432)  (275 432)  routing T_5_27.sp4_h_l_44 <X> T_5_27.sp4_h_r_0
 (12 0)  (282 432)  (282 432)  routing T_5_27.sp4_v_b_2 <X> T_5_27.sp4_h_r_2
 (21 0)  (291 432)  (291 432)  routing T_5_27.sp12_h_r_3 <X> T_5_27.lc_trk_g0_3
 (22 0)  (292 432)  (292 432)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (294 432)  (294 432)  routing T_5_27.sp12_h_r_3 <X> T_5_27.lc_trk_g0_3
 (27 0)  (297 432)  (297 432)  routing T_5_27.lc_trk_g1_6 <X> T_5_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (299 432)  (299 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (300 432)  (300 432)  routing T_5_27.lc_trk_g1_6 <X> T_5_27.wire_logic_cluster/lc_0/in_1
 (44 0)  (314 432)  (314 432)  LC_0 Logic Functioning bit
 (4 1)  (274 433)  (274 433)  routing T_5_27.sp4_h_l_44 <X> T_5_27.sp4_h_r_0
 (11 1)  (281 433)  (281 433)  routing T_5_27.sp4_v_b_2 <X> T_5_27.sp4_h_r_2
 (21 1)  (291 433)  (291 433)  routing T_5_27.sp12_h_r_3 <X> T_5_27.lc_trk_g0_3
 (30 1)  (300 433)  (300 433)  routing T_5_27.lc_trk_g1_6 <X> T_5_27.wire_logic_cluster/lc_0/in_1
 (50 1)  (320 433)  (320 433)  Carry_In_Mux bit 

 (10 2)  (280 434)  (280 434)  routing T_5_27.sp4_v_b_8 <X> T_5_27.sp4_h_l_36
 (15 2)  (285 434)  (285 434)  routing T_5_27.bot_op_5 <X> T_5_27.lc_trk_g0_5
 (17 2)  (287 434)  (287 434)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (21 2)  (291 434)  (291 434)  routing T_5_27.sp4_h_l_2 <X> T_5_27.lc_trk_g0_7
 (22 2)  (292 434)  (292 434)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (293 434)  (293 434)  routing T_5_27.sp4_h_l_2 <X> T_5_27.lc_trk_g0_7
 (24 2)  (294 434)  (294 434)  routing T_5_27.sp4_h_l_2 <X> T_5_27.lc_trk_g0_7
 (25 2)  (295 434)  (295 434)  routing T_5_27.lft_op_6 <X> T_5_27.lc_trk_g0_6
 (28 2)  (298 434)  (298 434)  routing T_5_27.lc_trk_g2_0 <X> T_5_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (299 434)  (299 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (35 2)  (305 434)  (305 434)  routing T_5_27.lc_trk_g0_5 <X> T_5_27.input_2_1
 (44 2)  (314 434)  (314 434)  LC_1 Logic Functioning bit
 (22 3)  (292 435)  (292 435)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (294 435)  (294 435)  routing T_5_27.lft_op_6 <X> T_5_27.lc_trk_g0_6
 (32 3)  (302 435)  (302 435)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (11 4)  (281 436)  (281 436)  routing T_5_27.sp4_v_t_39 <X> T_5_27.sp4_v_b_5
 (14 4)  (284 436)  (284 436)  routing T_5_27.lft_op_0 <X> T_5_27.lc_trk_g1_0
 (27 4)  (297 436)  (297 436)  routing T_5_27.lc_trk_g1_0 <X> T_5_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (299 436)  (299 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (44 4)  (314 436)  (314 436)  LC_2 Logic Functioning bit
 (12 5)  (282 437)  (282 437)  routing T_5_27.sp4_v_t_39 <X> T_5_27.sp4_v_b_5
 (15 5)  (285 437)  (285 437)  routing T_5_27.lft_op_0 <X> T_5_27.lc_trk_g1_0
 (17 5)  (287 437)  (287 437)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (32 5)  (302 437)  (302 437)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (303 437)  (303 437)  routing T_5_27.lc_trk_g2_0 <X> T_5_27.input_2_2
 (28 6)  (298 438)  (298 438)  routing T_5_27.lc_trk_g2_0 <X> T_5_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (299 438)  (299 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (44 6)  (314 438)  (314 438)  LC_3 Logic Functioning bit
 (22 7)  (292 439)  (292 439)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (294 439)  (294 439)  routing T_5_27.bot_op_6 <X> T_5_27.lc_trk_g1_6
 (32 7)  (302 439)  (302 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (303 439)  (303 439)  routing T_5_27.lc_trk_g2_1 <X> T_5_27.input_2_3
 (4 8)  (274 440)  (274 440)  routing T_5_27.sp4_h_l_43 <X> T_5_27.sp4_v_b_6
 (14 8)  (284 440)  (284 440)  routing T_5_27.sp4_v_t_21 <X> T_5_27.lc_trk_g2_0
 (15 8)  (285 440)  (285 440)  routing T_5_27.sp4_h_r_25 <X> T_5_27.lc_trk_g2_1
 (16 8)  (286 440)  (286 440)  routing T_5_27.sp4_h_r_25 <X> T_5_27.lc_trk_g2_1
 (17 8)  (287 440)  (287 440)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (28 8)  (298 440)  (298 440)  routing T_5_27.lc_trk_g2_5 <X> T_5_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (299 440)  (299 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (300 440)  (300 440)  routing T_5_27.lc_trk_g2_5 <X> T_5_27.wire_logic_cluster/lc_4/in_1
 (44 8)  (314 440)  (314 440)  LC_4 Logic Functioning bit
 (5 9)  (275 441)  (275 441)  routing T_5_27.sp4_h_l_43 <X> T_5_27.sp4_v_b_6
 (14 9)  (284 441)  (284 441)  routing T_5_27.sp4_v_t_21 <X> T_5_27.lc_trk_g2_0
 (16 9)  (286 441)  (286 441)  routing T_5_27.sp4_v_t_21 <X> T_5_27.lc_trk_g2_0
 (17 9)  (287 441)  (287 441)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (288 441)  (288 441)  routing T_5_27.sp4_h_r_25 <X> T_5_27.lc_trk_g2_1
 (32 9)  (302 441)  (302 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (303 441)  (303 441)  routing T_5_27.lc_trk_g2_0 <X> T_5_27.input_2_4
 (13 10)  (283 442)  (283 442)  routing T_5_27.sp4_v_b_8 <X> T_5_27.sp4_v_t_45
 (15 10)  (285 442)  (285 442)  routing T_5_27.tnl_op_5 <X> T_5_27.lc_trk_g2_5
 (17 10)  (287 442)  (287 442)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (29 10)  (299 442)  (299 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (300 442)  (300 442)  routing T_5_27.lc_trk_g0_6 <X> T_5_27.wire_logic_cluster/lc_5/in_1
 (35 10)  (305 442)  (305 442)  routing T_5_27.lc_trk_g0_7 <X> T_5_27.input_2_5
 (44 10)  (314 442)  (314 442)  LC_5 Logic Functioning bit
 (18 11)  (288 443)  (288 443)  routing T_5_27.tnl_op_5 <X> T_5_27.lc_trk_g2_5
 (30 11)  (300 443)  (300 443)  routing T_5_27.lc_trk_g0_6 <X> T_5_27.wire_logic_cluster/lc_5/in_1
 (32 11)  (302 443)  (302 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (305 443)  (305 443)  routing T_5_27.lc_trk_g0_7 <X> T_5_27.input_2_5
 (27 12)  (297 444)  (297 444)  routing T_5_27.lc_trk_g3_0 <X> T_5_27.wire_logic_cluster/lc_6/in_1
 (28 12)  (298 444)  (298 444)  routing T_5_27.lc_trk_g3_0 <X> T_5_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (299 444)  (299 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (44 12)  (314 444)  (314 444)  LC_6 Logic Functioning bit
 (8 13)  (278 445)  (278 445)  routing T_5_27.sp4_h_r_10 <X> T_5_27.sp4_v_b_10
 (12 13)  (282 445)  (282 445)  routing T_5_27.sp4_h_r_11 <X> T_5_27.sp4_v_b_11
 (14 13)  (284 445)  (284 445)  routing T_5_27.sp4_h_r_24 <X> T_5_27.lc_trk_g3_0
 (15 13)  (285 445)  (285 445)  routing T_5_27.sp4_h_r_24 <X> T_5_27.lc_trk_g3_0
 (16 13)  (286 445)  (286 445)  routing T_5_27.sp4_h_r_24 <X> T_5_27.lc_trk_g3_0
 (17 13)  (287 445)  (287 445)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (32 13)  (302 445)  (302 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (303 445)  (303 445)  routing T_5_27.lc_trk_g2_0 <X> T_5_27.input_2_6
 (7 14)  (277 446)  (277 446)  Column buffer control bit: LH_colbuf_cntl_7

 (28 14)  (298 446)  (298 446)  routing T_5_27.lc_trk_g2_0 <X> T_5_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (299 446)  (299 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (44 14)  (314 446)  (314 446)  LC_7 Logic Functioning bit
 (7 15)  (277 447)  (277 447)  Column buffer control bit: LH_colbuf_cntl_6

 (32 15)  (302 447)  (302 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (305 447)  (305 447)  routing T_5_27.lc_trk_g0_3 <X> T_5_27.input_2_7


RAM_Tile_6_27

 (4 2)  (328 434)  (328 434)  routing T_6_27.sp4_h_r_0 <X> T_6_27.sp4_v_t_37
 (5 3)  (329 435)  (329 435)  routing T_6_27.sp4_h_r_0 <X> T_6_27.sp4_v_t_37
 (13 4)  (337 436)  (337 436)  routing T_6_27.sp4_h_l_40 <X> T_6_27.sp4_v_b_5
 (12 5)  (336 437)  (336 437)  routing T_6_27.sp4_h_l_40 <X> T_6_27.sp4_v_b_5
 (5 10)  (329 442)  (329 442)  routing T_6_27.sp4_v_t_43 <X> T_6_27.sp4_h_l_43
 (12 10)  (336 442)  (336 442)  routing T_6_27.sp4_v_t_39 <X> T_6_27.sp4_h_l_45
 (6 11)  (330 443)  (330 443)  routing T_6_27.sp4_v_t_43 <X> T_6_27.sp4_h_l_43
 (11 11)  (335 443)  (335 443)  routing T_6_27.sp4_v_t_39 <X> T_6_27.sp4_h_l_45
 (13 11)  (337 443)  (337 443)  routing T_6_27.sp4_v_t_39 <X> T_6_27.sp4_h_l_45


LogicTile_7_27

 (27 0)  (393 432)  (393 432)  routing T_7_27.lc_trk_g3_0 <X> T_7_27.wire_logic_cluster/lc_0/in_1
 (28 0)  (394 432)  (394 432)  routing T_7_27.lc_trk_g3_0 <X> T_7_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 432)  (395 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (398 432)  (398 432)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (402 432)  (402 432)  LC_0 Logic Functioning bit
 (37 0)  (403 432)  (403 432)  LC_0 Logic Functioning bit
 (38 0)  (404 432)  (404 432)  LC_0 Logic Functioning bit
 (39 0)  (405 432)  (405 432)  LC_0 Logic Functioning bit
 (44 0)  (410 432)  (410 432)  LC_0 Logic Functioning bit
 (45 0)  (411 432)  (411 432)  LC_0 Logic Functioning bit
 (40 1)  (406 433)  (406 433)  LC_0 Logic Functioning bit
 (41 1)  (407 433)  (407 433)  LC_0 Logic Functioning bit
 (42 1)  (408 433)  (408 433)  LC_0 Logic Functioning bit
 (43 1)  (409 433)  (409 433)  LC_0 Logic Functioning bit
 (48 1)  (414 433)  (414 433)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (415 433)  (415 433)  Carry_In_Mux bit 

 (53 1)  (419 433)  (419 433)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (366 434)  (366 434)  routing T_7_27.glb_netwk_7 <X> T_7_27.wire_logic_cluster/lc_7/clk
 (1 2)  (367 434)  (367 434)  routing T_7_27.glb_netwk_7 <X> T_7_27.wire_logic_cluster/lc_7/clk
 (2 2)  (368 434)  (368 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (5 2)  (371 434)  (371 434)  routing T_7_27.sp4_v_b_0 <X> T_7_27.sp4_h_l_37
 (10 2)  (376 434)  (376 434)  routing T_7_27.sp4_v_b_8 <X> T_7_27.sp4_h_l_36
 (27 2)  (393 434)  (393 434)  routing T_7_27.lc_trk_g3_1 <X> T_7_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (394 434)  (394 434)  routing T_7_27.lc_trk_g3_1 <X> T_7_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (395 434)  (395 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (398 434)  (398 434)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (402 434)  (402 434)  LC_1 Logic Functioning bit
 (37 2)  (403 434)  (403 434)  LC_1 Logic Functioning bit
 (38 2)  (404 434)  (404 434)  LC_1 Logic Functioning bit
 (39 2)  (405 434)  (405 434)  LC_1 Logic Functioning bit
 (44 2)  (410 434)  (410 434)  LC_1 Logic Functioning bit
 (45 2)  (411 434)  (411 434)  LC_1 Logic Functioning bit
 (0 3)  (366 435)  (366 435)  routing T_7_27.glb_netwk_7 <X> T_7_27.wire_logic_cluster/lc_7/clk
 (40 3)  (406 435)  (406 435)  LC_1 Logic Functioning bit
 (41 3)  (407 435)  (407 435)  LC_1 Logic Functioning bit
 (42 3)  (408 435)  (408 435)  LC_1 Logic Functioning bit
 (43 3)  (409 435)  (409 435)  LC_1 Logic Functioning bit
 (47 3)  (413 435)  (413 435)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (414 435)  (414 435)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (21 4)  (387 436)  (387 436)  routing T_7_27.wire_logic_cluster/lc_3/out <X> T_7_27.lc_trk_g1_3
 (22 4)  (388 436)  (388 436)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (391 436)  (391 436)  routing T_7_27.wire_logic_cluster/lc_2/out <X> T_7_27.lc_trk_g1_2
 (27 4)  (393 436)  (393 436)  routing T_7_27.lc_trk_g1_2 <X> T_7_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (395 436)  (395 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (398 436)  (398 436)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (402 436)  (402 436)  LC_2 Logic Functioning bit
 (37 4)  (403 436)  (403 436)  LC_2 Logic Functioning bit
 (38 4)  (404 436)  (404 436)  LC_2 Logic Functioning bit
 (39 4)  (405 436)  (405 436)  LC_2 Logic Functioning bit
 (44 4)  (410 436)  (410 436)  LC_2 Logic Functioning bit
 (45 4)  (411 436)  (411 436)  LC_2 Logic Functioning bit
 (22 5)  (388 437)  (388 437)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (396 437)  (396 437)  routing T_7_27.lc_trk_g1_2 <X> T_7_27.wire_logic_cluster/lc_2/in_1
 (40 5)  (406 437)  (406 437)  LC_2 Logic Functioning bit
 (41 5)  (407 437)  (407 437)  LC_2 Logic Functioning bit
 (42 5)  (408 437)  (408 437)  LC_2 Logic Functioning bit
 (43 5)  (409 437)  (409 437)  LC_2 Logic Functioning bit
 (47 5)  (413 437)  (413 437)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (417 437)  (417 437)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (383 438)  (383 438)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (384 438)  (384 438)  routing T_7_27.wire_logic_cluster/lc_5/out <X> T_7_27.lc_trk_g1_5
 (25 6)  (391 438)  (391 438)  routing T_7_27.wire_logic_cluster/lc_6/out <X> T_7_27.lc_trk_g1_6
 (27 6)  (393 438)  (393 438)  routing T_7_27.lc_trk_g1_3 <X> T_7_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (395 438)  (395 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (398 438)  (398 438)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (402 438)  (402 438)  LC_3 Logic Functioning bit
 (37 6)  (403 438)  (403 438)  LC_3 Logic Functioning bit
 (38 6)  (404 438)  (404 438)  LC_3 Logic Functioning bit
 (39 6)  (405 438)  (405 438)  LC_3 Logic Functioning bit
 (44 6)  (410 438)  (410 438)  LC_3 Logic Functioning bit
 (45 6)  (411 438)  (411 438)  LC_3 Logic Functioning bit
 (22 7)  (388 439)  (388 439)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (396 439)  (396 439)  routing T_7_27.lc_trk_g1_3 <X> T_7_27.wire_logic_cluster/lc_3/in_1
 (40 7)  (406 439)  (406 439)  LC_3 Logic Functioning bit
 (41 7)  (407 439)  (407 439)  LC_3 Logic Functioning bit
 (42 7)  (408 439)  (408 439)  LC_3 Logic Functioning bit
 (43 7)  (409 439)  (409 439)  LC_3 Logic Functioning bit
 (47 7)  (413 439)  (413 439)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (53 7)  (419 439)  (419 439)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (27 8)  (393 440)  (393 440)  routing T_7_27.lc_trk_g3_4 <X> T_7_27.wire_logic_cluster/lc_4/in_1
 (28 8)  (394 440)  (394 440)  routing T_7_27.lc_trk_g3_4 <X> T_7_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (395 440)  (395 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (396 440)  (396 440)  routing T_7_27.lc_trk_g3_4 <X> T_7_27.wire_logic_cluster/lc_4/in_1
 (32 8)  (398 440)  (398 440)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (402 440)  (402 440)  LC_4 Logic Functioning bit
 (37 8)  (403 440)  (403 440)  LC_4 Logic Functioning bit
 (38 8)  (404 440)  (404 440)  LC_4 Logic Functioning bit
 (39 8)  (405 440)  (405 440)  LC_4 Logic Functioning bit
 (44 8)  (410 440)  (410 440)  LC_4 Logic Functioning bit
 (45 8)  (411 440)  (411 440)  LC_4 Logic Functioning bit
 (51 8)  (417 440)  (417 440)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (418 440)  (418 440)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (40 9)  (406 441)  (406 441)  LC_4 Logic Functioning bit
 (41 9)  (407 441)  (407 441)  LC_4 Logic Functioning bit
 (42 9)  (408 441)  (408 441)  LC_4 Logic Functioning bit
 (43 9)  (409 441)  (409 441)  LC_4 Logic Functioning bit
 (27 10)  (393 442)  (393 442)  routing T_7_27.lc_trk_g1_5 <X> T_7_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (395 442)  (395 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (396 442)  (396 442)  routing T_7_27.lc_trk_g1_5 <X> T_7_27.wire_logic_cluster/lc_5/in_1
 (32 10)  (398 442)  (398 442)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (402 442)  (402 442)  LC_5 Logic Functioning bit
 (37 10)  (403 442)  (403 442)  LC_5 Logic Functioning bit
 (38 10)  (404 442)  (404 442)  LC_5 Logic Functioning bit
 (39 10)  (405 442)  (405 442)  LC_5 Logic Functioning bit
 (44 10)  (410 442)  (410 442)  LC_5 Logic Functioning bit
 (45 10)  (411 442)  (411 442)  LC_5 Logic Functioning bit
 (51 10)  (417 442)  (417 442)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (3 11)  (369 443)  (369 443)  routing T_7_27.sp12_v_b_1 <X> T_7_27.sp12_h_l_22
 (4 11)  (370 443)  (370 443)  routing T_7_27.sp4_v_b_1 <X> T_7_27.sp4_h_l_43
 (40 11)  (406 443)  (406 443)  LC_5 Logic Functioning bit
 (41 11)  (407 443)  (407 443)  LC_5 Logic Functioning bit
 (42 11)  (408 443)  (408 443)  LC_5 Logic Functioning bit
 (43 11)  (409 443)  (409 443)  LC_5 Logic Functioning bit
 (48 11)  (414 443)  (414 443)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (12 12)  (378 444)  (378 444)  routing T_7_27.sp4_h_l_45 <X> T_7_27.sp4_h_r_11
 (14 12)  (380 444)  (380 444)  routing T_7_27.wire_logic_cluster/lc_0/out <X> T_7_27.lc_trk_g3_0
 (17 12)  (383 444)  (383 444)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (384 444)  (384 444)  routing T_7_27.wire_logic_cluster/lc_1/out <X> T_7_27.lc_trk_g3_1
 (27 12)  (393 444)  (393 444)  routing T_7_27.lc_trk_g1_6 <X> T_7_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (395 444)  (395 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (396 444)  (396 444)  routing T_7_27.lc_trk_g1_6 <X> T_7_27.wire_logic_cluster/lc_6/in_1
 (32 12)  (398 444)  (398 444)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (402 444)  (402 444)  LC_6 Logic Functioning bit
 (37 12)  (403 444)  (403 444)  LC_6 Logic Functioning bit
 (38 12)  (404 444)  (404 444)  LC_6 Logic Functioning bit
 (39 12)  (405 444)  (405 444)  LC_6 Logic Functioning bit
 (44 12)  (410 444)  (410 444)  LC_6 Logic Functioning bit
 (45 12)  (411 444)  (411 444)  LC_6 Logic Functioning bit
 (51 12)  (417 444)  (417 444)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (7 13)  (373 445)  (373 445)  Column buffer control bit: LH_colbuf_cntl_4

 (13 13)  (379 445)  (379 445)  routing T_7_27.sp4_h_l_45 <X> T_7_27.sp4_h_r_11
 (17 13)  (383 445)  (383 445)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (396 445)  (396 445)  routing T_7_27.lc_trk_g1_6 <X> T_7_27.wire_logic_cluster/lc_6/in_1
 (40 13)  (406 445)  (406 445)  LC_6 Logic Functioning bit
 (41 13)  (407 445)  (407 445)  LC_6 Logic Functioning bit
 (42 13)  (408 445)  (408 445)  LC_6 Logic Functioning bit
 (43 13)  (409 445)  (409 445)  LC_6 Logic Functioning bit
 (0 14)  (366 446)  (366 446)  routing T_7_27.glb_netwk_4 <X> T_7_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (367 446)  (367 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 14)  (373 446)  (373 446)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (380 446)  (380 446)  routing T_7_27.wire_logic_cluster/lc_4/out <X> T_7_27.lc_trk_g3_4
 (21 14)  (387 446)  (387 446)  routing T_7_27.wire_logic_cluster/lc_7/out <X> T_7_27.lc_trk_g3_7
 (22 14)  (388 446)  (388 446)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (393 446)  (393 446)  routing T_7_27.lc_trk_g3_7 <X> T_7_27.wire_logic_cluster/lc_7/in_1
 (28 14)  (394 446)  (394 446)  routing T_7_27.lc_trk_g3_7 <X> T_7_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (395 446)  (395 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (396 446)  (396 446)  routing T_7_27.lc_trk_g3_7 <X> T_7_27.wire_logic_cluster/lc_7/in_1
 (32 14)  (398 446)  (398 446)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (402 446)  (402 446)  LC_7 Logic Functioning bit
 (37 14)  (403 446)  (403 446)  LC_7 Logic Functioning bit
 (38 14)  (404 446)  (404 446)  LC_7 Logic Functioning bit
 (39 14)  (405 446)  (405 446)  LC_7 Logic Functioning bit
 (44 14)  (410 446)  (410 446)  LC_7 Logic Functioning bit
 (45 14)  (411 446)  (411 446)  LC_7 Logic Functioning bit
 (17 15)  (383 447)  (383 447)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (396 447)  (396 447)  routing T_7_27.lc_trk_g3_7 <X> T_7_27.wire_logic_cluster/lc_7/in_1
 (40 15)  (406 447)  (406 447)  LC_7 Logic Functioning bit
 (41 15)  (407 447)  (407 447)  LC_7 Logic Functioning bit
 (42 15)  (408 447)  (408 447)  LC_7 Logic Functioning bit
 (43 15)  (409 447)  (409 447)  LC_7 Logic Functioning bit


LogicTile_8_27

 (26 0)  (446 432)  (446 432)  routing T_8_27.lc_trk_g1_5 <X> T_8_27.wire_logic_cluster/lc_0/in_0
 (29 0)  (449 432)  (449 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (450 432)  (450 432)  routing T_8_27.lc_trk_g0_7 <X> T_8_27.wire_logic_cluster/lc_0/in_1
 (31 0)  (451 432)  (451 432)  routing T_8_27.lc_trk_g1_6 <X> T_8_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (452 432)  (452 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (454 432)  (454 432)  routing T_8_27.lc_trk_g1_6 <X> T_8_27.wire_logic_cluster/lc_0/in_3
 (37 0)  (457 432)  (457 432)  LC_0 Logic Functioning bit
 (38 0)  (458 432)  (458 432)  LC_0 Logic Functioning bit
 (39 0)  (459 432)  (459 432)  LC_0 Logic Functioning bit
 (41 0)  (461 432)  (461 432)  LC_0 Logic Functioning bit
 (42 0)  (462 432)  (462 432)  LC_0 Logic Functioning bit
 (43 0)  (463 432)  (463 432)  LC_0 Logic Functioning bit
 (47 0)  (467 432)  (467 432)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (27 1)  (447 433)  (447 433)  routing T_8_27.lc_trk_g1_5 <X> T_8_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (449 433)  (449 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (450 433)  (450 433)  routing T_8_27.lc_trk_g0_7 <X> T_8_27.wire_logic_cluster/lc_0/in_1
 (31 1)  (451 433)  (451 433)  routing T_8_27.lc_trk_g1_6 <X> T_8_27.wire_logic_cluster/lc_0/in_3
 (32 1)  (452 433)  (452 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (454 433)  (454 433)  routing T_8_27.lc_trk_g1_3 <X> T_8_27.input_2_0
 (35 1)  (455 433)  (455 433)  routing T_8_27.lc_trk_g1_3 <X> T_8_27.input_2_0
 (36 1)  (456 433)  (456 433)  LC_0 Logic Functioning bit
 (37 1)  (457 433)  (457 433)  LC_0 Logic Functioning bit
 (38 1)  (458 433)  (458 433)  LC_0 Logic Functioning bit
 (40 1)  (460 433)  (460 433)  LC_0 Logic Functioning bit
 (41 1)  (461 433)  (461 433)  LC_0 Logic Functioning bit
 (42 1)  (462 433)  (462 433)  LC_0 Logic Functioning bit
 (0 2)  (420 434)  (420 434)  routing T_8_27.glb_netwk_7 <X> T_8_27.wire_logic_cluster/lc_7/clk
 (1 2)  (421 434)  (421 434)  routing T_8_27.glb_netwk_7 <X> T_8_27.wire_logic_cluster/lc_7/clk
 (2 2)  (422 434)  (422 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (437 434)  (437 434)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (438 434)  (438 434)  routing T_8_27.wire_logic_cluster/lc_5/out <X> T_8_27.lc_trk_g0_5
 (21 2)  (441 434)  (441 434)  routing T_8_27.lft_op_7 <X> T_8_27.lc_trk_g0_7
 (22 2)  (442 434)  (442 434)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (444 434)  (444 434)  routing T_8_27.lft_op_7 <X> T_8_27.lc_trk_g0_7
 (25 2)  (445 434)  (445 434)  routing T_8_27.sp4_h_l_11 <X> T_8_27.lc_trk_g0_6
 (0 3)  (420 435)  (420 435)  routing T_8_27.glb_netwk_7 <X> T_8_27.wire_logic_cluster/lc_7/clk
 (22 3)  (442 435)  (442 435)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (443 435)  (443 435)  routing T_8_27.sp4_h_l_11 <X> T_8_27.lc_trk_g0_6
 (24 3)  (444 435)  (444 435)  routing T_8_27.sp4_h_l_11 <X> T_8_27.lc_trk_g0_6
 (25 3)  (445 435)  (445 435)  routing T_8_27.sp4_h_l_11 <X> T_8_27.lc_trk_g0_6
 (22 4)  (442 436)  (442 436)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (444 436)  (444 436)  routing T_8_27.top_op_3 <X> T_8_27.lc_trk_g1_3
 (26 4)  (446 436)  (446 436)  routing T_8_27.lc_trk_g0_6 <X> T_8_27.wire_logic_cluster/lc_2/in_0
 (27 4)  (447 436)  (447 436)  routing T_8_27.lc_trk_g3_2 <X> T_8_27.wire_logic_cluster/lc_2/in_1
 (28 4)  (448 436)  (448 436)  routing T_8_27.lc_trk_g3_2 <X> T_8_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 436)  (449 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (451 436)  (451 436)  routing T_8_27.lc_trk_g2_7 <X> T_8_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (452 436)  (452 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (453 436)  (453 436)  routing T_8_27.lc_trk_g2_7 <X> T_8_27.wire_logic_cluster/lc_2/in_3
 (35 4)  (455 436)  (455 436)  routing T_8_27.lc_trk_g2_6 <X> T_8_27.input_2_2
 (36 4)  (456 436)  (456 436)  LC_2 Logic Functioning bit
 (41 4)  (461 436)  (461 436)  LC_2 Logic Functioning bit
 (43 4)  (463 436)  (463 436)  LC_2 Logic Functioning bit
 (45 4)  (465 436)  (465 436)  LC_2 Logic Functioning bit
 (21 5)  (441 437)  (441 437)  routing T_8_27.top_op_3 <X> T_8_27.lc_trk_g1_3
 (26 5)  (446 437)  (446 437)  routing T_8_27.lc_trk_g0_6 <X> T_8_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (449 437)  (449 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (450 437)  (450 437)  routing T_8_27.lc_trk_g3_2 <X> T_8_27.wire_logic_cluster/lc_2/in_1
 (31 5)  (451 437)  (451 437)  routing T_8_27.lc_trk_g2_7 <X> T_8_27.wire_logic_cluster/lc_2/in_3
 (32 5)  (452 437)  (452 437)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (453 437)  (453 437)  routing T_8_27.lc_trk_g2_6 <X> T_8_27.input_2_2
 (35 5)  (455 437)  (455 437)  routing T_8_27.lc_trk_g2_6 <X> T_8_27.input_2_2
 (37 5)  (457 437)  (457 437)  LC_2 Logic Functioning bit
 (41 5)  (461 437)  (461 437)  LC_2 Logic Functioning bit
 (43 5)  (463 437)  (463 437)  LC_2 Logic Functioning bit
 (48 5)  (468 437)  (468 437)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (434 438)  (434 438)  routing T_8_27.wire_logic_cluster/lc_4/out <X> T_8_27.lc_trk_g1_4
 (15 6)  (435 438)  (435 438)  routing T_8_27.sp4_v_b_21 <X> T_8_27.lc_trk_g1_5
 (16 6)  (436 438)  (436 438)  routing T_8_27.sp4_v_b_21 <X> T_8_27.lc_trk_g1_5
 (17 6)  (437 438)  (437 438)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (25 6)  (445 438)  (445 438)  routing T_8_27.lft_op_6 <X> T_8_27.lc_trk_g1_6
 (17 7)  (437 439)  (437 439)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (442 439)  (442 439)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (444 439)  (444 439)  routing T_8_27.lft_op_6 <X> T_8_27.lc_trk_g1_6
 (26 8)  (446 440)  (446 440)  routing T_8_27.lc_trk_g3_5 <X> T_8_27.wire_logic_cluster/lc_4/in_0
 (27 8)  (447 440)  (447 440)  routing T_8_27.lc_trk_g1_4 <X> T_8_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (449 440)  (449 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (450 440)  (450 440)  routing T_8_27.lc_trk_g1_4 <X> T_8_27.wire_logic_cluster/lc_4/in_1
 (31 8)  (451 440)  (451 440)  routing T_8_27.lc_trk_g2_7 <X> T_8_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (452 440)  (452 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (453 440)  (453 440)  routing T_8_27.lc_trk_g2_7 <X> T_8_27.wire_logic_cluster/lc_4/in_3
 (35 8)  (455 440)  (455 440)  routing T_8_27.lc_trk_g2_6 <X> T_8_27.input_2_4
 (36 8)  (456 440)  (456 440)  LC_4 Logic Functioning bit
 (41 8)  (461 440)  (461 440)  LC_4 Logic Functioning bit
 (43 8)  (463 440)  (463 440)  LC_4 Logic Functioning bit
 (45 8)  (465 440)  (465 440)  LC_4 Logic Functioning bit
 (46 8)  (466 440)  (466 440)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (442 441)  (442 441)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (444 441)  (444 441)  routing T_8_27.tnl_op_2 <X> T_8_27.lc_trk_g2_2
 (25 9)  (445 441)  (445 441)  routing T_8_27.tnl_op_2 <X> T_8_27.lc_trk_g2_2
 (27 9)  (447 441)  (447 441)  routing T_8_27.lc_trk_g3_5 <X> T_8_27.wire_logic_cluster/lc_4/in_0
 (28 9)  (448 441)  (448 441)  routing T_8_27.lc_trk_g3_5 <X> T_8_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (449 441)  (449 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (451 441)  (451 441)  routing T_8_27.lc_trk_g2_7 <X> T_8_27.wire_logic_cluster/lc_4/in_3
 (32 9)  (452 441)  (452 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (453 441)  (453 441)  routing T_8_27.lc_trk_g2_6 <X> T_8_27.input_2_4
 (35 9)  (455 441)  (455 441)  routing T_8_27.lc_trk_g2_6 <X> T_8_27.input_2_4
 (37 9)  (457 441)  (457 441)  LC_4 Logic Functioning bit
 (41 9)  (461 441)  (461 441)  LC_4 Logic Functioning bit
 (43 9)  (463 441)  (463 441)  LC_4 Logic Functioning bit
 (21 10)  (441 442)  (441 442)  routing T_8_27.sp4_h_r_39 <X> T_8_27.lc_trk_g2_7
 (22 10)  (442 442)  (442 442)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (443 442)  (443 442)  routing T_8_27.sp4_h_r_39 <X> T_8_27.lc_trk_g2_7
 (24 10)  (444 442)  (444 442)  routing T_8_27.sp4_h_r_39 <X> T_8_27.lc_trk_g2_7
 (25 10)  (445 442)  (445 442)  routing T_8_27.sp12_v_b_6 <X> T_8_27.lc_trk_g2_6
 (26 10)  (446 442)  (446 442)  routing T_8_27.lc_trk_g2_7 <X> T_8_27.wire_logic_cluster/lc_5/in_0
 (27 10)  (447 442)  (447 442)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.wire_logic_cluster/lc_5/in_1
 (28 10)  (448 442)  (448 442)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (449 442)  (449 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (450 442)  (450 442)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.wire_logic_cluster/lc_5/in_1
 (31 10)  (451 442)  (451 442)  routing T_8_27.lc_trk_g2_6 <X> T_8_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (452 442)  (452 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (453 442)  (453 442)  routing T_8_27.lc_trk_g2_6 <X> T_8_27.wire_logic_cluster/lc_5/in_3
 (35 10)  (455 442)  (455 442)  routing T_8_27.lc_trk_g0_5 <X> T_8_27.input_2_5
 (36 10)  (456 442)  (456 442)  LC_5 Logic Functioning bit
 (37 10)  (457 442)  (457 442)  LC_5 Logic Functioning bit
 (38 10)  (458 442)  (458 442)  LC_5 Logic Functioning bit
 (42 10)  (462 442)  (462 442)  LC_5 Logic Functioning bit
 (45 10)  (465 442)  (465 442)  LC_5 Logic Functioning bit
 (22 11)  (442 443)  (442 443)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (444 443)  (444 443)  routing T_8_27.sp12_v_b_6 <X> T_8_27.lc_trk_g2_6
 (25 11)  (445 443)  (445 443)  routing T_8_27.sp12_v_b_6 <X> T_8_27.lc_trk_g2_6
 (26 11)  (446 443)  (446 443)  routing T_8_27.lc_trk_g2_7 <X> T_8_27.wire_logic_cluster/lc_5/in_0
 (28 11)  (448 443)  (448 443)  routing T_8_27.lc_trk_g2_7 <X> T_8_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (449 443)  (449 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (450 443)  (450 443)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.wire_logic_cluster/lc_5/in_1
 (31 11)  (451 443)  (451 443)  routing T_8_27.lc_trk_g2_6 <X> T_8_27.wire_logic_cluster/lc_5/in_3
 (32 11)  (452 443)  (452 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (456 443)  (456 443)  LC_5 Logic Functioning bit
 (43 11)  (463 443)  (463 443)  LC_5 Logic Functioning bit
 (15 12)  (435 444)  (435 444)  routing T_8_27.tnl_op_1 <X> T_8_27.lc_trk_g3_1
 (17 12)  (437 444)  (437 444)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (25 12)  (445 444)  (445 444)  routing T_8_27.wire_logic_cluster/lc_2/out <X> T_8_27.lc_trk_g3_2
 (29 12)  (449 444)  (449 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (450 444)  (450 444)  routing T_8_27.lc_trk_g0_5 <X> T_8_27.wire_logic_cluster/lc_6/in_1
 (14 13)  (434 445)  (434 445)  routing T_8_27.tnl_op_0 <X> T_8_27.lc_trk_g3_0
 (15 13)  (435 445)  (435 445)  routing T_8_27.tnl_op_0 <X> T_8_27.lc_trk_g3_0
 (17 13)  (437 445)  (437 445)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (438 445)  (438 445)  routing T_8_27.tnl_op_1 <X> T_8_27.lc_trk_g3_1
 (22 13)  (442 445)  (442 445)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (446 445)  (446 445)  routing T_8_27.lc_trk_g2_2 <X> T_8_27.wire_logic_cluster/lc_6/in_0
 (28 13)  (448 445)  (448 445)  routing T_8_27.lc_trk_g2_2 <X> T_8_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (449 445)  (449 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (456 445)  (456 445)  LC_6 Logic Functioning bit
 (37 13)  (457 445)  (457 445)  LC_6 Logic Functioning bit
 (38 13)  (458 445)  (458 445)  LC_6 Logic Functioning bit
 (39 13)  (459 445)  (459 445)  LC_6 Logic Functioning bit
 (40 13)  (460 445)  (460 445)  LC_6 Logic Functioning bit
 (41 13)  (461 445)  (461 445)  LC_6 Logic Functioning bit
 (42 13)  (462 445)  (462 445)  LC_6 Logic Functioning bit
 (43 13)  (463 445)  (463 445)  LC_6 Logic Functioning bit
 (48 13)  (468 445)  (468 445)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (420 446)  (420 446)  routing T_8_27.glb_netwk_6 <X> T_8_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (421 446)  (421 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (427 446)  (427 446)  Column buffer control bit: LH_colbuf_cntl_7

 (15 14)  (435 446)  (435 446)  routing T_8_27.sp4_h_l_24 <X> T_8_27.lc_trk_g3_5
 (16 14)  (436 446)  (436 446)  routing T_8_27.sp4_h_l_24 <X> T_8_27.lc_trk_g3_5
 (17 14)  (437 446)  (437 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (438 446)  (438 446)  routing T_8_27.sp4_h_l_24 <X> T_8_27.lc_trk_g3_5
 (22 14)  (442 446)  (442 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (446 446)  (446 446)  routing T_8_27.lc_trk_g0_7 <X> T_8_27.wire_logic_cluster/lc_7/in_0
 (27 14)  (447 446)  (447 446)  routing T_8_27.lc_trk_g3_1 <X> T_8_27.wire_logic_cluster/lc_7/in_1
 (28 14)  (448 446)  (448 446)  routing T_8_27.lc_trk_g3_1 <X> T_8_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (449 446)  (449 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (452 446)  (452 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (453 446)  (453 446)  routing T_8_27.lc_trk_g2_2 <X> T_8_27.wire_logic_cluster/lc_7/in_3
 (40 14)  (460 446)  (460 446)  LC_7 Logic Functioning bit
 (0 15)  (420 447)  (420 447)  routing T_8_27.glb_netwk_6 <X> T_8_27.wire_logic_cluster/lc_7/s_r
 (7 15)  (427 447)  (427 447)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (441 447)  (441 447)  routing T_8_27.sp4_r_v_b_47 <X> T_8_27.lc_trk_g3_7
 (26 15)  (446 447)  (446 447)  routing T_8_27.lc_trk_g0_7 <X> T_8_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (449 447)  (449 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (451 447)  (451 447)  routing T_8_27.lc_trk_g2_2 <X> T_8_27.wire_logic_cluster/lc_7/in_3
 (32 15)  (452 447)  (452 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (453 447)  (453 447)  routing T_8_27.lc_trk_g3_0 <X> T_8_27.input_2_7
 (34 15)  (454 447)  (454 447)  routing T_8_27.lc_trk_g3_0 <X> T_8_27.input_2_7
 (47 15)  (467 447)  (467 447)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_9_27



LogicTile_10_27



LogicTile_11_27



LogicTile_12_27



LogicTile_13_27



LogicTile_14_27



LogicTile_15_27



LogicTile_16_27



LogicTile_17_27



LogicTile_18_27



RAM_Tile_19_27



LogicTile_20_27



LogicTile_21_27



LogicTile_22_27



LogicTile_23_27



LogicTile_24_27



IpCon_Tile_25_27

 (36 0)  (1366 432)  (1366 432)  LC_0 Logic Functioning bit
 (37 0)  (1367 432)  (1367 432)  LC_0 Logic Functioning bit
 (42 0)  (1372 432)  (1372 432)  LC_0 Logic Functioning bit
 (43 0)  (1373 432)  (1373 432)  LC_0 Logic Functioning bit
 (50 0)  (1380 432)  (1380 432)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 433)  (1366 433)  LC_0 Logic Functioning bit
 (37 1)  (1367 433)  (1367 433)  LC_0 Logic Functioning bit
 (42 1)  (1372 433)  (1372 433)  LC_0 Logic Functioning bit
 (43 1)  (1373 433)  (1373 433)  LC_0 Logic Functioning bit
 (36 2)  (1366 434)  (1366 434)  LC_1 Logic Functioning bit
 (37 2)  (1367 434)  (1367 434)  LC_1 Logic Functioning bit
 (42 2)  (1372 434)  (1372 434)  LC_1 Logic Functioning bit
 (43 2)  (1373 434)  (1373 434)  LC_1 Logic Functioning bit
 (50 2)  (1380 434)  (1380 434)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 435)  (1366 435)  LC_1 Logic Functioning bit
 (37 3)  (1367 435)  (1367 435)  LC_1 Logic Functioning bit
 (42 3)  (1372 435)  (1372 435)  LC_1 Logic Functioning bit
 (43 3)  (1373 435)  (1373 435)  LC_1 Logic Functioning bit
 (36 4)  (1366 436)  (1366 436)  LC_2 Logic Functioning bit
 (37 4)  (1367 436)  (1367 436)  LC_2 Logic Functioning bit
 (42 4)  (1372 436)  (1372 436)  LC_2 Logic Functioning bit
 (43 4)  (1373 436)  (1373 436)  LC_2 Logic Functioning bit
 (50 4)  (1380 436)  (1380 436)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 437)  (1366 437)  LC_2 Logic Functioning bit
 (37 5)  (1367 437)  (1367 437)  LC_2 Logic Functioning bit
 (42 5)  (1372 437)  (1372 437)  LC_2 Logic Functioning bit
 (43 5)  (1373 437)  (1373 437)  LC_2 Logic Functioning bit
 (36 6)  (1366 438)  (1366 438)  LC_3 Logic Functioning bit
 (37 6)  (1367 438)  (1367 438)  LC_3 Logic Functioning bit
 (42 6)  (1372 438)  (1372 438)  LC_3 Logic Functioning bit
 (43 6)  (1373 438)  (1373 438)  LC_3 Logic Functioning bit
 (50 6)  (1380 438)  (1380 438)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 439)  (1366 439)  LC_3 Logic Functioning bit
 (37 7)  (1367 439)  (1367 439)  LC_3 Logic Functioning bit
 (42 7)  (1372 439)  (1372 439)  LC_3 Logic Functioning bit
 (43 7)  (1373 439)  (1373 439)  LC_3 Logic Functioning bit
 (36 8)  (1366 440)  (1366 440)  LC_4 Logic Functioning bit
 (37 8)  (1367 440)  (1367 440)  LC_4 Logic Functioning bit
 (42 8)  (1372 440)  (1372 440)  LC_4 Logic Functioning bit
 (43 8)  (1373 440)  (1373 440)  LC_4 Logic Functioning bit
 (50 8)  (1380 440)  (1380 440)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 441)  (1366 441)  LC_4 Logic Functioning bit
 (37 9)  (1367 441)  (1367 441)  LC_4 Logic Functioning bit
 (42 9)  (1372 441)  (1372 441)  LC_4 Logic Functioning bit
 (43 9)  (1373 441)  (1373 441)  LC_4 Logic Functioning bit
 (36 10)  (1366 442)  (1366 442)  LC_5 Logic Functioning bit
 (37 10)  (1367 442)  (1367 442)  LC_5 Logic Functioning bit
 (42 10)  (1372 442)  (1372 442)  LC_5 Logic Functioning bit
 (43 10)  (1373 442)  (1373 442)  LC_5 Logic Functioning bit
 (50 10)  (1380 442)  (1380 442)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 443)  (1366 443)  LC_5 Logic Functioning bit
 (37 11)  (1367 443)  (1367 443)  LC_5 Logic Functioning bit
 (42 11)  (1372 443)  (1372 443)  LC_5 Logic Functioning bit
 (43 11)  (1373 443)  (1373 443)  LC_5 Logic Functioning bit
 (36 12)  (1366 444)  (1366 444)  LC_6 Logic Functioning bit
 (37 12)  (1367 444)  (1367 444)  LC_6 Logic Functioning bit
 (42 12)  (1372 444)  (1372 444)  LC_6 Logic Functioning bit
 (43 12)  (1373 444)  (1373 444)  LC_6 Logic Functioning bit
 (50 12)  (1380 444)  (1380 444)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 445)  (1366 445)  LC_6 Logic Functioning bit
 (37 13)  (1367 445)  (1367 445)  LC_6 Logic Functioning bit
 (42 13)  (1372 445)  (1372 445)  LC_6 Logic Functioning bit
 (43 13)  (1373 445)  (1373 445)  LC_6 Logic Functioning bit
 (36 14)  (1366 446)  (1366 446)  LC_7 Logic Functioning bit
 (37 14)  (1367 446)  (1367 446)  LC_7 Logic Functioning bit
 (42 14)  (1372 446)  (1372 446)  LC_7 Logic Functioning bit
 (43 14)  (1373 446)  (1373 446)  LC_7 Logic Functioning bit
 (50 14)  (1380 446)  (1380 446)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 447)  (1366 447)  LC_7 Logic Functioning bit
 (37 15)  (1367 447)  (1367 447)  LC_7 Logic Functioning bit
 (42 15)  (1372 447)  (1372 447)  LC_7 Logic Functioning bit
 (43 15)  (1373 447)  (1373 447)  LC_7 Logic Functioning bit


DSP_Tile_0_26

 (5 8)  (5 424)  (5 424)  routing T_0_26.sp4_v_b_0 <X> T_0_26.sp4_h_r_6
 (4 9)  (4 425)  (4 425)  routing T_0_26.sp4_v_b_0 <X> T_0_26.sp4_h_r_6
 (6 9)  (6 425)  (6 425)  routing T_0_26.sp4_v_b_0 <X> T_0_26.sp4_h_r_6


LogicTile_1_26

 (5 0)  (59 416)  (59 416)  routing T_1_26.sp4_v_t_37 <X> T_1_26.sp4_h_r_0
 (22 0)  (76 416)  (76 416)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (77 416)  (77 416)  routing T_1_26.sp12_h_r_11 <X> T_1_26.lc_trk_g0_3
 (26 0)  (80 416)  (80 416)  routing T_1_26.lc_trk_g0_4 <X> T_1_26.wire_logic_cluster/lc_0/in_0
 (27 0)  (81 416)  (81 416)  routing T_1_26.lc_trk_g3_6 <X> T_1_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (82 416)  (82 416)  routing T_1_26.lc_trk_g3_6 <X> T_1_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 416)  (83 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (84 416)  (84 416)  routing T_1_26.lc_trk_g3_6 <X> T_1_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (86 416)  (86 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 416)  (87 416)  routing T_1_26.lc_trk_g2_1 <X> T_1_26.wire_logic_cluster/lc_0/in_3
 (35 0)  (89 416)  (89 416)  routing T_1_26.lc_trk_g2_4 <X> T_1_26.input_2_0
 (36 0)  (90 416)  (90 416)  LC_0 Logic Functioning bit
 (38 0)  (92 416)  (92 416)  LC_0 Logic Functioning bit
 (40 0)  (94 416)  (94 416)  LC_0 Logic Functioning bit
 (41 0)  (95 416)  (95 416)  LC_0 Logic Functioning bit
 (43 0)  (97 416)  (97 416)  LC_0 Logic Functioning bit
 (14 1)  (68 417)  (68 417)  routing T_1_26.sp4_r_v_b_35 <X> T_1_26.lc_trk_g0_0
 (17 1)  (71 417)  (71 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (76 417)  (76 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (77 417)  (77 417)  routing T_1_26.sp4_v_b_18 <X> T_1_26.lc_trk_g0_2
 (24 1)  (78 417)  (78 417)  routing T_1_26.sp4_v_b_18 <X> T_1_26.lc_trk_g0_2
 (29 1)  (83 417)  (83 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (84 417)  (84 417)  routing T_1_26.lc_trk_g3_6 <X> T_1_26.wire_logic_cluster/lc_0/in_1
 (32 1)  (86 417)  (86 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (87 417)  (87 417)  routing T_1_26.lc_trk_g2_4 <X> T_1_26.input_2_0
 (38 1)  (92 417)  (92 417)  LC_0 Logic Functioning bit
 (40 1)  (94 417)  (94 417)  LC_0 Logic Functioning bit
 (41 1)  (95 417)  (95 417)  LC_0 Logic Functioning bit
 (42 1)  (96 417)  (96 417)  LC_0 Logic Functioning bit
 (0 2)  (54 418)  (54 418)  routing T_1_26.glb_netwk_7 <X> T_1_26.wire_logic_cluster/lc_7/clk
 (1 2)  (55 418)  (55 418)  routing T_1_26.glb_netwk_7 <X> T_1_26.wire_logic_cluster/lc_7/clk
 (2 2)  (56 418)  (56 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (68 418)  (68 418)  routing T_1_26.wire_logic_cluster/lc_4/out <X> T_1_26.lc_trk_g0_4
 (15 2)  (69 418)  (69 418)  routing T_1_26.sp4_h_r_5 <X> T_1_26.lc_trk_g0_5
 (16 2)  (70 418)  (70 418)  routing T_1_26.sp4_h_r_5 <X> T_1_26.lc_trk_g0_5
 (17 2)  (71 418)  (71 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (21 2)  (75 418)  (75 418)  routing T_1_26.sp4_h_l_2 <X> T_1_26.lc_trk_g0_7
 (22 2)  (76 418)  (76 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (77 418)  (77 418)  routing T_1_26.sp4_h_l_2 <X> T_1_26.lc_trk_g0_7
 (24 2)  (78 418)  (78 418)  routing T_1_26.sp4_h_l_2 <X> T_1_26.lc_trk_g0_7
 (32 2)  (86 418)  (86 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (87 418)  (87 418)  routing T_1_26.lc_trk_g2_2 <X> T_1_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (90 418)  (90 418)  LC_1 Logic Functioning bit
 (37 2)  (91 418)  (91 418)  LC_1 Logic Functioning bit
 (50 2)  (104 418)  (104 418)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (54 419)  (54 419)  routing T_1_26.glb_netwk_7 <X> T_1_26.wire_logic_cluster/lc_7/clk
 (17 3)  (71 419)  (71 419)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (72 419)  (72 419)  routing T_1_26.sp4_h_r_5 <X> T_1_26.lc_trk_g0_5
 (27 3)  (81 419)  (81 419)  routing T_1_26.lc_trk_g1_0 <X> T_1_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (83 419)  (83 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (85 419)  (85 419)  routing T_1_26.lc_trk_g2_2 <X> T_1_26.wire_logic_cluster/lc_1/in_3
 (36 3)  (90 419)  (90 419)  LC_1 Logic Functioning bit
 (37 3)  (91 419)  (91 419)  LC_1 Logic Functioning bit
 (14 4)  (68 420)  (68 420)  routing T_1_26.sp4_h_l_5 <X> T_1_26.lc_trk_g1_0
 (22 4)  (76 420)  (76 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (80 420)  (80 420)  routing T_1_26.lc_trk_g1_5 <X> T_1_26.wire_logic_cluster/lc_2/in_0
 (28 4)  (82 420)  (82 420)  routing T_1_26.lc_trk_g2_7 <X> T_1_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (83 420)  (83 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (84 420)  (84 420)  routing T_1_26.lc_trk_g2_7 <X> T_1_26.wire_logic_cluster/lc_2/in_1
 (32 4)  (86 420)  (86 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (87 420)  (87 420)  routing T_1_26.lc_trk_g3_0 <X> T_1_26.wire_logic_cluster/lc_2/in_3
 (34 4)  (88 420)  (88 420)  routing T_1_26.lc_trk_g3_0 <X> T_1_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (90 420)  (90 420)  LC_2 Logic Functioning bit
 (38 4)  (92 420)  (92 420)  LC_2 Logic Functioning bit
 (40 4)  (94 420)  (94 420)  LC_2 Logic Functioning bit
 (41 4)  (95 420)  (95 420)  LC_2 Logic Functioning bit
 (43 4)  (97 420)  (97 420)  LC_2 Logic Functioning bit
 (14 5)  (68 421)  (68 421)  routing T_1_26.sp4_h_l_5 <X> T_1_26.lc_trk_g1_0
 (15 5)  (69 421)  (69 421)  routing T_1_26.sp4_h_l_5 <X> T_1_26.lc_trk_g1_0
 (16 5)  (70 421)  (70 421)  routing T_1_26.sp4_h_l_5 <X> T_1_26.lc_trk_g1_0
 (17 5)  (71 421)  (71 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (27 5)  (81 421)  (81 421)  routing T_1_26.lc_trk_g1_5 <X> T_1_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (83 421)  (83 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (84 421)  (84 421)  routing T_1_26.lc_trk_g2_7 <X> T_1_26.wire_logic_cluster/lc_2/in_1
 (32 5)  (86 421)  (86 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (87 421)  (87 421)  routing T_1_26.lc_trk_g3_1 <X> T_1_26.input_2_2
 (34 5)  (88 421)  (88 421)  routing T_1_26.lc_trk_g3_1 <X> T_1_26.input_2_2
 (39 5)  (93 421)  (93 421)  LC_2 Logic Functioning bit
 (40 5)  (94 421)  (94 421)  LC_2 Logic Functioning bit
 (41 5)  (95 421)  (95 421)  LC_2 Logic Functioning bit
 (43 5)  (97 421)  (97 421)  LC_2 Logic Functioning bit
 (17 6)  (71 422)  (71 422)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (72 422)  (72 422)  routing T_1_26.wire_logic_cluster/lc_5/out <X> T_1_26.lc_trk_g1_5
 (26 6)  (80 422)  (80 422)  routing T_1_26.lc_trk_g0_7 <X> T_1_26.wire_logic_cluster/lc_3/in_0
 (27 6)  (81 422)  (81 422)  routing T_1_26.lc_trk_g1_5 <X> T_1_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (83 422)  (83 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (84 422)  (84 422)  routing T_1_26.lc_trk_g1_5 <X> T_1_26.wire_logic_cluster/lc_3/in_1
 (31 6)  (85 422)  (85 422)  routing T_1_26.lc_trk_g0_4 <X> T_1_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (86 422)  (86 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (90 422)  (90 422)  LC_3 Logic Functioning bit
 (38 6)  (92 422)  (92 422)  LC_3 Logic Functioning bit
 (46 6)  (100 422)  (100 422)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (8 7)  (62 423)  (62 423)  routing T_1_26.sp4_h_r_10 <X> T_1_26.sp4_v_t_41
 (9 7)  (63 423)  (63 423)  routing T_1_26.sp4_h_r_10 <X> T_1_26.sp4_v_t_41
 (10 7)  (64 423)  (64 423)  routing T_1_26.sp4_h_r_10 <X> T_1_26.sp4_v_t_41
 (22 7)  (76 423)  (76 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (77 423)  (77 423)  routing T_1_26.sp4_v_b_22 <X> T_1_26.lc_trk_g1_6
 (24 7)  (78 423)  (78 423)  routing T_1_26.sp4_v_b_22 <X> T_1_26.lc_trk_g1_6
 (26 7)  (80 423)  (80 423)  routing T_1_26.lc_trk_g0_7 <X> T_1_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (83 423)  (83 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (36 7)  (90 423)  (90 423)  LC_3 Logic Functioning bit
 (37 7)  (91 423)  (91 423)  LC_3 Logic Functioning bit
 (38 7)  (92 423)  (92 423)  LC_3 Logic Functioning bit
 (39 7)  (93 423)  (93 423)  LC_3 Logic Functioning bit
 (41 7)  (95 423)  (95 423)  LC_3 Logic Functioning bit
 (43 7)  (97 423)  (97 423)  LC_3 Logic Functioning bit
 (15 8)  (69 424)  (69 424)  routing T_1_26.sp4_h_r_25 <X> T_1_26.lc_trk_g2_1
 (16 8)  (70 424)  (70 424)  routing T_1_26.sp4_h_r_25 <X> T_1_26.lc_trk_g2_1
 (17 8)  (71 424)  (71 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (76 424)  (76 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (79 424)  (79 424)  routing T_1_26.wire_logic_cluster/lc_2/out <X> T_1_26.lc_trk_g2_2
 (27 8)  (81 424)  (81 424)  routing T_1_26.lc_trk_g3_4 <X> T_1_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (82 424)  (82 424)  routing T_1_26.lc_trk_g3_4 <X> T_1_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (83 424)  (83 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (84 424)  (84 424)  routing T_1_26.lc_trk_g3_4 <X> T_1_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (86 424)  (86 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (38 8)  (92 424)  (92 424)  LC_4 Logic Functioning bit
 (43 8)  (97 424)  (97 424)  LC_4 Logic Functioning bit
 (45 8)  (99 424)  (99 424)  LC_4 Logic Functioning bit
 (15 9)  (69 425)  (69 425)  routing T_1_26.sp4_v_t_29 <X> T_1_26.lc_trk_g2_0
 (16 9)  (70 425)  (70 425)  routing T_1_26.sp4_v_t_29 <X> T_1_26.lc_trk_g2_0
 (17 9)  (71 425)  (71 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (72 425)  (72 425)  routing T_1_26.sp4_h_r_25 <X> T_1_26.lc_trk_g2_1
 (21 9)  (75 425)  (75 425)  routing T_1_26.sp4_r_v_b_35 <X> T_1_26.lc_trk_g2_3
 (22 9)  (76 425)  (76 425)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (83 425)  (83 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (85 425)  (85 425)  routing T_1_26.lc_trk_g0_3 <X> T_1_26.wire_logic_cluster/lc_4/in_3
 (32 9)  (86 425)  (86 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (88 425)  (88 425)  routing T_1_26.lc_trk_g1_3 <X> T_1_26.input_2_4
 (35 9)  (89 425)  (89 425)  routing T_1_26.lc_trk_g1_3 <X> T_1_26.input_2_4
 (36 9)  (90 425)  (90 425)  LC_4 Logic Functioning bit
 (38 9)  (92 425)  (92 425)  LC_4 Logic Functioning bit
 (39 9)  (93 425)  (93 425)  LC_4 Logic Functioning bit
 (41 9)  (95 425)  (95 425)  LC_4 Logic Functioning bit
 (42 9)  (96 425)  (96 425)  LC_4 Logic Functioning bit
 (43 9)  (97 425)  (97 425)  LC_4 Logic Functioning bit
 (17 10)  (71 426)  (71 426)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (72 426)  (72 426)  routing T_1_26.wire_logic_cluster/lc_5/out <X> T_1_26.lc_trk_g2_5
 (21 10)  (75 426)  (75 426)  routing T_1_26.wire_logic_cluster/lc_7/out <X> T_1_26.lc_trk_g2_7
 (22 10)  (76 426)  (76 426)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (81 426)  (81 426)  routing T_1_26.lc_trk_g3_5 <X> T_1_26.wire_logic_cluster/lc_5/in_1
 (28 10)  (82 426)  (82 426)  routing T_1_26.lc_trk_g3_5 <X> T_1_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (83 426)  (83 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (84 426)  (84 426)  routing T_1_26.lc_trk_g3_5 <X> T_1_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (86 426)  (86 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (89 426)  (89 426)  routing T_1_26.lc_trk_g2_5 <X> T_1_26.input_2_5
 (37 10)  (91 426)  (91 426)  LC_5 Logic Functioning bit
 (41 10)  (95 426)  (95 426)  LC_5 Logic Functioning bit
 (42 10)  (96 426)  (96 426)  LC_5 Logic Functioning bit
 (43 10)  (97 426)  (97 426)  LC_5 Logic Functioning bit
 (45 10)  (99 426)  (99 426)  LC_5 Logic Functioning bit
 (14 11)  (68 427)  (68 427)  routing T_1_26.sp4_h_l_17 <X> T_1_26.lc_trk_g2_4
 (15 11)  (69 427)  (69 427)  routing T_1_26.sp4_h_l_17 <X> T_1_26.lc_trk_g2_4
 (16 11)  (70 427)  (70 427)  routing T_1_26.sp4_h_l_17 <X> T_1_26.lc_trk_g2_4
 (17 11)  (71 427)  (71 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (26 11)  (80 427)  (80 427)  routing T_1_26.lc_trk_g2_3 <X> T_1_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (82 427)  (82 427)  routing T_1_26.lc_trk_g2_3 <X> T_1_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (83 427)  (83 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (85 427)  (85 427)  routing T_1_26.lc_trk_g0_2 <X> T_1_26.wire_logic_cluster/lc_5/in_3
 (32 11)  (86 427)  (86 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (87 427)  (87 427)  routing T_1_26.lc_trk_g2_5 <X> T_1_26.input_2_5
 (36 11)  (90 427)  (90 427)  LC_5 Logic Functioning bit
 (37 11)  (91 427)  (91 427)  LC_5 Logic Functioning bit
 (39 11)  (93 427)  (93 427)  LC_5 Logic Functioning bit
 (43 11)  (97 427)  (97 427)  LC_5 Logic Functioning bit
 (12 12)  (66 428)  (66 428)  routing T_1_26.sp4_v_b_11 <X> T_1_26.sp4_h_r_11
 (15 12)  (69 428)  (69 428)  routing T_1_26.sp4_h_r_33 <X> T_1_26.lc_trk_g3_1
 (16 12)  (70 428)  (70 428)  routing T_1_26.sp4_h_r_33 <X> T_1_26.lc_trk_g3_1
 (17 12)  (71 428)  (71 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (72 428)  (72 428)  routing T_1_26.sp4_h_r_33 <X> T_1_26.lc_trk_g3_1
 (26 12)  (80 428)  (80 428)  routing T_1_26.lc_trk_g3_7 <X> T_1_26.wire_logic_cluster/lc_6/in_0
 (27 12)  (81 428)  (81 428)  routing T_1_26.lc_trk_g1_6 <X> T_1_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 428)  (83 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (84 428)  (84 428)  routing T_1_26.lc_trk_g1_6 <X> T_1_26.wire_logic_cluster/lc_6/in_1
 (31 12)  (85 428)  (85 428)  routing T_1_26.lc_trk_g3_6 <X> T_1_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (86 428)  (86 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (87 428)  (87 428)  routing T_1_26.lc_trk_g3_6 <X> T_1_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (88 428)  (88 428)  routing T_1_26.lc_trk_g3_6 <X> T_1_26.wire_logic_cluster/lc_6/in_3
 (38 12)  (92 428)  (92 428)  LC_6 Logic Functioning bit
 (39 12)  (93 428)  (93 428)  LC_6 Logic Functioning bit
 (45 12)  (99 428)  (99 428)  LC_6 Logic Functioning bit
 (53 12)  (107 428)  (107 428)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (8 13)  (62 429)  (62 429)  routing T_1_26.sp4_h_r_10 <X> T_1_26.sp4_v_b_10
 (11 13)  (65 429)  (65 429)  routing T_1_26.sp4_v_b_11 <X> T_1_26.sp4_h_r_11
 (14 13)  (68 429)  (68 429)  routing T_1_26.sp4_r_v_b_40 <X> T_1_26.lc_trk_g3_0
 (17 13)  (71 429)  (71 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (26 13)  (80 429)  (80 429)  routing T_1_26.lc_trk_g3_7 <X> T_1_26.wire_logic_cluster/lc_6/in_0
 (27 13)  (81 429)  (81 429)  routing T_1_26.lc_trk_g3_7 <X> T_1_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (82 429)  (82 429)  routing T_1_26.lc_trk_g3_7 <X> T_1_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (83 429)  (83 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (84 429)  (84 429)  routing T_1_26.lc_trk_g1_6 <X> T_1_26.wire_logic_cluster/lc_6/in_1
 (31 13)  (85 429)  (85 429)  routing T_1_26.lc_trk_g3_6 <X> T_1_26.wire_logic_cluster/lc_6/in_3
 (32 13)  (86 429)  (86 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (90 429)  (90 429)  LC_6 Logic Functioning bit
 (37 13)  (91 429)  (91 429)  LC_6 Logic Functioning bit
 (38 13)  (92 429)  (92 429)  LC_6 Logic Functioning bit
 (39 13)  (93 429)  (93 429)  LC_6 Logic Functioning bit
 (42 13)  (96 429)  (96 429)  LC_6 Logic Functioning bit
 (43 13)  (97 429)  (97 429)  LC_6 Logic Functioning bit
 (0 14)  (54 430)  (54 430)  routing T_1_26.glb_netwk_6 <X> T_1_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (55 430)  (55 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (58 430)  (58 430)  routing T_1_26.sp4_h_r_9 <X> T_1_26.sp4_v_t_44
 (7 14)  (61 430)  (61 430)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (68 430)  (68 430)  routing T_1_26.wire_logic_cluster/lc_4/out <X> T_1_26.lc_trk_g3_4
 (16 14)  (70 430)  (70 430)  routing T_1_26.sp12_v_t_10 <X> T_1_26.lc_trk_g3_5
 (17 14)  (71 430)  (71 430)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (22 14)  (76 430)  (76 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (77 430)  (77 430)  routing T_1_26.sp4_h_r_31 <X> T_1_26.lc_trk_g3_7
 (24 14)  (78 430)  (78 430)  routing T_1_26.sp4_h_r_31 <X> T_1_26.lc_trk_g3_7
 (25 14)  (79 430)  (79 430)  routing T_1_26.wire_logic_cluster/lc_6/out <X> T_1_26.lc_trk_g3_6
 (26 14)  (80 430)  (80 430)  routing T_1_26.lc_trk_g2_7 <X> T_1_26.wire_logic_cluster/lc_7/in_0
 (29 14)  (83 430)  (83 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (86 430)  (86 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (87 430)  (87 430)  routing T_1_26.lc_trk_g2_0 <X> T_1_26.wire_logic_cluster/lc_7/in_3
 (35 14)  (89 430)  (89 430)  routing T_1_26.lc_trk_g0_5 <X> T_1_26.input_2_7
 (38 14)  (92 430)  (92 430)  LC_7 Logic Functioning bit
 (43 14)  (97 430)  (97 430)  LC_7 Logic Functioning bit
 (45 14)  (99 430)  (99 430)  LC_7 Logic Functioning bit
 (0 15)  (54 431)  (54 431)  routing T_1_26.glb_netwk_6 <X> T_1_26.wire_logic_cluster/lc_7/s_r
 (5 15)  (59 431)  (59 431)  routing T_1_26.sp4_h_r_9 <X> T_1_26.sp4_v_t_44
 (7 15)  (61 431)  (61 431)  Column buffer control bit: LH_colbuf_cntl_6

 (8 15)  (62 431)  (62 431)  routing T_1_26.sp4_h_r_10 <X> T_1_26.sp4_v_t_47
 (9 15)  (63 431)  (63 431)  routing T_1_26.sp4_h_r_10 <X> T_1_26.sp4_v_t_47
 (17 15)  (71 431)  (71 431)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (75 431)  (75 431)  routing T_1_26.sp4_h_r_31 <X> T_1_26.lc_trk_g3_7
 (22 15)  (76 431)  (76 431)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (80 431)  (80 431)  routing T_1_26.lc_trk_g2_7 <X> T_1_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (82 431)  (82 431)  routing T_1_26.lc_trk_g2_7 <X> T_1_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (83 431)  (83 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (86 431)  (86 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (37 15)  (91 431)  (91 431)  LC_7 Logic Functioning bit
 (38 15)  (92 431)  (92 431)  LC_7 Logic Functioning bit
 (39 15)  (93 431)  (93 431)  LC_7 Logic Functioning bit
 (40 15)  (94 431)  (94 431)  LC_7 Logic Functioning bit
 (42 15)  (96 431)  (96 431)  LC_7 Logic Functioning bit
 (43 15)  (97 431)  (97 431)  LC_7 Logic Functioning bit


LogicTile_2_26

 (15 0)  (123 416)  (123 416)  routing T_2_26.lft_op_1 <X> T_2_26.lc_trk_g0_1
 (17 0)  (125 416)  (125 416)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (126 416)  (126 416)  routing T_2_26.lft_op_1 <X> T_2_26.lc_trk_g0_1
 (29 0)  (137 416)  (137 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (138 416)  (138 416)  routing T_2_26.lc_trk_g0_7 <X> T_2_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (140 416)  (140 416)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (143 416)  (143 416)  routing T_2_26.lc_trk_g2_4 <X> T_2_26.input_2_0
 (36 0)  (144 416)  (144 416)  LC_0 Logic Functioning bit
 (39 0)  (147 416)  (147 416)  LC_0 Logic Functioning bit
 (41 0)  (149 416)  (149 416)  LC_0 Logic Functioning bit
 (42 0)  (150 416)  (150 416)  LC_0 Logic Functioning bit
 (44 0)  (152 416)  (152 416)  LC_0 Logic Functioning bit
 (30 1)  (138 417)  (138 417)  routing T_2_26.lc_trk_g0_7 <X> T_2_26.wire_logic_cluster/lc_0/in_1
 (32 1)  (140 417)  (140 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (141 417)  (141 417)  routing T_2_26.lc_trk_g2_4 <X> T_2_26.input_2_0
 (36 1)  (144 417)  (144 417)  LC_0 Logic Functioning bit
 (39 1)  (147 417)  (147 417)  LC_0 Logic Functioning bit
 (41 1)  (149 417)  (149 417)  LC_0 Logic Functioning bit
 (42 1)  (150 417)  (150 417)  LC_0 Logic Functioning bit
 (49 1)  (157 417)  (157 417)  Carry_In_Mux bit 

 (4 2)  (112 418)  (112 418)  routing T_2_26.sp4_h_r_6 <X> T_2_26.sp4_v_t_37
 (6 2)  (114 418)  (114 418)  routing T_2_26.sp4_h_r_6 <X> T_2_26.sp4_v_t_37
 (21 2)  (129 418)  (129 418)  routing T_2_26.bnr_op_7 <X> T_2_26.lc_trk_g0_7
 (22 2)  (130 418)  (130 418)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (27 2)  (135 418)  (135 418)  routing T_2_26.lc_trk_g3_5 <X> T_2_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (136 418)  (136 418)  routing T_2_26.lc_trk_g3_5 <X> T_2_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 418)  (137 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (138 418)  (138 418)  routing T_2_26.lc_trk_g3_5 <X> T_2_26.wire_logic_cluster/lc_1/in_1
 (32 2)  (140 418)  (140 418)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (144 418)  (144 418)  LC_1 Logic Functioning bit
 (39 2)  (147 418)  (147 418)  LC_1 Logic Functioning bit
 (41 2)  (149 418)  (149 418)  LC_1 Logic Functioning bit
 (42 2)  (150 418)  (150 418)  LC_1 Logic Functioning bit
 (44 2)  (152 418)  (152 418)  LC_1 Logic Functioning bit
 (5 3)  (113 419)  (113 419)  routing T_2_26.sp4_h_r_6 <X> T_2_26.sp4_v_t_37
 (15 3)  (123 419)  (123 419)  routing T_2_26.sp4_v_t_9 <X> T_2_26.lc_trk_g0_4
 (16 3)  (124 419)  (124 419)  routing T_2_26.sp4_v_t_9 <X> T_2_26.lc_trk_g0_4
 (17 3)  (125 419)  (125 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (21 3)  (129 419)  (129 419)  routing T_2_26.bnr_op_7 <X> T_2_26.lc_trk_g0_7
 (32 3)  (140 419)  (140 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (144 419)  (144 419)  LC_1 Logic Functioning bit
 (39 3)  (147 419)  (147 419)  LC_1 Logic Functioning bit
 (41 3)  (149 419)  (149 419)  LC_1 Logic Functioning bit
 (42 3)  (150 419)  (150 419)  LC_1 Logic Functioning bit
 (10 4)  (118 420)  (118 420)  routing T_2_26.sp4_v_t_46 <X> T_2_26.sp4_h_r_4
 (17 4)  (125 420)  (125 420)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (25 4)  (133 420)  (133 420)  routing T_2_26.sp4_v_b_10 <X> T_2_26.lc_trk_g1_2
 (28 4)  (136 420)  (136 420)  routing T_2_26.lc_trk_g2_3 <X> T_2_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 420)  (137 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (140 420)  (140 420)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (144 420)  (144 420)  LC_2 Logic Functioning bit
 (39 4)  (147 420)  (147 420)  LC_2 Logic Functioning bit
 (41 4)  (149 420)  (149 420)  LC_2 Logic Functioning bit
 (42 4)  (150 420)  (150 420)  LC_2 Logic Functioning bit
 (44 4)  (152 420)  (152 420)  LC_2 Logic Functioning bit
 (10 5)  (118 421)  (118 421)  routing T_2_26.sp4_h_r_11 <X> T_2_26.sp4_v_b_4
 (22 5)  (130 421)  (130 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (131 421)  (131 421)  routing T_2_26.sp4_v_b_10 <X> T_2_26.lc_trk_g1_2
 (25 5)  (133 421)  (133 421)  routing T_2_26.sp4_v_b_10 <X> T_2_26.lc_trk_g1_2
 (30 5)  (138 421)  (138 421)  routing T_2_26.lc_trk_g2_3 <X> T_2_26.wire_logic_cluster/lc_2/in_1
 (32 5)  (140 421)  (140 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (141 421)  (141 421)  routing T_2_26.lc_trk_g3_1 <X> T_2_26.input_2_2
 (34 5)  (142 421)  (142 421)  routing T_2_26.lc_trk_g3_1 <X> T_2_26.input_2_2
 (36 5)  (144 421)  (144 421)  LC_2 Logic Functioning bit
 (39 5)  (147 421)  (147 421)  LC_2 Logic Functioning bit
 (41 5)  (149 421)  (149 421)  LC_2 Logic Functioning bit
 (42 5)  (150 421)  (150 421)  LC_2 Logic Functioning bit
 (51 5)  (159 421)  (159 421)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (4 6)  (112 422)  (112 422)  routing T_2_26.sp4_h_r_9 <X> T_2_26.sp4_v_t_38
 (6 6)  (114 422)  (114 422)  routing T_2_26.sp4_h_r_9 <X> T_2_26.sp4_v_t_38
 (15 6)  (123 422)  (123 422)  routing T_2_26.sp4_h_r_13 <X> T_2_26.lc_trk_g1_5
 (16 6)  (124 422)  (124 422)  routing T_2_26.sp4_h_r_13 <X> T_2_26.lc_trk_g1_5
 (17 6)  (125 422)  (125 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (126 422)  (126 422)  routing T_2_26.sp4_h_r_13 <X> T_2_26.lc_trk_g1_5
 (25 6)  (133 422)  (133 422)  routing T_2_26.bnr_op_6 <X> T_2_26.lc_trk_g1_6
 (27 6)  (135 422)  (135 422)  routing T_2_26.lc_trk_g3_3 <X> T_2_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (136 422)  (136 422)  routing T_2_26.lc_trk_g3_3 <X> T_2_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 422)  (137 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (140 422)  (140 422)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (144 422)  (144 422)  LC_3 Logic Functioning bit
 (39 6)  (147 422)  (147 422)  LC_3 Logic Functioning bit
 (41 6)  (149 422)  (149 422)  LC_3 Logic Functioning bit
 (42 6)  (150 422)  (150 422)  LC_3 Logic Functioning bit
 (44 6)  (152 422)  (152 422)  LC_3 Logic Functioning bit
 (5 7)  (113 423)  (113 423)  routing T_2_26.sp4_h_r_9 <X> T_2_26.sp4_v_t_38
 (14 7)  (122 423)  (122 423)  routing T_2_26.sp4_h_r_4 <X> T_2_26.lc_trk_g1_4
 (15 7)  (123 423)  (123 423)  routing T_2_26.sp4_h_r_4 <X> T_2_26.lc_trk_g1_4
 (16 7)  (124 423)  (124 423)  routing T_2_26.sp4_h_r_4 <X> T_2_26.lc_trk_g1_4
 (17 7)  (125 423)  (125 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (130 423)  (130 423)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (133 423)  (133 423)  routing T_2_26.bnr_op_6 <X> T_2_26.lc_trk_g1_6
 (30 7)  (138 423)  (138 423)  routing T_2_26.lc_trk_g3_3 <X> T_2_26.wire_logic_cluster/lc_3/in_1
 (32 7)  (140 423)  (140 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (141 423)  (141 423)  routing T_2_26.lc_trk_g3_2 <X> T_2_26.input_2_3
 (34 7)  (142 423)  (142 423)  routing T_2_26.lc_trk_g3_2 <X> T_2_26.input_2_3
 (35 7)  (143 423)  (143 423)  routing T_2_26.lc_trk_g3_2 <X> T_2_26.input_2_3
 (36 7)  (144 423)  (144 423)  LC_3 Logic Functioning bit
 (39 7)  (147 423)  (147 423)  LC_3 Logic Functioning bit
 (41 7)  (149 423)  (149 423)  LC_3 Logic Functioning bit
 (42 7)  (150 423)  (150 423)  LC_3 Logic Functioning bit
 (51 7)  (159 423)  (159 423)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (21 8)  (129 424)  (129 424)  routing T_2_26.rgt_op_3 <X> T_2_26.lc_trk_g2_3
 (22 8)  (130 424)  (130 424)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (132 424)  (132 424)  routing T_2_26.rgt_op_3 <X> T_2_26.lc_trk_g2_3
 (27 8)  (135 424)  (135 424)  routing T_2_26.lc_trk_g1_6 <X> T_2_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 424)  (137 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (138 424)  (138 424)  routing T_2_26.lc_trk_g1_6 <X> T_2_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (140 424)  (140 424)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (144 424)  (144 424)  LC_4 Logic Functioning bit
 (39 8)  (147 424)  (147 424)  LC_4 Logic Functioning bit
 (41 8)  (149 424)  (149 424)  LC_4 Logic Functioning bit
 (42 8)  (150 424)  (150 424)  LC_4 Logic Functioning bit
 (44 8)  (152 424)  (152 424)  LC_4 Logic Functioning bit
 (30 9)  (138 425)  (138 425)  routing T_2_26.lc_trk_g1_6 <X> T_2_26.wire_logic_cluster/lc_4/in_1
 (32 9)  (140 425)  (140 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (142 425)  (142 425)  routing T_2_26.lc_trk_g1_1 <X> T_2_26.input_2_4
 (36 9)  (144 425)  (144 425)  LC_4 Logic Functioning bit
 (39 9)  (147 425)  (147 425)  LC_4 Logic Functioning bit
 (41 9)  (149 425)  (149 425)  LC_4 Logic Functioning bit
 (42 9)  (150 425)  (150 425)  LC_4 Logic Functioning bit
 (51 9)  (159 425)  (159 425)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (4 10)  (112 426)  (112 426)  routing T_2_26.sp4_h_r_6 <X> T_2_26.sp4_v_t_43
 (27 10)  (135 426)  (135 426)  routing T_2_26.lc_trk_g3_7 <X> T_2_26.wire_logic_cluster/lc_5/in_1
 (28 10)  (136 426)  (136 426)  routing T_2_26.lc_trk_g3_7 <X> T_2_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 426)  (137 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (138 426)  (138 426)  routing T_2_26.lc_trk_g3_7 <X> T_2_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (140 426)  (140 426)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (144 426)  (144 426)  LC_5 Logic Functioning bit
 (39 10)  (147 426)  (147 426)  LC_5 Logic Functioning bit
 (41 10)  (149 426)  (149 426)  LC_5 Logic Functioning bit
 (42 10)  (150 426)  (150 426)  LC_5 Logic Functioning bit
 (44 10)  (152 426)  (152 426)  LC_5 Logic Functioning bit
 (51 10)  (159 426)  (159 426)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (5 11)  (113 427)  (113 427)  routing T_2_26.sp4_h_r_6 <X> T_2_26.sp4_v_t_43
 (17 11)  (125 427)  (125 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (30 11)  (138 427)  (138 427)  routing T_2_26.lc_trk_g3_7 <X> T_2_26.wire_logic_cluster/lc_5/in_1
 (32 11)  (140 427)  (140 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (142 427)  (142 427)  routing T_2_26.lc_trk_g1_2 <X> T_2_26.input_2_5
 (35 11)  (143 427)  (143 427)  routing T_2_26.lc_trk_g1_2 <X> T_2_26.input_2_5
 (36 11)  (144 427)  (144 427)  LC_5 Logic Functioning bit
 (39 11)  (147 427)  (147 427)  LC_5 Logic Functioning bit
 (41 11)  (149 427)  (149 427)  LC_5 Logic Functioning bit
 (42 11)  (150 427)  (150 427)  LC_5 Logic Functioning bit
 (11 12)  (119 428)  (119 428)  routing T_2_26.sp4_h_r_6 <X> T_2_26.sp4_v_b_11
 (17 12)  (125 428)  (125 428)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (126 428)  (126 428)  routing T_2_26.bnl_op_1 <X> T_2_26.lc_trk_g3_1
 (22 12)  (130 428)  (130 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (131 428)  (131 428)  routing T_2_26.sp4_v_t_30 <X> T_2_26.lc_trk_g3_3
 (24 12)  (132 428)  (132 428)  routing T_2_26.sp4_v_t_30 <X> T_2_26.lc_trk_g3_3
 (27 12)  (135 428)  (135 428)  routing T_2_26.lc_trk_g3_4 <X> T_2_26.wire_logic_cluster/lc_6/in_1
 (28 12)  (136 428)  (136 428)  routing T_2_26.lc_trk_g3_4 <X> T_2_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (137 428)  (137 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (138 428)  (138 428)  routing T_2_26.lc_trk_g3_4 <X> T_2_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (140 428)  (140 428)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (143 428)  (143 428)  routing T_2_26.lc_trk_g0_4 <X> T_2_26.input_2_6
 (36 12)  (144 428)  (144 428)  LC_6 Logic Functioning bit
 (39 12)  (147 428)  (147 428)  LC_6 Logic Functioning bit
 (41 12)  (149 428)  (149 428)  LC_6 Logic Functioning bit
 (42 12)  (150 428)  (150 428)  LC_6 Logic Functioning bit
 (44 12)  (152 428)  (152 428)  LC_6 Logic Functioning bit
 (51 12)  (159 428)  (159 428)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (18 13)  (126 429)  (126 429)  routing T_2_26.bnl_op_1 <X> T_2_26.lc_trk_g3_1
 (22 13)  (130 429)  (130 429)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (131 429)  (131 429)  routing T_2_26.sp12_v_t_9 <X> T_2_26.lc_trk_g3_2
 (32 13)  (140 429)  (140 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (144 429)  (144 429)  LC_6 Logic Functioning bit
 (39 13)  (147 429)  (147 429)  LC_6 Logic Functioning bit
 (41 13)  (149 429)  (149 429)  LC_6 Logic Functioning bit
 (42 13)  (150 429)  (150 429)  LC_6 Logic Functioning bit
 (7 14)  (115 430)  (115 430)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (122 430)  (122 430)  routing T_2_26.bnl_op_4 <X> T_2_26.lc_trk_g3_4
 (15 14)  (123 430)  (123 430)  routing T_2_26.sp4_h_l_16 <X> T_2_26.lc_trk_g3_5
 (16 14)  (124 430)  (124 430)  routing T_2_26.sp4_h_l_16 <X> T_2_26.lc_trk_g3_5
 (17 14)  (125 430)  (125 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (130 430)  (130 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (131 430)  (131 430)  routing T_2_26.sp4_v_b_47 <X> T_2_26.lc_trk_g3_7
 (24 14)  (132 430)  (132 430)  routing T_2_26.sp4_v_b_47 <X> T_2_26.lc_trk_g3_7
 (27 14)  (135 430)  (135 430)  routing T_2_26.lc_trk_g1_5 <X> T_2_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 430)  (137 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (138 430)  (138 430)  routing T_2_26.lc_trk_g1_5 <X> T_2_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (140 430)  (140 430)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (143 430)  (143 430)  routing T_2_26.lc_trk_g1_4 <X> T_2_26.input_2_7
 (36 14)  (144 430)  (144 430)  LC_7 Logic Functioning bit
 (39 14)  (147 430)  (147 430)  LC_7 Logic Functioning bit
 (41 14)  (149 430)  (149 430)  LC_7 Logic Functioning bit
 (42 14)  (150 430)  (150 430)  LC_7 Logic Functioning bit
 (44 14)  (152 430)  (152 430)  LC_7 Logic Functioning bit
 (51 14)  (159 430)  (159 430)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (7 15)  (115 431)  (115 431)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (122 431)  (122 431)  routing T_2_26.bnl_op_4 <X> T_2_26.lc_trk_g3_4
 (17 15)  (125 431)  (125 431)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (126 431)  (126 431)  routing T_2_26.sp4_h_l_16 <X> T_2_26.lc_trk_g3_5
 (32 15)  (140 431)  (140 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (142 431)  (142 431)  routing T_2_26.lc_trk_g1_4 <X> T_2_26.input_2_7
 (36 15)  (144 431)  (144 431)  LC_7 Logic Functioning bit
 (39 15)  (147 431)  (147 431)  LC_7 Logic Functioning bit
 (41 15)  (149 431)  (149 431)  LC_7 Logic Functioning bit
 (42 15)  (150 431)  (150 431)  LC_7 Logic Functioning bit


LogicTile_3_26

 (17 0)  (179 416)  (179 416)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (180 416)  (180 416)  routing T_3_26.bnr_op_1 <X> T_3_26.lc_trk_g0_1
 (29 0)  (191 416)  (191 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (193 416)  (193 416)  routing T_3_26.lc_trk_g2_7 <X> T_3_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (194 416)  (194 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (195 416)  (195 416)  routing T_3_26.lc_trk_g2_7 <X> T_3_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (198 416)  (198 416)  LC_0 Logic Functioning bit
 (38 0)  (200 416)  (200 416)  LC_0 Logic Functioning bit
 (18 1)  (180 417)  (180 417)  routing T_3_26.bnr_op_1 <X> T_3_26.lc_trk_g0_1
 (31 1)  (193 417)  (193 417)  routing T_3_26.lc_trk_g2_7 <X> T_3_26.wire_logic_cluster/lc_0/in_3
 (36 1)  (198 417)  (198 417)  LC_0 Logic Functioning bit
 (38 1)  (200 417)  (200 417)  LC_0 Logic Functioning bit
 (53 1)  (215 417)  (215 417)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (10 2)  (172 418)  (172 418)  routing T_3_26.sp4_v_b_8 <X> T_3_26.sp4_h_l_36
 (27 2)  (189 418)  (189 418)  routing T_3_26.lc_trk_g1_7 <X> T_3_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 418)  (191 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (192 418)  (192 418)  routing T_3_26.lc_trk_g1_7 <X> T_3_26.wire_logic_cluster/lc_1/in_1
 (32 2)  (194 418)  (194 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (196 418)  (196 418)  routing T_3_26.lc_trk_g1_3 <X> T_3_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (198 418)  (198 418)  LC_1 Logic Functioning bit
 (38 2)  (200 418)  (200 418)  LC_1 Logic Functioning bit
 (53 2)  (215 418)  (215 418)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (30 3)  (192 419)  (192 419)  routing T_3_26.lc_trk_g1_7 <X> T_3_26.wire_logic_cluster/lc_1/in_1
 (31 3)  (193 419)  (193 419)  routing T_3_26.lc_trk_g1_3 <X> T_3_26.wire_logic_cluster/lc_1/in_3
 (36 3)  (198 419)  (198 419)  LC_1 Logic Functioning bit
 (38 3)  (200 419)  (200 419)  LC_1 Logic Functioning bit
 (47 3)  (209 419)  (209 419)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (53 3)  (215 419)  (215 419)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (21 4)  (183 420)  (183 420)  routing T_3_26.bnr_op_3 <X> T_3_26.lc_trk_g1_3
 (22 4)  (184 420)  (184 420)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (31 4)  (193 420)  (193 420)  routing T_3_26.lc_trk_g2_7 <X> T_3_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (194 420)  (194 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (195 420)  (195 420)  routing T_3_26.lc_trk_g2_7 <X> T_3_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (198 420)  (198 420)  LC_2 Logic Functioning bit
 (37 4)  (199 420)  (199 420)  LC_2 Logic Functioning bit
 (46 4)  (208 420)  (208 420)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (212 420)  (212 420)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (183 421)  (183 421)  routing T_3_26.bnr_op_3 <X> T_3_26.lc_trk_g1_3
 (31 5)  (193 421)  (193 421)  routing T_3_26.lc_trk_g2_7 <X> T_3_26.wire_logic_cluster/lc_2/in_3
 (36 5)  (198 421)  (198 421)  LC_2 Logic Functioning bit
 (37 5)  (199 421)  (199 421)  LC_2 Logic Functioning bit
 (51 5)  (213 421)  (213 421)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (10 6)  (172 422)  (172 422)  routing T_3_26.sp4_v_b_11 <X> T_3_26.sp4_h_l_41
 (21 6)  (183 422)  (183 422)  routing T_3_26.bnr_op_7 <X> T_3_26.lc_trk_g1_7
 (22 6)  (184 422)  (184 422)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (26 6)  (188 422)  (188 422)  routing T_3_26.lc_trk_g2_7 <X> T_3_26.wire_logic_cluster/lc_3/in_0
 (27 6)  (189 422)  (189 422)  routing T_3_26.lc_trk_g3_7 <X> T_3_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (190 422)  (190 422)  routing T_3_26.lc_trk_g3_7 <X> T_3_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (191 422)  (191 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (192 422)  (192 422)  routing T_3_26.lc_trk_g3_7 <X> T_3_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (194 422)  (194 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (195 422)  (195 422)  routing T_3_26.lc_trk_g3_1 <X> T_3_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (196 422)  (196 422)  routing T_3_26.lc_trk_g3_1 <X> T_3_26.wire_logic_cluster/lc_3/in_3
 (41 6)  (203 422)  (203 422)  LC_3 Logic Functioning bit
 (43 6)  (205 422)  (205 422)  LC_3 Logic Functioning bit
 (46 6)  (208 422)  (208 422)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (4 7)  (166 423)  (166 423)  routing T_3_26.sp4_v_b_10 <X> T_3_26.sp4_h_l_38
 (14 7)  (176 423)  (176 423)  routing T_3_26.sp4_r_v_b_28 <X> T_3_26.lc_trk_g1_4
 (17 7)  (179 423)  (179 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (21 7)  (183 423)  (183 423)  routing T_3_26.bnr_op_7 <X> T_3_26.lc_trk_g1_7
 (26 7)  (188 423)  (188 423)  routing T_3_26.lc_trk_g2_7 <X> T_3_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (190 423)  (190 423)  routing T_3_26.lc_trk_g2_7 <X> T_3_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (191 423)  (191 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (192 423)  (192 423)  routing T_3_26.lc_trk_g3_7 <X> T_3_26.wire_logic_cluster/lc_3/in_1
 (36 7)  (198 423)  (198 423)  LC_3 Logic Functioning bit
 (37 7)  (199 423)  (199 423)  LC_3 Logic Functioning bit
 (38 7)  (200 423)  (200 423)  LC_3 Logic Functioning bit
 (39 7)  (201 423)  (201 423)  LC_3 Logic Functioning bit
 (41 7)  (203 423)  (203 423)  LC_3 Logic Functioning bit
 (43 7)  (205 423)  (205 423)  LC_3 Logic Functioning bit
 (27 8)  (189 424)  (189 424)  routing T_3_26.lc_trk_g3_0 <X> T_3_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (190 424)  (190 424)  routing T_3_26.lc_trk_g3_0 <X> T_3_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (191 424)  (191 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (193 424)  (193 424)  routing T_3_26.lc_trk_g2_7 <X> T_3_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (194 424)  (194 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (195 424)  (195 424)  routing T_3_26.lc_trk_g2_7 <X> T_3_26.wire_logic_cluster/lc_4/in_3
 (41 8)  (203 424)  (203 424)  LC_4 Logic Functioning bit
 (43 8)  (205 424)  (205 424)  LC_4 Logic Functioning bit
 (17 9)  (179 425)  (179 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (184 425)  (184 425)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (185 425)  (185 425)  routing T_3_26.sp12_v_t_9 <X> T_3_26.lc_trk_g2_2
 (27 9)  (189 425)  (189 425)  routing T_3_26.lc_trk_g3_1 <X> T_3_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (190 425)  (190 425)  routing T_3_26.lc_trk_g3_1 <X> T_3_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (191 425)  (191 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (193 425)  (193 425)  routing T_3_26.lc_trk_g2_7 <X> T_3_26.wire_logic_cluster/lc_4/in_3
 (36 9)  (198 425)  (198 425)  LC_4 Logic Functioning bit
 (37 9)  (199 425)  (199 425)  LC_4 Logic Functioning bit
 (38 9)  (200 425)  (200 425)  LC_4 Logic Functioning bit
 (39 9)  (201 425)  (201 425)  LC_4 Logic Functioning bit
 (41 9)  (203 425)  (203 425)  LC_4 Logic Functioning bit
 (43 9)  (205 425)  (205 425)  LC_4 Logic Functioning bit
 (47 9)  (209 425)  (209 425)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (10 10)  (172 426)  (172 426)  routing T_3_26.sp4_v_b_2 <X> T_3_26.sp4_h_l_42
 (21 10)  (183 426)  (183 426)  routing T_3_26.rgt_op_7 <X> T_3_26.lc_trk_g2_7
 (22 10)  (184 426)  (184 426)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (186 426)  (186 426)  routing T_3_26.rgt_op_7 <X> T_3_26.lc_trk_g2_7
 (26 10)  (188 426)  (188 426)  routing T_3_26.lc_trk_g2_7 <X> T_3_26.wire_logic_cluster/lc_5/in_0
 (28 10)  (190 426)  (190 426)  routing T_3_26.lc_trk_g2_6 <X> T_3_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (191 426)  (191 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (192 426)  (192 426)  routing T_3_26.lc_trk_g2_6 <X> T_3_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (194 426)  (194 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (195 426)  (195 426)  routing T_3_26.lc_trk_g3_1 <X> T_3_26.wire_logic_cluster/lc_5/in_3
 (34 10)  (196 426)  (196 426)  routing T_3_26.lc_trk_g3_1 <X> T_3_26.wire_logic_cluster/lc_5/in_3
 (41 10)  (203 426)  (203 426)  LC_5 Logic Functioning bit
 (43 10)  (205 426)  (205 426)  LC_5 Logic Functioning bit
 (22 11)  (184 427)  (184 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (185 427)  (185 427)  routing T_3_26.sp4_v_b_46 <X> T_3_26.lc_trk_g2_6
 (24 11)  (186 427)  (186 427)  routing T_3_26.sp4_v_b_46 <X> T_3_26.lc_trk_g2_6
 (26 11)  (188 427)  (188 427)  routing T_3_26.lc_trk_g2_7 <X> T_3_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (190 427)  (190 427)  routing T_3_26.lc_trk_g2_7 <X> T_3_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (191 427)  (191 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (192 427)  (192 427)  routing T_3_26.lc_trk_g2_6 <X> T_3_26.wire_logic_cluster/lc_5/in_1
 (36 11)  (198 427)  (198 427)  LC_5 Logic Functioning bit
 (37 11)  (199 427)  (199 427)  LC_5 Logic Functioning bit
 (38 11)  (200 427)  (200 427)  LC_5 Logic Functioning bit
 (39 11)  (201 427)  (201 427)  LC_5 Logic Functioning bit
 (41 11)  (203 427)  (203 427)  LC_5 Logic Functioning bit
 (43 11)  (205 427)  (205 427)  LC_5 Logic Functioning bit
 (48 11)  (210 427)  (210 427)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (4 12)  (166 428)  (166 428)  routing T_3_26.sp4_h_l_38 <X> T_3_26.sp4_v_b_9
 (6 12)  (168 428)  (168 428)  routing T_3_26.sp4_h_l_38 <X> T_3_26.sp4_v_b_9
 (17 12)  (179 428)  (179 428)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (180 428)  (180 428)  routing T_3_26.wire_logic_cluster/lc_1/out <X> T_3_26.lc_trk_g3_1
 (31 12)  (193 428)  (193 428)  routing T_3_26.lc_trk_g2_7 <X> T_3_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (194 428)  (194 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (195 428)  (195 428)  routing T_3_26.lc_trk_g2_7 <X> T_3_26.wire_logic_cluster/lc_6/in_3
 (35 12)  (197 428)  (197 428)  routing T_3_26.lc_trk_g3_7 <X> T_3_26.input_2_6
 (37 12)  (199 428)  (199 428)  LC_6 Logic Functioning bit
 (38 12)  (200 428)  (200 428)  LC_6 Logic Functioning bit
 (42 12)  (204 428)  (204 428)  LC_6 Logic Functioning bit
 (43 12)  (205 428)  (205 428)  LC_6 Logic Functioning bit
 (5 13)  (167 429)  (167 429)  routing T_3_26.sp4_h_l_38 <X> T_3_26.sp4_v_b_9
 (17 13)  (179 429)  (179 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (27 13)  (189 429)  (189 429)  routing T_3_26.lc_trk_g3_1 <X> T_3_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (190 429)  (190 429)  routing T_3_26.lc_trk_g3_1 <X> T_3_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (191 429)  (191 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (193 429)  (193 429)  routing T_3_26.lc_trk_g2_7 <X> T_3_26.wire_logic_cluster/lc_6/in_3
 (32 13)  (194 429)  (194 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (195 429)  (195 429)  routing T_3_26.lc_trk_g3_7 <X> T_3_26.input_2_6
 (34 13)  (196 429)  (196 429)  routing T_3_26.lc_trk_g3_7 <X> T_3_26.input_2_6
 (35 13)  (197 429)  (197 429)  routing T_3_26.lc_trk_g3_7 <X> T_3_26.input_2_6
 (36 13)  (198 429)  (198 429)  LC_6 Logic Functioning bit
 (39 13)  (201 429)  (201 429)  LC_6 Logic Functioning bit
 (42 13)  (204 429)  (204 429)  LC_6 Logic Functioning bit
 (43 13)  (205 429)  (205 429)  LC_6 Logic Functioning bit
 (53 13)  (215 429)  (215 429)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (7 14)  (169 430)  (169 430)  Column buffer control bit: LH_colbuf_cntl_7

 (21 14)  (183 430)  (183 430)  routing T_3_26.sp4_v_t_26 <X> T_3_26.lc_trk_g3_7
 (22 14)  (184 430)  (184 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (185 430)  (185 430)  routing T_3_26.sp4_v_t_26 <X> T_3_26.lc_trk_g3_7
 (26 14)  (188 430)  (188 430)  routing T_3_26.lc_trk_g1_4 <X> T_3_26.wire_logic_cluster/lc_7/in_0
 (28 14)  (190 430)  (190 430)  routing T_3_26.lc_trk_g2_0 <X> T_3_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (191 430)  (191 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (194 430)  (194 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (195 430)  (195 430)  routing T_3_26.lc_trk_g2_2 <X> T_3_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (198 430)  (198 430)  LC_7 Logic Functioning bit
 (37 14)  (199 430)  (199 430)  LC_7 Logic Functioning bit
 (38 14)  (200 430)  (200 430)  LC_7 Logic Functioning bit
 (39 14)  (201 430)  (201 430)  LC_7 Logic Functioning bit
 (41 14)  (203 430)  (203 430)  LC_7 Logic Functioning bit
 (43 14)  (205 430)  (205 430)  LC_7 Logic Functioning bit
 (4 15)  (166 431)  (166 431)  routing T_3_26.sp4_v_b_4 <X> T_3_26.sp4_h_l_44
 (7 15)  (169 431)  (169 431)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (183 431)  (183 431)  routing T_3_26.sp4_v_t_26 <X> T_3_26.lc_trk_g3_7
 (27 15)  (189 431)  (189 431)  routing T_3_26.lc_trk_g1_4 <X> T_3_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (191 431)  (191 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (193 431)  (193 431)  routing T_3_26.lc_trk_g2_2 <X> T_3_26.wire_logic_cluster/lc_7/in_3
 (36 15)  (198 431)  (198 431)  LC_7 Logic Functioning bit
 (38 15)  (200 431)  (200 431)  LC_7 Logic Functioning bit


LogicTile_4_26

 (14 0)  (230 416)  (230 416)  routing T_4_26.wire_logic_cluster/lc_0/out <X> T_4_26.lc_trk_g0_0
 (25 0)  (241 416)  (241 416)  routing T_4_26.sp4_h_l_7 <X> T_4_26.lc_trk_g0_2
 (29 0)  (245 416)  (245 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (246 416)  (246 416)  routing T_4_26.lc_trk_g0_7 <X> T_4_26.wire_logic_cluster/lc_0/in_1
 (31 0)  (247 416)  (247 416)  routing T_4_26.lc_trk_g0_5 <X> T_4_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (248 416)  (248 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (40 0)  (256 416)  (256 416)  LC_0 Logic Functioning bit
 (17 1)  (233 417)  (233 417)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (238 417)  (238 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (239 417)  (239 417)  routing T_4_26.sp4_h_l_7 <X> T_4_26.lc_trk_g0_2
 (24 1)  (240 417)  (240 417)  routing T_4_26.sp4_h_l_7 <X> T_4_26.lc_trk_g0_2
 (25 1)  (241 417)  (241 417)  routing T_4_26.sp4_h_l_7 <X> T_4_26.lc_trk_g0_2
 (27 1)  (243 417)  (243 417)  routing T_4_26.lc_trk_g1_1 <X> T_4_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (245 417)  (245 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (246 417)  (246 417)  routing T_4_26.lc_trk_g0_7 <X> T_4_26.wire_logic_cluster/lc_0/in_1
 (32 1)  (248 417)  (248 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (250 417)  (250 417)  routing T_4_26.lc_trk_g1_3 <X> T_4_26.input_2_0
 (35 1)  (251 417)  (251 417)  routing T_4_26.lc_trk_g1_3 <X> T_4_26.input_2_0
 (0 2)  (216 418)  (216 418)  routing T_4_26.glb_netwk_7 <X> T_4_26.wire_logic_cluster/lc_7/clk
 (1 2)  (217 418)  (217 418)  routing T_4_26.glb_netwk_7 <X> T_4_26.wire_logic_cluster/lc_7/clk
 (2 2)  (218 418)  (218 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (12 2)  (228 418)  (228 418)  routing T_4_26.sp4_v_t_39 <X> T_4_26.sp4_h_l_39
 (15 2)  (231 418)  (231 418)  routing T_4_26.sp4_h_r_5 <X> T_4_26.lc_trk_g0_5
 (16 2)  (232 418)  (232 418)  routing T_4_26.sp4_h_r_5 <X> T_4_26.lc_trk_g0_5
 (17 2)  (233 418)  (233 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (22 2)  (238 418)  (238 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (239 418)  (239 418)  routing T_4_26.sp4_h_r_7 <X> T_4_26.lc_trk_g0_7
 (24 2)  (240 418)  (240 418)  routing T_4_26.sp4_h_r_7 <X> T_4_26.lc_trk_g0_7
 (25 2)  (241 418)  (241 418)  routing T_4_26.sp4_h_r_14 <X> T_4_26.lc_trk_g0_6
 (29 2)  (245 418)  (245 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (246 418)  (246 418)  routing T_4_26.lc_trk_g0_6 <X> T_4_26.wire_logic_cluster/lc_1/in_1
 (32 2)  (248 418)  (248 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (40 2)  (256 418)  (256 418)  LC_1 Logic Functioning bit
 (42 2)  (258 418)  (258 418)  LC_1 Logic Functioning bit
 (0 3)  (216 419)  (216 419)  routing T_4_26.glb_netwk_7 <X> T_4_26.wire_logic_cluster/lc_7/clk
 (11 3)  (227 419)  (227 419)  routing T_4_26.sp4_v_t_39 <X> T_4_26.sp4_h_l_39
 (18 3)  (234 419)  (234 419)  routing T_4_26.sp4_h_r_5 <X> T_4_26.lc_trk_g0_5
 (21 3)  (237 419)  (237 419)  routing T_4_26.sp4_h_r_7 <X> T_4_26.lc_trk_g0_7
 (22 3)  (238 419)  (238 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (239 419)  (239 419)  routing T_4_26.sp4_h_r_14 <X> T_4_26.lc_trk_g0_6
 (24 3)  (240 419)  (240 419)  routing T_4_26.sp4_h_r_14 <X> T_4_26.lc_trk_g0_6
 (30 3)  (246 419)  (246 419)  routing T_4_26.lc_trk_g0_6 <X> T_4_26.wire_logic_cluster/lc_1/in_1
 (31 3)  (247 419)  (247 419)  routing T_4_26.lc_trk_g0_2 <X> T_4_26.wire_logic_cluster/lc_1/in_3
 (40 3)  (256 419)  (256 419)  LC_1 Logic Functioning bit
 (42 3)  (258 419)  (258 419)  LC_1 Logic Functioning bit
 (11 4)  (227 420)  (227 420)  routing T_4_26.sp4_v_t_39 <X> T_4_26.sp4_v_b_5
 (15 4)  (231 420)  (231 420)  routing T_4_26.sp4_h_r_9 <X> T_4_26.lc_trk_g1_1
 (16 4)  (232 420)  (232 420)  routing T_4_26.sp4_h_r_9 <X> T_4_26.lc_trk_g1_1
 (17 4)  (233 420)  (233 420)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (234 420)  (234 420)  routing T_4_26.sp4_h_r_9 <X> T_4_26.lc_trk_g1_1
 (21 4)  (237 420)  (237 420)  routing T_4_26.sp4_h_r_11 <X> T_4_26.lc_trk_g1_3
 (22 4)  (238 420)  (238 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (239 420)  (239 420)  routing T_4_26.sp4_h_r_11 <X> T_4_26.lc_trk_g1_3
 (24 4)  (240 420)  (240 420)  routing T_4_26.sp4_h_r_11 <X> T_4_26.lc_trk_g1_3
 (27 4)  (243 420)  (243 420)  routing T_4_26.lc_trk_g1_6 <X> T_4_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 420)  (245 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (246 420)  (246 420)  routing T_4_26.lc_trk_g1_6 <X> T_4_26.wire_logic_cluster/lc_2/in_1
 (31 4)  (247 420)  (247 420)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (248 420)  (248 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (249 420)  (249 420)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_2/in_3
 (50 4)  (266 420)  (266 420)  Cascade bit: LH_LC02_inmux02_5

 (12 5)  (228 421)  (228 421)  routing T_4_26.sp4_v_t_39 <X> T_4_26.sp4_v_b_5
 (29 5)  (245 421)  (245 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (246 421)  (246 421)  routing T_4_26.lc_trk_g1_6 <X> T_4_26.wire_logic_cluster/lc_2/in_1
 (31 5)  (247 421)  (247 421)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_2/in_3
 (42 5)  (258 421)  (258 421)  LC_2 Logic Functioning bit
 (25 6)  (241 422)  (241 422)  routing T_4_26.sp4_h_l_11 <X> T_4_26.lc_trk_g1_6
 (26 6)  (242 422)  (242 422)  routing T_4_26.lc_trk_g3_6 <X> T_4_26.wire_logic_cluster/lc_3/in_0
 (28 6)  (244 422)  (244 422)  routing T_4_26.lc_trk_g2_4 <X> T_4_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (245 422)  (245 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (246 422)  (246 422)  routing T_4_26.lc_trk_g2_4 <X> T_4_26.wire_logic_cluster/lc_3/in_1
 (31 6)  (247 422)  (247 422)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (248 422)  (248 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (249 422)  (249 422)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (250 422)  (250 422)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (252 422)  (252 422)  LC_3 Logic Functioning bit
 (50 6)  (266 422)  (266 422)  Cascade bit: LH_LC03_inmux02_5

 (10 7)  (226 423)  (226 423)  routing T_4_26.sp4_h_l_46 <X> T_4_26.sp4_v_t_41
 (22 7)  (238 423)  (238 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (239 423)  (239 423)  routing T_4_26.sp4_h_l_11 <X> T_4_26.lc_trk_g1_6
 (24 7)  (240 423)  (240 423)  routing T_4_26.sp4_h_l_11 <X> T_4_26.lc_trk_g1_6
 (25 7)  (241 423)  (241 423)  routing T_4_26.sp4_h_l_11 <X> T_4_26.lc_trk_g1_6
 (26 7)  (242 423)  (242 423)  routing T_4_26.lc_trk_g3_6 <X> T_4_26.wire_logic_cluster/lc_3/in_0
 (27 7)  (243 423)  (243 423)  routing T_4_26.lc_trk_g3_6 <X> T_4_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (244 423)  (244 423)  routing T_4_26.lc_trk_g3_6 <X> T_4_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (245 423)  (245 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (247 423)  (247 423)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_3/in_3
 (14 8)  (230 424)  (230 424)  routing T_4_26.rgt_op_0 <X> T_4_26.lc_trk_g2_0
 (15 8)  (231 424)  (231 424)  routing T_4_26.rgt_op_1 <X> T_4_26.lc_trk_g2_1
 (17 8)  (233 424)  (233 424)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (234 424)  (234 424)  routing T_4_26.rgt_op_1 <X> T_4_26.lc_trk_g2_1
 (9 9)  (225 425)  (225 425)  routing T_4_26.sp4_v_t_42 <X> T_4_26.sp4_v_b_7
 (15 9)  (231 425)  (231 425)  routing T_4_26.rgt_op_0 <X> T_4_26.lc_trk_g2_0
 (17 9)  (233 425)  (233 425)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (14 10)  (230 426)  (230 426)  routing T_4_26.rgt_op_4 <X> T_4_26.lc_trk_g2_4
 (21 10)  (237 426)  (237 426)  routing T_4_26.sp4_v_t_26 <X> T_4_26.lc_trk_g2_7
 (22 10)  (238 426)  (238 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (239 426)  (239 426)  routing T_4_26.sp4_v_t_26 <X> T_4_26.lc_trk_g2_7
 (25 10)  (241 426)  (241 426)  routing T_4_26.wire_logic_cluster/lc_6/out <X> T_4_26.lc_trk_g2_6
 (26 10)  (242 426)  (242 426)  routing T_4_26.lc_trk_g3_6 <X> T_4_26.wire_logic_cluster/lc_5/in_0
 (28 10)  (244 426)  (244 426)  routing T_4_26.lc_trk_g2_0 <X> T_4_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 426)  (245 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (247 426)  (247 426)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (248 426)  (248 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (249 426)  (249 426)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_5/in_3
 (34 10)  (250 426)  (250 426)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (252 426)  (252 426)  LC_5 Logic Functioning bit
 (5 11)  (221 427)  (221 427)  routing T_4_26.sp4_h_l_43 <X> T_4_26.sp4_v_t_43
 (15 11)  (231 427)  (231 427)  routing T_4_26.rgt_op_4 <X> T_4_26.lc_trk_g2_4
 (17 11)  (233 427)  (233 427)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (21 11)  (237 427)  (237 427)  routing T_4_26.sp4_v_t_26 <X> T_4_26.lc_trk_g2_7
 (22 11)  (238 427)  (238 427)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (242 427)  (242 427)  routing T_4_26.lc_trk_g3_6 <X> T_4_26.wire_logic_cluster/lc_5/in_0
 (27 11)  (243 427)  (243 427)  routing T_4_26.lc_trk_g3_6 <X> T_4_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (244 427)  (244 427)  routing T_4_26.lc_trk_g3_6 <X> T_4_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (245 427)  (245 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (247 427)  (247 427)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_5/in_3
 (32 11)  (248 427)  (248 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (249 427)  (249 427)  routing T_4_26.lc_trk_g3_2 <X> T_4_26.input_2_5
 (34 11)  (250 427)  (250 427)  routing T_4_26.lc_trk_g3_2 <X> T_4_26.input_2_5
 (35 11)  (251 427)  (251 427)  routing T_4_26.lc_trk_g3_2 <X> T_4_26.input_2_5
 (53 11)  (269 427)  (269 427)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (231 428)  (231 428)  routing T_4_26.rgt_op_1 <X> T_4_26.lc_trk_g3_1
 (17 12)  (233 428)  (233 428)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (234 428)  (234 428)  routing T_4_26.rgt_op_1 <X> T_4_26.lc_trk_g3_1
 (25 12)  (241 428)  (241 428)  routing T_4_26.wire_logic_cluster/lc_2/out <X> T_4_26.lc_trk_g3_2
 (26 12)  (242 428)  (242 428)  routing T_4_26.lc_trk_g2_6 <X> T_4_26.wire_logic_cluster/lc_6/in_0
 (27 12)  (243 428)  (243 428)  routing T_4_26.lc_trk_g3_4 <X> T_4_26.wire_logic_cluster/lc_6/in_1
 (28 12)  (244 428)  (244 428)  routing T_4_26.lc_trk_g3_4 <X> T_4_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (245 428)  (245 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (246 428)  (246 428)  routing T_4_26.lc_trk_g3_4 <X> T_4_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (248 428)  (248 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (249 428)  (249 428)  routing T_4_26.lc_trk_g2_1 <X> T_4_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (252 428)  (252 428)  LC_6 Logic Functioning bit
 (37 12)  (253 428)  (253 428)  LC_6 Logic Functioning bit
 (41 12)  (257 428)  (257 428)  LC_6 Logic Functioning bit
 (42 12)  (258 428)  (258 428)  LC_6 Logic Functioning bit
 (43 12)  (259 428)  (259 428)  LC_6 Logic Functioning bit
 (45 12)  (261 428)  (261 428)  LC_6 Logic Functioning bit
 (50 12)  (266 428)  (266 428)  Cascade bit: LH_LC06_inmux02_5

 (53 12)  (269 428)  (269 428)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (9 13)  (225 429)  (225 429)  routing T_4_26.sp4_v_t_39 <X> T_4_26.sp4_v_b_10
 (10 13)  (226 429)  (226 429)  routing T_4_26.sp4_v_t_39 <X> T_4_26.sp4_v_b_10
 (22 13)  (238 429)  (238 429)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (242 429)  (242 429)  routing T_4_26.lc_trk_g2_6 <X> T_4_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (244 429)  (244 429)  routing T_4_26.lc_trk_g2_6 <X> T_4_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (245 429)  (245 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (252 429)  (252 429)  LC_6 Logic Functioning bit
 (37 13)  (253 429)  (253 429)  LC_6 Logic Functioning bit
 (42 13)  (258 429)  (258 429)  LC_6 Logic Functioning bit
 (43 13)  (259 429)  (259 429)  LC_6 Logic Functioning bit
 (47 13)  (263 429)  (263 429)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (0 14)  (216 430)  (216 430)  routing T_4_26.glb_netwk_6 <X> T_4_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (217 430)  (217 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (223 430)  (223 430)  Column buffer control bit: LH_colbuf_cntl_7

 (21 14)  (237 430)  (237 430)  routing T_4_26.rgt_op_7 <X> T_4_26.lc_trk_g3_7
 (22 14)  (238 430)  (238 430)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (240 430)  (240 430)  routing T_4_26.rgt_op_7 <X> T_4_26.lc_trk_g3_7
 (27 14)  (243 430)  (243 430)  routing T_4_26.lc_trk_g3_1 <X> T_4_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (244 430)  (244 430)  routing T_4_26.lc_trk_g3_1 <X> T_4_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 430)  (245 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (247 430)  (247 430)  routing T_4_26.lc_trk_g2_6 <X> T_4_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (248 430)  (248 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (249 430)  (249 430)  routing T_4_26.lc_trk_g2_6 <X> T_4_26.wire_logic_cluster/lc_7/in_3
 (40 14)  (256 430)  (256 430)  LC_7 Logic Functioning bit
 (42 14)  (258 430)  (258 430)  LC_7 Logic Functioning bit
 (46 14)  (262 430)  (262 430)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (53 14)  (269 430)  (269 430)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (0 15)  (216 431)  (216 431)  routing T_4_26.glb_netwk_6 <X> T_4_26.wire_logic_cluster/lc_7/s_r
 (7 15)  (223 431)  (223 431)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (230 431)  (230 431)  routing T_4_26.sp4_r_v_b_44 <X> T_4_26.lc_trk_g3_4
 (17 15)  (233 431)  (233 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (238 431)  (238 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (31 15)  (247 431)  (247 431)  routing T_4_26.lc_trk_g2_6 <X> T_4_26.wire_logic_cluster/lc_7/in_3
 (40 15)  (256 431)  (256 431)  LC_7 Logic Functioning bit
 (42 15)  (258 431)  (258 431)  LC_7 Logic Functioning bit
 (48 15)  (264 431)  (264 431)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (52 15)  (268 431)  (268 431)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_5_26

 (17 0)  (287 416)  (287 416)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (288 416)  (288 416)  routing T_5_26.wire_logic_cluster/lc_1/out <X> T_5_26.lc_trk_g0_1
 (25 0)  (295 416)  (295 416)  routing T_5_26.sp4_h_r_10 <X> T_5_26.lc_trk_g0_2
 (26 0)  (296 416)  (296 416)  routing T_5_26.lc_trk_g0_6 <X> T_5_26.wire_logic_cluster/lc_0/in_0
 (29 0)  (299 416)  (299 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (301 416)  (301 416)  routing T_5_26.lc_trk_g1_4 <X> T_5_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (302 416)  (302 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (304 416)  (304 416)  routing T_5_26.lc_trk_g1_4 <X> T_5_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (306 416)  (306 416)  LC_0 Logic Functioning bit
 (22 1)  (292 417)  (292 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (293 417)  (293 417)  routing T_5_26.sp4_h_r_10 <X> T_5_26.lc_trk_g0_2
 (24 1)  (294 417)  (294 417)  routing T_5_26.sp4_h_r_10 <X> T_5_26.lc_trk_g0_2
 (26 1)  (296 417)  (296 417)  routing T_5_26.lc_trk_g0_6 <X> T_5_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (299 417)  (299 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (302 417)  (302 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (305 417)  (305 417)  routing T_5_26.lc_trk_g0_2 <X> T_5_26.input_2_0
 (0 2)  (270 418)  (270 418)  routing T_5_26.glb_netwk_7 <X> T_5_26.wire_logic_cluster/lc_7/clk
 (1 2)  (271 418)  (271 418)  routing T_5_26.glb_netwk_7 <X> T_5_26.wire_logic_cluster/lc_7/clk
 (2 2)  (272 418)  (272 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (4 2)  (274 418)  (274 418)  routing T_5_26.sp4_h_r_0 <X> T_5_26.sp4_v_t_37
 (13 2)  (283 418)  (283 418)  routing T_5_26.sp4_h_r_2 <X> T_5_26.sp4_v_t_39
 (21 2)  (291 418)  (291 418)  routing T_5_26.sp4_h_l_2 <X> T_5_26.lc_trk_g0_7
 (22 2)  (292 418)  (292 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (293 418)  (293 418)  routing T_5_26.sp4_h_l_2 <X> T_5_26.lc_trk_g0_7
 (24 2)  (294 418)  (294 418)  routing T_5_26.sp4_h_l_2 <X> T_5_26.lc_trk_g0_7
 (25 2)  (295 418)  (295 418)  routing T_5_26.sp4_h_r_14 <X> T_5_26.lc_trk_g0_6
 (27 2)  (297 418)  (297 418)  routing T_5_26.lc_trk_g3_5 <X> T_5_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (298 418)  (298 418)  routing T_5_26.lc_trk_g3_5 <X> T_5_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (299 418)  (299 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (300 418)  (300 418)  routing T_5_26.lc_trk_g3_5 <X> T_5_26.wire_logic_cluster/lc_1/in_1
 (31 2)  (301 418)  (301 418)  routing T_5_26.lc_trk_g1_5 <X> T_5_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (302 418)  (302 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (304 418)  (304 418)  routing T_5_26.lc_trk_g1_5 <X> T_5_26.wire_logic_cluster/lc_1/in_3
 (40 2)  (310 418)  (310 418)  LC_1 Logic Functioning bit
 (42 2)  (312 418)  (312 418)  LC_1 Logic Functioning bit
 (45 2)  (315 418)  (315 418)  LC_1 Logic Functioning bit
 (0 3)  (270 419)  (270 419)  routing T_5_26.glb_netwk_7 <X> T_5_26.wire_logic_cluster/lc_7/clk
 (5 3)  (275 419)  (275 419)  routing T_5_26.sp4_h_r_0 <X> T_5_26.sp4_v_t_37
 (12 3)  (282 419)  (282 419)  routing T_5_26.sp4_h_r_2 <X> T_5_26.sp4_v_t_39
 (22 3)  (292 419)  (292 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (293 419)  (293 419)  routing T_5_26.sp4_h_r_14 <X> T_5_26.lc_trk_g0_6
 (24 3)  (294 419)  (294 419)  routing T_5_26.sp4_h_r_14 <X> T_5_26.lc_trk_g0_6
 (40 3)  (310 419)  (310 419)  LC_1 Logic Functioning bit
 (42 3)  (312 419)  (312 419)  LC_1 Logic Functioning bit
 (4 4)  (274 420)  (274 420)  routing T_5_26.sp4_v_t_42 <X> T_5_26.sp4_v_b_3
 (6 4)  (276 420)  (276 420)  routing T_5_26.sp4_v_t_42 <X> T_5_26.sp4_v_b_3
 (14 4)  (284 420)  (284 420)  routing T_5_26.sp4_h_r_8 <X> T_5_26.lc_trk_g1_0
 (21 4)  (291 420)  (291 420)  routing T_5_26.lft_op_3 <X> T_5_26.lc_trk_g1_3
 (22 4)  (292 420)  (292 420)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (294 420)  (294 420)  routing T_5_26.lft_op_3 <X> T_5_26.lc_trk_g1_3
 (25 4)  (295 420)  (295 420)  routing T_5_26.sp4_h_r_10 <X> T_5_26.lc_trk_g1_2
 (26 4)  (296 420)  (296 420)  routing T_5_26.lc_trk_g3_5 <X> T_5_26.wire_logic_cluster/lc_2/in_0
 (27 4)  (297 420)  (297 420)  routing T_5_26.lc_trk_g3_4 <X> T_5_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (298 420)  (298 420)  routing T_5_26.lc_trk_g3_4 <X> T_5_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (299 420)  (299 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (300 420)  (300 420)  routing T_5_26.lc_trk_g3_4 <X> T_5_26.wire_logic_cluster/lc_2/in_1
 (36 4)  (306 420)  (306 420)  LC_2 Logic Functioning bit
 (38 4)  (308 420)  (308 420)  LC_2 Logic Functioning bit
 (41 4)  (311 420)  (311 420)  LC_2 Logic Functioning bit
 (43 4)  (313 420)  (313 420)  LC_2 Logic Functioning bit
 (15 5)  (285 421)  (285 421)  routing T_5_26.sp4_h_r_8 <X> T_5_26.lc_trk_g1_0
 (16 5)  (286 421)  (286 421)  routing T_5_26.sp4_h_r_8 <X> T_5_26.lc_trk_g1_0
 (17 5)  (287 421)  (287 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (292 421)  (292 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (293 421)  (293 421)  routing T_5_26.sp4_h_r_10 <X> T_5_26.lc_trk_g1_2
 (24 5)  (294 421)  (294 421)  routing T_5_26.sp4_h_r_10 <X> T_5_26.lc_trk_g1_2
 (27 5)  (297 421)  (297 421)  routing T_5_26.lc_trk_g3_5 <X> T_5_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (298 421)  (298 421)  routing T_5_26.lc_trk_g3_5 <X> T_5_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (299 421)  (299 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (11 6)  (281 422)  (281 422)  routing T_5_26.sp4_v_b_2 <X> T_5_26.sp4_v_t_40
 (12 6)  (282 422)  (282 422)  routing T_5_26.sp4_v_t_46 <X> T_5_26.sp4_h_l_40
 (14 6)  (284 422)  (284 422)  routing T_5_26.sp4_h_l_1 <X> T_5_26.lc_trk_g1_4
 (15 6)  (285 422)  (285 422)  routing T_5_26.lft_op_5 <X> T_5_26.lc_trk_g1_5
 (17 6)  (287 422)  (287 422)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (288 422)  (288 422)  routing T_5_26.lft_op_5 <X> T_5_26.lc_trk_g1_5
 (22 6)  (292 422)  (292 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (293 422)  (293 422)  routing T_5_26.sp4_v_b_23 <X> T_5_26.lc_trk_g1_7
 (24 6)  (294 422)  (294 422)  routing T_5_26.sp4_v_b_23 <X> T_5_26.lc_trk_g1_7
 (27 6)  (297 422)  (297 422)  routing T_5_26.lc_trk_g3_3 <X> T_5_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (298 422)  (298 422)  routing T_5_26.lc_trk_g3_3 <X> T_5_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (299 422)  (299 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (302 422)  (302 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (304 422)  (304 422)  routing T_5_26.lc_trk_g1_3 <X> T_5_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (306 422)  (306 422)  LC_3 Logic Functioning bit
 (38 6)  (308 422)  (308 422)  LC_3 Logic Functioning bit
 (42 6)  (312 422)  (312 422)  LC_3 Logic Functioning bit
 (43 6)  (313 422)  (313 422)  LC_3 Logic Functioning bit
 (45 6)  (315 422)  (315 422)  LC_3 Logic Functioning bit
 (50 6)  (320 422)  (320 422)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (322 422)  (322 422)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (10 7)  (280 423)  (280 423)  routing T_5_26.sp4_h_l_46 <X> T_5_26.sp4_v_t_41
 (11 7)  (281 423)  (281 423)  routing T_5_26.sp4_v_t_46 <X> T_5_26.sp4_h_l_40
 (12 7)  (282 423)  (282 423)  routing T_5_26.sp4_v_b_2 <X> T_5_26.sp4_v_t_40
 (13 7)  (283 423)  (283 423)  routing T_5_26.sp4_v_t_46 <X> T_5_26.sp4_h_l_40
 (15 7)  (285 423)  (285 423)  routing T_5_26.sp4_h_l_1 <X> T_5_26.lc_trk_g1_4
 (16 7)  (286 423)  (286 423)  routing T_5_26.sp4_h_l_1 <X> T_5_26.lc_trk_g1_4
 (17 7)  (287 423)  (287 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (29 7)  (299 423)  (299 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (300 423)  (300 423)  routing T_5_26.lc_trk_g3_3 <X> T_5_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (301 423)  (301 423)  routing T_5_26.lc_trk_g1_3 <X> T_5_26.wire_logic_cluster/lc_3/in_3
 (36 7)  (306 423)  (306 423)  LC_3 Logic Functioning bit
 (38 7)  (308 423)  (308 423)  LC_3 Logic Functioning bit
 (41 7)  (311 423)  (311 423)  LC_3 Logic Functioning bit
 (42 7)  (312 423)  (312 423)  LC_3 Logic Functioning bit
 (43 7)  (313 423)  (313 423)  LC_3 Logic Functioning bit
 (44 7)  (314 423)  (314 423)  LC_3 Logic Functioning bit
 (13 8)  (283 424)  (283 424)  routing T_5_26.sp4_v_t_45 <X> T_5_26.sp4_v_b_8
 (16 8)  (286 424)  (286 424)  routing T_5_26.sp4_v_b_33 <X> T_5_26.lc_trk_g2_1
 (17 8)  (287 424)  (287 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (288 424)  (288 424)  routing T_5_26.sp4_v_b_33 <X> T_5_26.lc_trk_g2_1
 (22 8)  (292 424)  (292 424)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (294 424)  (294 424)  routing T_5_26.tnl_op_3 <X> T_5_26.lc_trk_g2_3
 (26 8)  (296 424)  (296 424)  routing T_5_26.lc_trk_g0_6 <X> T_5_26.wire_logic_cluster/lc_4/in_0
 (27 8)  (297 424)  (297 424)  routing T_5_26.lc_trk_g1_2 <X> T_5_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (299 424)  (299 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (301 424)  (301 424)  routing T_5_26.lc_trk_g1_4 <X> T_5_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (302 424)  (302 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (304 424)  (304 424)  routing T_5_26.lc_trk_g1_4 <X> T_5_26.wire_logic_cluster/lc_4/in_3
 (35 8)  (305 424)  (305 424)  routing T_5_26.lc_trk_g3_5 <X> T_5_26.input_2_4
 (38 8)  (308 424)  (308 424)  LC_4 Logic Functioning bit
 (18 9)  (288 425)  (288 425)  routing T_5_26.sp4_v_b_33 <X> T_5_26.lc_trk_g2_1
 (21 9)  (291 425)  (291 425)  routing T_5_26.tnl_op_3 <X> T_5_26.lc_trk_g2_3
 (26 9)  (296 425)  (296 425)  routing T_5_26.lc_trk_g0_6 <X> T_5_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (299 425)  (299 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (300 425)  (300 425)  routing T_5_26.lc_trk_g1_2 <X> T_5_26.wire_logic_cluster/lc_4/in_1
 (32 9)  (302 425)  (302 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (303 425)  (303 425)  routing T_5_26.lc_trk_g3_5 <X> T_5_26.input_2_4
 (34 9)  (304 425)  (304 425)  routing T_5_26.lc_trk_g3_5 <X> T_5_26.input_2_4
 (27 10)  (297 426)  (297 426)  routing T_5_26.lc_trk_g3_7 <X> T_5_26.wire_logic_cluster/lc_5/in_1
 (28 10)  (298 426)  (298 426)  routing T_5_26.lc_trk_g3_7 <X> T_5_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (299 426)  (299 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (300 426)  (300 426)  routing T_5_26.lc_trk_g3_7 <X> T_5_26.wire_logic_cluster/lc_5/in_1
 (31 10)  (301 426)  (301 426)  routing T_5_26.lc_trk_g0_6 <X> T_5_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (302 426)  (302 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (305 426)  (305 426)  routing T_5_26.lc_trk_g1_4 <X> T_5_26.input_2_5
 (37 10)  (307 426)  (307 426)  LC_5 Logic Functioning bit
 (38 10)  (308 426)  (308 426)  LC_5 Logic Functioning bit
 (39 10)  (309 426)  (309 426)  LC_5 Logic Functioning bit
 (41 10)  (311 426)  (311 426)  LC_5 Logic Functioning bit
 (42 10)  (312 426)  (312 426)  LC_5 Logic Functioning bit
 (43 10)  (313 426)  (313 426)  LC_5 Logic Functioning bit
 (14 11)  (284 427)  (284 427)  routing T_5_26.tnl_op_4 <X> T_5_26.lc_trk_g2_4
 (15 11)  (285 427)  (285 427)  routing T_5_26.tnl_op_4 <X> T_5_26.lc_trk_g2_4
 (17 11)  (287 427)  (287 427)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (28 11)  (298 427)  (298 427)  routing T_5_26.lc_trk_g2_1 <X> T_5_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (299 427)  (299 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (300 427)  (300 427)  routing T_5_26.lc_trk_g3_7 <X> T_5_26.wire_logic_cluster/lc_5/in_1
 (31 11)  (301 427)  (301 427)  routing T_5_26.lc_trk_g0_6 <X> T_5_26.wire_logic_cluster/lc_5/in_3
 (32 11)  (302 427)  (302 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (304 427)  (304 427)  routing T_5_26.lc_trk_g1_4 <X> T_5_26.input_2_5
 (36 11)  (306 427)  (306 427)  LC_5 Logic Functioning bit
 (37 11)  (307 427)  (307 427)  LC_5 Logic Functioning bit
 (38 11)  (308 427)  (308 427)  LC_5 Logic Functioning bit
 (40 11)  (310 427)  (310 427)  LC_5 Logic Functioning bit
 (41 11)  (311 427)  (311 427)  LC_5 Logic Functioning bit
 (42 11)  (312 427)  (312 427)  LC_5 Logic Functioning bit
 (15 12)  (285 428)  (285 428)  routing T_5_26.sp4_h_r_25 <X> T_5_26.lc_trk_g3_1
 (16 12)  (286 428)  (286 428)  routing T_5_26.sp4_h_r_25 <X> T_5_26.lc_trk_g3_1
 (17 12)  (287 428)  (287 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (291 428)  (291 428)  routing T_5_26.wire_logic_cluster/lc_3/out <X> T_5_26.lc_trk_g3_3
 (22 12)  (292 428)  (292 428)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (28 12)  (298 428)  (298 428)  routing T_5_26.lc_trk_g2_3 <X> T_5_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (299 428)  (299 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (302 428)  (302 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (304 428)  (304 428)  routing T_5_26.lc_trk_g1_0 <X> T_5_26.wire_logic_cluster/lc_6/in_3
 (35 12)  (305 428)  (305 428)  routing T_5_26.lc_trk_g2_4 <X> T_5_26.input_2_6
 (37 12)  (307 428)  (307 428)  LC_6 Logic Functioning bit
 (38 12)  (308 428)  (308 428)  LC_6 Logic Functioning bit
 (39 12)  (309 428)  (309 428)  LC_6 Logic Functioning bit
 (41 12)  (311 428)  (311 428)  LC_6 Logic Functioning bit
 (42 12)  (312 428)  (312 428)  LC_6 Logic Functioning bit
 (43 12)  (313 428)  (313 428)  LC_6 Logic Functioning bit
 (18 13)  (288 429)  (288 429)  routing T_5_26.sp4_h_r_25 <X> T_5_26.lc_trk_g3_1
 (26 13)  (296 429)  (296 429)  routing T_5_26.lc_trk_g0_2 <X> T_5_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (299 429)  (299 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (300 429)  (300 429)  routing T_5_26.lc_trk_g2_3 <X> T_5_26.wire_logic_cluster/lc_6/in_1
 (32 13)  (302 429)  (302 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (303 429)  (303 429)  routing T_5_26.lc_trk_g2_4 <X> T_5_26.input_2_6
 (36 13)  (306 429)  (306 429)  LC_6 Logic Functioning bit
 (37 13)  (307 429)  (307 429)  LC_6 Logic Functioning bit
 (39 13)  (309 429)  (309 429)  LC_6 Logic Functioning bit
 (40 13)  (310 429)  (310 429)  LC_6 Logic Functioning bit
 (41 13)  (311 429)  (311 429)  LC_6 Logic Functioning bit
 (43 13)  (313 429)  (313 429)  LC_6 Logic Functioning bit
 (0 14)  (270 430)  (270 430)  routing T_5_26.glb_netwk_6 <X> T_5_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (271 430)  (271 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (277 430)  (277 430)  Column buffer control bit: LH_colbuf_cntl_7

 (16 14)  (286 430)  (286 430)  routing T_5_26.sp4_v_t_16 <X> T_5_26.lc_trk_g3_5
 (17 14)  (287 430)  (287 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (288 430)  (288 430)  routing T_5_26.sp4_v_t_16 <X> T_5_26.lc_trk_g3_5
 (22 14)  (292 430)  (292 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (293 430)  (293 430)  routing T_5_26.sp4_v_b_47 <X> T_5_26.lc_trk_g3_7
 (24 14)  (294 430)  (294 430)  routing T_5_26.sp4_v_b_47 <X> T_5_26.lc_trk_g3_7
 (27 14)  (297 430)  (297 430)  routing T_5_26.lc_trk_g3_1 <X> T_5_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (298 430)  (298 430)  routing T_5_26.lc_trk_g3_1 <X> T_5_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (299 430)  (299 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (301 430)  (301 430)  routing T_5_26.lc_trk_g1_7 <X> T_5_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (302 430)  (302 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (304 430)  (304 430)  routing T_5_26.lc_trk_g1_7 <X> T_5_26.wire_logic_cluster/lc_7/in_3
 (35 14)  (305 430)  (305 430)  routing T_5_26.lc_trk_g0_7 <X> T_5_26.input_2_7
 (0 15)  (270 431)  (270 431)  routing T_5_26.glb_netwk_6 <X> T_5_26.wire_logic_cluster/lc_7/s_r
 (5 15)  (275 431)  (275 431)  routing T_5_26.sp4_h_l_44 <X> T_5_26.sp4_v_t_44
 (7 15)  (277 431)  (277 431)  Column buffer control bit: LH_colbuf_cntl_6

 (9 15)  (279 431)  (279 431)  routing T_5_26.sp4_v_b_10 <X> T_5_26.sp4_v_t_47
 (15 15)  (285 431)  (285 431)  routing T_5_26.sp4_v_t_33 <X> T_5_26.lc_trk_g3_4
 (16 15)  (286 431)  (286 431)  routing T_5_26.sp4_v_t_33 <X> T_5_26.lc_trk_g3_4
 (17 15)  (287 431)  (287 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (27 15)  (297 431)  (297 431)  routing T_5_26.lc_trk_g1_0 <X> T_5_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (299 431)  (299 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (301 431)  (301 431)  routing T_5_26.lc_trk_g1_7 <X> T_5_26.wire_logic_cluster/lc_7/in_3
 (32 15)  (302 431)  (302 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (305 431)  (305 431)  routing T_5_26.lc_trk_g0_7 <X> T_5_26.input_2_7
 (36 15)  (306 431)  (306 431)  LC_7 Logic Functioning bit


RAM_Tile_6_26

 (8 1)  (332 417)  (332 417)  routing T_6_26.sp4_v_t_47 <X> T_6_26.sp4_v_b_1
 (10 1)  (334 417)  (334 417)  routing T_6_26.sp4_v_t_47 <X> T_6_26.sp4_v_b_1
 (9 3)  (333 419)  (333 419)  routing T_6_26.sp4_v_b_5 <X> T_6_26.sp4_v_t_36
 (10 3)  (334 419)  (334 419)  routing T_6_26.sp4_v_b_5 <X> T_6_26.sp4_v_t_36
 (9 11)  (333 427)  (333 427)  routing T_6_26.sp4_v_b_11 <X> T_6_26.sp4_v_t_42
 (10 11)  (334 427)  (334 427)  routing T_6_26.sp4_v_b_11 <X> T_6_26.sp4_v_t_42
 (9 13)  (333 429)  (333 429)  routing T_6_26.sp4_v_t_47 <X> T_6_26.sp4_v_b_10


LogicTile_7_26

 (27 0)  (393 416)  (393 416)  routing T_7_26.lc_trk_g3_0 <X> T_7_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (394 416)  (394 416)  routing T_7_26.lc_trk_g3_0 <X> T_7_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 416)  (395 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (398 416)  (398 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (399 416)  (399 416)  routing T_7_26.lc_trk_g2_3 <X> T_7_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (402 416)  (402 416)  LC_0 Logic Functioning bit
 (37 0)  (403 416)  (403 416)  LC_0 Logic Functioning bit
 (38 0)  (404 416)  (404 416)  LC_0 Logic Functioning bit
 (39 0)  (405 416)  (405 416)  LC_0 Logic Functioning bit
 (44 0)  (410 416)  (410 416)  LC_0 Logic Functioning bit
 (45 0)  (411 416)  (411 416)  LC_0 Logic Functioning bit
 (14 1)  (380 417)  (380 417)  routing T_7_26.sp4_r_v_b_35 <X> T_7_26.lc_trk_g0_0
 (17 1)  (383 417)  (383 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (31 1)  (397 417)  (397 417)  routing T_7_26.lc_trk_g2_3 <X> T_7_26.wire_logic_cluster/lc_0/in_3
 (32 1)  (398 417)  (398 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (40 1)  (406 417)  (406 417)  LC_0 Logic Functioning bit
 (41 1)  (407 417)  (407 417)  LC_0 Logic Functioning bit
 (42 1)  (408 417)  (408 417)  LC_0 Logic Functioning bit
 (43 1)  (409 417)  (409 417)  LC_0 Logic Functioning bit
 (47 1)  (413 417)  (413 417)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (366 418)  (366 418)  routing T_7_26.glb_netwk_7 <X> T_7_26.wire_logic_cluster/lc_7/clk
 (1 2)  (367 418)  (367 418)  routing T_7_26.glb_netwk_7 <X> T_7_26.wire_logic_cluster/lc_7/clk
 (2 2)  (368 418)  (368 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (8 2)  (374 418)  (374 418)  routing T_7_26.sp4_v_t_36 <X> T_7_26.sp4_h_l_36
 (9 2)  (375 418)  (375 418)  routing T_7_26.sp4_v_t_36 <X> T_7_26.sp4_h_l_36
 (27 2)  (393 418)  (393 418)  routing T_7_26.lc_trk_g3_1 <X> T_7_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (394 418)  (394 418)  routing T_7_26.lc_trk_g3_1 <X> T_7_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (395 418)  (395 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (398 418)  (398 418)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (402 418)  (402 418)  LC_1 Logic Functioning bit
 (37 2)  (403 418)  (403 418)  LC_1 Logic Functioning bit
 (38 2)  (404 418)  (404 418)  LC_1 Logic Functioning bit
 (39 2)  (405 418)  (405 418)  LC_1 Logic Functioning bit
 (44 2)  (410 418)  (410 418)  LC_1 Logic Functioning bit
 (45 2)  (411 418)  (411 418)  LC_1 Logic Functioning bit
 (0 3)  (366 419)  (366 419)  routing T_7_26.glb_netwk_7 <X> T_7_26.wire_logic_cluster/lc_7/clk
 (40 3)  (406 419)  (406 419)  LC_1 Logic Functioning bit
 (41 3)  (407 419)  (407 419)  LC_1 Logic Functioning bit
 (42 3)  (408 419)  (408 419)  LC_1 Logic Functioning bit
 (43 3)  (409 419)  (409 419)  LC_1 Logic Functioning bit
 (47 3)  (413 419)  (413 419)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (21 4)  (387 420)  (387 420)  routing T_7_26.wire_logic_cluster/lc_3/out <X> T_7_26.lc_trk_g1_3
 (22 4)  (388 420)  (388 420)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (391 420)  (391 420)  routing T_7_26.wire_logic_cluster/lc_2/out <X> T_7_26.lc_trk_g1_2
 (27 4)  (393 420)  (393 420)  routing T_7_26.lc_trk_g1_2 <X> T_7_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (395 420)  (395 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (398 420)  (398 420)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (402 420)  (402 420)  LC_2 Logic Functioning bit
 (37 4)  (403 420)  (403 420)  LC_2 Logic Functioning bit
 (38 4)  (404 420)  (404 420)  LC_2 Logic Functioning bit
 (39 4)  (405 420)  (405 420)  LC_2 Logic Functioning bit
 (44 4)  (410 420)  (410 420)  LC_2 Logic Functioning bit
 (45 4)  (411 420)  (411 420)  LC_2 Logic Functioning bit
 (22 5)  (388 421)  (388 421)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (396 421)  (396 421)  routing T_7_26.lc_trk_g1_2 <X> T_7_26.wire_logic_cluster/lc_2/in_1
 (40 5)  (406 421)  (406 421)  LC_2 Logic Functioning bit
 (41 5)  (407 421)  (407 421)  LC_2 Logic Functioning bit
 (42 5)  (408 421)  (408 421)  LC_2 Logic Functioning bit
 (43 5)  (409 421)  (409 421)  LC_2 Logic Functioning bit
 (47 5)  (413 421)  (413 421)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (5 6)  (371 422)  (371 422)  routing T_7_26.sp4_v_t_44 <X> T_7_26.sp4_h_l_38
 (17 6)  (383 422)  (383 422)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (384 422)  (384 422)  routing T_7_26.wire_logic_cluster/lc_5/out <X> T_7_26.lc_trk_g1_5
 (25 6)  (391 422)  (391 422)  routing T_7_26.wire_logic_cluster/lc_6/out <X> T_7_26.lc_trk_g1_6
 (27 6)  (393 422)  (393 422)  routing T_7_26.lc_trk_g1_3 <X> T_7_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (395 422)  (395 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (398 422)  (398 422)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (402 422)  (402 422)  LC_3 Logic Functioning bit
 (37 6)  (403 422)  (403 422)  LC_3 Logic Functioning bit
 (38 6)  (404 422)  (404 422)  LC_3 Logic Functioning bit
 (39 6)  (405 422)  (405 422)  LC_3 Logic Functioning bit
 (44 6)  (410 422)  (410 422)  LC_3 Logic Functioning bit
 (45 6)  (411 422)  (411 422)  LC_3 Logic Functioning bit
 (4 7)  (370 423)  (370 423)  routing T_7_26.sp4_v_t_44 <X> T_7_26.sp4_h_l_38
 (6 7)  (372 423)  (372 423)  routing T_7_26.sp4_v_t_44 <X> T_7_26.sp4_h_l_38
 (22 7)  (388 423)  (388 423)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (396 423)  (396 423)  routing T_7_26.lc_trk_g1_3 <X> T_7_26.wire_logic_cluster/lc_3/in_1
 (40 7)  (406 423)  (406 423)  LC_3 Logic Functioning bit
 (41 7)  (407 423)  (407 423)  LC_3 Logic Functioning bit
 (42 7)  (408 423)  (408 423)  LC_3 Logic Functioning bit
 (43 7)  (409 423)  (409 423)  LC_3 Logic Functioning bit
 (47 7)  (413 423)  (413 423)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (7 8)  (373 424)  (373 424)  Column buffer control bit: LH_colbuf_cntl_1

 (22 8)  (388 424)  (388 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (27 8)  (393 424)  (393 424)  routing T_7_26.lc_trk_g3_4 <X> T_7_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (394 424)  (394 424)  routing T_7_26.lc_trk_g3_4 <X> T_7_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (395 424)  (395 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (396 424)  (396 424)  routing T_7_26.lc_trk_g3_4 <X> T_7_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (398 424)  (398 424)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (402 424)  (402 424)  LC_4 Logic Functioning bit
 (37 8)  (403 424)  (403 424)  LC_4 Logic Functioning bit
 (38 8)  (404 424)  (404 424)  LC_4 Logic Functioning bit
 (39 8)  (405 424)  (405 424)  LC_4 Logic Functioning bit
 (44 8)  (410 424)  (410 424)  LC_4 Logic Functioning bit
 (45 8)  (411 424)  (411 424)  LC_4 Logic Functioning bit
 (46 8)  (412 424)  (412 424)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (21 9)  (387 425)  (387 425)  routing T_7_26.sp4_r_v_b_35 <X> T_7_26.lc_trk_g2_3
 (40 9)  (406 425)  (406 425)  LC_4 Logic Functioning bit
 (41 9)  (407 425)  (407 425)  LC_4 Logic Functioning bit
 (42 9)  (408 425)  (408 425)  LC_4 Logic Functioning bit
 (43 9)  (409 425)  (409 425)  LC_4 Logic Functioning bit
 (47 9)  (413 425)  (413 425)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (8 10)  (374 426)  (374 426)  routing T_7_26.sp4_v_t_42 <X> T_7_26.sp4_h_l_42
 (9 10)  (375 426)  (375 426)  routing T_7_26.sp4_v_t_42 <X> T_7_26.sp4_h_l_42
 (27 10)  (393 426)  (393 426)  routing T_7_26.lc_trk_g1_5 <X> T_7_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (395 426)  (395 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (396 426)  (396 426)  routing T_7_26.lc_trk_g1_5 <X> T_7_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (398 426)  (398 426)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (402 426)  (402 426)  LC_5 Logic Functioning bit
 (37 10)  (403 426)  (403 426)  LC_5 Logic Functioning bit
 (38 10)  (404 426)  (404 426)  LC_5 Logic Functioning bit
 (39 10)  (405 426)  (405 426)  LC_5 Logic Functioning bit
 (44 10)  (410 426)  (410 426)  LC_5 Logic Functioning bit
 (45 10)  (411 426)  (411 426)  LC_5 Logic Functioning bit
 (46 10)  (412 426)  (412 426)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (40 11)  (406 427)  (406 427)  LC_5 Logic Functioning bit
 (41 11)  (407 427)  (407 427)  LC_5 Logic Functioning bit
 (42 11)  (408 427)  (408 427)  LC_5 Logic Functioning bit
 (43 11)  (409 427)  (409 427)  LC_5 Logic Functioning bit
 (47 11)  (413 427)  (413 427)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (14 12)  (380 428)  (380 428)  routing T_7_26.wire_logic_cluster/lc_0/out <X> T_7_26.lc_trk_g3_0
 (17 12)  (383 428)  (383 428)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (384 428)  (384 428)  routing T_7_26.wire_logic_cluster/lc_1/out <X> T_7_26.lc_trk_g3_1
 (27 12)  (393 428)  (393 428)  routing T_7_26.lc_trk_g1_6 <X> T_7_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (395 428)  (395 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (396 428)  (396 428)  routing T_7_26.lc_trk_g1_6 <X> T_7_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (398 428)  (398 428)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (402 428)  (402 428)  LC_6 Logic Functioning bit
 (37 12)  (403 428)  (403 428)  LC_6 Logic Functioning bit
 (38 12)  (404 428)  (404 428)  LC_6 Logic Functioning bit
 (39 12)  (405 428)  (405 428)  LC_6 Logic Functioning bit
 (44 12)  (410 428)  (410 428)  LC_6 Logic Functioning bit
 (45 12)  (411 428)  (411 428)  LC_6 Logic Functioning bit
 (7 13)  (373 429)  (373 429)  Column buffer control bit: LH_colbuf_cntl_4

 (17 13)  (383 429)  (383 429)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (396 429)  (396 429)  routing T_7_26.lc_trk_g1_6 <X> T_7_26.wire_logic_cluster/lc_6/in_1
 (40 13)  (406 429)  (406 429)  LC_6 Logic Functioning bit
 (41 13)  (407 429)  (407 429)  LC_6 Logic Functioning bit
 (42 13)  (408 429)  (408 429)  LC_6 Logic Functioning bit
 (43 13)  (409 429)  (409 429)  LC_6 Logic Functioning bit
 (47 13)  (413 429)  (413 429)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (0 14)  (366 430)  (366 430)  routing T_7_26.glb_netwk_4 <X> T_7_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (367 430)  (367 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 14)  (373 430)  (373 430)  Column buffer control bit: LH_colbuf_cntl_7

 (12 14)  (378 430)  (378 430)  routing T_7_26.sp4_v_t_40 <X> T_7_26.sp4_h_l_46
 (14 14)  (380 430)  (380 430)  routing T_7_26.wire_logic_cluster/lc_4/out <X> T_7_26.lc_trk_g3_4
 (21 14)  (387 430)  (387 430)  routing T_7_26.wire_logic_cluster/lc_7/out <X> T_7_26.lc_trk_g3_7
 (22 14)  (388 430)  (388 430)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (393 430)  (393 430)  routing T_7_26.lc_trk_g3_7 <X> T_7_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (394 430)  (394 430)  routing T_7_26.lc_trk_g3_7 <X> T_7_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (395 430)  (395 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (396 430)  (396 430)  routing T_7_26.lc_trk_g3_7 <X> T_7_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (398 430)  (398 430)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (402 430)  (402 430)  LC_7 Logic Functioning bit
 (37 14)  (403 430)  (403 430)  LC_7 Logic Functioning bit
 (38 14)  (404 430)  (404 430)  LC_7 Logic Functioning bit
 (39 14)  (405 430)  (405 430)  LC_7 Logic Functioning bit
 (44 14)  (410 430)  (410 430)  LC_7 Logic Functioning bit
 (45 14)  (411 430)  (411 430)  LC_7 Logic Functioning bit
 (7 15)  (373 431)  (373 431)  Column buffer control bit: LH_colbuf_cntl_6

 (11 15)  (377 431)  (377 431)  routing T_7_26.sp4_v_t_40 <X> T_7_26.sp4_h_l_46
 (13 15)  (379 431)  (379 431)  routing T_7_26.sp4_v_t_40 <X> T_7_26.sp4_h_l_46
 (17 15)  (383 431)  (383 431)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (396 431)  (396 431)  routing T_7_26.lc_trk_g3_7 <X> T_7_26.wire_logic_cluster/lc_7/in_1
 (40 15)  (406 431)  (406 431)  LC_7 Logic Functioning bit
 (41 15)  (407 431)  (407 431)  LC_7 Logic Functioning bit
 (42 15)  (408 431)  (408 431)  LC_7 Logic Functioning bit
 (43 15)  (409 431)  (409 431)  LC_7 Logic Functioning bit
 (47 15)  (413 431)  (413 431)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_8_26

 (12 2)  (432 418)  (432 418)  routing T_8_26.sp4_v_t_39 <X> T_8_26.sp4_h_l_39
 (3 3)  (423 419)  (423 419)  routing T_8_26.sp12_v_b_0 <X> T_8_26.sp12_h_l_23
 (11 3)  (431 419)  (431 419)  routing T_8_26.sp4_v_t_39 <X> T_8_26.sp4_h_l_39
 (7 8)  (427 424)  (427 424)  Column buffer control bit: LH_colbuf_cntl_1

 (7 14)  (427 430)  (427 430)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (427 431)  (427 431)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_9_26

 (7 14)  (481 430)  (481 430)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (481 431)  (481 431)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_26



LogicTile_11_26



LogicTile_12_26



LogicTile_13_26

 (7 15)  (701 431)  (701 431)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_26



LogicTile_15_26



LogicTile_16_26



LogicTile_17_26



LogicTile_18_26



RAM_Tile_19_26

 (3 6)  (1021 422)  (1021 422)  routing T_19_26.sp12_v_b_0 <X> T_19_26.sp12_v_t_23


LogicTile_20_26



LogicTile_21_26



LogicTile_22_26



LogicTile_23_26



LogicTile_24_26



DSP_Tile_25_26



DSP_Tile_0_25

 (13 9)  (13 409)  (13 409)  routing T_0_25.sp4_v_t_38 <X> T_0_25.sp4_h_r_8


LogicTile_1_25

 (12 0)  (66 400)  (66 400)  routing T_1_25.sp4_v_t_39 <X> T_1_25.sp4_h_r_2
 (14 0)  (68 400)  (68 400)  routing T_1_25.sp4_h_l_5 <X> T_1_25.lc_trk_g0_0
 (15 0)  (69 400)  (69 400)  routing T_1_25.sp4_h_l_4 <X> T_1_25.lc_trk_g0_1
 (16 0)  (70 400)  (70 400)  routing T_1_25.sp4_h_l_4 <X> T_1_25.lc_trk_g0_1
 (17 0)  (71 400)  (71 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (72 400)  (72 400)  routing T_1_25.sp4_h_l_4 <X> T_1_25.lc_trk_g0_1
 (26 0)  (80 400)  (80 400)  routing T_1_25.lc_trk_g1_7 <X> T_1_25.wire_logic_cluster/lc_0/in_0
 (28 0)  (82 400)  (82 400)  routing T_1_25.lc_trk_g2_3 <X> T_1_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 400)  (83 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (85 400)  (85 400)  routing T_1_25.lc_trk_g3_6 <X> T_1_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (86 400)  (86 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 400)  (87 400)  routing T_1_25.lc_trk_g3_6 <X> T_1_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (88 400)  (88 400)  routing T_1_25.lc_trk_g3_6 <X> T_1_25.wire_logic_cluster/lc_0/in_3
 (35 0)  (89 400)  (89 400)  routing T_1_25.lc_trk_g3_5 <X> T_1_25.input_2_0
 (36 0)  (90 400)  (90 400)  LC_0 Logic Functioning bit
 (38 0)  (92 400)  (92 400)  LC_0 Logic Functioning bit
 (40 0)  (94 400)  (94 400)  LC_0 Logic Functioning bit
 (41 0)  (95 400)  (95 400)  LC_0 Logic Functioning bit
 (43 0)  (97 400)  (97 400)  LC_0 Logic Functioning bit
 (14 1)  (68 401)  (68 401)  routing T_1_25.sp4_h_l_5 <X> T_1_25.lc_trk_g0_0
 (15 1)  (69 401)  (69 401)  routing T_1_25.sp4_h_l_5 <X> T_1_25.lc_trk_g0_0
 (16 1)  (70 401)  (70 401)  routing T_1_25.sp4_h_l_5 <X> T_1_25.lc_trk_g0_0
 (17 1)  (71 401)  (71 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (18 1)  (72 401)  (72 401)  routing T_1_25.sp4_h_l_4 <X> T_1_25.lc_trk_g0_1
 (22 1)  (76 401)  (76 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (79 401)  (79 401)  routing T_1_25.sp4_r_v_b_33 <X> T_1_25.lc_trk_g0_2
 (26 1)  (80 401)  (80 401)  routing T_1_25.lc_trk_g1_7 <X> T_1_25.wire_logic_cluster/lc_0/in_0
 (27 1)  (81 401)  (81 401)  routing T_1_25.lc_trk_g1_7 <X> T_1_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (83 401)  (83 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (84 401)  (84 401)  routing T_1_25.lc_trk_g2_3 <X> T_1_25.wire_logic_cluster/lc_0/in_1
 (31 1)  (85 401)  (85 401)  routing T_1_25.lc_trk_g3_6 <X> T_1_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (86 401)  (86 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (87 401)  (87 401)  routing T_1_25.lc_trk_g3_5 <X> T_1_25.input_2_0
 (34 1)  (88 401)  (88 401)  routing T_1_25.lc_trk_g3_5 <X> T_1_25.input_2_0
 (38 1)  (92 401)  (92 401)  LC_0 Logic Functioning bit
 (40 1)  (94 401)  (94 401)  LC_0 Logic Functioning bit
 (41 1)  (95 401)  (95 401)  LC_0 Logic Functioning bit
 (42 1)  (96 401)  (96 401)  LC_0 Logic Functioning bit
 (0 2)  (54 402)  (54 402)  routing T_1_25.glb_netwk_7 <X> T_1_25.wire_logic_cluster/lc_7/clk
 (1 2)  (55 402)  (55 402)  routing T_1_25.glb_netwk_7 <X> T_1_25.wire_logic_cluster/lc_7/clk
 (2 2)  (56 402)  (56 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (76 402)  (76 402)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (78 402)  (78 402)  routing T_1_25.bot_op_7 <X> T_1_25.lc_trk_g0_7
 (27 2)  (81 402)  (81 402)  routing T_1_25.lc_trk_g3_1 <X> T_1_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (82 402)  (82 402)  routing T_1_25.lc_trk_g3_1 <X> T_1_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (83 402)  (83 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (86 402)  (86 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (87 402)  (87 402)  routing T_1_25.lc_trk_g2_2 <X> T_1_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (90 402)  (90 402)  LC_1 Logic Functioning bit
 (37 2)  (91 402)  (91 402)  LC_1 Logic Functioning bit
 (50 2)  (104 402)  (104 402)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (54 403)  (54 403)  routing T_1_25.glb_netwk_7 <X> T_1_25.wire_logic_cluster/lc_7/clk
 (15 3)  (69 403)  (69 403)  routing T_1_25.sp4_v_t_9 <X> T_1_25.lc_trk_g0_4
 (16 3)  (70 403)  (70 403)  routing T_1_25.sp4_v_t_9 <X> T_1_25.lc_trk_g0_4
 (17 3)  (71 403)  (71 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (31 3)  (85 403)  (85 403)  routing T_1_25.lc_trk_g2_2 <X> T_1_25.wire_logic_cluster/lc_1/in_3
 (36 3)  (90 403)  (90 403)  LC_1 Logic Functioning bit
 (37 3)  (91 403)  (91 403)  LC_1 Logic Functioning bit
 (16 4)  (70 404)  (70 404)  routing T_1_25.sp4_v_b_9 <X> T_1_25.lc_trk_g1_1
 (17 4)  (71 404)  (71 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (72 404)  (72 404)  routing T_1_25.sp4_v_b_9 <X> T_1_25.lc_trk_g1_1
 (27 4)  (81 404)  (81 404)  routing T_1_25.lc_trk_g1_0 <X> T_1_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (83 404)  (83 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (86 404)  (86 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (87 404)  (87 404)  routing T_1_25.lc_trk_g3_2 <X> T_1_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (88 404)  (88 404)  routing T_1_25.lc_trk_g3_2 <X> T_1_25.wire_logic_cluster/lc_2/in_3
 (35 4)  (89 404)  (89 404)  routing T_1_25.lc_trk_g2_4 <X> T_1_25.input_2_2
 (36 4)  (90 404)  (90 404)  LC_2 Logic Functioning bit
 (38 4)  (92 404)  (92 404)  LC_2 Logic Functioning bit
 (40 4)  (94 404)  (94 404)  LC_2 Logic Functioning bit
 (41 4)  (95 404)  (95 404)  LC_2 Logic Functioning bit
 (43 4)  (97 404)  (97 404)  LC_2 Logic Functioning bit
 (14 5)  (68 405)  (68 405)  routing T_1_25.sp4_h_r_0 <X> T_1_25.lc_trk_g1_0
 (15 5)  (69 405)  (69 405)  routing T_1_25.sp4_h_r_0 <X> T_1_25.lc_trk_g1_0
 (16 5)  (70 405)  (70 405)  routing T_1_25.sp4_h_r_0 <X> T_1_25.lc_trk_g1_0
 (17 5)  (71 405)  (71 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (18 5)  (72 405)  (72 405)  routing T_1_25.sp4_v_b_9 <X> T_1_25.lc_trk_g1_1
 (27 5)  (81 405)  (81 405)  routing T_1_25.lc_trk_g1_1 <X> T_1_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (83 405)  (83 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (85 405)  (85 405)  routing T_1_25.lc_trk_g3_2 <X> T_1_25.wire_logic_cluster/lc_2/in_3
 (32 5)  (86 405)  (86 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (87 405)  (87 405)  routing T_1_25.lc_trk_g2_4 <X> T_1_25.input_2_2
 (38 5)  (92 405)  (92 405)  LC_2 Logic Functioning bit
 (40 5)  (94 405)  (94 405)  LC_2 Logic Functioning bit
 (41 5)  (95 405)  (95 405)  LC_2 Logic Functioning bit
 (42 5)  (96 405)  (96 405)  LC_2 Logic Functioning bit
 (13 6)  (67 406)  (67 406)  routing T_1_25.sp4_h_r_5 <X> T_1_25.sp4_v_t_40
 (22 6)  (76 406)  (76 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (29 6)  (83 406)  (83 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (84 406)  (84 406)  routing T_1_25.lc_trk_g0_4 <X> T_1_25.wire_logic_cluster/lc_3/in_1
 (31 6)  (85 406)  (85 406)  routing T_1_25.lc_trk_g2_4 <X> T_1_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (86 406)  (86 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (87 406)  (87 406)  routing T_1_25.lc_trk_g2_4 <X> T_1_25.wire_logic_cluster/lc_3/in_3
 (35 6)  (89 406)  (89 406)  routing T_1_25.lc_trk_g3_4 <X> T_1_25.input_2_3
 (37 6)  (91 406)  (91 406)  LC_3 Logic Functioning bit
 (39 6)  (93 406)  (93 406)  LC_3 Logic Functioning bit
 (40 6)  (94 406)  (94 406)  LC_3 Logic Functioning bit
 (41 6)  (95 406)  (95 406)  LC_3 Logic Functioning bit
 (42 6)  (96 406)  (96 406)  LC_3 Logic Functioning bit
 (12 7)  (66 407)  (66 407)  routing T_1_25.sp4_h_r_5 <X> T_1_25.sp4_v_t_40
 (26 7)  (80 407)  (80 407)  routing T_1_25.lc_trk_g3_2 <X> T_1_25.wire_logic_cluster/lc_3/in_0
 (27 7)  (81 407)  (81 407)  routing T_1_25.lc_trk_g3_2 <X> T_1_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (82 407)  (82 407)  routing T_1_25.lc_trk_g3_2 <X> T_1_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (83 407)  (83 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (86 407)  (86 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (87 407)  (87 407)  routing T_1_25.lc_trk_g3_4 <X> T_1_25.input_2_3
 (34 7)  (88 407)  (88 407)  routing T_1_25.lc_trk_g3_4 <X> T_1_25.input_2_3
 (39 7)  (93 407)  (93 407)  LC_3 Logic Functioning bit
 (40 7)  (94 407)  (94 407)  LC_3 Logic Functioning bit
 (41 7)  (95 407)  (95 407)  LC_3 Logic Functioning bit
 (43 7)  (97 407)  (97 407)  LC_3 Logic Functioning bit
 (5 8)  (59 408)  (59 408)  routing T_1_25.sp4_v_t_43 <X> T_1_25.sp4_h_r_6
 (15 8)  (69 408)  (69 408)  routing T_1_25.sp4_h_r_33 <X> T_1_25.lc_trk_g2_1
 (16 8)  (70 408)  (70 408)  routing T_1_25.sp4_h_r_33 <X> T_1_25.lc_trk_g2_1
 (17 8)  (71 408)  (71 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (72 408)  (72 408)  routing T_1_25.sp4_h_r_33 <X> T_1_25.lc_trk_g2_1
 (22 8)  (76 408)  (76 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (79 408)  (79 408)  routing T_1_25.wire_logic_cluster/lc_2/out <X> T_1_25.lc_trk_g2_2
 (31 8)  (85 408)  (85 408)  routing T_1_25.lc_trk_g0_7 <X> T_1_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (86 408)  (86 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (38 8)  (92 408)  (92 408)  LC_4 Logic Functioning bit
 (39 8)  (93 408)  (93 408)  LC_4 Logic Functioning bit
 (40 8)  (94 408)  (94 408)  LC_4 Logic Functioning bit
 (41 8)  (95 408)  (95 408)  LC_4 Logic Functioning bit
 (42 8)  (96 408)  (96 408)  LC_4 Logic Functioning bit
 (43 8)  (97 408)  (97 408)  LC_4 Logic Functioning bit
 (50 8)  (104 408)  (104 408)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (76 409)  (76 409)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (80 409)  (80 409)  routing T_1_25.lc_trk_g0_2 <X> T_1_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (83 409)  (83 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (85 409)  (85 409)  routing T_1_25.lc_trk_g0_7 <X> T_1_25.wire_logic_cluster/lc_4/in_3
 (38 9)  (92 409)  (92 409)  LC_4 Logic Functioning bit
 (39 9)  (93 409)  (93 409)  LC_4 Logic Functioning bit
 (40 9)  (94 409)  (94 409)  LC_4 Logic Functioning bit
 (41 9)  (95 409)  (95 409)  LC_4 Logic Functioning bit
 (42 9)  (96 409)  (96 409)  LC_4 Logic Functioning bit
 (43 9)  (97 409)  (97 409)  LC_4 Logic Functioning bit
 (14 10)  (68 410)  (68 410)  routing T_1_25.sp4_h_r_36 <X> T_1_25.lc_trk_g2_4
 (25 10)  (79 410)  (79 410)  routing T_1_25.sp4_v_b_30 <X> T_1_25.lc_trk_g2_6
 (29 10)  (83 410)  (83 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (85 410)  (85 410)  routing T_1_25.lc_trk_g2_4 <X> T_1_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (86 410)  (86 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (87 410)  (87 410)  routing T_1_25.lc_trk_g2_4 <X> T_1_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (90 410)  (90 410)  LC_5 Logic Functioning bit
 (38 10)  (92 410)  (92 410)  LC_5 Logic Functioning bit
 (40 10)  (94 410)  (94 410)  LC_5 Logic Functioning bit
 (41 10)  (95 410)  (95 410)  LC_5 Logic Functioning bit
 (42 10)  (96 410)  (96 410)  LC_5 Logic Functioning bit
 (43 10)  (97 410)  (97 410)  LC_5 Logic Functioning bit
 (15 11)  (69 411)  (69 411)  routing T_1_25.sp4_h_r_36 <X> T_1_25.lc_trk_g2_4
 (16 11)  (70 411)  (70 411)  routing T_1_25.sp4_h_r_36 <X> T_1_25.lc_trk_g2_4
 (17 11)  (71 411)  (71 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (76 411)  (76 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (77 411)  (77 411)  routing T_1_25.sp4_v_b_30 <X> T_1_25.lc_trk_g2_6
 (32 11)  (86 411)  (86 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (87 411)  (87 411)  routing T_1_25.lc_trk_g2_1 <X> T_1_25.input_2_5
 (36 11)  (90 411)  (90 411)  LC_5 Logic Functioning bit
 (38 11)  (92 411)  (92 411)  LC_5 Logic Functioning bit
 (40 11)  (94 411)  (94 411)  LC_5 Logic Functioning bit
 (41 11)  (95 411)  (95 411)  LC_5 Logic Functioning bit
 (42 11)  (96 411)  (96 411)  LC_5 Logic Functioning bit
 (43 11)  (97 411)  (97 411)  LC_5 Logic Functioning bit
 (17 12)  (71 412)  (71 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (28 12)  (82 412)  (82 412)  routing T_1_25.lc_trk_g2_1 <X> T_1_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 412)  (83 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (35 12)  (89 412)  (89 412)  routing T_1_25.lc_trk_g2_4 <X> T_1_25.input_2_6
 (39 12)  (93 412)  (93 412)  LC_6 Logic Functioning bit
 (40 12)  (94 412)  (94 412)  LC_6 Logic Functioning bit
 (22 13)  (76 413)  (76 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (79 413)  (79 413)  routing T_1_25.sp4_r_v_b_42 <X> T_1_25.lc_trk_g3_2
 (29 13)  (83 413)  (83 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (86 413)  (86 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (87 413)  (87 413)  routing T_1_25.lc_trk_g2_4 <X> T_1_25.input_2_6
 (36 13)  (90 413)  (90 413)  LC_6 Logic Functioning bit
 (37 13)  (91 413)  (91 413)  LC_6 Logic Functioning bit
 (39 13)  (93 413)  (93 413)  LC_6 Logic Functioning bit
 (40 13)  (94 413)  (94 413)  LC_6 Logic Functioning bit
 (42 13)  (96 413)  (96 413)  LC_6 Logic Functioning bit
 (43 13)  (97 413)  (97 413)  LC_6 Logic Functioning bit
 (0 14)  (54 414)  (54 414)  routing T_1_25.glb_netwk_6 <X> T_1_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (55 414)  (55 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (68 414)  (68 414)  routing T_1_25.sp4_v_b_36 <X> T_1_25.lc_trk_g3_4
 (15 14)  (69 414)  (69 414)  routing T_1_25.sp4_v_t_32 <X> T_1_25.lc_trk_g3_5
 (16 14)  (70 414)  (70 414)  routing T_1_25.sp4_v_t_32 <X> T_1_25.lc_trk_g3_5
 (17 14)  (71 414)  (71 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (76 414)  (76 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (77 414)  (77 414)  routing T_1_25.sp4_h_r_31 <X> T_1_25.lc_trk_g3_7
 (24 14)  (78 414)  (78 414)  routing T_1_25.sp4_h_r_31 <X> T_1_25.lc_trk_g3_7
 (27 14)  (81 414)  (81 414)  routing T_1_25.lc_trk_g3_7 <X> T_1_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (82 414)  (82 414)  routing T_1_25.lc_trk_g3_7 <X> T_1_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (83 414)  (83 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (84 414)  (84 414)  routing T_1_25.lc_trk_g3_7 <X> T_1_25.wire_logic_cluster/lc_7/in_1
 (31 14)  (85 414)  (85 414)  routing T_1_25.lc_trk_g2_6 <X> T_1_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (86 414)  (86 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (87 414)  (87 414)  routing T_1_25.lc_trk_g2_6 <X> T_1_25.wire_logic_cluster/lc_7/in_3
 (43 14)  (97 414)  (97 414)  LC_7 Logic Functioning bit
 (45 14)  (99 414)  (99 414)  LC_7 Logic Functioning bit
 (50 14)  (104 414)  (104 414)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (105 414)  (105 414)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (54 415)  (54 415)  routing T_1_25.glb_netwk_6 <X> T_1_25.wire_logic_cluster/lc_7/s_r
 (14 15)  (68 415)  (68 415)  routing T_1_25.sp4_v_b_36 <X> T_1_25.lc_trk_g3_4
 (16 15)  (70 415)  (70 415)  routing T_1_25.sp4_v_b_36 <X> T_1_25.lc_trk_g3_4
 (17 15)  (71 415)  (71 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (21 15)  (75 415)  (75 415)  routing T_1_25.sp4_h_r_31 <X> T_1_25.lc_trk_g3_7
 (22 15)  (76 415)  (76 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (77 415)  (77 415)  routing T_1_25.sp4_h_r_30 <X> T_1_25.lc_trk_g3_6
 (24 15)  (78 415)  (78 415)  routing T_1_25.sp4_h_r_30 <X> T_1_25.lc_trk_g3_6
 (25 15)  (79 415)  (79 415)  routing T_1_25.sp4_h_r_30 <X> T_1_25.lc_trk_g3_6
 (29 15)  (83 415)  (83 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (84 415)  (84 415)  routing T_1_25.lc_trk_g3_7 <X> T_1_25.wire_logic_cluster/lc_7/in_1
 (31 15)  (85 415)  (85 415)  routing T_1_25.lc_trk_g2_6 <X> T_1_25.wire_logic_cluster/lc_7/in_3
 (41 15)  (95 415)  (95 415)  LC_7 Logic Functioning bit
 (42 15)  (96 415)  (96 415)  LC_7 Logic Functioning bit
 (43 15)  (97 415)  (97 415)  LC_7 Logic Functioning bit
 (44 15)  (98 415)  (98 415)  LC_7 Logic Functioning bit
 (53 15)  (107 415)  (107 415)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_2_25

 (8 0)  (116 400)  (116 400)  routing T_2_25.sp4_v_b_7 <X> T_2_25.sp4_h_r_1
 (9 0)  (117 400)  (117 400)  routing T_2_25.sp4_v_b_7 <X> T_2_25.sp4_h_r_1
 (10 0)  (118 400)  (118 400)  routing T_2_25.sp4_v_b_7 <X> T_2_25.sp4_h_r_1
 (12 0)  (120 400)  (120 400)  routing T_2_25.sp4_v_b_2 <X> T_2_25.sp4_h_r_2
 (29 0)  (137 400)  (137 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (138 400)  (138 400)  routing T_2_25.lc_trk_g0_5 <X> T_2_25.wire_logic_cluster/lc_0/in_1
 (35 0)  (143 400)  (143 400)  routing T_2_25.lc_trk_g2_4 <X> T_2_25.input_2_0
 (44 0)  (152 400)  (152 400)  LC_0 Logic Functioning bit
 (5 1)  (113 401)  (113 401)  routing T_2_25.sp4_h_r_0 <X> T_2_25.sp4_v_b_0
 (11 1)  (119 401)  (119 401)  routing T_2_25.sp4_v_b_2 <X> T_2_25.sp4_h_r_2
 (32 1)  (140 401)  (140 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (141 401)  (141 401)  routing T_2_25.lc_trk_g2_4 <X> T_2_25.input_2_0
 (8 2)  (116 402)  (116 402)  routing T_2_25.sp4_h_r_5 <X> T_2_25.sp4_h_l_36
 (10 2)  (118 402)  (118 402)  routing T_2_25.sp4_h_r_5 <X> T_2_25.sp4_h_l_36
 (15 2)  (123 402)  (123 402)  routing T_2_25.lft_op_5 <X> T_2_25.lc_trk_g0_5
 (17 2)  (125 402)  (125 402)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (126 402)  (126 402)  routing T_2_25.lft_op_5 <X> T_2_25.lc_trk_g0_5
 (27 2)  (135 402)  (135 402)  routing T_2_25.lc_trk_g1_3 <X> T_2_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 402)  (137 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (140 402)  (140 402)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (144 402)  (144 402)  LC_1 Logic Functioning bit
 (39 2)  (147 402)  (147 402)  LC_1 Logic Functioning bit
 (41 2)  (149 402)  (149 402)  LC_1 Logic Functioning bit
 (42 2)  (150 402)  (150 402)  LC_1 Logic Functioning bit
 (44 2)  (152 402)  (152 402)  LC_1 Logic Functioning bit
 (15 3)  (123 403)  (123 403)  routing T_2_25.bot_op_4 <X> T_2_25.lc_trk_g0_4
 (17 3)  (125 403)  (125 403)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (30 3)  (138 403)  (138 403)  routing T_2_25.lc_trk_g1_3 <X> T_2_25.wire_logic_cluster/lc_1/in_1
 (32 3)  (140 403)  (140 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (142 403)  (142 403)  routing T_2_25.lc_trk_g1_2 <X> T_2_25.input_2_1
 (35 3)  (143 403)  (143 403)  routing T_2_25.lc_trk_g1_2 <X> T_2_25.input_2_1
 (36 3)  (144 403)  (144 403)  LC_1 Logic Functioning bit
 (39 3)  (147 403)  (147 403)  LC_1 Logic Functioning bit
 (41 3)  (149 403)  (149 403)  LC_1 Logic Functioning bit
 (42 3)  (150 403)  (150 403)  LC_1 Logic Functioning bit
 (51 3)  (159 403)  (159 403)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (21 4)  (129 404)  (129 404)  routing T_2_25.sp4_h_r_19 <X> T_2_25.lc_trk_g1_3
 (22 4)  (130 404)  (130 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (131 404)  (131 404)  routing T_2_25.sp4_h_r_19 <X> T_2_25.lc_trk_g1_3
 (24 4)  (132 404)  (132 404)  routing T_2_25.sp4_h_r_19 <X> T_2_25.lc_trk_g1_3
 (25 4)  (133 404)  (133 404)  routing T_2_25.bnr_op_2 <X> T_2_25.lc_trk_g1_2
 (27 4)  (135 404)  (135 404)  routing T_2_25.lc_trk_g3_4 <X> T_2_25.wire_logic_cluster/lc_2/in_1
 (28 4)  (136 404)  (136 404)  routing T_2_25.lc_trk_g3_4 <X> T_2_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 404)  (137 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (138 404)  (138 404)  routing T_2_25.lc_trk_g3_4 <X> T_2_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (140 404)  (140 404)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (144 404)  (144 404)  LC_2 Logic Functioning bit
 (39 4)  (147 404)  (147 404)  LC_2 Logic Functioning bit
 (41 4)  (149 404)  (149 404)  LC_2 Logic Functioning bit
 (42 4)  (150 404)  (150 404)  LC_2 Logic Functioning bit
 (44 4)  (152 404)  (152 404)  LC_2 Logic Functioning bit
 (12 5)  (120 405)  (120 405)  routing T_2_25.sp4_h_r_5 <X> T_2_25.sp4_v_b_5
 (21 5)  (129 405)  (129 405)  routing T_2_25.sp4_h_r_19 <X> T_2_25.lc_trk_g1_3
 (22 5)  (130 405)  (130 405)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (133 405)  (133 405)  routing T_2_25.bnr_op_2 <X> T_2_25.lc_trk_g1_2
 (32 5)  (140 405)  (140 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (141 405)  (141 405)  routing T_2_25.lc_trk_g2_2 <X> T_2_25.input_2_2
 (35 5)  (143 405)  (143 405)  routing T_2_25.lc_trk_g2_2 <X> T_2_25.input_2_2
 (36 5)  (144 405)  (144 405)  LC_2 Logic Functioning bit
 (39 5)  (147 405)  (147 405)  LC_2 Logic Functioning bit
 (41 5)  (149 405)  (149 405)  LC_2 Logic Functioning bit
 (42 5)  (150 405)  (150 405)  LC_2 Logic Functioning bit
 (53 5)  (161 405)  (161 405)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (13 6)  (121 406)  (121 406)  routing T_2_25.sp4_h_r_5 <X> T_2_25.sp4_v_t_40
 (14 6)  (122 406)  (122 406)  routing T_2_25.bnr_op_4 <X> T_2_25.lc_trk_g1_4
 (21 6)  (129 406)  (129 406)  routing T_2_25.sp4_h_l_2 <X> T_2_25.lc_trk_g1_7
 (22 6)  (130 406)  (130 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (131 406)  (131 406)  routing T_2_25.sp4_h_l_2 <X> T_2_25.lc_trk_g1_7
 (24 6)  (132 406)  (132 406)  routing T_2_25.sp4_h_l_2 <X> T_2_25.lc_trk_g1_7
 (27 6)  (135 406)  (135 406)  routing T_2_25.lc_trk_g3_3 <X> T_2_25.wire_logic_cluster/lc_3/in_1
 (28 6)  (136 406)  (136 406)  routing T_2_25.lc_trk_g3_3 <X> T_2_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 406)  (137 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (140 406)  (140 406)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (143 406)  (143 406)  routing T_2_25.lc_trk_g2_5 <X> T_2_25.input_2_3
 (36 6)  (144 406)  (144 406)  LC_3 Logic Functioning bit
 (39 6)  (147 406)  (147 406)  LC_3 Logic Functioning bit
 (41 6)  (149 406)  (149 406)  LC_3 Logic Functioning bit
 (42 6)  (150 406)  (150 406)  LC_3 Logic Functioning bit
 (44 6)  (152 406)  (152 406)  LC_3 Logic Functioning bit
 (8 7)  (116 407)  (116 407)  routing T_2_25.sp4_h_r_10 <X> T_2_25.sp4_v_t_41
 (9 7)  (117 407)  (117 407)  routing T_2_25.sp4_h_r_10 <X> T_2_25.sp4_v_t_41
 (10 7)  (118 407)  (118 407)  routing T_2_25.sp4_h_r_10 <X> T_2_25.sp4_v_t_41
 (12 7)  (120 407)  (120 407)  routing T_2_25.sp4_h_r_5 <X> T_2_25.sp4_v_t_40
 (14 7)  (122 407)  (122 407)  routing T_2_25.bnr_op_4 <X> T_2_25.lc_trk_g1_4
 (17 7)  (125 407)  (125 407)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (30 7)  (138 407)  (138 407)  routing T_2_25.lc_trk_g3_3 <X> T_2_25.wire_logic_cluster/lc_3/in_1
 (32 7)  (140 407)  (140 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (141 407)  (141 407)  routing T_2_25.lc_trk_g2_5 <X> T_2_25.input_2_3
 (36 7)  (144 407)  (144 407)  LC_3 Logic Functioning bit
 (39 7)  (147 407)  (147 407)  LC_3 Logic Functioning bit
 (41 7)  (149 407)  (149 407)  LC_3 Logic Functioning bit
 (42 7)  (150 407)  (150 407)  LC_3 Logic Functioning bit
 (53 7)  (161 407)  (161 407)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (4 8)  (112 408)  (112 408)  routing T_2_25.sp4_v_t_47 <X> T_2_25.sp4_v_b_6
 (6 8)  (114 408)  (114 408)  routing T_2_25.sp4_v_t_47 <X> T_2_25.sp4_v_b_6
 (17 8)  (125 408)  (125 408)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (126 408)  (126 408)  routing T_2_25.bnl_op_1 <X> T_2_25.lc_trk_g2_1
 (22 8)  (130 408)  (130 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (133 408)  (133 408)  routing T_2_25.rgt_op_2 <X> T_2_25.lc_trk_g2_2
 (27 8)  (135 408)  (135 408)  routing T_2_25.lc_trk_g1_4 <X> T_2_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 408)  (137 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (138 408)  (138 408)  routing T_2_25.lc_trk_g1_4 <X> T_2_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (140 408)  (140 408)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (143 408)  (143 408)  routing T_2_25.lc_trk_g3_5 <X> T_2_25.input_2_4
 (36 8)  (144 408)  (144 408)  LC_4 Logic Functioning bit
 (39 8)  (147 408)  (147 408)  LC_4 Logic Functioning bit
 (41 8)  (149 408)  (149 408)  LC_4 Logic Functioning bit
 (42 8)  (150 408)  (150 408)  LC_4 Logic Functioning bit
 (44 8)  (152 408)  (152 408)  LC_4 Logic Functioning bit
 (14 9)  (122 409)  (122 409)  routing T_2_25.sp4_r_v_b_32 <X> T_2_25.lc_trk_g2_0
 (17 9)  (125 409)  (125 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (18 9)  (126 409)  (126 409)  routing T_2_25.bnl_op_1 <X> T_2_25.lc_trk_g2_1
 (22 9)  (130 409)  (130 409)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (132 409)  (132 409)  routing T_2_25.rgt_op_2 <X> T_2_25.lc_trk_g2_2
 (32 9)  (140 409)  (140 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (141 409)  (141 409)  routing T_2_25.lc_trk_g3_5 <X> T_2_25.input_2_4
 (34 9)  (142 409)  (142 409)  routing T_2_25.lc_trk_g3_5 <X> T_2_25.input_2_4
 (36 9)  (144 409)  (144 409)  LC_4 Logic Functioning bit
 (39 9)  (147 409)  (147 409)  LC_4 Logic Functioning bit
 (41 9)  (149 409)  (149 409)  LC_4 Logic Functioning bit
 (42 9)  (150 409)  (150 409)  LC_4 Logic Functioning bit
 (53 9)  (161 409)  (161 409)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (4 10)  (112 410)  (112 410)  routing T_2_25.sp4_h_r_0 <X> T_2_25.sp4_v_t_43
 (6 10)  (114 410)  (114 410)  routing T_2_25.sp4_h_r_0 <X> T_2_25.sp4_v_t_43
 (14 10)  (122 410)  (122 410)  routing T_2_25.sp4_h_r_44 <X> T_2_25.lc_trk_g2_4
 (15 10)  (123 410)  (123 410)  routing T_2_25.rgt_op_5 <X> T_2_25.lc_trk_g2_5
 (17 10)  (125 410)  (125 410)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (126 410)  (126 410)  routing T_2_25.rgt_op_5 <X> T_2_25.lc_trk_g2_5
 (27 10)  (135 410)  (135 410)  routing T_2_25.lc_trk_g1_7 <X> T_2_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 410)  (137 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (138 410)  (138 410)  routing T_2_25.lc_trk_g1_7 <X> T_2_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (140 410)  (140 410)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (144 410)  (144 410)  LC_5 Logic Functioning bit
 (39 10)  (147 410)  (147 410)  LC_5 Logic Functioning bit
 (41 10)  (149 410)  (149 410)  LC_5 Logic Functioning bit
 (42 10)  (150 410)  (150 410)  LC_5 Logic Functioning bit
 (44 10)  (152 410)  (152 410)  LC_5 Logic Functioning bit
 (5 11)  (113 411)  (113 411)  routing T_2_25.sp4_h_r_0 <X> T_2_25.sp4_v_t_43
 (14 11)  (122 411)  (122 411)  routing T_2_25.sp4_h_r_44 <X> T_2_25.lc_trk_g2_4
 (15 11)  (123 411)  (123 411)  routing T_2_25.sp4_h_r_44 <X> T_2_25.lc_trk_g2_4
 (16 11)  (124 411)  (124 411)  routing T_2_25.sp4_h_r_44 <X> T_2_25.lc_trk_g2_4
 (17 11)  (125 411)  (125 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (30 11)  (138 411)  (138 411)  routing T_2_25.lc_trk_g1_7 <X> T_2_25.wire_logic_cluster/lc_5/in_1
 (32 11)  (140 411)  (140 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (141 411)  (141 411)  routing T_2_25.lc_trk_g2_1 <X> T_2_25.input_2_5
 (36 11)  (144 411)  (144 411)  LC_5 Logic Functioning bit
 (39 11)  (147 411)  (147 411)  LC_5 Logic Functioning bit
 (41 11)  (149 411)  (149 411)  LC_5 Logic Functioning bit
 (42 11)  (150 411)  (150 411)  LC_5 Logic Functioning bit
 (53 11)  (161 411)  (161 411)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (12 12)  (120 412)  (120 412)  routing T_2_25.sp4_v_b_11 <X> T_2_25.sp4_h_r_11
 (21 12)  (129 412)  (129 412)  routing T_2_25.rgt_op_3 <X> T_2_25.lc_trk_g3_3
 (22 12)  (130 412)  (130 412)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (132 412)  (132 412)  routing T_2_25.rgt_op_3 <X> T_2_25.lc_trk_g3_3
 (27 12)  (135 412)  (135 412)  routing T_2_25.lc_trk_g3_0 <X> T_2_25.wire_logic_cluster/lc_6/in_1
 (28 12)  (136 412)  (136 412)  routing T_2_25.lc_trk_g3_0 <X> T_2_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (137 412)  (137 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (140 412)  (140 412)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (143 412)  (143 412)  routing T_2_25.lc_trk_g0_4 <X> T_2_25.input_2_6
 (36 12)  (144 412)  (144 412)  LC_6 Logic Functioning bit
 (39 12)  (147 412)  (147 412)  LC_6 Logic Functioning bit
 (41 12)  (149 412)  (149 412)  LC_6 Logic Functioning bit
 (42 12)  (150 412)  (150 412)  LC_6 Logic Functioning bit
 (44 12)  (152 412)  (152 412)  LC_6 Logic Functioning bit
 (51 12)  (159 412)  (159 412)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (9 13)  (117 413)  (117 413)  routing T_2_25.sp4_v_t_39 <X> T_2_25.sp4_v_b_10
 (10 13)  (118 413)  (118 413)  routing T_2_25.sp4_v_t_39 <X> T_2_25.sp4_v_b_10
 (11 13)  (119 413)  (119 413)  routing T_2_25.sp4_v_b_11 <X> T_2_25.sp4_h_r_11
 (14 13)  (122 413)  (122 413)  routing T_2_25.sp4_h_r_24 <X> T_2_25.lc_trk_g3_0
 (15 13)  (123 413)  (123 413)  routing T_2_25.sp4_h_r_24 <X> T_2_25.lc_trk_g3_0
 (16 13)  (124 413)  (124 413)  routing T_2_25.sp4_h_r_24 <X> T_2_25.lc_trk_g3_0
 (17 13)  (125 413)  (125 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (32 13)  (140 413)  (140 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (144 413)  (144 413)  LC_6 Logic Functioning bit
 (39 13)  (147 413)  (147 413)  LC_6 Logic Functioning bit
 (41 13)  (149 413)  (149 413)  LC_6 Logic Functioning bit
 (42 13)  (150 413)  (150 413)  LC_6 Logic Functioning bit
 (15 14)  (123 414)  (123 414)  routing T_2_25.sp4_h_r_45 <X> T_2_25.lc_trk_g3_5
 (16 14)  (124 414)  (124 414)  routing T_2_25.sp4_h_r_45 <X> T_2_25.lc_trk_g3_5
 (17 14)  (125 414)  (125 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (126 414)  (126 414)  routing T_2_25.sp4_h_r_45 <X> T_2_25.lc_trk_g3_5
 (28 14)  (136 414)  (136 414)  routing T_2_25.lc_trk_g2_0 <X> T_2_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 414)  (137 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (140 414)  (140 414)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (144 414)  (144 414)  LC_7 Logic Functioning bit
 (39 14)  (147 414)  (147 414)  LC_7 Logic Functioning bit
 (41 14)  (149 414)  (149 414)  LC_7 Logic Functioning bit
 (42 14)  (150 414)  (150 414)  LC_7 Logic Functioning bit
 (44 14)  (152 414)  (152 414)  LC_7 Logic Functioning bit
 (17 15)  (125 415)  (125 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (126 415)  (126 415)  routing T_2_25.sp4_h_r_45 <X> T_2_25.lc_trk_g3_5
 (32 15)  (140 415)  (140 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (141 415)  (141 415)  routing T_2_25.lc_trk_g2_3 <X> T_2_25.input_2_7
 (35 15)  (143 415)  (143 415)  routing T_2_25.lc_trk_g2_3 <X> T_2_25.input_2_7
 (36 15)  (144 415)  (144 415)  LC_7 Logic Functioning bit
 (39 15)  (147 415)  (147 415)  LC_7 Logic Functioning bit
 (41 15)  (149 415)  (149 415)  LC_7 Logic Functioning bit
 (42 15)  (150 415)  (150 415)  LC_7 Logic Functioning bit
 (51 15)  (159 415)  (159 415)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_3_25

 (26 0)  (188 400)  (188 400)  routing T_3_25.lc_trk_g1_5 <X> T_3_25.wire_logic_cluster/lc_0/in_0
 (27 0)  (189 400)  (189 400)  routing T_3_25.lc_trk_g1_6 <X> T_3_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 400)  (191 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (192 400)  (192 400)  routing T_3_25.lc_trk_g1_6 <X> T_3_25.wire_logic_cluster/lc_0/in_1
 (31 0)  (193 400)  (193 400)  routing T_3_25.lc_trk_g2_7 <X> T_3_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (194 400)  (194 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (195 400)  (195 400)  routing T_3_25.lc_trk_g2_7 <X> T_3_25.wire_logic_cluster/lc_0/in_3
 (35 0)  (197 400)  (197 400)  routing T_3_25.lc_trk_g1_7 <X> T_3_25.input_2_0
 (46 0)  (208 400)  (208 400)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (53 0)  (215 400)  (215 400)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (22 1)  (184 401)  (184 401)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (186 401)  (186 401)  routing T_3_25.top_op_2 <X> T_3_25.lc_trk_g0_2
 (25 1)  (187 401)  (187 401)  routing T_3_25.top_op_2 <X> T_3_25.lc_trk_g0_2
 (27 1)  (189 401)  (189 401)  routing T_3_25.lc_trk_g1_5 <X> T_3_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (191 401)  (191 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (192 401)  (192 401)  routing T_3_25.lc_trk_g1_6 <X> T_3_25.wire_logic_cluster/lc_0/in_1
 (31 1)  (193 401)  (193 401)  routing T_3_25.lc_trk_g2_7 <X> T_3_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (194 401)  (194 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (196 401)  (196 401)  routing T_3_25.lc_trk_g1_7 <X> T_3_25.input_2_0
 (35 1)  (197 401)  (197 401)  routing T_3_25.lc_trk_g1_7 <X> T_3_25.input_2_0
 (36 1)  (198 401)  (198 401)  LC_0 Logic Functioning bit
 (52 1)  (214 401)  (214 401)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (6 2)  (168 402)  (168 402)  routing T_3_25.sp4_v_b_9 <X> T_3_25.sp4_v_t_37
 (15 2)  (177 402)  (177 402)  routing T_3_25.top_op_5 <X> T_3_25.lc_trk_g0_5
 (17 2)  (179 402)  (179 402)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (28 2)  (190 402)  (190 402)  routing T_3_25.lc_trk_g2_2 <X> T_3_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 402)  (191 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (194 402)  (194 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (198 402)  (198 402)  LC_1 Logic Functioning bit
 (37 2)  (199 402)  (199 402)  LC_1 Logic Functioning bit
 (39 2)  (201 402)  (201 402)  LC_1 Logic Functioning bit
 (41 2)  (203 402)  (203 402)  LC_1 Logic Functioning bit
 (50 2)  (212 402)  (212 402)  Cascade bit: LH_LC01_inmux02_5

 (5 3)  (167 403)  (167 403)  routing T_3_25.sp4_v_b_9 <X> T_3_25.sp4_v_t_37
 (18 3)  (180 403)  (180 403)  routing T_3_25.top_op_5 <X> T_3_25.lc_trk_g0_5
 (26 3)  (188 403)  (188 403)  routing T_3_25.lc_trk_g3_2 <X> T_3_25.wire_logic_cluster/lc_1/in_0
 (27 3)  (189 403)  (189 403)  routing T_3_25.lc_trk_g3_2 <X> T_3_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (190 403)  (190 403)  routing T_3_25.lc_trk_g3_2 <X> T_3_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (191 403)  (191 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (192 403)  (192 403)  routing T_3_25.lc_trk_g2_2 <X> T_3_25.wire_logic_cluster/lc_1/in_1
 (31 3)  (193 403)  (193 403)  routing T_3_25.lc_trk_g0_2 <X> T_3_25.wire_logic_cluster/lc_1/in_3
 (38 3)  (200 403)  (200 403)  LC_1 Logic Functioning bit
 (40 3)  (202 403)  (202 403)  LC_1 Logic Functioning bit
 (42 3)  (204 403)  (204 403)  LC_1 Logic Functioning bit
 (43 3)  (205 403)  (205 403)  LC_1 Logic Functioning bit
 (14 4)  (176 404)  (176 404)  routing T_3_25.sp4_h_l_5 <X> T_3_25.lc_trk_g1_0
 (15 4)  (177 404)  (177 404)  routing T_3_25.top_op_1 <X> T_3_25.lc_trk_g1_1
 (17 4)  (179 404)  (179 404)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (183 404)  (183 404)  routing T_3_25.wire_logic_cluster/lc_3/out <X> T_3_25.lc_trk_g1_3
 (22 4)  (184 404)  (184 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (187 404)  (187 404)  routing T_3_25.sp12_h_r_2 <X> T_3_25.lc_trk_g1_2
 (31 4)  (193 404)  (193 404)  routing T_3_25.lc_trk_g0_5 <X> T_3_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (194 404)  (194 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (38 4)  (200 404)  (200 404)  LC_2 Logic Functioning bit
 (39 4)  (201 404)  (201 404)  LC_2 Logic Functioning bit
 (42 4)  (204 404)  (204 404)  LC_2 Logic Functioning bit
 (43 4)  (205 404)  (205 404)  LC_2 Logic Functioning bit
 (50 4)  (212 404)  (212 404)  Cascade bit: LH_LC02_inmux02_5

 (4 5)  (166 405)  (166 405)  routing T_3_25.sp4_v_t_47 <X> T_3_25.sp4_h_r_3
 (14 5)  (176 405)  (176 405)  routing T_3_25.sp4_h_l_5 <X> T_3_25.lc_trk_g1_0
 (15 5)  (177 405)  (177 405)  routing T_3_25.sp4_h_l_5 <X> T_3_25.lc_trk_g1_0
 (16 5)  (178 405)  (178 405)  routing T_3_25.sp4_h_l_5 <X> T_3_25.lc_trk_g1_0
 (17 5)  (179 405)  (179 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (180 405)  (180 405)  routing T_3_25.top_op_1 <X> T_3_25.lc_trk_g1_1
 (22 5)  (184 405)  (184 405)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (186 405)  (186 405)  routing T_3_25.sp12_h_r_2 <X> T_3_25.lc_trk_g1_2
 (25 5)  (187 405)  (187 405)  routing T_3_25.sp12_h_r_2 <X> T_3_25.lc_trk_g1_2
 (38 5)  (200 405)  (200 405)  LC_2 Logic Functioning bit
 (39 5)  (201 405)  (201 405)  LC_2 Logic Functioning bit
 (42 5)  (204 405)  (204 405)  LC_2 Logic Functioning bit
 (43 5)  (205 405)  (205 405)  LC_2 Logic Functioning bit
 (17 6)  (179 406)  (179 406)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (180 406)  (180 406)  routing T_3_25.bnr_op_5 <X> T_3_25.lc_trk_g1_5
 (21 6)  (183 406)  (183 406)  routing T_3_25.bnr_op_7 <X> T_3_25.lc_trk_g1_7
 (22 6)  (184 406)  (184 406)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (187 406)  (187 406)  routing T_3_25.bnr_op_6 <X> T_3_25.lc_trk_g1_6
 (26 6)  (188 406)  (188 406)  routing T_3_25.lc_trk_g2_7 <X> T_3_25.wire_logic_cluster/lc_3/in_0
 (28 6)  (190 406)  (190 406)  routing T_3_25.lc_trk_g2_0 <X> T_3_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (191 406)  (191 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (194 406)  (194 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (196 406)  (196 406)  routing T_3_25.lc_trk_g1_1 <X> T_3_25.wire_logic_cluster/lc_3/in_3
 (41 6)  (203 406)  (203 406)  LC_3 Logic Functioning bit
 (43 6)  (205 406)  (205 406)  LC_3 Logic Functioning bit
 (18 7)  (180 407)  (180 407)  routing T_3_25.bnr_op_5 <X> T_3_25.lc_trk_g1_5
 (21 7)  (183 407)  (183 407)  routing T_3_25.bnr_op_7 <X> T_3_25.lc_trk_g1_7
 (22 7)  (184 407)  (184 407)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (187 407)  (187 407)  routing T_3_25.bnr_op_6 <X> T_3_25.lc_trk_g1_6
 (26 7)  (188 407)  (188 407)  routing T_3_25.lc_trk_g2_7 <X> T_3_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (190 407)  (190 407)  routing T_3_25.lc_trk_g2_7 <X> T_3_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (191 407)  (191 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (36 7)  (198 407)  (198 407)  LC_3 Logic Functioning bit
 (37 7)  (199 407)  (199 407)  LC_3 Logic Functioning bit
 (38 7)  (200 407)  (200 407)  LC_3 Logic Functioning bit
 (39 7)  (201 407)  (201 407)  LC_3 Logic Functioning bit
 (41 7)  (203 407)  (203 407)  LC_3 Logic Functioning bit
 (43 7)  (205 407)  (205 407)  LC_3 Logic Functioning bit
 (27 8)  (189 408)  (189 408)  routing T_3_25.lc_trk_g1_2 <X> T_3_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (191 408)  (191 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (194 408)  (194 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (196 408)  (196 408)  routing T_3_25.lc_trk_g1_0 <X> T_3_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (198 408)  (198 408)  LC_4 Logic Functioning bit
 (37 8)  (199 408)  (199 408)  LC_4 Logic Functioning bit
 (40 8)  (202 408)  (202 408)  LC_4 Logic Functioning bit
 (43 8)  (205 408)  (205 408)  LC_4 Logic Functioning bit
 (15 9)  (177 409)  (177 409)  routing T_3_25.sp4_v_t_29 <X> T_3_25.lc_trk_g2_0
 (16 9)  (178 409)  (178 409)  routing T_3_25.sp4_v_t_29 <X> T_3_25.lc_trk_g2_0
 (17 9)  (179 409)  (179 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (184 409)  (184 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (28 9)  (190 409)  (190 409)  routing T_3_25.lc_trk_g2_0 <X> T_3_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (191 409)  (191 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (192 409)  (192 409)  routing T_3_25.lc_trk_g1_2 <X> T_3_25.wire_logic_cluster/lc_4/in_1
 (32 9)  (194 409)  (194 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (197 409)  (197 409)  routing T_3_25.lc_trk_g0_2 <X> T_3_25.input_2_4
 (38 9)  (200 409)  (200 409)  LC_4 Logic Functioning bit
 (39 9)  (201 409)  (201 409)  LC_4 Logic Functioning bit
 (41 9)  (203 409)  (203 409)  LC_4 Logic Functioning bit
 (42 9)  (204 409)  (204 409)  LC_4 Logic Functioning bit
 (5 10)  (167 410)  (167 410)  routing T_3_25.sp4_v_b_6 <X> T_3_25.sp4_h_l_43
 (8 10)  (170 410)  (170 410)  routing T_3_25.sp4_v_t_42 <X> T_3_25.sp4_h_l_42
 (9 10)  (171 410)  (171 410)  routing T_3_25.sp4_v_t_42 <X> T_3_25.sp4_h_l_42
 (12 10)  (174 410)  (174 410)  routing T_3_25.sp4_v_t_45 <X> T_3_25.sp4_h_l_45
 (15 10)  (177 410)  (177 410)  routing T_3_25.sp4_h_r_45 <X> T_3_25.lc_trk_g2_5
 (16 10)  (178 410)  (178 410)  routing T_3_25.sp4_h_r_45 <X> T_3_25.lc_trk_g2_5
 (17 10)  (179 410)  (179 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (180 410)  (180 410)  routing T_3_25.sp4_h_r_45 <X> T_3_25.lc_trk_g2_5
 (22 10)  (184 410)  (184 410)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (186 410)  (186 410)  routing T_3_25.tnr_op_7 <X> T_3_25.lc_trk_g2_7
 (25 10)  (187 410)  (187 410)  routing T_3_25.sp4_v_b_38 <X> T_3_25.lc_trk_g2_6
 (32 10)  (194 410)  (194 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (196 410)  (196 410)  routing T_3_25.lc_trk_g1_3 <X> T_3_25.wire_logic_cluster/lc_5/in_3
 (38 10)  (200 410)  (200 410)  LC_5 Logic Functioning bit
 (39 10)  (201 410)  (201 410)  LC_5 Logic Functioning bit
 (42 10)  (204 410)  (204 410)  LC_5 Logic Functioning bit
 (43 10)  (205 410)  (205 410)  LC_5 Logic Functioning bit
 (50 10)  (212 410)  (212 410)  Cascade bit: LH_LC05_inmux02_5

 (11 11)  (173 411)  (173 411)  routing T_3_25.sp4_v_t_45 <X> T_3_25.sp4_h_l_45
 (18 11)  (180 411)  (180 411)  routing T_3_25.sp4_h_r_45 <X> T_3_25.lc_trk_g2_5
 (22 11)  (184 411)  (184 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (185 411)  (185 411)  routing T_3_25.sp4_v_b_38 <X> T_3_25.lc_trk_g2_6
 (25 11)  (187 411)  (187 411)  routing T_3_25.sp4_v_b_38 <X> T_3_25.lc_trk_g2_6
 (31 11)  (193 411)  (193 411)  routing T_3_25.lc_trk_g1_3 <X> T_3_25.wire_logic_cluster/lc_5/in_3
 (38 11)  (200 411)  (200 411)  LC_5 Logic Functioning bit
 (39 11)  (201 411)  (201 411)  LC_5 Logic Functioning bit
 (42 11)  (204 411)  (204 411)  LC_5 Logic Functioning bit
 (43 11)  (205 411)  (205 411)  LC_5 Logic Functioning bit
 (28 12)  (190 412)  (190 412)  routing T_3_25.lc_trk_g2_5 <X> T_3_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (191 412)  (191 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (192 412)  (192 412)  routing T_3_25.lc_trk_g2_5 <X> T_3_25.wire_logic_cluster/lc_6/in_1
 (31 12)  (193 412)  (193 412)  routing T_3_25.lc_trk_g2_7 <X> T_3_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (194 412)  (194 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (195 412)  (195 412)  routing T_3_25.lc_trk_g2_7 <X> T_3_25.wire_logic_cluster/lc_6/in_3
 (41 12)  (203 412)  (203 412)  LC_6 Logic Functioning bit
 (43 12)  (205 412)  (205 412)  LC_6 Logic Functioning bit
 (8 13)  (170 413)  (170 413)  routing T_3_25.sp4_h_r_10 <X> T_3_25.sp4_v_b_10
 (22 13)  (184 413)  (184 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (187 413)  (187 413)  routing T_3_25.sp4_r_v_b_42 <X> T_3_25.lc_trk_g3_2
 (27 13)  (189 413)  (189 413)  routing T_3_25.lc_trk_g1_1 <X> T_3_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (191 413)  (191 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (193 413)  (193 413)  routing T_3_25.lc_trk_g2_7 <X> T_3_25.wire_logic_cluster/lc_6/in_3
 (36 13)  (198 413)  (198 413)  LC_6 Logic Functioning bit
 (37 13)  (199 413)  (199 413)  LC_6 Logic Functioning bit
 (38 13)  (200 413)  (200 413)  LC_6 Logic Functioning bit
 (39 13)  (201 413)  (201 413)  LC_6 Logic Functioning bit
 (41 13)  (203 413)  (203 413)  LC_6 Logic Functioning bit
 (43 13)  (205 413)  (205 413)  LC_6 Logic Functioning bit
 (52 13)  (214 413)  (214 413)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (5 14)  (167 414)  (167 414)  routing T_3_25.sp4_v_t_38 <X> T_3_25.sp4_h_l_44
 (26 14)  (188 414)  (188 414)  routing T_3_25.lc_trk_g2_7 <X> T_3_25.wire_logic_cluster/lc_7/in_0
 (28 14)  (190 414)  (190 414)  routing T_3_25.lc_trk_g2_6 <X> T_3_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (191 414)  (191 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (192 414)  (192 414)  routing T_3_25.lc_trk_g2_6 <X> T_3_25.wire_logic_cluster/lc_7/in_1
 (32 14)  (194 414)  (194 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (196 414)  (196 414)  routing T_3_25.lc_trk_g1_1 <X> T_3_25.wire_logic_cluster/lc_7/in_3
 (41 14)  (203 414)  (203 414)  LC_7 Logic Functioning bit
 (43 14)  (205 414)  (205 414)  LC_7 Logic Functioning bit
 (4 15)  (166 415)  (166 415)  routing T_3_25.sp4_v_t_38 <X> T_3_25.sp4_h_l_44
 (6 15)  (168 415)  (168 415)  routing T_3_25.sp4_v_t_38 <X> T_3_25.sp4_h_l_44
 (26 15)  (188 415)  (188 415)  routing T_3_25.lc_trk_g2_7 <X> T_3_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (190 415)  (190 415)  routing T_3_25.lc_trk_g2_7 <X> T_3_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (191 415)  (191 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (192 415)  (192 415)  routing T_3_25.lc_trk_g2_6 <X> T_3_25.wire_logic_cluster/lc_7/in_1
 (36 15)  (198 415)  (198 415)  LC_7 Logic Functioning bit
 (37 15)  (199 415)  (199 415)  LC_7 Logic Functioning bit
 (38 15)  (200 415)  (200 415)  LC_7 Logic Functioning bit
 (39 15)  (201 415)  (201 415)  LC_7 Logic Functioning bit
 (41 15)  (203 415)  (203 415)  LC_7 Logic Functioning bit
 (43 15)  (205 415)  (205 415)  LC_7 Logic Functioning bit
 (52 15)  (214 415)  (214 415)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_4_25

 (12 0)  (228 400)  (228 400)  routing T_4_25.sp4_v_b_8 <X> T_4_25.sp4_h_r_2
 (14 0)  (230 400)  (230 400)  routing T_4_25.wire_logic_cluster/lc_0/out <X> T_4_25.lc_trk_g0_0
 (21 0)  (237 400)  (237 400)  routing T_4_25.wire_logic_cluster/lc_3/out <X> T_4_25.lc_trk_g0_3
 (22 0)  (238 400)  (238 400)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (242 400)  (242 400)  routing T_4_25.lc_trk_g3_5 <X> T_4_25.wire_logic_cluster/lc_0/in_0
 (27 0)  (243 400)  (243 400)  routing T_4_25.lc_trk_g1_0 <X> T_4_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 400)  (245 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (248 400)  (248 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (253 400)  (253 400)  LC_0 Logic Functioning bit
 (39 0)  (255 400)  (255 400)  LC_0 Logic Functioning bit
 (43 0)  (259 400)  (259 400)  LC_0 Logic Functioning bit
 (11 1)  (227 401)  (227 401)  routing T_4_25.sp4_v_b_8 <X> T_4_25.sp4_h_r_2
 (13 1)  (229 401)  (229 401)  routing T_4_25.sp4_v_b_8 <X> T_4_25.sp4_h_r_2
 (17 1)  (233 401)  (233 401)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (238 401)  (238 401)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (240 401)  (240 401)  routing T_4_25.bot_op_2 <X> T_4_25.lc_trk_g0_2
 (27 1)  (243 401)  (243 401)  routing T_4_25.lc_trk_g3_5 <X> T_4_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (244 401)  (244 401)  routing T_4_25.lc_trk_g3_5 <X> T_4_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (245 401)  (245 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (247 401)  (247 401)  routing T_4_25.lc_trk_g0_3 <X> T_4_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (248 401)  (248 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (251 401)  (251 401)  routing T_4_25.lc_trk_g0_2 <X> T_4_25.input_2_0
 (36 1)  (252 401)  (252 401)  LC_0 Logic Functioning bit
 (38 1)  (254 401)  (254 401)  LC_0 Logic Functioning bit
 (0 2)  (216 402)  (216 402)  routing T_4_25.glb_netwk_7 <X> T_4_25.wire_logic_cluster/lc_7/clk
 (1 2)  (217 402)  (217 402)  routing T_4_25.glb_netwk_7 <X> T_4_25.wire_logic_cluster/lc_7/clk
 (2 2)  (218 402)  (218 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (5 2)  (221 402)  (221 402)  routing T_4_25.sp4_v_t_37 <X> T_4_25.sp4_h_l_37
 (22 2)  (238 402)  (238 402)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (240 402)  (240 402)  routing T_4_25.top_op_7 <X> T_4_25.lc_trk_g0_7
 (26 2)  (242 402)  (242 402)  routing T_4_25.lc_trk_g2_5 <X> T_4_25.wire_logic_cluster/lc_1/in_0
 (27 2)  (243 402)  (243 402)  routing T_4_25.lc_trk_g3_1 <X> T_4_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (244 402)  (244 402)  routing T_4_25.lc_trk_g3_1 <X> T_4_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (245 402)  (245 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (247 402)  (247 402)  routing T_4_25.lc_trk_g1_7 <X> T_4_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (248 402)  (248 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (250 402)  (250 402)  routing T_4_25.lc_trk_g1_7 <X> T_4_25.wire_logic_cluster/lc_1/in_3
 (40 2)  (256 402)  (256 402)  LC_1 Logic Functioning bit
 (42 2)  (258 402)  (258 402)  LC_1 Logic Functioning bit
 (0 3)  (216 403)  (216 403)  routing T_4_25.glb_netwk_7 <X> T_4_25.wire_logic_cluster/lc_7/clk
 (6 3)  (222 403)  (222 403)  routing T_4_25.sp4_v_t_37 <X> T_4_25.sp4_h_l_37
 (8 3)  (224 403)  (224 403)  routing T_4_25.sp4_v_b_10 <X> T_4_25.sp4_v_t_36
 (10 3)  (226 403)  (226 403)  routing T_4_25.sp4_v_b_10 <X> T_4_25.sp4_v_t_36
 (17 3)  (233 403)  (233 403)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (21 3)  (237 403)  (237 403)  routing T_4_25.top_op_7 <X> T_4_25.lc_trk_g0_7
 (28 3)  (244 403)  (244 403)  routing T_4_25.lc_trk_g2_5 <X> T_4_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (245 403)  (245 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (247 403)  (247 403)  routing T_4_25.lc_trk_g1_7 <X> T_4_25.wire_logic_cluster/lc_1/in_3
 (47 3)  (263 403)  (263 403)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (267 403)  (267 403)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (5 4)  (221 404)  (221 404)  routing T_4_25.sp4_v_t_38 <X> T_4_25.sp4_h_r_3
 (12 4)  (228 404)  (228 404)  routing T_4_25.sp4_v_b_11 <X> T_4_25.sp4_h_r_5
 (13 4)  (229 404)  (229 404)  routing T_4_25.sp4_v_t_40 <X> T_4_25.sp4_v_b_5
 (17 4)  (233 404)  (233 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (31 4)  (247 404)  (247 404)  routing T_4_25.lc_trk_g0_7 <X> T_4_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (248 404)  (248 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (252 404)  (252 404)  LC_2 Logic Functioning bit
 (37 4)  (253 404)  (253 404)  LC_2 Logic Functioning bit
 (50 4)  (266 404)  (266 404)  Cascade bit: LH_LC02_inmux02_5

 (11 5)  (227 405)  (227 405)  routing T_4_25.sp4_v_b_11 <X> T_4_25.sp4_h_r_5
 (13 5)  (229 405)  (229 405)  routing T_4_25.sp4_v_b_11 <X> T_4_25.sp4_h_r_5
 (15 5)  (231 405)  (231 405)  routing T_4_25.sp4_v_t_5 <X> T_4_25.lc_trk_g1_0
 (16 5)  (232 405)  (232 405)  routing T_4_25.sp4_v_t_5 <X> T_4_25.lc_trk_g1_0
 (17 5)  (233 405)  (233 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (238 405)  (238 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (239 405)  (239 405)  routing T_4_25.sp4_v_b_18 <X> T_4_25.lc_trk_g1_2
 (24 5)  (240 405)  (240 405)  routing T_4_25.sp4_v_b_18 <X> T_4_25.lc_trk_g1_2
 (31 5)  (247 405)  (247 405)  routing T_4_25.lc_trk_g0_7 <X> T_4_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (252 405)  (252 405)  LC_2 Logic Functioning bit
 (37 5)  (253 405)  (253 405)  LC_2 Logic Functioning bit
 (51 5)  (267 405)  (267 405)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (0 6)  (216 406)  (216 406)  routing T_4_25.glb_netwk_6 <X> T_4_25.glb2local_0
 (1 6)  (217 406)  (217 406)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (8 6)  (224 406)  (224 406)  routing T_4_25.sp4_v_t_47 <X> T_4_25.sp4_h_l_41
 (9 6)  (225 406)  (225 406)  routing T_4_25.sp4_v_t_47 <X> T_4_25.sp4_h_l_41
 (10 6)  (226 406)  (226 406)  routing T_4_25.sp4_v_t_47 <X> T_4_25.sp4_h_l_41
 (22 6)  (238 406)  (238 406)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (240 406)  (240 406)  routing T_4_25.bot_op_7 <X> T_4_25.lc_trk_g1_7
 (25 6)  (241 406)  (241 406)  routing T_4_25.sp4_h_r_14 <X> T_4_25.lc_trk_g1_6
 (26 6)  (242 406)  (242 406)  routing T_4_25.lc_trk_g0_7 <X> T_4_25.wire_logic_cluster/lc_3/in_0
 (29 6)  (245 406)  (245 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (247 406)  (247 406)  routing T_4_25.lc_trk_g0_4 <X> T_4_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (248 406)  (248 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (41 6)  (257 406)  (257 406)  LC_3 Logic Functioning bit
 (42 6)  (258 406)  (258 406)  LC_3 Logic Functioning bit
 (43 6)  (259 406)  (259 406)  LC_3 Logic Functioning bit
 (45 6)  (261 406)  (261 406)  LC_3 Logic Functioning bit
 (1 7)  (217 407)  (217 407)  routing T_4_25.glb_netwk_6 <X> T_4_25.glb2local_0
 (11 7)  (227 407)  (227 407)  routing T_4_25.sp4_h_r_9 <X> T_4_25.sp4_h_l_40
 (13 7)  (229 407)  (229 407)  routing T_4_25.sp4_h_r_9 <X> T_4_25.sp4_h_l_40
 (22 7)  (238 407)  (238 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (239 407)  (239 407)  routing T_4_25.sp4_h_r_14 <X> T_4_25.lc_trk_g1_6
 (24 7)  (240 407)  (240 407)  routing T_4_25.sp4_h_r_14 <X> T_4_25.lc_trk_g1_6
 (26 7)  (242 407)  (242 407)  routing T_4_25.lc_trk_g0_7 <X> T_4_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (245 407)  (245 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (248 407)  (248 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (251 407)  (251 407)  routing T_4_25.lc_trk_g0_3 <X> T_4_25.input_2_3
 (43 7)  (259 407)  (259 407)  LC_3 Logic Functioning bit
 (51 7)  (267 407)  (267 407)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (269 407)  (269 407)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (12 8)  (228 408)  (228 408)  routing T_4_25.sp4_v_b_8 <X> T_4_25.sp4_h_r_8
 (15 8)  (231 408)  (231 408)  routing T_4_25.sp4_h_r_25 <X> T_4_25.lc_trk_g2_1
 (16 8)  (232 408)  (232 408)  routing T_4_25.sp4_h_r_25 <X> T_4_25.lc_trk_g2_1
 (17 8)  (233 408)  (233 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (27 8)  (243 408)  (243 408)  routing T_4_25.lc_trk_g1_6 <X> T_4_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 408)  (245 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (246 408)  (246 408)  routing T_4_25.lc_trk_g1_6 <X> T_4_25.wire_logic_cluster/lc_4/in_1
 (31 8)  (247 408)  (247 408)  routing T_4_25.lc_trk_g0_7 <X> T_4_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (248 408)  (248 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (41 8)  (257 408)  (257 408)  LC_4 Logic Functioning bit
 (43 8)  (259 408)  (259 408)  LC_4 Logic Functioning bit
 (46 8)  (262 408)  (262 408)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (11 9)  (227 409)  (227 409)  routing T_4_25.sp4_v_b_8 <X> T_4_25.sp4_h_r_8
 (17 9)  (233 409)  (233 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (18 9)  (234 409)  (234 409)  routing T_4_25.sp4_h_r_25 <X> T_4_25.lc_trk_g2_1
 (27 9)  (243 409)  (243 409)  routing T_4_25.lc_trk_g3_1 <X> T_4_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (244 409)  (244 409)  routing T_4_25.lc_trk_g3_1 <X> T_4_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (245 409)  (245 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (246 409)  (246 409)  routing T_4_25.lc_trk_g1_6 <X> T_4_25.wire_logic_cluster/lc_4/in_1
 (31 9)  (247 409)  (247 409)  routing T_4_25.lc_trk_g0_7 <X> T_4_25.wire_logic_cluster/lc_4/in_3
 (36 9)  (252 409)  (252 409)  LC_4 Logic Functioning bit
 (37 9)  (253 409)  (253 409)  LC_4 Logic Functioning bit
 (38 9)  (254 409)  (254 409)  LC_4 Logic Functioning bit
 (39 9)  (255 409)  (255 409)  LC_4 Logic Functioning bit
 (41 9)  (257 409)  (257 409)  LC_4 Logic Functioning bit
 (43 9)  (259 409)  (259 409)  LC_4 Logic Functioning bit
 (17 10)  (233 410)  (233 410)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (234 410)  (234 410)  routing T_4_25.bnl_op_5 <X> T_4_25.lc_trk_g2_5
 (28 10)  (244 410)  (244 410)  routing T_4_25.lc_trk_g2_0 <X> T_4_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 410)  (245 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (248 410)  (248 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (249 410)  (249 410)  routing T_4_25.lc_trk_g3_3 <X> T_4_25.wire_logic_cluster/lc_5/in_3
 (34 10)  (250 410)  (250 410)  routing T_4_25.lc_trk_g3_3 <X> T_4_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (252 410)  (252 410)  LC_5 Logic Functioning bit
 (38 10)  (254 410)  (254 410)  LC_5 Logic Functioning bit
 (18 11)  (234 411)  (234 411)  routing T_4_25.bnl_op_5 <X> T_4_25.lc_trk_g2_5
 (27 11)  (243 411)  (243 411)  routing T_4_25.lc_trk_g1_0 <X> T_4_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (245 411)  (245 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (247 411)  (247 411)  routing T_4_25.lc_trk_g3_3 <X> T_4_25.wire_logic_cluster/lc_5/in_3
 (36 11)  (252 411)  (252 411)  LC_5 Logic Functioning bit
 (37 11)  (253 411)  (253 411)  LC_5 Logic Functioning bit
 (38 11)  (254 411)  (254 411)  LC_5 Logic Functioning bit
 (39 11)  (255 411)  (255 411)  LC_5 Logic Functioning bit
 (41 11)  (257 411)  (257 411)  LC_5 Logic Functioning bit
 (43 11)  (259 411)  (259 411)  LC_5 Logic Functioning bit
 (15 12)  (231 412)  (231 412)  routing T_4_25.tnl_op_1 <X> T_4_25.lc_trk_g3_1
 (17 12)  (233 412)  (233 412)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (21 12)  (237 412)  (237 412)  routing T_4_25.sp4_h_r_35 <X> T_4_25.lc_trk_g3_3
 (22 12)  (238 412)  (238 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (239 412)  (239 412)  routing T_4_25.sp4_h_r_35 <X> T_4_25.lc_trk_g3_3
 (24 12)  (240 412)  (240 412)  routing T_4_25.sp4_h_r_35 <X> T_4_25.lc_trk_g3_3
 (32 12)  (248 412)  (248 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (249 412)  (249 412)  routing T_4_25.lc_trk_g2_1 <X> T_4_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (252 412)  (252 412)  LC_6 Logic Functioning bit
 (37 12)  (253 412)  (253 412)  LC_6 Logic Functioning bit
 (39 12)  (255 412)  (255 412)  LC_6 Logic Functioning bit
 (43 12)  (259 412)  (259 412)  LC_6 Logic Functioning bit
 (50 12)  (266 412)  (266 412)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (268 412)  (268 412)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (18 13)  (234 413)  (234 413)  routing T_4_25.tnl_op_1 <X> T_4_25.lc_trk_g3_1
 (26 13)  (242 413)  (242 413)  routing T_4_25.lc_trk_g0_2 <X> T_4_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (245 413)  (245 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (252 413)  (252 413)  LC_6 Logic Functioning bit
 (37 13)  (253 413)  (253 413)  LC_6 Logic Functioning bit
 (38 13)  (254 413)  (254 413)  LC_6 Logic Functioning bit
 (42 13)  (258 413)  (258 413)  LC_6 Logic Functioning bit
 (11 14)  (227 414)  (227 414)  routing T_4_25.sp4_v_b_8 <X> T_4_25.sp4_v_t_46
 (17 14)  (233 414)  (233 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (237 414)  (237 414)  routing T_4_25.wire_logic_cluster/lc_7/out <X> T_4_25.lc_trk_g3_7
 (22 14)  (238 414)  (238 414)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (242 414)  (242 414)  routing T_4_25.lc_trk_g0_7 <X> T_4_25.wire_logic_cluster/lc_7/in_0
 (27 14)  (243 414)  (243 414)  routing T_4_25.lc_trk_g1_1 <X> T_4_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 414)  (245 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (247 414)  (247 414)  routing T_4_25.lc_trk_g3_7 <X> T_4_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (248 414)  (248 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (249 414)  (249 414)  routing T_4_25.lc_trk_g3_7 <X> T_4_25.wire_logic_cluster/lc_7/in_3
 (34 14)  (250 414)  (250 414)  routing T_4_25.lc_trk_g3_7 <X> T_4_25.wire_logic_cluster/lc_7/in_3
 (37 14)  (253 414)  (253 414)  LC_7 Logic Functioning bit
 (39 14)  (255 414)  (255 414)  LC_7 Logic Functioning bit
 (45 14)  (261 414)  (261 414)  LC_7 Logic Functioning bit
 (12 15)  (228 415)  (228 415)  routing T_4_25.sp4_v_b_8 <X> T_4_25.sp4_v_t_46
 (26 15)  (242 415)  (242 415)  routing T_4_25.lc_trk_g0_7 <X> T_4_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (245 415)  (245 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (247 415)  (247 415)  routing T_4_25.lc_trk_g3_7 <X> T_4_25.wire_logic_cluster/lc_7/in_3
 (32 15)  (248 415)  (248 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (250 415)  (250 415)  routing T_4_25.lc_trk_g1_2 <X> T_4_25.input_2_7
 (35 15)  (251 415)  (251 415)  routing T_4_25.lc_trk_g1_2 <X> T_4_25.input_2_7
 (37 15)  (253 415)  (253 415)  LC_7 Logic Functioning bit
 (42 15)  (258 415)  (258 415)  LC_7 Logic Functioning bit


LogicTile_5_25

 (25 0)  (295 400)  (295 400)  routing T_5_25.wire_logic_cluster/lc_2/out <X> T_5_25.lc_trk_g0_2
 (26 0)  (296 400)  (296 400)  routing T_5_25.lc_trk_g1_5 <X> T_5_25.wire_logic_cluster/lc_0/in_0
 (29 0)  (299 400)  (299 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (300 400)  (300 400)  routing T_5_25.lc_trk_g0_5 <X> T_5_25.wire_logic_cluster/lc_0/in_1
 (31 0)  (301 400)  (301 400)  routing T_5_25.lc_trk_g3_6 <X> T_5_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (302 400)  (302 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (303 400)  (303 400)  routing T_5_25.lc_trk_g3_6 <X> T_5_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (304 400)  (304 400)  routing T_5_25.lc_trk_g3_6 <X> T_5_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (306 400)  (306 400)  LC_0 Logic Functioning bit
 (40 0)  (310 400)  (310 400)  LC_0 Logic Functioning bit
 (41 0)  (311 400)  (311 400)  LC_0 Logic Functioning bit
 (42 0)  (312 400)  (312 400)  LC_0 Logic Functioning bit
 (43 0)  (313 400)  (313 400)  LC_0 Logic Functioning bit
 (22 1)  (292 401)  (292 401)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (297 401)  (297 401)  routing T_5_25.lc_trk_g1_5 <X> T_5_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (299 401)  (299 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (301 401)  (301 401)  routing T_5_25.lc_trk_g3_6 <X> T_5_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (302 401)  (302 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (303 401)  (303 401)  routing T_5_25.lc_trk_g3_1 <X> T_5_25.input_2_0
 (34 1)  (304 401)  (304 401)  routing T_5_25.lc_trk_g3_1 <X> T_5_25.input_2_0
 (36 1)  (306 401)  (306 401)  LC_0 Logic Functioning bit
 (37 1)  (307 401)  (307 401)  LC_0 Logic Functioning bit
 (38 1)  (308 401)  (308 401)  LC_0 Logic Functioning bit
 (40 1)  (310 401)  (310 401)  LC_0 Logic Functioning bit
 (41 1)  (311 401)  (311 401)  LC_0 Logic Functioning bit
 (42 1)  (312 401)  (312 401)  LC_0 Logic Functioning bit
 (43 1)  (313 401)  (313 401)  LC_0 Logic Functioning bit
 (46 1)  (316 401)  (316 401)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (270 402)  (270 402)  routing T_5_25.glb_netwk_7 <X> T_5_25.wire_logic_cluster/lc_7/clk
 (1 2)  (271 402)  (271 402)  routing T_5_25.glb_netwk_7 <X> T_5_25.wire_logic_cluster/lc_7/clk
 (2 2)  (272 402)  (272 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (4 2)  (274 402)  (274 402)  routing T_5_25.sp4_v_b_0 <X> T_5_25.sp4_v_t_37
 (13 2)  (283 402)  (283 402)  routing T_5_25.sp4_v_b_2 <X> T_5_25.sp4_v_t_39
 (17 2)  (287 402)  (287 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (26 2)  (296 402)  (296 402)  routing T_5_25.lc_trk_g3_4 <X> T_5_25.wire_logic_cluster/lc_1/in_0
 (27 2)  (297 402)  (297 402)  routing T_5_25.lc_trk_g3_1 <X> T_5_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (298 402)  (298 402)  routing T_5_25.lc_trk_g3_1 <X> T_5_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (299 402)  (299 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (301 402)  (301 402)  routing T_5_25.lc_trk_g3_7 <X> T_5_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (302 402)  (302 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (303 402)  (303 402)  routing T_5_25.lc_trk_g3_7 <X> T_5_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (304 402)  (304 402)  routing T_5_25.lc_trk_g3_7 <X> T_5_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (306 402)  (306 402)  LC_1 Logic Functioning bit
 (41 2)  (311 402)  (311 402)  LC_1 Logic Functioning bit
 (45 2)  (315 402)  (315 402)  LC_1 Logic Functioning bit
 (0 3)  (270 403)  (270 403)  routing T_5_25.glb_netwk_7 <X> T_5_25.wire_logic_cluster/lc_7/clk
 (4 3)  (274 403)  (274 403)  routing T_5_25.sp4_v_b_7 <X> T_5_25.sp4_h_l_37
 (8 3)  (278 403)  (278 403)  routing T_5_25.sp4_v_b_10 <X> T_5_25.sp4_v_t_36
 (10 3)  (280 403)  (280 403)  routing T_5_25.sp4_v_b_10 <X> T_5_25.sp4_v_t_36
 (18 3)  (288 403)  (288 403)  routing T_5_25.sp4_r_v_b_29 <X> T_5_25.lc_trk_g0_5
 (27 3)  (297 403)  (297 403)  routing T_5_25.lc_trk_g3_4 <X> T_5_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (298 403)  (298 403)  routing T_5_25.lc_trk_g3_4 <X> T_5_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (299 403)  (299 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (301 403)  (301 403)  routing T_5_25.lc_trk_g3_7 <X> T_5_25.wire_logic_cluster/lc_1/in_3
 (32 3)  (302 403)  (302 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (303 403)  (303 403)  routing T_5_25.lc_trk_g3_0 <X> T_5_25.input_2_1
 (34 3)  (304 403)  (304 403)  routing T_5_25.lc_trk_g3_0 <X> T_5_25.input_2_1
 (36 3)  (306 403)  (306 403)  LC_1 Logic Functioning bit
 (37 3)  (307 403)  (307 403)  LC_1 Logic Functioning bit
 (38 3)  (308 403)  (308 403)  LC_1 Logic Functioning bit
 (40 3)  (310 403)  (310 403)  LC_1 Logic Functioning bit
 (41 3)  (311 403)  (311 403)  LC_1 Logic Functioning bit
 (43 3)  (313 403)  (313 403)  LC_1 Logic Functioning bit
 (44 3)  (314 403)  (314 403)  LC_1 Logic Functioning bit
 (47 3)  (317 403)  (317 403)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (5 4)  (275 404)  (275 404)  routing T_5_25.sp4_v_b_3 <X> T_5_25.sp4_h_r_3
 (10 4)  (280 404)  (280 404)  routing T_5_25.sp4_v_t_46 <X> T_5_25.sp4_h_r_4
 (14 4)  (284 404)  (284 404)  routing T_5_25.sp4_h_l_5 <X> T_5_25.lc_trk_g1_0
 (16 4)  (286 404)  (286 404)  routing T_5_25.sp4_v_b_9 <X> T_5_25.lc_trk_g1_1
 (17 4)  (287 404)  (287 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (288 404)  (288 404)  routing T_5_25.sp4_v_b_9 <X> T_5_25.lc_trk_g1_1
 (27 4)  (297 404)  (297 404)  routing T_5_25.lc_trk_g3_4 <X> T_5_25.wire_logic_cluster/lc_2/in_1
 (28 4)  (298 404)  (298 404)  routing T_5_25.lc_trk_g3_4 <X> T_5_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (299 404)  (299 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (300 404)  (300 404)  routing T_5_25.lc_trk_g3_4 <X> T_5_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (302 404)  (302 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (304 404)  (304 404)  routing T_5_25.lc_trk_g1_0 <X> T_5_25.wire_logic_cluster/lc_2/in_3
 (41 4)  (311 404)  (311 404)  LC_2 Logic Functioning bit
 (43 4)  (313 404)  (313 404)  LC_2 Logic Functioning bit
 (45 4)  (315 404)  (315 404)  LC_2 Logic Functioning bit
 (46 4)  (316 404)  (316 404)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (6 5)  (276 405)  (276 405)  routing T_5_25.sp4_v_b_3 <X> T_5_25.sp4_h_r_3
 (14 5)  (284 405)  (284 405)  routing T_5_25.sp4_h_l_5 <X> T_5_25.lc_trk_g1_0
 (15 5)  (285 405)  (285 405)  routing T_5_25.sp4_h_l_5 <X> T_5_25.lc_trk_g1_0
 (16 5)  (286 405)  (286 405)  routing T_5_25.sp4_h_l_5 <X> T_5_25.lc_trk_g1_0
 (17 5)  (287 405)  (287 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (288 405)  (288 405)  routing T_5_25.sp4_v_b_9 <X> T_5_25.lc_trk_g1_1
 (22 5)  (292 405)  (292 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (293 405)  (293 405)  routing T_5_25.sp4_v_b_18 <X> T_5_25.lc_trk_g1_2
 (24 5)  (294 405)  (294 405)  routing T_5_25.sp4_v_b_18 <X> T_5_25.lc_trk_g1_2
 (26 5)  (296 405)  (296 405)  routing T_5_25.lc_trk_g0_2 <X> T_5_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (299 405)  (299 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (37 5)  (307 405)  (307 405)  LC_2 Logic Functioning bit
 (39 5)  (309 405)  (309 405)  LC_2 Logic Functioning bit
 (40 5)  (310 405)  (310 405)  LC_2 Logic Functioning bit
 (41 5)  (311 405)  (311 405)  LC_2 Logic Functioning bit
 (42 5)  (312 405)  (312 405)  LC_2 Logic Functioning bit
 (43 5)  (313 405)  (313 405)  LC_2 Logic Functioning bit
 (44 5)  (314 405)  (314 405)  LC_2 Logic Functioning bit
 (15 6)  (285 406)  (285 406)  routing T_5_25.sp4_v_b_21 <X> T_5_25.lc_trk_g1_5
 (16 6)  (286 406)  (286 406)  routing T_5_25.sp4_v_b_21 <X> T_5_25.lc_trk_g1_5
 (17 6)  (287 406)  (287 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (291 406)  (291 406)  routing T_5_25.wire_logic_cluster/lc_7/out <X> T_5_25.lc_trk_g1_7
 (22 6)  (292 406)  (292 406)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (298 406)  (298 406)  routing T_5_25.lc_trk_g2_4 <X> T_5_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (299 406)  (299 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (300 406)  (300 406)  routing T_5_25.lc_trk_g2_4 <X> T_5_25.wire_logic_cluster/lc_3/in_1
 (32 6)  (302 406)  (302 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (306 406)  (306 406)  LC_3 Logic Functioning bit
 (37 6)  (307 406)  (307 406)  LC_3 Logic Functioning bit
 (38 6)  (308 406)  (308 406)  LC_3 Logic Functioning bit
 (39 6)  (309 406)  (309 406)  LC_3 Logic Functioning bit
 (40 6)  (310 406)  (310 406)  LC_3 Logic Functioning bit
 (41 6)  (311 406)  (311 406)  LC_3 Logic Functioning bit
 (42 6)  (312 406)  (312 406)  LC_3 Logic Functioning bit
 (43 6)  (313 406)  (313 406)  LC_3 Logic Functioning bit
 (8 7)  (278 407)  (278 407)  routing T_5_25.sp4_v_b_1 <X> T_5_25.sp4_v_t_41
 (10 7)  (280 407)  (280 407)  routing T_5_25.sp4_v_b_1 <X> T_5_25.sp4_v_t_41
 (13 7)  (283 407)  (283 407)  routing T_5_25.sp4_v_b_0 <X> T_5_25.sp4_h_l_40
 (26 7)  (296 407)  (296 407)  routing T_5_25.lc_trk_g3_2 <X> T_5_25.wire_logic_cluster/lc_3/in_0
 (27 7)  (297 407)  (297 407)  routing T_5_25.lc_trk_g3_2 <X> T_5_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (298 407)  (298 407)  routing T_5_25.lc_trk_g3_2 <X> T_5_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (299 407)  (299 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (301 407)  (301 407)  routing T_5_25.lc_trk_g0_2 <X> T_5_25.wire_logic_cluster/lc_3/in_3
 (36 7)  (306 407)  (306 407)  LC_3 Logic Functioning bit
 (37 7)  (307 407)  (307 407)  LC_3 Logic Functioning bit
 (38 7)  (308 407)  (308 407)  LC_3 Logic Functioning bit
 (39 7)  (309 407)  (309 407)  LC_3 Logic Functioning bit
 (41 7)  (311 407)  (311 407)  LC_3 Logic Functioning bit
 (43 7)  (313 407)  (313 407)  LC_3 Logic Functioning bit
 (46 7)  (316 407)  (316 407)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (3 8)  (273 408)  (273 408)  routing T_5_25.sp12_v_t_22 <X> T_5_25.sp12_v_b_1
 (26 8)  (296 408)  (296 408)  routing T_5_25.lc_trk_g2_4 <X> T_5_25.wire_logic_cluster/lc_4/in_0
 (27 8)  (297 408)  (297 408)  routing T_5_25.lc_trk_g3_2 <X> T_5_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (298 408)  (298 408)  routing T_5_25.lc_trk_g3_2 <X> T_5_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (299 408)  (299 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (301 408)  (301 408)  routing T_5_25.lc_trk_g2_5 <X> T_5_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (302 408)  (302 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (303 408)  (303 408)  routing T_5_25.lc_trk_g2_5 <X> T_5_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (306 408)  (306 408)  LC_4 Logic Functioning bit
 (37 8)  (307 408)  (307 408)  LC_4 Logic Functioning bit
 (38 8)  (308 408)  (308 408)  LC_4 Logic Functioning bit
 (39 8)  (309 408)  (309 408)  LC_4 Logic Functioning bit
 (40 8)  (310 408)  (310 408)  LC_4 Logic Functioning bit
 (41 8)  (311 408)  (311 408)  LC_4 Logic Functioning bit
 (42 8)  (312 408)  (312 408)  LC_4 Logic Functioning bit
 (43 8)  (313 408)  (313 408)  LC_4 Logic Functioning bit
 (28 9)  (298 409)  (298 409)  routing T_5_25.lc_trk_g2_4 <X> T_5_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (299 409)  (299 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (300 409)  (300 409)  routing T_5_25.lc_trk_g3_2 <X> T_5_25.wire_logic_cluster/lc_4/in_1
 (36 9)  (306 409)  (306 409)  LC_4 Logic Functioning bit
 (37 9)  (307 409)  (307 409)  LC_4 Logic Functioning bit
 (38 9)  (308 409)  (308 409)  LC_4 Logic Functioning bit
 (39 9)  (309 409)  (309 409)  LC_4 Logic Functioning bit
 (40 9)  (310 409)  (310 409)  LC_4 Logic Functioning bit
 (42 9)  (312 409)  (312 409)  LC_4 Logic Functioning bit
 (51 9)  (321 409)  (321 409)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (11 10)  (281 410)  (281 410)  routing T_5_25.sp4_v_b_5 <X> T_5_25.sp4_v_t_45
 (17 10)  (287 410)  (287 410)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (288 410)  (288 410)  routing T_5_25.wire_logic_cluster/lc_5/out <X> T_5_25.lc_trk_g2_5
 (21 10)  (291 410)  (291 410)  routing T_5_25.sp4_h_r_39 <X> T_5_25.lc_trk_g2_7
 (22 10)  (292 410)  (292 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (293 410)  (293 410)  routing T_5_25.sp4_h_r_39 <X> T_5_25.lc_trk_g2_7
 (24 10)  (294 410)  (294 410)  routing T_5_25.sp4_h_r_39 <X> T_5_25.lc_trk_g2_7
 (26 10)  (296 410)  (296 410)  routing T_5_25.lc_trk_g3_4 <X> T_5_25.wire_logic_cluster/lc_5/in_0
 (27 10)  (297 410)  (297 410)  routing T_5_25.lc_trk_g3_5 <X> T_5_25.wire_logic_cluster/lc_5/in_1
 (28 10)  (298 410)  (298 410)  routing T_5_25.lc_trk_g3_5 <X> T_5_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (299 410)  (299 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (300 410)  (300 410)  routing T_5_25.lc_trk_g3_5 <X> T_5_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (302 410)  (302 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (304 410)  (304 410)  routing T_5_25.lc_trk_g1_1 <X> T_5_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (306 410)  (306 410)  LC_5 Logic Functioning bit
 (41 10)  (311 410)  (311 410)  LC_5 Logic Functioning bit
 (45 10)  (315 410)  (315 410)  LC_5 Logic Functioning bit
 (9 11)  (279 411)  (279 411)  routing T_5_25.sp4_v_b_11 <X> T_5_25.sp4_v_t_42
 (10 11)  (280 411)  (280 411)  routing T_5_25.sp4_v_b_11 <X> T_5_25.sp4_v_t_42
 (12 11)  (282 411)  (282 411)  routing T_5_25.sp4_v_b_5 <X> T_5_25.sp4_v_t_45
 (17 11)  (287 411)  (287 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 11)  (297 411)  (297 411)  routing T_5_25.lc_trk_g3_4 <X> T_5_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (298 411)  (298 411)  routing T_5_25.lc_trk_g3_4 <X> T_5_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (299 411)  (299 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (302 411)  (302 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (304 411)  (304 411)  routing T_5_25.lc_trk_g1_2 <X> T_5_25.input_2_5
 (35 11)  (305 411)  (305 411)  routing T_5_25.lc_trk_g1_2 <X> T_5_25.input_2_5
 (36 11)  (306 411)  (306 411)  LC_5 Logic Functioning bit
 (37 11)  (307 411)  (307 411)  LC_5 Logic Functioning bit
 (38 11)  (308 411)  (308 411)  LC_5 Logic Functioning bit
 (40 11)  (310 411)  (310 411)  LC_5 Logic Functioning bit
 (41 11)  (311 411)  (311 411)  LC_5 Logic Functioning bit
 (43 11)  (313 411)  (313 411)  LC_5 Logic Functioning bit
 (53 11)  (323 411)  (323 411)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (8 12)  (278 412)  (278 412)  routing T_5_25.sp4_v_b_4 <X> T_5_25.sp4_h_r_10
 (9 12)  (279 412)  (279 412)  routing T_5_25.sp4_v_b_4 <X> T_5_25.sp4_h_r_10
 (10 12)  (280 412)  (280 412)  routing T_5_25.sp4_v_b_4 <X> T_5_25.sp4_h_r_10
 (11 12)  (281 412)  (281 412)  routing T_5_25.sp4_h_r_6 <X> T_5_25.sp4_v_b_11
 (17 12)  (287 412)  (287 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (288 412)  (288 412)  routing T_5_25.wire_logic_cluster/lc_1/out <X> T_5_25.lc_trk_g3_1
 (21 12)  (291 412)  (291 412)  routing T_5_25.sp4_v_t_14 <X> T_5_25.lc_trk_g3_3
 (22 12)  (292 412)  (292 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (293 412)  (293 412)  routing T_5_25.sp4_v_t_14 <X> T_5_25.lc_trk_g3_3
 (25 12)  (295 412)  (295 412)  routing T_5_25.bnl_op_2 <X> T_5_25.lc_trk_g3_2
 (17 13)  (287 413)  (287 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (292 413)  (292 413)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (295 413)  (295 413)  routing T_5_25.bnl_op_2 <X> T_5_25.lc_trk_g3_2
 (0 14)  (270 414)  (270 414)  routing T_5_25.glb_netwk_6 <X> T_5_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (271 414)  (271 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (287 414)  (287 414)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (288 414)  (288 414)  routing T_5_25.wire_logic_cluster/lc_5/out <X> T_5_25.lc_trk_g3_5
 (22 14)  (292 414)  (292 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (296 414)  (296 414)  routing T_5_25.lc_trk_g2_7 <X> T_5_25.wire_logic_cluster/lc_7/in_0
 (27 14)  (297 414)  (297 414)  routing T_5_25.lc_trk_g3_3 <X> T_5_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (298 414)  (298 414)  routing T_5_25.lc_trk_g3_3 <X> T_5_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (299 414)  (299 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (301 414)  (301 414)  routing T_5_25.lc_trk_g1_7 <X> T_5_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (302 414)  (302 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (304 414)  (304 414)  routing T_5_25.lc_trk_g1_7 <X> T_5_25.wire_logic_cluster/lc_7/in_3
 (35 14)  (305 414)  (305 414)  routing T_5_25.lc_trk_g3_4 <X> T_5_25.input_2_7
 (36 14)  (306 414)  (306 414)  LC_7 Logic Functioning bit
 (37 14)  (307 414)  (307 414)  LC_7 Logic Functioning bit
 (38 14)  (308 414)  (308 414)  LC_7 Logic Functioning bit
 (39 14)  (309 414)  (309 414)  LC_7 Logic Functioning bit
 (42 14)  (312 414)  (312 414)  LC_7 Logic Functioning bit
 (43 14)  (313 414)  (313 414)  LC_7 Logic Functioning bit
 (45 14)  (315 414)  (315 414)  LC_7 Logic Functioning bit
 (47 14)  (317 414)  (317 414)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (321 414)  (321 414)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (270 415)  (270 415)  routing T_5_25.glb_netwk_6 <X> T_5_25.wire_logic_cluster/lc_7/s_r
 (14 15)  (284 415)  (284 415)  routing T_5_25.sp4_r_v_b_44 <X> T_5_25.lc_trk_g3_4
 (17 15)  (287 415)  (287 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (291 415)  (291 415)  routing T_5_25.sp4_r_v_b_47 <X> T_5_25.lc_trk_g3_7
 (22 15)  (292 415)  (292 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (295 415)  (295 415)  routing T_5_25.sp4_r_v_b_46 <X> T_5_25.lc_trk_g3_6
 (26 15)  (296 415)  (296 415)  routing T_5_25.lc_trk_g2_7 <X> T_5_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (298 415)  (298 415)  routing T_5_25.lc_trk_g2_7 <X> T_5_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (299 415)  (299 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (300 415)  (300 415)  routing T_5_25.lc_trk_g3_3 <X> T_5_25.wire_logic_cluster/lc_7/in_1
 (31 15)  (301 415)  (301 415)  routing T_5_25.lc_trk_g1_7 <X> T_5_25.wire_logic_cluster/lc_7/in_3
 (32 15)  (302 415)  (302 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (303 415)  (303 415)  routing T_5_25.lc_trk_g3_4 <X> T_5_25.input_2_7
 (34 15)  (304 415)  (304 415)  routing T_5_25.lc_trk_g3_4 <X> T_5_25.input_2_7
 (38 15)  (308 415)  (308 415)  LC_7 Logic Functioning bit
 (39 15)  (309 415)  (309 415)  LC_7 Logic Functioning bit


RAM_Tile_6_25

 (6 2)  (330 402)  (330 402)  routing T_6_25.sp4_v_b_9 <X> T_6_25.sp4_v_t_37
 (5 3)  (329 403)  (329 403)  routing T_6_25.sp4_v_b_9 <X> T_6_25.sp4_v_t_37
 (4 6)  (328 406)  (328 406)  routing T_6_25.sp4_v_b_3 <X> T_6_25.sp4_v_t_38
 (8 7)  (332 407)  (332 407)  routing T_6_25.sp4_v_b_1 <X> T_6_25.sp4_v_t_41
 (10 7)  (334 407)  (334 407)  routing T_6_25.sp4_v_b_1 <X> T_6_25.sp4_v_t_41
 (13 14)  (337 414)  (337 414)  routing T_6_25.sp4_v_b_11 <X> T_6_25.sp4_v_t_46


LogicTile_7_25

 (14 0)  (380 400)  (380 400)  routing T_7_25.bnr_op_0 <X> T_7_25.lc_trk_g0_0
 (21 0)  (387 400)  (387 400)  routing T_7_25.wire_logic_cluster/lc_3/out <X> T_7_25.lc_trk_g0_3
 (22 0)  (388 400)  (388 400)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (391 400)  (391 400)  routing T_7_25.wire_logic_cluster/lc_2/out <X> T_7_25.lc_trk_g0_2
 (26 0)  (392 400)  (392 400)  routing T_7_25.lc_trk_g1_7 <X> T_7_25.wire_logic_cluster/lc_0/in_0
 (28 0)  (394 400)  (394 400)  routing T_7_25.lc_trk_g2_1 <X> T_7_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 400)  (395 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (397 400)  (397 400)  routing T_7_25.lc_trk_g1_6 <X> T_7_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (398 400)  (398 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (400 400)  (400 400)  routing T_7_25.lc_trk_g1_6 <X> T_7_25.wire_logic_cluster/lc_0/in_3
 (37 0)  (403 400)  (403 400)  LC_0 Logic Functioning bit
 (38 0)  (404 400)  (404 400)  LC_0 Logic Functioning bit
 (39 0)  (405 400)  (405 400)  LC_0 Logic Functioning bit
 (41 0)  (407 400)  (407 400)  LC_0 Logic Functioning bit
 (42 0)  (408 400)  (408 400)  LC_0 Logic Functioning bit
 (43 0)  (409 400)  (409 400)  LC_0 Logic Functioning bit
 (14 1)  (380 401)  (380 401)  routing T_7_25.bnr_op_0 <X> T_7_25.lc_trk_g0_0
 (17 1)  (383 401)  (383 401)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (22 1)  (388 401)  (388 401)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (392 401)  (392 401)  routing T_7_25.lc_trk_g1_7 <X> T_7_25.wire_logic_cluster/lc_0/in_0
 (27 1)  (393 401)  (393 401)  routing T_7_25.lc_trk_g1_7 <X> T_7_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (395 401)  (395 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (397 401)  (397 401)  routing T_7_25.lc_trk_g1_6 <X> T_7_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (398 401)  (398 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (401 401)  (401 401)  routing T_7_25.lc_trk_g0_2 <X> T_7_25.input_2_0
 (36 1)  (402 401)  (402 401)  LC_0 Logic Functioning bit
 (37 1)  (403 401)  (403 401)  LC_0 Logic Functioning bit
 (39 1)  (405 401)  (405 401)  LC_0 Logic Functioning bit
 (40 1)  (406 401)  (406 401)  LC_0 Logic Functioning bit
 (41 1)  (407 401)  (407 401)  LC_0 Logic Functioning bit
 (43 1)  (409 401)  (409 401)  LC_0 Logic Functioning bit
 (51 1)  (417 401)  (417 401)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (366 402)  (366 402)  routing T_7_25.glb_netwk_7 <X> T_7_25.wire_logic_cluster/lc_7/clk
 (1 2)  (367 402)  (367 402)  routing T_7_25.glb_netwk_7 <X> T_7_25.wire_logic_cluster/lc_7/clk
 (2 2)  (368 402)  (368 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (387 402)  (387 402)  routing T_7_25.sp4_v_b_15 <X> T_7_25.lc_trk_g0_7
 (22 2)  (388 402)  (388 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (389 402)  (389 402)  routing T_7_25.sp4_v_b_15 <X> T_7_25.lc_trk_g0_7
 (25 2)  (391 402)  (391 402)  routing T_7_25.bnr_op_6 <X> T_7_25.lc_trk_g0_6
 (27 2)  (393 402)  (393 402)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (394 402)  (394 402)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (395 402)  (395 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (396 402)  (396 402)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.wire_logic_cluster/lc_1/in_1
 (31 2)  (397 402)  (397 402)  routing T_7_25.lc_trk_g0_6 <X> T_7_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (398 402)  (398 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (402 402)  (402 402)  LC_1 Logic Functioning bit
 (38 2)  (404 402)  (404 402)  LC_1 Logic Functioning bit
 (45 2)  (411 402)  (411 402)  LC_1 Logic Functioning bit
 (0 3)  (366 403)  (366 403)  routing T_7_25.glb_netwk_7 <X> T_7_25.wire_logic_cluster/lc_7/clk
 (21 3)  (387 403)  (387 403)  routing T_7_25.sp4_v_b_15 <X> T_7_25.lc_trk_g0_7
 (22 3)  (388 403)  (388 403)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (391 403)  (391 403)  routing T_7_25.bnr_op_6 <X> T_7_25.lc_trk_g0_6
 (26 3)  (392 403)  (392 403)  routing T_7_25.lc_trk_g2_3 <X> T_7_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (394 403)  (394 403)  routing T_7_25.lc_trk_g2_3 <X> T_7_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (395 403)  (395 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (396 403)  (396 403)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.wire_logic_cluster/lc_1/in_1
 (31 3)  (397 403)  (397 403)  routing T_7_25.lc_trk_g0_6 <X> T_7_25.wire_logic_cluster/lc_1/in_3
 (36 3)  (402 403)  (402 403)  LC_1 Logic Functioning bit
 (37 3)  (403 403)  (403 403)  LC_1 Logic Functioning bit
 (38 3)  (404 403)  (404 403)  LC_1 Logic Functioning bit
 (39 3)  (405 403)  (405 403)  LC_1 Logic Functioning bit
 (40 3)  (406 403)  (406 403)  LC_1 Logic Functioning bit
 (42 3)  (408 403)  (408 403)  LC_1 Logic Functioning bit
 (0 4)  (366 404)  (366 404)  routing T_7_25.lc_trk_g3_3 <X> T_7_25.wire_logic_cluster/lc_7/cen
 (1 4)  (367 404)  (367 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (380 404)  (380 404)  routing T_7_25.sp4_v_b_8 <X> T_7_25.lc_trk_g1_0
 (22 4)  (388 404)  (388 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (28 4)  (394 404)  (394 404)  routing T_7_25.lc_trk_g2_5 <X> T_7_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (395 404)  (395 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (396 404)  (396 404)  routing T_7_25.lc_trk_g2_5 <X> T_7_25.wire_logic_cluster/lc_2/in_1
 (31 4)  (397 404)  (397 404)  routing T_7_25.lc_trk_g3_6 <X> T_7_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (398 404)  (398 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (399 404)  (399 404)  routing T_7_25.lc_trk_g3_6 <X> T_7_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (400 404)  (400 404)  routing T_7_25.lc_trk_g3_6 <X> T_7_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (402 404)  (402 404)  LC_2 Logic Functioning bit
 (37 4)  (403 404)  (403 404)  LC_2 Logic Functioning bit
 (38 4)  (404 404)  (404 404)  LC_2 Logic Functioning bit
 (39 4)  (405 404)  (405 404)  LC_2 Logic Functioning bit
 (41 4)  (407 404)  (407 404)  LC_2 Logic Functioning bit
 (43 4)  (409 404)  (409 404)  LC_2 Logic Functioning bit
 (45 4)  (411 404)  (411 404)  LC_2 Logic Functioning bit
 (0 5)  (366 405)  (366 405)  routing T_7_25.lc_trk_g3_3 <X> T_7_25.wire_logic_cluster/lc_7/cen
 (1 5)  (367 405)  (367 405)  routing T_7_25.lc_trk_g3_3 <X> T_7_25.wire_logic_cluster/lc_7/cen
 (14 5)  (380 405)  (380 405)  routing T_7_25.sp4_v_b_8 <X> T_7_25.lc_trk_g1_0
 (16 5)  (382 405)  (382 405)  routing T_7_25.sp4_v_b_8 <X> T_7_25.lc_trk_g1_0
 (17 5)  (383 405)  (383 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (21 5)  (387 405)  (387 405)  routing T_7_25.sp4_r_v_b_27 <X> T_7_25.lc_trk_g1_3
 (26 5)  (392 405)  (392 405)  routing T_7_25.lc_trk_g1_3 <X> T_7_25.wire_logic_cluster/lc_2/in_0
 (27 5)  (393 405)  (393 405)  routing T_7_25.lc_trk_g1_3 <X> T_7_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (395 405)  (395 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (397 405)  (397 405)  routing T_7_25.lc_trk_g3_6 <X> T_7_25.wire_logic_cluster/lc_2/in_3
 (37 5)  (403 405)  (403 405)  LC_2 Logic Functioning bit
 (39 5)  (405 405)  (405 405)  LC_2 Logic Functioning bit
 (6 6)  (372 406)  (372 406)  routing T_7_25.sp4_v_b_0 <X> T_7_25.sp4_v_t_38
 (17 6)  (383 406)  (383 406)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (384 406)  (384 406)  routing T_7_25.wire_logic_cluster/lc_5/out <X> T_7_25.lc_trk_g1_5
 (22 6)  (388 406)  (388 406)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (390 406)  (390 406)  routing T_7_25.top_op_7 <X> T_7_25.lc_trk_g1_7
 (27 6)  (393 406)  (393 406)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.wire_logic_cluster/lc_3/in_1
 (28 6)  (394 406)  (394 406)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (395 406)  (395 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (396 406)  (396 406)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.wire_logic_cluster/lc_3/in_1
 (31 6)  (397 406)  (397 406)  routing T_7_25.lc_trk_g3_5 <X> T_7_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (398 406)  (398 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (399 406)  (399 406)  routing T_7_25.lc_trk_g3_5 <X> T_7_25.wire_logic_cluster/lc_3/in_3
 (34 6)  (400 406)  (400 406)  routing T_7_25.lc_trk_g3_5 <X> T_7_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (402 406)  (402 406)  LC_3 Logic Functioning bit
 (37 6)  (403 406)  (403 406)  LC_3 Logic Functioning bit
 (38 6)  (404 406)  (404 406)  LC_3 Logic Functioning bit
 (39 6)  (405 406)  (405 406)  LC_3 Logic Functioning bit
 (41 6)  (407 406)  (407 406)  LC_3 Logic Functioning bit
 (43 6)  (409 406)  (409 406)  LC_3 Logic Functioning bit
 (45 6)  (411 406)  (411 406)  LC_3 Logic Functioning bit
 (5 7)  (371 407)  (371 407)  routing T_7_25.sp4_v_b_0 <X> T_7_25.sp4_v_t_38
 (21 7)  (387 407)  (387 407)  routing T_7_25.top_op_7 <X> T_7_25.lc_trk_g1_7
 (22 7)  (388 407)  (388 407)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (390 407)  (390 407)  routing T_7_25.top_op_6 <X> T_7_25.lc_trk_g1_6
 (25 7)  (391 407)  (391 407)  routing T_7_25.top_op_6 <X> T_7_25.lc_trk_g1_6
 (26 7)  (392 407)  (392 407)  routing T_7_25.lc_trk_g3_2 <X> T_7_25.wire_logic_cluster/lc_3/in_0
 (27 7)  (393 407)  (393 407)  routing T_7_25.lc_trk_g3_2 <X> T_7_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (394 407)  (394 407)  routing T_7_25.lc_trk_g3_2 <X> T_7_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (395 407)  (395 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (396 407)  (396 407)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.wire_logic_cluster/lc_3/in_1
 (37 7)  (403 407)  (403 407)  LC_3 Logic Functioning bit
 (39 7)  (405 407)  (405 407)  LC_3 Logic Functioning bit
 (17 8)  (383 408)  (383 408)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (384 408)  (384 408)  routing T_7_25.wire_logic_cluster/lc_1/out <X> T_7_25.lc_trk_g2_1
 (22 8)  (388 408)  (388 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (389 408)  (389 408)  routing T_7_25.sp4_h_r_27 <X> T_7_25.lc_trk_g2_3
 (24 8)  (390 408)  (390 408)  routing T_7_25.sp4_h_r_27 <X> T_7_25.lc_trk_g2_3
 (25 8)  (391 408)  (391 408)  routing T_7_25.sp4_v_t_23 <X> T_7_25.lc_trk_g2_2
 (29 8)  (395 408)  (395 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (397 408)  (397 408)  routing T_7_25.lc_trk_g3_4 <X> T_7_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (398 408)  (398 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (399 408)  (399 408)  routing T_7_25.lc_trk_g3_4 <X> T_7_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (400 408)  (400 408)  routing T_7_25.lc_trk_g3_4 <X> T_7_25.wire_logic_cluster/lc_4/in_3
 (35 8)  (401 408)  (401 408)  routing T_7_25.lc_trk_g1_5 <X> T_7_25.input_2_4
 (37 8)  (403 408)  (403 408)  LC_4 Logic Functioning bit
 (38 8)  (404 408)  (404 408)  LC_4 Logic Functioning bit
 (39 8)  (405 408)  (405 408)  LC_4 Logic Functioning bit
 (41 8)  (407 408)  (407 408)  LC_4 Logic Functioning bit
 (42 8)  (408 408)  (408 408)  LC_4 Logic Functioning bit
 (43 8)  (409 408)  (409 408)  LC_4 Logic Functioning bit
 (14 9)  (380 409)  (380 409)  routing T_7_25.sp4_h_r_24 <X> T_7_25.lc_trk_g2_0
 (15 9)  (381 409)  (381 409)  routing T_7_25.sp4_h_r_24 <X> T_7_25.lc_trk_g2_0
 (16 9)  (382 409)  (382 409)  routing T_7_25.sp4_h_r_24 <X> T_7_25.lc_trk_g2_0
 (17 9)  (383 409)  (383 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (21 9)  (387 409)  (387 409)  routing T_7_25.sp4_h_r_27 <X> T_7_25.lc_trk_g2_3
 (22 9)  (388 409)  (388 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (389 409)  (389 409)  routing T_7_25.sp4_v_t_23 <X> T_7_25.lc_trk_g2_2
 (25 9)  (391 409)  (391 409)  routing T_7_25.sp4_v_t_23 <X> T_7_25.lc_trk_g2_2
 (26 9)  (392 409)  (392 409)  routing T_7_25.lc_trk_g2_2 <X> T_7_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (394 409)  (394 409)  routing T_7_25.lc_trk_g2_2 <X> T_7_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (395 409)  (395 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (396 409)  (396 409)  routing T_7_25.lc_trk_g0_3 <X> T_7_25.wire_logic_cluster/lc_4/in_1
 (32 9)  (398 409)  (398 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (400 409)  (400 409)  routing T_7_25.lc_trk_g1_5 <X> T_7_25.input_2_4
 (36 9)  (402 409)  (402 409)  LC_4 Logic Functioning bit
 (37 9)  (403 409)  (403 409)  LC_4 Logic Functioning bit
 (39 9)  (405 409)  (405 409)  LC_4 Logic Functioning bit
 (40 9)  (406 409)  (406 409)  LC_4 Logic Functioning bit
 (41 9)  (407 409)  (407 409)  LC_4 Logic Functioning bit
 (43 9)  (409 409)  (409 409)  LC_4 Logic Functioning bit
 (51 9)  (417 409)  (417 409)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (15 10)  (381 410)  (381 410)  routing T_7_25.sp4_h_r_45 <X> T_7_25.lc_trk_g2_5
 (16 10)  (382 410)  (382 410)  routing T_7_25.sp4_h_r_45 <X> T_7_25.lc_trk_g2_5
 (17 10)  (383 410)  (383 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (384 410)  (384 410)  routing T_7_25.sp4_h_r_45 <X> T_7_25.lc_trk_g2_5
 (26 10)  (392 410)  (392 410)  routing T_7_25.lc_trk_g2_5 <X> T_7_25.wire_logic_cluster/lc_5/in_0
 (29 10)  (395 410)  (395 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (398 410)  (398 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (399 410)  (399 410)  routing T_7_25.lc_trk_g2_0 <X> T_7_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (402 410)  (402 410)  LC_5 Logic Functioning bit
 (37 10)  (403 410)  (403 410)  LC_5 Logic Functioning bit
 (38 10)  (404 410)  (404 410)  LC_5 Logic Functioning bit
 (39 10)  (405 410)  (405 410)  LC_5 Logic Functioning bit
 (41 10)  (407 410)  (407 410)  LC_5 Logic Functioning bit
 (43 10)  (409 410)  (409 410)  LC_5 Logic Functioning bit
 (45 10)  (411 410)  (411 410)  LC_5 Logic Functioning bit
 (18 11)  (384 411)  (384 411)  routing T_7_25.sp4_h_r_45 <X> T_7_25.lc_trk_g2_5
 (28 11)  (394 411)  (394 411)  routing T_7_25.lc_trk_g2_5 <X> T_7_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (395 411)  (395 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (402 411)  (402 411)  LC_5 Logic Functioning bit
 (38 11)  (404 411)  (404 411)  LC_5 Logic Functioning bit
 (22 12)  (388 412)  (388 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (391 412)  (391 412)  routing T_7_25.sp4_h_r_34 <X> T_7_25.lc_trk_g3_2
 (26 12)  (392 412)  (392 412)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.wire_logic_cluster/lc_6/in_0
 (29 12)  (395 412)  (395 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (396 412)  (396 412)  routing T_7_25.lc_trk_g0_7 <X> T_7_25.wire_logic_cluster/lc_6/in_1
 (32 12)  (398 412)  (398 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (400 412)  (400 412)  routing T_7_25.lc_trk_g1_0 <X> T_7_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (402 412)  (402 412)  LC_6 Logic Functioning bit
 (37 12)  (403 412)  (403 412)  LC_6 Logic Functioning bit
 (38 12)  (404 412)  (404 412)  LC_6 Logic Functioning bit
 (39 12)  (405 412)  (405 412)  LC_6 Logic Functioning bit
 (41 12)  (407 412)  (407 412)  LC_6 Logic Functioning bit
 (43 12)  (409 412)  (409 412)  LC_6 Logic Functioning bit
 (45 12)  (411 412)  (411 412)  LC_6 Logic Functioning bit
 (4 13)  (370 413)  (370 413)  routing T_7_25.sp4_v_t_41 <X> T_7_25.sp4_h_r_9
 (21 13)  (387 413)  (387 413)  routing T_7_25.sp4_r_v_b_43 <X> T_7_25.lc_trk_g3_3
 (22 13)  (388 413)  (388 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (389 413)  (389 413)  routing T_7_25.sp4_h_r_34 <X> T_7_25.lc_trk_g3_2
 (24 13)  (390 413)  (390 413)  routing T_7_25.sp4_h_r_34 <X> T_7_25.lc_trk_g3_2
 (26 13)  (392 413)  (392 413)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.wire_logic_cluster/lc_6/in_0
 (27 13)  (393 413)  (393 413)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (394 413)  (394 413)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (395 413)  (395 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (396 413)  (396 413)  routing T_7_25.lc_trk_g0_7 <X> T_7_25.wire_logic_cluster/lc_6/in_1
 (36 13)  (402 413)  (402 413)  LC_6 Logic Functioning bit
 (38 13)  (404 413)  (404 413)  LC_6 Logic Functioning bit
 (53 13)  (419 413)  (419 413)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (366 414)  (366 414)  routing T_7_25.glb_netwk_6 <X> T_7_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (367 414)  (367 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (381 414)  (381 414)  routing T_7_25.rgt_op_5 <X> T_7_25.lc_trk_g3_5
 (17 14)  (383 414)  (383 414)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (384 414)  (384 414)  routing T_7_25.rgt_op_5 <X> T_7_25.lc_trk_g3_5
 (21 14)  (387 414)  (387 414)  routing T_7_25.sp4_h_r_39 <X> T_7_25.lc_trk_g3_7
 (22 14)  (388 414)  (388 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (389 414)  (389 414)  routing T_7_25.sp4_h_r_39 <X> T_7_25.lc_trk_g3_7
 (24 14)  (390 414)  (390 414)  routing T_7_25.sp4_h_r_39 <X> T_7_25.lc_trk_g3_7
 (25 14)  (391 414)  (391 414)  routing T_7_25.sp4_h_r_38 <X> T_7_25.lc_trk_g3_6
 (0 15)  (366 415)  (366 415)  routing T_7_25.glb_netwk_6 <X> T_7_25.wire_logic_cluster/lc_7/s_r
 (16 15)  (382 415)  (382 415)  routing T_7_25.sp12_v_b_12 <X> T_7_25.lc_trk_g3_4
 (17 15)  (383 415)  (383 415)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (22 15)  (388 415)  (388 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (389 415)  (389 415)  routing T_7_25.sp4_h_r_38 <X> T_7_25.lc_trk_g3_6
 (24 15)  (390 415)  (390 415)  routing T_7_25.sp4_h_r_38 <X> T_7_25.lc_trk_g3_6


LogicTile_8_25

 (14 2)  (434 402)  (434 402)  routing T_8_25.sp4_h_l_9 <X> T_8_25.lc_trk_g0_4
 (14 3)  (434 403)  (434 403)  routing T_8_25.sp4_h_l_9 <X> T_8_25.lc_trk_g0_4
 (15 3)  (435 403)  (435 403)  routing T_8_25.sp4_h_l_9 <X> T_8_25.lc_trk_g0_4
 (16 3)  (436 403)  (436 403)  routing T_8_25.sp4_h_l_9 <X> T_8_25.lc_trk_g0_4
 (17 3)  (437 403)  (437 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (15 8)  (435 408)  (435 408)  routing T_8_25.sp4_h_r_41 <X> T_8_25.lc_trk_g2_1
 (16 8)  (436 408)  (436 408)  routing T_8_25.sp4_h_r_41 <X> T_8_25.lc_trk_g2_1
 (17 8)  (437 408)  (437 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (438 408)  (438 408)  routing T_8_25.sp4_h_r_41 <X> T_8_25.lc_trk_g2_1
 (18 9)  (438 409)  (438 409)  routing T_8_25.sp4_h_r_41 <X> T_8_25.lc_trk_g2_1
 (25 10)  (445 410)  (445 410)  routing T_8_25.sp12_v_b_6 <X> T_8_25.lc_trk_g2_6
 (28 10)  (448 410)  (448 410)  routing T_8_25.lc_trk_g2_6 <X> T_8_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (449 410)  (449 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (450 410)  (450 410)  routing T_8_25.lc_trk_g2_6 <X> T_8_25.wire_logic_cluster/lc_5/in_1
 (31 10)  (451 410)  (451 410)  routing T_8_25.lc_trk_g0_4 <X> T_8_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (452 410)  (452 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (456 410)  (456 410)  LC_5 Logic Functioning bit
 (37 10)  (457 410)  (457 410)  LC_5 Logic Functioning bit
 (38 10)  (458 410)  (458 410)  LC_5 Logic Functioning bit
 (39 10)  (459 410)  (459 410)  LC_5 Logic Functioning bit
 (40 10)  (460 410)  (460 410)  LC_5 Logic Functioning bit
 (42 10)  (462 410)  (462 410)  LC_5 Logic Functioning bit
 (22 11)  (442 411)  (442 411)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (444 411)  (444 411)  routing T_8_25.sp12_v_b_6 <X> T_8_25.lc_trk_g2_6
 (25 11)  (445 411)  (445 411)  routing T_8_25.sp12_v_b_6 <X> T_8_25.lc_trk_g2_6
 (28 11)  (448 411)  (448 411)  routing T_8_25.lc_trk_g2_1 <X> T_8_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (449 411)  (449 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (450 411)  (450 411)  routing T_8_25.lc_trk_g2_6 <X> T_8_25.wire_logic_cluster/lc_5/in_1
 (36 11)  (456 411)  (456 411)  LC_5 Logic Functioning bit
 (38 11)  (458 411)  (458 411)  LC_5 Logic Functioning bit


LogicTile_1_24

 (15 0)  (69 384)  (69 384)  routing T_1_24.sp4_h_r_1 <X> T_1_24.lc_trk_g0_1
 (16 0)  (70 384)  (70 384)  routing T_1_24.sp4_h_r_1 <X> T_1_24.lc_trk_g0_1
 (17 0)  (71 384)  (71 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (75 384)  (75 384)  routing T_1_24.sp4_v_b_3 <X> T_1_24.lc_trk_g0_3
 (22 0)  (76 384)  (76 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (77 384)  (77 384)  routing T_1_24.sp4_v_b_3 <X> T_1_24.lc_trk_g0_3
 (25 0)  (79 384)  (79 384)  routing T_1_24.sp4_h_l_7 <X> T_1_24.lc_trk_g0_2
 (27 0)  (81 384)  (81 384)  routing T_1_24.lc_trk_g1_2 <X> T_1_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 384)  (83 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (86 384)  (86 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 384)  (87 384)  routing T_1_24.lc_trk_g3_0 <X> T_1_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (88 384)  (88 384)  routing T_1_24.lc_trk_g3_0 <X> T_1_24.wire_logic_cluster/lc_0/in_3
 (37 0)  (91 384)  (91 384)  LC_0 Logic Functioning bit
 (39 0)  (93 384)  (93 384)  LC_0 Logic Functioning bit
 (40 0)  (94 384)  (94 384)  LC_0 Logic Functioning bit
 (41 0)  (95 384)  (95 384)  LC_0 Logic Functioning bit
 (42 0)  (96 384)  (96 384)  LC_0 Logic Functioning bit
 (18 1)  (72 385)  (72 385)  routing T_1_24.sp4_h_r_1 <X> T_1_24.lc_trk_g0_1
 (22 1)  (76 385)  (76 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (77 385)  (77 385)  routing T_1_24.sp4_h_l_7 <X> T_1_24.lc_trk_g0_2
 (24 1)  (78 385)  (78 385)  routing T_1_24.sp4_h_l_7 <X> T_1_24.lc_trk_g0_2
 (25 1)  (79 385)  (79 385)  routing T_1_24.sp4_h_l_7 <X> T_1_24.lc_trk_g0_2
 (26 1)  (80 385)  (80 385)  routing T_1_24.lc_trk_g1_3 <X> T_1_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (81 385)  (81 385)  routing T_1_24.lc_trk_g1_3 <X> T_1_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (83 385)  (83 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (84 385)  (84 385)  routing T_1_24.lc_trk_g1_2 <X> T_1_24.wire_logic_cluster/lc_0/in_1
 (32 1)  (86 385)  (86 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (87 385)  (87 385)  routing T_1_24.lc_trk_g3_1 <X> T_1_24.input_2_0
 (34 1)  (88 385)  (88 385)  routing T_1_24.lc_trk_g3_1 <X> T_1_24.input_2_0
 (38 1)  (92 385)  (92 385)  LC_0 Logic Functioning bit
 (40 1)  (94 385)  (94 385)  LC_0 Logic Functioning bit
 (41 1)  (95 385)  (95 385)  LC_0 Logic Functioning bit
 (42 1)  (96 385)  (96 385)  LC_0 Logic Functioning bit
 (0 2)  (54 386)  (54 386)  routing T_1_24.glb_netwk_7 <X> T_1_24.wire_logic_cluster/lc_7/clk
 (1 2)  (55 386)  (55 386)  routing T_1_24.glb_netwk_7 <X> T_1_24.wire_logic_cluster/lc_7/clk
 (2 2)  (56 386)  (56 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (69 386)  (69 386)  routing T_1_24.sp4_h_r_5 <X> T_1_24.lc_trk_g0_5
 (16 2)  (70 386)  (70 386)  routing T_1_24.sp4_h_r_5 <X> T_1_24.lc_trk_g0_5
 (17 2)  (71 386)  (71 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (26 2)  (80 386)  (80 386)  routing T_1_24.lc_trk_g2_7 <X> T_1_24.wire_logic_cluster/lc_1/in_0
 (31 2)  (85 386)  (85 386)  routing T_1_24.lc_trk_g3_7 <X> T_1_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (86 386)  (86 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (87 386)  (87 386)  routing T_1_24.lc_trk_g3_7 <X> T_1_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (88 386)  (88 386)  routing T_1_24.lc_trk_g3_7 <X> T_1_24.wire_logic_cluster/lc_1/in_3
 (38 2)  (92 386)  (92 386)  LC_1 Logic Functioning bit
 (39 2)  (93 386)  (93 386)  LC_1 Logic Functioning bit
 (40 2)  (94 386)  (94 386)  LC_1 Logic Functioning bit
 (41 2)  (95 386)  (95 386)  LC_1 Logic Functioning bit
 (42 2)  (96 386)  (96 386)  LC_1 Logic Functioning bit
 (43 2)  (97 386)  (97 386)  LC_1 Logic Functioning bit
 (50 2)  (104 386)  (104 386)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (54 387)  (54 387)  routing T_1_24.glb_netwk_7 <X> T_1_24.wire_logic_cluster/lc_7/clk
 (18 3)  (72 387)  (72 387)  routing T_1_24.sp4_h_r_5 <X> T_1_24.lc_trk_g0_5
 (26 3)  (80 387)  (80 387)  routing T_1_24.lc_trk_g2_7 <X> T_1_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (82 387)  (82 387)  routing T_1_24.lc_trk_g2_7 <X> T_1_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (83 387)  (83 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (85 387)  (85 387)  routing T_1_24.lc_trk_g3_7 <X> T_1_24.wire_logic_cluster/lc_1/in_3
 (38 3)  (92 387)  (92 387)  LC_1 Logic Functioning bit
 (39 3)  (93 387)  (93 387)  LC_1 Logic Functioning bit
 (40 3)  (94 387)  (94 387)  LC_1 Logic Functioning bit
 (41 3)  (95 387)  (95 387)  LC_1 Logic Functioning bit
 (42 3)  (96 387)  (96 387)  LC_1 Logic Functioning bit
 (43 3)  (97 387)  (97 387)  LC_1 Logic Functioning bit
 (1 4)  (55 388)  (55 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (68 388)  (68 388)  routing T_1_24.sp4_h_r_8 <X> T_1_24.lc_trk_g1_0
 (17 4)  (71 388)  (71 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (75 388)  (75 388)  routing T_1_24.sp4_v_b_3 <X> T_1_24.lc_trk_g1_3
 (22 4)  (76 388)  (76 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (77 388)  (77 388)  routing T_1_24.sp4_v_b_3 <X> T_1_24.lc_trk_g1_3
 (25 4)  (79 388)  (79 388)  routing T_1_24.sp12_h_r_2 <X> T_1_24.lc_trk_g1_2
 (1 5)  (55 389)  (55 389)  routing T_1_24.lc_trk_g0_2 <X> T_1_24.wire_logic_cluster/lc_7/cen
 (12 5)  (66 389)  (66 389)  routing T_1_24.sp4_h_r_5 <X> T_1_24.sp4_v_b_5
 (15 5)  (69 389)  (69 389)  routing T_1_24.sp4_h_r_8 <X> T_1_24.lc_trk_g1_0
 (16 5)  (70 389)  (70 389)  routing T_1_24.sp4_h_r_8 <X> T_1_24.lc_trk_g1_0
 (17 5)  (71 389)  (71 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (76 389)  (76 389)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (78 389)  (78 389)  routing T_1_24.sp12_h_r_2 <X> T_1_24.lc_trk_g1_2
 (25 5)  (79 389)  (79 389)  routing T_1_24.sp12_h_r_2 <X> T_1_24.lc_trk_g1_2
 (17 6)  (71 390)  (71 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (22 6)  (76 390)  (76 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (77 390)  (77 390)  routing T_1_24.sp4_h_r_7 <X> T_1_24.lc_trk_g1_7
 (24 6)  (78 390)  (78 390)  routing T_1_24.sp4_h_r_7 <X> T_1_24.lc_trk_g1_7
 (28 6)  (82 390)  (82 390)  routing T_1_24.lc_trk_g2_6 <X> T_1_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (83 390)  (83 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (84 390)  (84 390)  routing T_1_24.lc_trk_g2_6 <X> T_1_24.wire_logic_cluster/lc_3/in_1
 (31 6)  (85 390)  (85 390)  routing T_1_24.lc_trk_g1_7 <X> T_1_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (86 390)  (86 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (88 390)  (88 390)  routing T_1_24.lc_trk_g1_7 <X> T_1_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (90 390)  (90 390)  LC_3 Logic Functioning bit
 (38 6)  (92 390)  (92 390)  LC_3 Logic Functioning bit
 (41 6)  (95 390)  (95 390)  LC_3 Logic Functioning bit
 (43 6)  (97 390)  (97 390)  LC_3 Logic Functioning bit
 (18 7)  (72 391)  (72 391)  routing T_1_24.sp4_r_v_b_29 <X> T_1_24.lc_trk_g1_5
 (21 7)  (75 391)  (75 391)  routing T_1_24.sp4_h_r_7 <X> T_1_24.lc_trk_g1_7
 (26 7)  (80 391)  (80 391)  routing T_1_24.lc_trk_g0_3 <X> T_1_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (83 391)  (83 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (84 391)  (84 391)  routing T_1_24.lc_trk_g2_6 <X> T_1_24.wire_logic_cluster/lc_3/in_1
 (31 7)  (85 391)  (85 391)  routing T_1_24.lc_trk_g1_7 <X> T_1_24.wire_logic_cluster/lc_3/in_3
 (36 7)  (90 391)  (90 391)  LC_3 Logic Functioning bit
 (38 7)  (92 391)  (92 391)  LC_3 Logic Functioning bit
 (40 7)  (94 391)  (94 391)  LC_3 Logic Functioning bit
 (42 7)  (96 391)  (96 391)  LC_3 Logic Functioning bit
 (29 8)  (83 392)  (83 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (85 392)  (85 392)  routing T_1_24.lc_trk_g2_5 <X> T_1_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (86 392)  (86 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (87 392)  (87 392)  routing T_1_24.lc_trk_g2_5 <X> T_1_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (90 392)  (90 392)  LC_4 Logic Functioning bit
 (37 8)  (91 392)  (91 392)  LC_4 Logic Functioning bit
 (39 8)  (93 392)  (93 392)  LC_4 Logic Functioning bit
 (43 8)  (97 392)  (97 392)  LC_4 Logic Functioning bit
 (50 8)  (104 392)  (104 392)  Cascade bit: LH_LC04_inmux02_5

 (36 9)  (90 393)  (90 393)  LC_4 Logic Functioning bit
 (37 9)  (91 393)  (91 393)  LC_4 Logic Functioning bit
 (39 9)  (93 393)  (93 393)  LC_4 Logic Functioning bit
 (43 9)  (97 393)  (97 393)  LC_4 Logic Functioning bit
 (53 9)  (107 393)  (107 393)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (13 10)  (67 394)  (67 394)  routing T_1_24.sp4_h_r_8 <X> T_1_24.sp4_v_t_45
 (17 10)  (71 394)  (71 394)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (72 394)  (72 394)  routing T_1_24.wire_logic_cluster/lc_5/out <X> T_1_24.lc_trk_g2_5
 (22 10)  (76 394)  (76 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (77 394)  (77 394)  routing T_1_24.sp4_v_b_47 <X> T_1_24.lc_trk_g2_7
 (24 10)  (78 394)  (78 394)  routing T_1_24.sp4_v_b_47 <X> T_1_24.lc_trk_g2_7
 (25 10)  (79 394)  (79 394)  routing T_1_24.wire_logic_cluster/lc_6/out <X> T_1_24.lc_trk_g2_6
 (32 10)  (86 394)  (86 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (88 394)  (88 394)  routing T_1_24.lc_trk_g1_1 <X> T_1_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (90 394)  (90 394)  LC_5 Logic Functioning bit
 (37 10)  (91 394)  (91 394)  LC_5 Logic Functioning bit
 (38 10)  (92 394)  (92 394)  LC_5 Logic Functioning bit
 (39 10)  (93 394)  (93 394)  LC_5 Logic Functioning bit
 (45 10)  (99 394)  (99 394)  LC_5 Logic Functioning bit
 (12 11)  (66 395)  (66 395)  routing T_1_24.sp4_h_r_8 <X> T_1_24.sp4_v_t_45
 (22 11)  (76 395)  (76 395)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (36 11)  (90 395)  (90 395)  LC_5 Logic Functioning bit
 (37 11)  (91 395)  (91 395)  LC_5 Logic Functioning bit
 (38 11)  (92 395)  (92 395)  LC_5 Logic Functioning bit
 (39 11)  (93 395)  (93 395)  LC_5 Logic Functioning bit
 (15 12)  (69 396)  (69 396)  routing T_1_24.sp4_h_r_41 <X> T_1_24.lc_trk_g3_1
 (16 12)  (70 396)  (70 396)  routing T_1_24.sp4_h_r_41 <X> T_1_24.lc_trk_g3_1
 (17 12)  (71 396)  (71 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (72 396)  (72 396)  routing T_1_24.sp4_h_r_41 <X> T_1_24.lc_trk_g3_1
 (22 12)  (76 396)  (76 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (77 396)  (77 396)  routing T_1_24.sp4_h_r_27 <X> T_1_24.lc_trk_g3_3
 (24 12)  (78 396)  (78 396)  routing T_1_24.sp4_h_r_27 <X> T_1_24.lc_trk_g3_3
 (32 12)  (86 396)  (86 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (87 396)  (87 396)  routing T_1_24.lc_trk_g3_2 <X> T_1_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (88 396)  (88 396)  routing T_1_24.lc_trk_g3_2 <X> T_1_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (90 396)  (90 396)  LC_6 Logic Functioning bit
 (37 12)  (91 396)  (91 396)  LC_6 Logic Functioning bit
 (38 12)  (92 396)  (92 396)  LC_6 Logic Functioning bit
 (39 12)  (93 396)  (93 396)  LC_6 Logic Functioning bit
 (45 12)  (99 396)  (99 396)  LC_6 Logic Functioning bit
 (17 13)  (71 397)  (71 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (72 397)  (72 397)  routing T_1_24.sp4_h_r_41 <X> T_1_24.lc_trk_g3_1
 (21 13)  (75 397)  (75 397)  routing T_1_24.sp4_h_r_27 <X> T_1_24.lc_trk_g3_3
 (22 13)  (76 397)  (76 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (79 397)  (79 397)  routing T_1_24.sp4_r_v_b_42 <X> T_1_24.lc_trk_g3_2
 (31 13)  (85 397)  (85 397)  routing T_1_24.lc_trk_g3_2 <X> T_1_24.wire_logic_cluster/lc_6/in_3
 (36 13)  (90 397)  (90 397)  LC_6 Logic Functioning bit
 (37 13)  (91 397)  (91 397)  LC_6 Logic Functioning bit
 (38 13)  (92 397)  (92 397)  LC_6 Logic Functioning bit
 (39 13)  (93 397)  (93 397)  LC_6 Logic Functioning bit
 (0 14)  (54 398)  (54 398)  routing T_1_24.glb_netwk_6 <X> T_1_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (55 398)  (55 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (3 14)  (57 398)  (57 398)  routing T_1_24.sp12_h_r_1 <X> T_1_24.sp12_v_t_22
 (21 14)  (75 398)  (75 398)  routing T_1_24.rgt_op_7 <X> T_1_24.lc_trk_g3_7
 (22 14)  (76 398)  (76 398)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (78 398)  (78 398)  routing T_1_24.rgt_op_7 <X> T_1_24.lc_trk_g3_7
 (26 14)  (80 398)  (80 398)  routing T_1_24.lc_trk_g0_5 <X> T_1_24.wire_logic_cluster/lc_7/in_0
 (27 14)  (81 398)  (81 398)  routing T_1_24.lc_trk_g1_5 <X> T_1_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (83 398)  (83 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (84 398)  (84 398)  routing T_1_24.lc_trk_g1_5 <X> T_1_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (86 398)  (86 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (87 398)  (87 398)  routing T_1_24.lc_trk_g3_3 <X> T_1_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (88 398)  (88 398)  routing T_1_24.lc_trk_g3_3 <X> T_1_24.wire_logic_cluster/lc_7/in_3
 (37 14)  (91 398)  (91 398)  LC_7 Logic Functioning bit
 (39 14)  (93 398)  (93 398)  LC_7 Logic Functioning bit
 (40 14)  (94 398)  (94 398)  LC_7 Logic Functioning bit
 (41 14)  (95 398)  (95 398)  LC_7 Logic Functioning bit
 (42 14)  (96 398)  (96 398)  LC_7 Logic Functioning bit
 (0 15)  (54 399)  (54 399)  routing T_1_24.glb_netwk_6 <X> T_1_24.wire_logic_cluster/lc_7/s_r
 (3 15)  (57 399)  (57 399)  routing T_1_24.sp12_h_r_1 <X> T_1_24.sp12_v_t_22
 (29 15)  (83 399)  (83 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (85 399)  (85 399)  routing T_1_24.lc_trk_g3_3 <X> T_1_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (86 399)  (86 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (88 399)  (88 399)  routing T_1_24.lc_trk_g1_0 <X> T_1_24.input_2_7
 (38 15)  (92 399)  (92 399)  LC_7 Logic Functioning bit
 (40 15)  (94 399)  (94 399)  LC_7 Logic Functioning bit
 (41 15)  (95 399)  (95 399)  LC_7 Logic Functioning bit
 (42 15)  (96 399)  (96 399)  LC_7 Logic Functioning bit


LogicTile_2_24

 (15 0)  (123 384)  (123 384)  routing T_2_24.sp4_v_b_17 <X> T_2_24.lc_trk_g0_1
 (16 0)  (124 384)  (124 384)  routing T_2_24.sp4_v_b_17 <X> T_2_24.lc_trk_g0_1
 (17 0)  (125 384)  (125 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (26 0)  (134 384)  (134 384)  routing T_2_24.lc_trk_g1_7 <X> T_2_24.wire_logic_cluster/lc_0/in_0
 (29 0)  (137 384)  (137 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (140 384)  (140 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (141 384)  (141 384)  routing T_2_24.lc_trk_g3_0 <X> T_2_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (142 384)  (142 384)  routing T_2_24.lc_trk_g3_0 <X> T_2_24.wire_logic_cluster/lc_0/in_3
 (35 0)  (143 384)  (143 384)  routing T_2_24.lc_trk_g0_4 <X> T_2_24.input_2_0
 (36 0)  (144 384)  (144 384)  LC_0 Logic Functioning bit
 (37 0)  (145 384)  (145 384)  LC_0 Logic Functioning bit
 (40 0)  (148 384)  (148 384)  LC_0 Logic Functioning bit
 (41 0)  (149 384)  (149 384)  LC_0 Logic Functioning bit
 (42 0)  (150 384)  (150 384)  LC_0 Logic Functioning bit
 (43 0)  (151 384)  (151 384)  LC_0 Logic Functioning bit
 (26 1)  (134 385)  (134 385)  routing T_2_24.lc_trk_g1_7 <X> T_2_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (135 385)  (135 385)  routing T_2_24.lc_trk_g1_7 <X> T_2_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (137 385)  (137 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (140 385)  (140 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (144 385)  (144 385)  LC_0 Logic Functioning bit
 (41 1)  (149 385)  (149 385)  LC_0 Logic Functioning bit
 (43 1)  (151 385)  (151 385)  LC_0 Logic Functioning bit
 (14 2)  (122 386)  (122 386)  routing T_2_24.sp4_h_l_9 <X> T_2_24.lc_trk_g0_4
 (15 2)  (123 386)  (123 386)  routing T_2_24.lft_op_5 <X> T_2_24.lc_trk_g0_5
 (17 2)  (125 386)  (125 386)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (126 386)  (126 386)  routing T_2_24.lft_op_5 <X> T_2_24.lc_trk_g0_5
 (22 2)  (130 386)  (130 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (131 386)  (131 386)  routing T_2_24.sp4_h_r_7 <X> T_2_24.lc_trk_g0_7
 (24 2)  (132 386)  (132 386)  routing T_2_24.sp4_h_r_7 <X> T_2_24.lc_trk_g0_7
 (25 2)  (133 386)  (133 386)  routing T_2_24.lft_op_6 <X> T_2_24.lc_trk_g0_6
 (27 2)  (135 386)  (135 386)  routing T_2_24.lc_trk_g1_3 <X> T_2_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 386)  (137 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (139 386)  (139 386)  routing T_2_24.lc_trk_g1_5 <X> T_2_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (140 386)  (140 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (142 386)  (142 386)  routing T_2_24.lc_trk_g1_5 <X> T_2_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (144 386)  (144 386)  LC_1 Logic Functioning bit
 (37 2)  (145 386)  (145 386)  LC_1 Logic Functioning bit
 (50 2)  (158 386)  (158 386)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (122 387)  (122 387)  routing T_2_24.sp4_h_l_9 <X> T_2_24.lc_trk_g0_4
 (15 3)  (123 387)  (123 387)  routing T_2_24.sp4_h_l_9 <X> T_2_24.lc_trk_g0_4
 (16 3)  (124 387)  (124 387)  routing T_2_24.sp4_h_l_9 <X> T_2_24.lc_trk_g0_4
 (17 3)  (125 387)  (125 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (21 3)  (129 387)  (129 387)  routing T_2_24.sp4_h_r_7 <X> T_2_24.lc_trk_g0_7
 (22 3)  (130 387)  (130 387)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (132 387)  (132 387)  routing T_2_24.lft_op_6 <X> T_2_24.lc_trk_g0_6
 (30 3)  (138 387)  (138 387)  routing T_2_24.lc_trk_g1_3 <X> T_2_24.wire_logic_cluster/lc_1/in_1
 (36 3)  (144 387)  (144 387)  LC_1 Logic Functioning bit
 (37 3)  (145 387)  (145 387)  LC_1 Logic Functioning bit
 (51 3)  (159 387)  (159 387)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (8 4)  (116 388)  (116 388)  routing T_2_24.sp4_v_b_4 <X> T_2_24.sp4_h_r_4
 (9 4)  (117 388)  (117 388)  routing T_2_24.sp4_v_b_4 <X> T_2_24.sp4_h_r_4
 (15 4)  (123 388)  (123 388)  routing T_2_24.sp4_h_r_9 <X> T_2_24.lc_trk_g1_1
 (16 4)  (124 388)  (124 388)  routing T_2_24.sp4_h_r_9 <X> T_2_24.lc_trk_g1_1
 (17 4)  (125 388)  (125 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (126 388)  (126 388)  routing T_2_24.sp4_h_r_9 <X> T_2_24.lc_trk_g1_1
 (22 4)  (130 388)  (130 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (131 388)  (131 388)  routing T_2_24.sp4_v_b_19 <X> T_2_24.lc_trk_g1_3
 (24 4)  (132 388)  (132 388)  routing T_2_24.sp4_v_b_19 <X> T_2_24.lc_trk_g1_3
 (26 4)  (134 388)  (134 388)  routing T_2_24.lc_trk_g1_7 <X> T_2_24.wire_logic_cluster/lc_2/in_0
 (29 4)  (137 388)  (137 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (138 388)  (138 388)  routing T_2_24.lc_trk_g0_7 <X> T_2_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (140 388)  (140 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (141 388)  (141 388)  routing T_2_24.lc_trk_g3_0 <X> T_2_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (142 388)  (142 388)  routing T_2_24.lc_trk_g3_0 <X> T_2_24.wire_logic_cluster/lc_2/in_3
 (35 4)  (143 388)  (143 388)  routing T_2_24.lc_trk_g3_5 <X> T_2_24.input_2_2
 (36 4)  (144 388)  (144 388)  LC_2 Logic Functioning bit
 (37 4)  (145 388)  (145 388)  LC_2 Logic Functioning bit
 (40 4)  (148 388)  (148 388)  LC_2 Logic Functioning bit
 (41 4)  (149 388)  (149 388)  LC_2 Logic Functioning bit
 (42 4)  (150 388)  (150 388)  LC_2 Logic Functioning bit
 (43 4)  (151 388)  (151 388)  LC_2 Logic Functioning bit
 (26 5)  (134 389)  (134 389)  routing T_2_24.lc_trk_g1_7 <X> T_2_24.wire_logic_cluster/lc_2/in_0
 (27 5)  (135 389)  (135 389)  routing T_2_24.lc_trk_g1_7 <X> T_2_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (137 389)  (137 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (138 389)  (138 389)  routing T_2_24.lc_trk_g0_7 <X> T_2_24.wire_logic_cluster/lc_2/in_1
 (32 5)  (140 389)  (140 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (141 389)  (141 389)  routing T_2_24.lc_trk_g3_5 <X> T_2_24.input_2_2
 (34 5)  (142 389)  (142 389)  routing T_2_24.lc_trk_g3_5 <X> T_2_24.input_2_2
 (36 5)  (144 389)  (144 389)  LC_2 Logic Functioning bit
 (41 5)  (149 389)  (149 389)  LC_2 Logic Functioning bit
 (43 5)  (151 389)  (151 389)  LC_2 Logic Functioning bit
 (9 6)  (117 390)  (117 390)  routing T_2_24.sp4_h_r_1 <X> T_2_24.sp4_h_l_41
 (10 6)  (118 390)  (118 390)  routing T_2_24.sp4_h_r_1 <X> T_2_24.sp4_h_l_41
 (14 6)  (122 390)  (122 390)  routing T_2_24.sp4_v_b_4 <X> T_2_24.lc_trk_g1_4
 (17 6)  (125 390)  (125 390)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (126 390)  (126 390)  routing T_2_24.wire_logic_cluster/lc_5/out <X> T_2_24.lc_trk_g1_5
 (21 6)  (129 390)  (129 390)  routing T_2_24.bnr_op_7 <X> T_2_24.lc_trk_g1_7
 (22 6)  (130 390)  (130 390)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (26 6)  (134 390)  (134 390)  routing T_2_24.lc_trk_g1_4 <X> T_2_24.wire_logic_cluster/lc_3/in_0
 (27 6)  (135 390)  (135 390)  routing T_2_24.lc_trk_g1_1 <X> T_2_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 390)  (137 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (140 390)  (140 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (141 390)  (141 390)  routing T_2_24.lc_trk_g2_0 <X> T_2_24.wire_logic_cluster/lc_3/in_3
 (35 6)  (143 390)  (143 390)  routing T_2_24.lc_trk_g3_6 <X> T_2_24.input_2_3
 (36 6)  (144 390)  (144 390)  LC_3 Logic Functioning bit
 (38 6)  (146 390)  (146 390)  LC_3 Logic Functioning bit
 (40 6)  (148 390)  (148 390)  LC_3 Logic Functioning bit
 (41 6)  (149 390)  (149 390)  LC_3 Logic Functioning bit
 (43 6)  (151 390)  (151 390)  LC_3 Logic Functioning bit
 (16 7)  (124 391)  (124 391)  routing T_2_24.sp4_v_b_4 <X> T_2_24.lc_trk_g1_4
 (17 7)  (125 391)  (125 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (21 7)  (129 391)  (129 391)  routing T_2_24.bnr_op_7 <X> T_2_24.lc_trk_g1_7
 (27 7)  (135 391)  (135 391)  routing T_2_24.lc_trk_g1_4 <X> T_2_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (137 391)  (137 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (140 391)  (140 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (141 391)  (141 391)  routing T_2_24.lc_trk_g3_6 <X> T_2_24.input_2_3
 (34 7)  (142 391)  (142 391)  routing T_2_24.lc_trk_g3_6 <X> T_2_24.input_2_3
 (35 7)  (143 391)  (143 391)  routing T_2_24.lc_trk_g3_6 <X> T_2_24.input_2_3
 (39 7)  (147 391)  (147 391)  LC_3 Logic Functioning bit
 (40 7)  (148 391)  (148 391)  LC_3 Logic Functioning bit
 (41 7)  (149 391)  (149 391)  LC_3 Logic Functioning bit
 (43 7)  (151 391)  (151 391)  LC_3 Logic Functioning bit
 (4 8)  (112 392)  (112 392)  routing T_2_24.sp4_h_l_43 <X> T_2_24.sp4_v_b_6
 (27 8)  (135 392)  (135 392)  routing T_2_24.lc_trk_g3_4 <X> T_2_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (136 392)  (136 392)  routing T_2_24.lc_trk_g3_4 <X> T_2_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 392)  (137 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (138 392)  (138 392)  routing T_2_24.lc_trk_g3_4 <X> T_2_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (140 392)  (140 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (141 392)  (141 392)  routing T_2_24.lc_trk_g3_2 <X> T_2_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (142 392)  (142 392)  routing T_2_24.lc_trk_g3_2 <X> T_2_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (144 392)  (144 392)  LC_4 Logic Functioning bit
 (37 8)  (145 392)  (145 392)  LC_4 Logic Functioning bit
 (50 8)  (158 392)  (158 392)  Cascade bit: LH_LC04_inmux02_5

 (5 9)  (113 393)  (113 393)  routing T_2_24.sp4_h_l_43 <X> T_2_24.sp4_v_b_6
 (15 9)  (123 393)  (123 393)  routing T_2_24.tnr_op_0 <X> T_2_24.lc_trk_g2_0
 (17 9)  (125 393)  (125 393)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (31 9)  (139 393)  (139 393)  routing T_2_24.lc_trk_g3_2 <X> T_2_24.wire_logic_cluster/lc_4/in_3
 (36 9)  (144 393)  (144 393)  LC_4 Logic Functioning bit
 (37 9)  (145 393)  (145 393)  LC_4 Logic Functioning bit
 (5 10)  (113 394)  (113 394)  routing T_2_24.sp4_h_r_3 <X> T_2_24.sp4_h_l_43
 (15 10)  (123 394)  (123 394)  routing T_2_24.sp4_h_l_16 <X> T_2_24.lc_trk_g2_5
 (16 10)  (124 394)  (124 394)  routing T_2_24.sp4_h_l_16 <X> T_2_24.lc_trk_g2_5
 (17 10)  (125 394)  (125 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (26 10)  (134 394)  (134 394)  routing T_2_24.lc_trk_g2_5 <X> T_2_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (135 394)  (135 394)  routing T_2_24.lc_trk_g3_7 <X> T_2_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (136 394)  (136 394)  routing T_2_24.lc_trk_g3_7 <X> T_2_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 394)  (137 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (138 394)  (138 394)  routing T_2_24.lc_trk_g3_7 <X> T_2_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (140 394)  (140 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (141 394)  (141 394)  routing T_2_24.lc_trk_g2_0 <X> T_2_24.wire_logic_cluster/lc_5/in_3
 (35 10)  (143 394)  (143 394)  routing T_2_24.lc_trk_g3_6 <X> T_2_24.input_2_5
 (36 10)  (144 394)  (144 394)  LC_5 Logic Functioning bit
 (38 10)  (146 394)  (146 394)  LC_5 Logic Functioning bit
 (40 10)  (148 394)  (148 394)  LC_5 Logic Functioning bit
 (41 10)  (149 394)  (149 394)  LC_5 Logic Functioning bit
 (43 10)  (151 394)  (151 394)  LC_5 Logic Functioning bit
 (4 11)  (112 395)  (112 395)  routing T_2_24.sp4_h_r_3 <X> T_2_24.sp4_h_l_43
 (8 11)  (116 395)  (116 395)  routing T_2_24.sp4_h_r_1 <X> T_2_24.sp4_v_t_42
 (9 11)  (117 395)  (117 395)  routing T_2_24.sp4_h_r_1 <X> T_2_24.sp4_v_t_42
 (10 11)  (118 395)  (118 395)  routing T_2_24.sp4_h_r_1 <X> T_2_24.sp4_v_t_42
 (18 11)  (126 395)  (126 395)  routing T_2_24.sp4_h_l_16 <X> T_2_24.lc_trk_g2_5
 (28 11)  (136 395)  (136 395)  routing T_2_24.lc_trk_g2_5 <X> T_2_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (137 395)  (137 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (138 395)  (138 395)  routing T_2_24.lc_trk_g3_7 <X> T_2_24.wire_logic_cluster/lc_5/in_1
 (32 11)  (140 395)  (140 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (141 395)  (141 395)  routing T_2_24.lc_trk_g3_6 <X> T_2_24.input_2_5
 (34 11)  (142 395)  (142 395)  routing T_2_24.lc_trk_g3_6 <X> T_2_24.input_2_5
 (35 11)  (143 395)  (143 395)  routing T_2_24.lc_trk_g3_6 <X> T_2_24.input_2_5
 (39 11)  (147 395)  (147 395)  LC_5 Logic Functioning bit
 (40 11)  (148 395)  (148 395)  LC_5 Logic Functioning bit
 (41 11)  (149 395)  (149 395)  LC_5 Logic Functioning bit
 (43 11)  (151 395)  (151 395)  LC_5 Logic Functioning bit
 (9 12)  (117 396)  (117 396)  routing T_2_24.sp4_v_t_47 <X> T_2_24.sp4_h_r_10
 (14 12)  (122 396)  (122 396)  routing T_2_24.rgt_op_0 <X> T_2_24.lc_trk_g3_0
 (25 12)  (133 396)  (133 396)  routing T_2_24.wire_logic_cluster/lc_2/out <X> T_2_24.lc_trk_g3_2
 (15 13)  (123 397)  (123 397)  routing T_2_24.rgt_op_0 <X> T_2_24.lc_trk_g3_0
 (17 13)  (125 397)  (125 397)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (130 397)  (130 397)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (11 14)  (119 398)  (119 398)  routing T_2_24.sp4_v_b_8 <X> T_2_24.sp4_v_t_46
 (15 14)  (123 398)  (123 398)  routing T_2_24.sp4_h_r_45 <X> T_2_24.lc_trk_g3_5
 (16 14)  (124 398)  (124 398)  routing T_2_24.sp4_h_r_45 <X> T_2_24.lc_trk_g3_5
 (17 14)  (125 398)  (125 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (126 398)  (126 398)  routing T_2_24.sp4_h_r_45 <X> T_2_24.lc_trk_g3_5
 (22 14)  (130 398)  (130 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (133 398)  (133 398)  routing T_2_24.rgt_op_6 <X> T_2_24.lc_trk_g3_6
 (26 14)  (134 398)  (134 398)  routing T_2_24.lc_trk_g0_5 <X> T_2_24.wire_logic_cluster/lc_7/in_0
 (29 14)  (137 398)  (137 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (138 398)  (138 398)  routing T_2_24.lc_trk_g0_6 <X> T_2_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (139 398)  (139 398)  routing T_2_24.lc_trk_g1_7 <X> T_2_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (140 398)  (140 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (142 398)  (142 398)  routing T_2_24.lc_trk_g1_7 <X> T_2_24.wire_logic_cluster/lc_7/in_3
 (37 14)  (145 398)  (145 398)  LC_7 Logic Functioning bit
 (39 14)  (147 398)  (147 398)  LC_7 Logic Functioning bit
 (40 14)  (148 398)  (148 398)  LC_7 Logic Functioning bit
 (41 14)  (149 398)  (149 398)  LC_7 Logic Functioning bit
 (42 14)  (150 398)  (150 398)  LC_7 Logic Functioning bit
 (12 15)  (120 399)  (120 399)  routing T_2_24.sp4_v_b_8 <X> T_2_24.sp4_v_t_46
 (14 15)  (122 399)  (122 399)  routing T_2_24.sp4_r_v_b_44 <X> T_2_24.lc_trk_g3_4
 (17 15)  (125 399)  (125 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (126 399)  (126 399)  routing T_2_24.sp4_h_r_45 <X> T_2_24.lc_trk_g3_5
 (22 15)  (130 399)  (130 399)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (132 399)  (132 399)  routing T_2_24.rgt_op_6 <X> T_2_24.lc_trk_g3_6
 (29 15)  (137 399)  (137 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (138 399)  (138 399)  routing T_2_24.lc_trk_g0_6 <X> T_2_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (139 399)  (139 399)  routing T_2_24.lc_trk_g1_7 <X> T_2_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (140 399)  (140 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (141 399)  (141 399)  routing T_2_24.lc_trk_g3_0 <X> T_2_24.input_2_7
 (34 15)  (142 399)  (142 399)  routing T_2_24.lc_trk_g3_0 <X> T_2_24.input_2_7
 (39 15)  (147 399)  (147 399)  LC_7 Logic Functioning bit
 (40 15)  (148 399)  (148 399)  LC_7 Logic Functioning bit
 (41 15)  (149 399)  (149 399)  LC_7 Logic Functioning bit
 (43 15)  (151 399)  (151 399)  LC_7 Logic Functioning bit


LogicTile_3_24

 (22 0)  (184 384)  (184 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (185 384)  (185 384)  routing T_3_24.sp4_h_r_3 <X> T_3_24.lc_trk_g0_3
 (24 0)  (186 384)  (186 384)  routing T_3_24.sp4_h_r_3 <X> T_3_24.lc_trk_g0_3
 (25 0)  (187 384)  (187 384)  routing T_3_24.sp12_h_r_2 <X> T_3_24.lc_trk_g0_2
 (27 0)  (189 384)  (189 384)  routing T_3_24.lc_trk_g1_6 <X> T_3_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 384)  (191 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (192 384)  (192 384)  routing T_3_24.lc_trk_g1_6 <X> T_3_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (194 384)  (194 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (197 384)  (197 384)  routing T_3_24.lc_trk_g2_6 <X> T_3_24.input_2_0
 (48 0)  (210 384)  (210 384)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (53 0)  (215 384)  (215 384)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (14 1)  (176 385)  (176 385)  routing T_3_24.top_op_0 <X> T_3_24.lc_trk_g0_0
 (15 1)  (177 385)  (177 385)  routing T_3_24.top_op_0 <X> T_3_24.lc_trk_g0_0
 (17 1)  (179 385)  (179 385)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (21 1)  (183 385)  (183 385)  routing T_3_24.sp4_h_r_3 <X> T_3_24.lc_trk_g0_3
 (22 1)  (184 385)  (184 385)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (186 385)  (186 385)  routing T_3_24.sp12_h_r_2 <X> T_3_24.lc_trk_g0_2
 (25 1)  (187 385)  (187 385)  routing T_3_24.sp12_h_r_2 <X> T_3_24.lc_trk_g0_2
 (27 1)  (189 385)  (189 385)  routing T_3_24.lc_trk_g3_1 <X> T_3_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (190 385)  (190 385)  routing T_3_24.lc_trk_g3_1 <X> T_3_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (191 385)  (191 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (192 385)  (192 385)  routing T_3_24.lc_trk_g1_6 <X> T_3_24.wire_logic_cluster/lc_0/in_1
 (31 1)  (193 385)  (193 385)  routing T_3_24.lc_trk_g0_3 <X> T_3_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (194 385)  (194 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (195 385)  (195 385)  routing T_3_24.lc_trk_g2_6 <X> T_3_24.input_2_0
 (35 1)  (197 385)  (197 385)  routing T_3_24.lc_trk_g2_6 <X> T_3_24.input_2_0
 (36 1)  (198 385)  (198 385)  LC_0 Logic Functioning bit
 (47 1)  (209 385)  (209 385)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (213 385)  (213 385)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (14 2)  (176 386)  (176 386)  routing T_3_24.sp12_h_l_3 <X> T_3_24.lc_trk_g0_4
 (22 2)  (184 386)  (184 386)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (186 386)  (186 386)  routing T_3_24.bot_op_7 <X> T_3_24.lc_trk_g0_7
 (26 2)  (188 386)  (188 386)  routing T_3_24.lc_trk_g0_7 <X> T_3_24.wire_logic_cluster/lc_1/in_0
 (27 2)  (189 386)  (189 386)  routing T_3_24.lc_trk_g1_5 <X> T_3_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 386)  (191 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (192 386)  (192 386)  routing T_3_24.lc_trk_g1_5 <X> T_3_24.wire_logic_cluster/lc_1/in_1
 (31 2)  (193 386)  (193 386)  routing T_3_24.lc_trk_g2_6 <X> T_3_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (194 386)  (194 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (195 386)  (195 386)  routing T_3_24.lc_trk_g2_6 <X> T_3_24.wire_logic_cluster/lc_1/in_3
 (39 2)  (201 386)  (201 386)  LC_1 Logic Functioning bit
 (40 2)  (202 386)  (202 386)  LC_1 Logic Functioning bit
 (50 2)  (212 386)  (212 386)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (176 387)  (176 387)  routing T_3_24.sp12_h_l_3 <X> T_3_24.lc_trk_g0_4
 (15 3)  (177 387)  (177 387)  routing T_3_24.sp12_h_l_3 <X> T_3_24.lc_trk_g0_4
 (17 3)  (179 387)  (179 387)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (26 3)  (188 387)  (188 387)  routing T_3_24.lc_trk_g0_7 <X> T_3_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (191 387)  (191 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (193 387)  (193 387)  routing T_3_24.lc_trk_g2_6 <X> T_3_24.wire_logic_cluster/lc_1/in_3
 (41 3)  (203 387)  (203 387)  LC_1 Logic Functioning bit
 (21 4)  (183 388)  (183 388)  routing T_3_24.sp4_h_r_19 <X> T_3_24.lc_trk_g1_3
 (22 4)  (184 388)  (184 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (185 388)  (185 388)  routing T_3_24.sp4_h_r_19 <X> T_3_24.lc_trk_g1_3
 (24 4)  (186 388)  (186 388)  routing T_3_24.sp4_h_r_19 <X> T_3_24.lc_trk_g1_3
 (27 4)  (189 388)  (189 388)  routing T_3_24.lc_trk_g3_0 <X> T_3_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (190 388)  (190 388)  routing T_3_24.lc_trk_g3_0 <X> T_3_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 388)  (191 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (194 388)  (194 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (196 388)  (196 388)  routing T_3_24.lc_trk_g1_0 <X> T_3_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (198 388)  (198 388)  LC_2 Logic Functioning bit
 (38 4)  (200 388)  (200 388)  LC_2 Logic Functioning bit
 (39 4)  (201 388)  (201 388)  LC_2 Logic Functioning bit
 (40 4)  (202 388)  (202 388)  LC_2 Logic Functioning bit
 (41 4)  (203 388)  (203 388)  LC_2 Logic Functioning bit
 (50 4)  (212 388)  (212 388)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (176 389)  (176 389)  routing T_3_24.top_op_0 <X> T_3_24.lc_trk_g1_0
 (15 5)  (177 389)  (177 389)  routing T_3_24.top_op_0 <X> T_3_24.lc_trk_g1_0
 (17 5)  (179 389)  (179 389)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (183 389)  (183 389)  routing T_3_24.sp4_h_r_19 <X> T_3_24.lc_trk_g1_3
 (26 5)  (188 389)  (188 389)  routing T_3_24.lc_trk_g1_3 <X> T_3_24.wire_logic_cluster/lc_2/in_0
 (27 5)  (189 389)  (189 389)  routing T_3_24.lc_trk_g1_3 <X> T_3_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (191 389)  (191 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (37 5)  (199 389)  (199 389)  LC_2 Logic Functioning bit
 (38 5)  (200 389)  (200 389)  LC_2 Logic Functioning bit
 (39 5)  (201 389)  (201 389)  LC_2 Logic Functioning bit
 (40 5)  (202 389)  (202 389)  LC_2 Logic Functioning bit
 (41 5)  (203 389)  (203 389)  LC_2 Logic Functioning bit
 (5 6)  (167 390)  (167 390)  routing T_3_24.sp4_v_b_3 <X> T_3_24.sp4_h_l_38
 (17 6)  (179 390)  (179 390)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (180 390)  (180 390)  routing T_3_24.wire_logic_cluster/lc_5/out <X> T_3_24.lc_trk_g1_5
 (29 6)  (191 390)  (191 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (194 390)  (194 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (195 390)  (195 390)  routing T_3_24.lc_trk_g2_0 <X> T_3_24.wire_logic_cluster/lc_3/in_3
 (35 6)  (197 390)  (197 390)  routing T_3_24.lc_trk_g0_7 <X> T_3_24.input_2_3
 (36 6)  (198 390)  (198 390)  LC_3 Logic Functioning bit
 (38 6)  (200 390)  (200 390)  LC_3 Logic Functioning bit
 (40 6)  (202 390)  (202 390)  LC_3 Logic Functioning bit
 (41 6)  (203 390)  (203 390)  LC_3 Logic Functioning bit
 (43 6)  (205 390)  (205 390)  LC_3 Logic Functioning bit
 (22 7)  (184 391)  (184 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (188 391)  (188 391)  routing T_3_24.lc_trk_g2_3 <X> T_3_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (190 391)  (190 391)  routing T_3_24.lc_trk_g2_3 <X> T_3_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (191 391)  (191 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (192 391)  (192 391)  routing T_3_24.lc_trk_g0_2 <X> T_3_24.wire_logic_cluster/lc_3/in_1
 (32 7)  (194 391)  (194 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (197 391)  (197 391)  routing T_3_24.lc_trk_g0_7 <X> T_3_24.input_2_3
 (39 7)  (201 391)  (201 391)  LC_3 Logic Functioning bit
 (40 7)  (202 391)  (202 391)  LC_3 Logic Functioning bit
 (41 7)  (203 391)  (203 391)  LC_3 Logic Functioning bit
 (43 7)  (205 391)  (205 391)  LC_3 Logic Functioning bit
 (14 8)  (176 392)  (176 392)  routing T_3_24.wire_logic_cluster/lc_0/out <X> T_3_24.lc_trk_g2_0
 (17 8)  (179 392)  (179 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 8)  (184 392)  (184 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (31 8)  (193 392)  (193 392)  routing T_3_24.lc_trk_g2_7 <X> T_3_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (194 392)  (194 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (195 392)  (195 392)  routing T_3_24.lc_trk_g2_7 <X> T_3_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (198 392)  (198 392)  LC_4 Logic Functioning bit
 (37 8)  (199 392)  (199 392)  LC_4 Logic Functioning bit
 (50 8)  (212 392)  (212 392)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (179 393)  (179 393)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (26 9)  (188 393)  (188 393)  routing T_3_24.lc_trk_g3_3 <X> T_3_24.wire_logic_cluster/lc_4/in_0
 (27 9)  (189 393)  (189 393)  routing T_3_24.lc_trk_g3_3 <X> T_3_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (190 393)  (190 393)  routing T_3_24.lc_trk_g3_3 <X> T_3_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (191 393)  (191 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (193 393)  (193 393)  routing T_3_24.lc_trk_g2_7 <X> T_3_24.wire_logic_cluster/lc_4/in_3
 (36 9)  (198 393)  (198 393)  LC_4 Logic Functioning bit
 (37 9)  (199 393)  (199 393)  LC_4 Logic Functioning bit
 (21 10)  (183 394)  (183 394)  routing T_3_24.wire_logic_cluster/lc_7/out <X> T_3_24.lc_trk_g2_7
 (22 10)  (184 394)  (184 394)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (188 394)  (188 394)  routing T_3_24.lc_trk_g3_4 <X> T_3_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (189 394)  (189 394)  routing T_3_24.lc_trk_g3_7 <X> T_3_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (190 394)  (190 394)  routing T_3_24.lc_trk_g3_7 <X> T_3_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (191 394)  (191 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (192 394)  (192 394)  routing T_3_24.lc_trk_g3_7 <X> T_3_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (194 394)  (194 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (195 394)  (195 394)  routing T_3_24.lc_trk_g3_1 <X> T_3_24.wire_logic_cluster/lc_5/in_3
 (34 10)  (196 394)  (196 394)  routing T_3_24.lc_trk_g3_1 <X> T_3_24.wire_logic_cluster/lc_5/in_3
 (35 10)  (197 394)  (197 394)  routing T_3_24.lc_trk_g1_6 <X> T_3_24.input_2_5
 (11 11)  (173 395)  (173 395)  routing T_3_24.sp4_h_r_0 <X> T_3_24.sp4_h_l_45
 (13 11)  (175 395)  (175 395)  routing T_3_24.sp4_h_r_0 <X> T_3_24.sp4_h_l_45
 (22 11)  (184 395)  (184 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (187 395)  (187 395)  routing T_3_24.sp4_r_v_b_38 <X> T_3_24.lc_trk_g2_6
 (27 11)  (189 395)  (189 395)  routing T_3_24.lc_trk_g3_4 <X> T_3_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (190 395)  (190 395)  routing T_3_24.lc_trk_g3_4 <X> T_3_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (191 395)  (191 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (192 395)  (192 395)  routing T_3_24.lc_trk_g3_7 <X> T_3_24.wire_logic_cluster/lc_5/in_1
 (32 11)  (194 395)  (194 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (196 395)  (196 395)  routing T_3_24.lc_trk_g1_6 <X> T_3_24.input_2_5
 (35 11)  (197 395)  (197 395)  routing T_3_24.lc_trk_g1_6 <X> T_3_24.input_2_5
 (41 11)  (203 395)  (203 395)  LC_5 Logic Functioning bit
 (15 12)  (177 396)  (177 396)  routing T_3_24.rgt_op_1 <X> T_3_24.lc_trk_g3_1
 (17 12)  (179 396)  (179 396)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (180 396)  (180 396)  routing T_3_24.rgt_op_1 <X> T_3_24.lc_trk_g3_1
 (22 12)  (184 396)  (184 396)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (185 396)  (185 396)  routing T_3_24.sp12_v_b_19 <X> T_3_24.lc_trk_g3_3
 (26 12)  (188 396)  (188 396)  routing T_3_24.lc_trk_g2_6 <X> T_3_24.wire_logic_cluster/lc_6/in_0
 (36 12)  (198 396)  (198 396)  LC_6 Logic Functioning bit
 (43 12)  (205 396)  (205 396)  LC_6 Logic Functioning bit
 (50 12)  (212 396)  (212 396)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (167 397)  (167 397)  routing T_3_24.sp4_h_r_9 <X> T_3_24.sp4_v_b_9
 (17 13)  (179 397)  (179 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (183 397)  (183 397)  routing T_3_24.sp12_v_b_19 <X> T_3_24.lc_trk_g3_3
 (26 13)  (188 397)  (188 397)  routing T_3_24.lc_trk_g2_6 <X> T_3_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (190 397)  (190 397)  routing T_3_24.lc_trk_g2_6 <X> T_3_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (191 397)  (191 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (199 397)  (199 397)  LC_6 Logic Functioning bit
 (42 13)  (204 397)  (204 397)  LC_6 Logic Functioning bit
 (46 13)  (208 397)  (208 397)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (210 397)  (210 397)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (213 397)  (213 397)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (214 397)  (214 397)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (4 14)  (166 398)  (166 398)  routing T_3_24.sp4_h_r_9 <X> T_3_24.sp4_v_t_44
 (14 14)  (176 398)  (176 398)  routing T_3_24.rgt_op_4 <X> T_3_24.lc_trk_g3_4
 (22 14)  (184 398)  (184 398)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (186 398)  (186 398)  routing T_3_24.tnr_op_7 <X> T_3_24.lc_trk_g3_7
 (29 14)  (191 398)  (191 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (193 398)  (193 398)  routing T_3_24.lc_trk_g0_4 <X> T_3_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (194 398)  (194 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (198 398)  (198 398)  LC_7 Logic Functioning bit
 (37 14)  (199 398)  (199 398)  LC_7 Logic Functioning bit
 (38 14)  (200 398)  (200 398)  LC_7 Logic Functioning bit
 (39 14)  (201 398)  (201 398)  LC_7 Logic Functioning bit
 (40 14)  (202 398)  (202 398)  LC_7 Logic Functioning bit
 (41 14)  (203 398)  (203 398)  LC_7 Logic Functioning bit
 (50 14)  (212 398)  (212 398)  Cascade bit: LH_LC07_inmux02_5

 (5 15)  (167 399)  (167 399)  routing T_3_24.sp4_h_r_9 <X> T_3_24.sp4_v_t_44
 (15 15)  (177 399)  (177 399)  routing T_3_24.rgt_op_4 <X> T_3_24.lc_trk_g3_4
 (17 15)  (179 399)  (179 399)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (28 15)  (190 399)  (190 399)  routing T_3_24.lc_trk_g2_1 <X> T_3_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (191 399)  (191 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (37 15)  (199 399)  (199 399)  LC_7 Logic Functioning bit
 (39 15)  (201 399)  (201 399)  LC_7 Logic Functioning bit
 (40 15)  (202 399)  (202 399)  LC_7 Logic Functioning bit


LogicTile_4_24

 (13 0)  (229 384)  (229 384)  routing T_4_24.sp4_h_l_39 <X> T_4_24.sp4_v_b_2
 (16 0)  (232 384)  (232 384)  routing T_4_24.sp4_v_b_9 <X> T_4_24.lc_trk_g0_1
 (17 0)  (233 384)  (233 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (234 384)  (234 384)  routing T_4_24.sp4_v_b_9 <X> T_4_24.lc_trk_g0_1
 (21 0)  (237 384)  (237 384)  routing T_4_24.wire_logic_cluster/lc_3/out <X> T_4_24.lc_trk_g0_3
 (22 0)  (238 384)  (238 384)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (242 384)  (242 384)  routing T_4_24.lc_trk_g1_5 <X> T_4_24.wire_logic_cluster/lc_0/in_0
 (29 0)  (245 384)  (245 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (247 384)  (247 384)  routing T_4_24.lc_trk_g2_5 <X> T_4_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (248 384)  (248 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (249 384)  (249 384)  routing T_4_24.lc_trk_g2_5 <X> T_4_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (252 384)  (252 384)  LC_0 Logic Functioning bit
 (38 0)  (254 384)  (254 384)  LC_0 Logic Functioning bit
 (41 0)  (257 384)  (257 384)  LC_0 Logic Functioning bit
 (43 0)  (259 384)  (259 384)  LC_0 Logic Functioning bit
 (12 1)  (228 385)  (228 385)  routing T_4_24.sp4_h_l_39 <X> T_4_24.sp4_v_b_2
 (18 1)  (234 385)  (234 385)  routing T_4_24.sp4_v_b_9 <X> T_4_24.lc_trk_g0_1
 (27 1)  (243 385)  (243 385)  routing T_4_24.lc_trk_g1_5 <X> T_4_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (245 385)  (245 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (37 1)  (253 385)  (253 385)  LC_0 Logic Functioning bit
 (39 1)  (255 385)  (255 385)  LC_0 Logic Functioning bit
 (41 1)  (257 385)  (257 385)  LC_0 Logic Functioning bit
 (43 1)  (259 385)  (259 385)  LC_0 Logic Functioning bit
 (51 1)  (267 385)  (267 385)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (216 386)  (216 386)  routing T_4_24.glb_netwk_7 <X> T_4_24.wire_logic_cluster/lc_7/clk
 (1 2)  (217 386)  (217 386)  routing T_4_24.glb_netwk_7 <X> T_4_24.wire_logic_cluster/lc_7/clk
 (2 2)  (218 386)  (218 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (12 2)  (228 386)  (228 386)  routing T_4_24.sp4_h_r_11 <X> T_4_24.sp4_h_l_39
 (14 2)  (230 386)  (230 386)  routing T_4_24.wire_logic_cluster/lc_4/out <X> T_4_24.lc_trk_g0_4
 (17 2)  (233 386)  (233 386)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (27 2)  (243 386)  (243 386)  routing T_4_24.lc_trk_g3_1 <X> T_4_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (244 386)  (244 386)  routing T_4_24.lc_trk_g3_1 <X> T_4_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (245 386)  (245 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (247 386)  (247 386)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (248 386)  (248 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (249 386)  (249 386)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_1/in_3
 (35 2)  (251 386)  (251 386)  routing T_4_24.lc_trk_g0_5 <X> T_4_24.input_2_1
 (36 2)  (252 386)  (252 386)  LC_1 Logic Functioning bit
 (37 2)  (253 386)  (253 386)  LC_1 Logic Functioning bit
 (39 2)  (255 386)  (255 386)  LC_1 Logic Functioning bit
 (41 2)  (257 386)  (257 386)  LC_1 Logic Functioning bit
 (42 2)  (258 386)  (258 386)  LC_1 Logic Functioning bit
 (43 2)  (259 386)  (259 386)  LC_1 Logic Functioning bit
 (45 2)  (261 386)  (261 386)  LC_1 Logic Functioning bit
 (0 3)  (216 387)  (216 387)  routing T_4_24.glb_netwk_7 <X> T_4_24.wire_logic_cluster/lc_7/clk
 (13 3)  (229 387)  (229 387)  routing T_4_24.sp4_h_r_11 <X> T_4_24.sp4_h_l_39
 (17 3)  (233 387)  (233 387)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (242 387)  (242 387)  routing T_4_24.lc_trk_g2_3 <X> T_4_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (244 387)  (244 387)  routing T_4_24.lc_trk_g2_3 <X> T_4_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (245 387)  (245 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (247 387)  (247 387)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (248 387)  (248 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (252 387)  (252 387)  LC_1 Logic Functioning bit
 (37 3)  (253 387)  (253 387)  LC_1 Logic Functioning bit
 (41 3)  (257 387)  (257 387)  LC_1 Logic Functioning bit
 (42 3)  (258 387)  (258 387)  LC_1 Logic Functioning bit
 (43 3)  (259 387)  (259 387)  LC_1 Logic Functioning bit
 (5 4)  (221 388)  (221 388)  routing T_4_24.sp4_v_b_3 <X> T_4_24.sp4_h_r_3
 (26 4)  (242 388)  (242 388)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_2/in_0
 (29 4)  (245 388)  (245 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (246 388)  (246 388)  routing T_4_24.lc_trk_g0_5 <X> T_4_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (248 388)  (248 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (249 388)  (249 388)  routing T_4_24.lc_trk_g2_3 <X> T_4_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (252 388)  (252 388)  LC_2 Logic Functioning bit
 (37 4)  (253 388)  (253 388)  LC_2 Logic Functioning bit
 (38 4)  (254 388)  (254 388)  LC_2 Logic Functioning bit
 (41 4)  (257 388)  (257 388)  LC_2 Logic Functioning bit
 (42 4)  (258 388)  (258 388)  LC_2 Logic Functioning bit
 (43 4)  (259 388)  (259 388)  LC_2 Logic Functioning bit
 (45 4)  (261 388)  (261 388)  LC_2 Logic Functioning bit
 (46 4)  (262 388)  (262 388)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (263 388)  (263 388)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (48 4)  (264 388)  (264 388)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (6 5)  (222 389)  (222 389)  routing T_4_24.sp4_v_b_3 <X> T_4_24.sp4_h_r_3
 (14 5)  (230 389)  (230 389)  routing T_4_24.top_op_0 <X> T_4_24.lc_trk_g1_0
 (15 5)  (231 389)  (231 389)  routing T_4_24.top_op_0 <X> T_4_24.lc_trk_g1_0
 (17 5)  (233 389)  (233 389)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (242 389)  (242 389)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (244 389)  (244 389)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (245 389)  (245 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (247 389)  (247 389)  routing T_4_24.lc_trk_g2_3 <X> T_4_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (248 389)  (248 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (249 389)  (249 389)  routing T_4_24.lc_trk_g2_2 <X> T_4_24.input_2_2
 (35 5)  (251 389)  (251 389)  routing T_4_24.lc_trk_g2_2 <X> T_4_24.input_2_2
 (36 5)  (252 389)  (252 389)  LC_2 Logic Functioning bit
 (38 5)  (254 389)  (254 389)  LC_2 Logic Functioning bit
 (40 5)  (256 389)  (256 389)  LC_2 Logic Functioning bit
 (41 5)  (257 389)  (257 389)  LC_2 Logic Functioning bit
 (43 5)  (259 389)  (259 389)  LC_2 Logic Functioning bit
 (47 5)  (263 389)  (263 389)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (267 389)  (267 389)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (12 6)  (228 390)  (228 390)  routing T_4_24.sp4_v_b_5 <X> T_4_24.sp4_h_l_40
 (15 6)  (231 390)  (231 390)  routing T_4_24.sp12_h_r_5 <X> T_4_24.lc_trk_g1_5
 (17 6)  (233 390)  (233 390)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (234 390)  (234 390)  routing T_4_24.sp12_h_r_5 <X> T_4_24.lc_trk_g1_5
 (22 6)  (238 390)  (238 390)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (240 390)  (240 390)  routing T_4_24.top_op_7 <X> T_4_24.lc_trk_g1_7
 (25 6)  (241 390)  (241 390)  routing T_4_24.wire_logic_cluster/lc_6/out <X> T_4_24.lc_trk_g1_6
 (26 6)  (242 390)  (242 390)  routing T_4_24.lc_trk_g0_5 <X> T_4_24.wire_logic_cluster/lc_3/in_0
 (28 6)  (244 390)  (244 390)  routing T_4_24.lc_trk_g2_2 <X> T_4_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (245 390)  (245 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (247 390)  (247 390)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (248 390)  (248 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (249 390)  (249 390)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_3/in_3
 (37 6)  (253 390)  (253 390)  LC_3 Logic Functioning bit
 (42 6)  (258 390)  (258 390)  LC_3 Logic Functioning bit
 (45 6)  (261 390)  (261 390)  LC_3 Logic Functioning bit
 (48 6)  (264 390)  (264 390)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (9 7)  (225 391)  (225 391)  routing T_4_24.sp4_v_b_4 <X> T_4_24.sp4_v_t_41
 (18 7)  (234 391)  (234 391)  routing T_4_24.sp12_h_r_5 <X> T_4_24.lc_trk_g1_5
 (21 7)  (237 391)  (237 391)  routing T_4_24.top_op_7 <X> T_4_24.lc_trk_g1_7
 (22 7)  (238 391)  (238 391)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (29 7)  (245 391)  (245 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (246 391)  (246 391)  routing T_4_24.lc_trk_g2_2 <X> T_4_24.wire_logic_cluster/lc_3/in_1
 (31 7)  (247 391)  (247 391)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (248 391)  (248 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (251 391)  (251 391)  routing T_4_24.lc_trk_g0_3 <X> T_4_24.input_2_3
 (38 7)  (254 391)  (254 391)  LC_3 Logic Functioning bit
 (43 7)  (259 391)  (259 391)  LC_3 Logic Functioning bit
 (0 8)  (216 392)  (216 392)  routing T_4_24.glb_netwk_6 <X> T_4_24.glb2local_1
 (1 8)  (217 392)  (217 392)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (22 8)  (238 392)  (238 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (239 392)  (239 392)  routing T_4_24.sp4_v_t_30 <X> T_4_24.lc_trk_g2_3
 (24 8)  (240 392)  (240 392)  routing T_4_24.sp4_v_t_30 <X> T_4_24.lc_trk_g2_3
 (25 8)  (241 392)  (241 392)  routing T_4_24.wire_logic_cluster/lc_2/out <X> T_4_24.lc_trk_g2_2
 (26 8)  (242 392)  (242 392)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_4/in_0
 (27 8)  (243 392)  (243 392)  routing T_4_24.lc_trk_g1_0 <X> T_4_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 392)  (245 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (247 392)  (247 392)  routing T_4_24.lc_trk_g0_5 <X> T_4_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (248 392)  (248 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (251 392)  (251 392)  routing T_4_24.lc_trk_g0_4 <X> T_4_24.input_2_4
 (41 8)  (257 392)  (257 392)  LC_4 Logic Functioning bit
 (42 8)  (258 392)  (258 392)  LC_4 Logic Functioning bit
 (43 8)  (259 392)  (259 392)  LC_4 Logic Functioning bit
 (45 8)  (261 392)  (261 392)  LC_4 Logic Functioning bit
 (1 9)  (217 393)  (217 393)  routing T_4_24.glb_netwk_6 <X> T_4_24.glb2local_1
 (22 9)  (238 393)  (238 393)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (242 393)  (242 393)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (244 393)  (244 393)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (245 393)  (245 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (248 393)  (248 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (43 9)  (259 393)  (259 393)  LC_4 Logic Functioning bit
 (8 10)  (224 394)  (224 394)  routing T_4_24.sp4_h_r_11 <X> T_4_24.sp4_h_l_42
 (10 10)  (226 394)  (226 394)  routing T_4_24.sp4_h_r_11 <X> T_4_24.sp4_h_l_42
 (17 10)  (233 394)  (233 394)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (234 394)  (234 394)  routing T_4_24.wire_logic_cluster/lc_5/out <X> T_4_24.lc_trk_g2_5
 (25 10)  (241 394)  (241 394)  routing T_4_24.sp4_v_b_38 <X> T_4_24.lc_trk_g2_6
 (26 10)  (242 394)  (242 394)  routing T_4_24.lc_trk_g2_5 <X> T_4_24.wire_logic_cluster/lc_5/in_0
 (28 10)  (244 394)  (244 394)  routing T_4_24.lc_trk_g2_2 <X> T_4_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 394)  (245 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (247 394)  (247 394)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (248 394)  (248 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (249 394)  (249 394)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_5/in_3
 (35 10)  (251 394)  (251 394)  routing T_4_24.lc_trk_g0_5 <X> T_4_24.input_2_5
 (41 10)  (257 394)  (257 394)  LC_5 Logic Functioning bit
 (45 10)  (261 394)  (261 394)  LC_5 Logic Functioning bit
 (52 10)  (268 394)  (268 394)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (238 395)  (238 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (239 395)  (239 395)  routing T_4_24.sp4_v_b_38 <X> T_4_24.lc_trk_g2_6
 (25 11)  (241 395)  (241 395)  routing T_4_24.sp4_v_b_38 <X> T_4_24.lc_trk_g2_6
 (28 11)  (244 395)  (244 395)  routing T_4_24.lc_trk_g2_5 <X> T_4_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (245 395)  (245 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (246 395)  (246 395)  routing T_4_24.lc_trk_g2_2 <X> T_4_24.wire_logic_cluster/lc_5/in_1
 (31 11)  (247 395)  (247 395)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_5/in_3
 (32 11)  (248 395)  (248 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (38 11)  (254 395)  (254 395)  LC_5 Logic Functioning bit
 (39 11)  (255 395)  (255 395)  LC_5 Logic Functioning bit
 (40 11)  (256 395)  (256 395)  LC_5 Logic Functioning bit
 (47 11)  (263 395)  (263 395)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (17 12)  (233 396)  (233 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (234 396)  (234 396)  routing T_4_24.wire_logic_cluster/lc_1/out <X> T_4_24.lc_trk_g3_1
 (22 12)  (238 396)  (238 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (239 396)  (239 396)  routing T_4_24.sp4_v_t_30 <X> T_4_24.lc_trk_g3_3
 (24 12)  (240 396)  (240 396)  routing T_4_24.sp4_v_t_30 <X> T_4_24.lc_trk_g3_3
 (26 12)  (242 396)  (242 396)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (243 396)  (243 396)  routing T_4_24.lc_trk_g1_6 <X> T_4_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (245 396)  (245 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (246 396)  (246 396)  routing T_4_24.lc_trk_g1_6 <X> T_4_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (247 396)  (247 396)  routing T_4_24.lc_trk_g0_5 <X> T_4_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (248 396)  (248 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (252 396)  (252 396)  LC_6 Logic Functioning bit
 (37 12)  (253 396)  (253 396)  LC_6 Logic Functioning bit
 (38 12)  (254 396)  (254 396)  LC_6 Logic Functioning bit
 (39 12)  (255 396)  (255 396)  LC_6 Logic Functioning bit
 (45 12)  (261 396)  (261 396)  LC_6 Logic Functioning bit
 (51 12)  (267 396)  (267 396)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (242 397)  (242 397)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (244 397)  (244 397)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (245 397)  (245 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (246 397)  (246 397)  routing T_4_24.lc_trk_g1_6 <X> T_4_24.wire_logic_cluster/lc_6/in_1
 (32 13)  (248 397)  (248 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (249 397)  (249 397)  routing T_4_24.lc_trk_g3_3 <X> T_4_24.input_2_6
 (34 13)  (250 397)  (250 397)  routing T_4_24.lc_trk_g3_3 <X> T_4_24.input_2_6
 (35 13)  (251 397)  (251 397)  routing T_4_24.lc_trk_g3_3 <X> T_4_24.input_2_6
 (36 13)  (252 397)  (252 397)  LC_6 Logic Functioning bit
 (37 13)  (253 397)  (253 397)  LC_6 Logic Functioning bit
 (38 13)  (254 397)  (254 397)  LC_6 Logic Functioning bit
 (39 13)  (255 397)  (255 397)  LC_6 Logic Functioning bit
 (40 13)  (256 397)  (256 397)  LC_6 Logic Functioning bit
 (41 13)  (257 397)  (257 397)  LC_6 Logic Functioning bit
 (43 13)  (259 397)  (259 397)  LC_6 Logic Functioning bit
 (53 13)  (269 397)  (269 397)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (27 14)  (243 398)  (243 398)  routing T_4_24.lc_trk_g1_7 <X> T_4_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 398)  (245 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (246 398)  (246 398)  routing T_4_24.lc_trk_g1_7 <X> T_4_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (247 398)  (247 398)  routing T_4_24.lc_trk_g0_4 <X> T_4_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (248 398)  (248 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (40 14)  (256 398)  (256 398)  LC_7 Logic Functioning bit
 (42 14)  (258 398)  (258 398)  LC_7 Logic Functioning bit
 (47 14)  (263 398)  (263 398)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (30 15)  (246 399)  (246 399)  routing T_4_24.lc_trk_g1_7 <X> T_4_24.wire_logic_cluster/lc_7/in_1
 (40 15)  (256 399)  (256 399)  LC_7 Logic Functioning bit
 (42 15)  (258 399)  (258 399)  LC_7 Logic Functioning bit
 (46 15)  (262 399)  (262 399)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_5_24

 (14 0)  (284 384)  (284 384)  routing T_5_24.sp4_h_r_8 <X> T_5_24.lc_trk_g0_0
 (15 1)  (285 385)  (285 385)  routing T_5_24.sp4_h_r_8 <X> T_5_24.lc_trk_g0_0
 (16 1)  (286 385)  (286 385)  routing T_5_24.sp4_h_r_8 <X> T_5_24.lc_trk_g0_0
 (17 1)  (287 385)  (287 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (19 1)  (289 385)  (289 385)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (0 2)  (270 386)  (270 386)  routing T_5_24.glb_netwk_7 <X> T_5_24.wire_logic_cluster/lc_7/clk
 (1 2)  (271 386)  (271 386)  routing T_5_24.glb_netwk_7 <X> T_5_24.wire_logic_cluster/lc_7/clk
 (2 2)  (272 386)  (272 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (291 386)  (291 386)  routing T_5_24.sp4_v_b_15 <X> T_5_24.lc_trk_g0_7
 (22 2)  (292 386)  (292 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (293 386)  (293 386)  routing T_5_24.sp4_v_b_15 <X> T_5_24.lc_trk_g0_7
 (26 2)  (296 386)  (296 386)  routing T_5_24.lc_trk_g0_7 <X> T_5_24.wire_logic_cluster/lc_1/in_0
 (27 2)  (297 386)  (297 386)  routing T_5_24.lc_trk_g3_3 <X> T_5_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (298 386)  (298 386)  routing T_5_24.lc_trk_g3_3 <X> T_5_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (299 386)  (299 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (302 386)  (302 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (304 386)  (304 386)  routing T_5_24.lc_trk_g1_1 <X> T_5_24.wire_logic_cluster/lc_1/in_3
 (42 2)  (312 386)  (312 386)  LC_1 Logic Functioning bit
 (43 2)  (313 386)  (313 386)  LC_1 Logic Functioning bit
 (45 2)  (315 386)  (315 386)  LC_1 Logic Functioning bit
 (0 3)  (270 387)  (270 387)  routing T_5_24.glb_netwk_7 <X> T_5_24.wire_logic_cluster/lc_7/clk
 (21 3)  (291 387)  (291 387)  routing T_5_24.sp4_v_b_15 <X> T_5_24.lc_trk_g0_7
 (22 3)  (292 387)  (292 387)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (26 3)  (296 387)  (296 387)  routing T_5_24.lc_trk_g0_7 <X> T_5_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (299 387)  (299 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (300 387)  (300 387)  routing T_5_24.lc_trk_g3_3 <X> T_5_24.wire_logic_cluster/lc_1/in_1
 (32 3)  (302 387)  (302 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (303 387)  (303 387)  routing T_5_24.lc_trk_g2_1 <X> T_5_24.input_2_1
 (36 3)  (306 387)  (306 387)  LC_1 Logic Functioning bit
 (37 3)  (307 387)  (307 387)  LC_1 Logic Functioning bit
 (38 3)  (308 387)  (308 387)  LC_1 Logic Functioning bit
 (39 3)  (309 387)  (309 387)  LC_1 Logic Functioning bit
 (42 3)  (312 387)  (312 387)  LC_1 Logic Functioning bit
 (43 3)  (313 387)  (313 387)  LC_1 Logic Functioning bit
 (48 3)  (318 387)  (318 387)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (323 387)  (323 387)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (3 4)  (273 388)  (273 388)  routing T_5_24.sp12_v_b_0 <X> T_5_24.sp12_h_r_0
 (17 4)  (287 388)  (287 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (27 4)  (297 388)  (297 388)  routing T_5_24.lc_trk_g3_0 <X> T_5_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (298 388)  (298 388)  routing T_5_24.lc_trk_g3_0 <X> T_5_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (299 388)  (299 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (301 388)  (301 388)  routing T_5_24.lc_trk_g2_7 <X> T_5_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (302 388)  (302 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (303 388)  (303 388)  routing T_5_24.lc_trk_g2_7 <X> T_5_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (306 388)  (306 388)  LC_2 Logic Functioning bit
 (37 4)  (307 388)  (307 388)  LC_2 Logic Functioning bit
 (38 4)  (308 388)  (308 388)  LC_2 Logic Functioning bit
 (39 4)  (309 388)  (309 388)  LC_2 Logic Functioning bit
 (40 4)  (310 388)  (310 388)  LC_2 Logic Functioning bit
 (41 4)  (311 388)  (311 388)  LC_2 Logic Functioning bit
 (42 4)  (312 388)  (312 388)  LC_2 Logic Functioning bit
 (43 4)  (313 388)  (313 388)  LC_2 Logic Functioning bit
 (3 5)  (273 389)  (273 389)  routing T_5_24.sp12_v_b_0 <X> T_5_24.sp12_h_r_0
 (26 5)  (296 389)  (296 389)  routing T_5_24.lc_trk_g2_2 <X> T_5_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (298 389)  (298 389)  routing T_5_24.lc_trk_g2_2 <X> T_5_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (299 389)  (299 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (301 389)  (301 389)  routing T_5_24.lc_trk_g2_7 <X> T_5_24.wire_logic_cluster/lc_2/in_3
 (36 5)  (306 389)  (306 389)  LC_2 Logic Functioning bit
 (37 5)  (307 389)  (307 389)  LC_2 Logic Functioning bit
 (38 5)  (308 389)  (308 389)  LC_2 Logic Functioning bit
 (39 5)  (309 389)  (309 389)  LC_2 Logic Functioning bit
 (41 5)  (311 389)  (311 389)  LC_2 Logic Functioning bit
 (43 5)  (313 389)  (313 389)  LC_2 Logic Functioning bit
 (51 5)  (321 389)  (321 389)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (12 6)  (282 390)  (282 390)  routing T_5_24.sp4_v_b_5 <X> T_5_24.sp4_h_l_40
 (14 6)  (284 390)  (284 390)  routing T_5_24.wire_logic_cluster/lc_4/out <X> T_5_24.lc_trk_g1_4
 (21 6)  (291 390)  (291 390)  routing T_5_24.sp4_h_l_10 <X> T_5_24.lc_trk_g1_7
 (22 6)  (292 390)  (292 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (293 390)  (293 390)  routing T_5_24.sp4_h_l_10 <X> T_5_24.lc_trk_g1_7
 (24 6)  (294 390)  (294 390)  routing T_5_24.sp4_h_l_10 <X> T_5_24.lc_trk_g1_7
 (25 6)  (295 390)  (295 390)  routing T_5_24.sp4_h_r_14 <X> T_5_24.lc_trk_g1_6
 (27 6)  (297 390)  (297 390)  routing T_5_24.lc_trk_g1_1 <X> T_5_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (299 390)  (299 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (301 390)  (301 390)  routing T_5_24.lc_trk_g0_6 <X> T_5_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (302 390)  (302 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (306 390)  (306 390)  LC_3 Logic Functioning bit
 (37 6)  (307 390)  (307 390)  LC_3 Logic Functioning bit
 (38 6)  (308 390)  (308 390)  LC_3 Logic Functioning bit
 (39 6)  (309 390)  (309 390)  LC_3 Logic Functioning bit
 (41 6)  (311 390)  (311 390)  LC_3 Logic Functioning bit
 (43 6)  (313 390)  (313 390)  LC_3 Logic Functioning bit
 (46 6)  (316 390)  (316 390)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (317 390)  (317 390)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (52 6)  (322 390)  (322 390)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (17 7)  (287 391)  (287 391)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (291 391)  (291 391)  routing T_5_24.sp4_h_l_10 <X> T_5_24.lc_trk_g1_7
 (22 7)  (292 391)  (292 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (293 391)  (293 391)  routing T_5_24.sp4_h_r_14 <X> T_5_24.lc_trk_g1_6
 (24 7)  (294 391)  (294 391)  routing T_5_24.sp4_h_r_14 <X> T_5_24.lc_trk_g1_6
 (31 7)  (301 391)  (301 391)  routing T_5_24.lc_trk_g0_6 <X> T_5_24.wire_logic_cluster/lc_3/in_3
 (36 7)  (306 391)  (306 391)  LC_3 Logic Functioning bit
 (37 7)  (307 391)  (307 391)  LC_3 Logic Functioning bit
 (38 7)  (308 391)  (308 391)  LC_3 Logic Functioning bit
 (39 7)  (309 391)  (309 391)  LC_3 Logic Functioning bit
 (41 7)  (311 391)  (311 391)  LC_3 Logic Functioning bit
 (43 7)  (313 391)  (313 391)  LC_3 Logic Functioning bit
 (47 7)  (317 391)  (317 391)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (12 8)  (282 392)  (282 392)  routing T_5_24.sp4_v_t_45 <X> T_5_24.sp4_h_r_8
 (17 8)  (287 392)  (287 392)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (288 392)  (288 392)  routing T_5_24.wire_logic_cluster/lc_1/out <X> T_5_24.lc_trk_g2_1
 (27 8)  (297 392)  (297 392)  routing T_5_24.lc_trk_g1_6 <X> T_5_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (299 392)  (299 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (300 392)  (300 392)  routing T_5_24.lc_trk_g1_6 <X> T_5_24.wire_logic_cluster/lc_4/in_1
 (31 8)  (301 392)  (301 392)  routing T_5_24.lc_trk_g1_4 <X> T_5_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (302 392)  (302 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (304 392)  (304 392)  routing T_5_24.lc_trk_g1_4 <X> T_5_24.wire_logic_cluster/lc_4/in_3
 (37 8)  (307 392)  (307 392)  LC_4 Logic Functioning bit
 (39 8)  (309 392)  (309 392)  LC_4 Logic Functioning bit
 (45 8)  (315 392)  (315 392)  LC_4 Logic Functioning bit
 (46 8)  (316 392)  (316 392)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (8 9)  (278 393)  (278 393)  routing T_5_24.sp4_v_t_41 <X> T_5_24.sp4_v_b_7
 (10 9)  (280 393)  (280 393)  routing T_5_24.sp4_v_t_41 <X> T_5_24.sp4_v_b_7
 (22 9)  (292 393)  (292 393)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (293 393)  (293 393)  routing T_5_24.sp12_v_b_18 <X> T_5_24.lc_trk_g2_2
 (25 9)  (295 393)  (295 393)  routing T_5_24.sp12_v_b_18 <X> T_5_24.lc_trk_g2_2
 (27 9)  (297 393)  (297 393)  routing T_5_24.lc_trk_g1_1 <X> T_5_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (299 393)  (299 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (300 393)  (300 393)  routing T_5_24.lc_trk_g1_6 <X> T_5_24.wire_logic_cluster/lc_4/in_1
 (36 9)  (306 393)  (306 393)  LC_4 Logic Functioning bit
 (37 9)  (307 393)  (307 393)  LC_4 Logic Functioning bit
 (38 9)  (308 393)  (308 393)  LC_4 Logic Functioning bit
 (39 9)  (309 393)  (309 393)  LC_4 Logic Functioning bit
 (40 9)  (310 393)  (310 393)  LC_4 Logic Functioning bit
 (42 9)  (312 393)  (312 393)  LC_4 Logic Functioning bit
 (44 9)  (314 393)  (314 393)  LC_4 Logic Functioning bit
 (0 10)  (270 394)  (270 394)  routing T_5_24.glb_netwk_6 <X> T_5_24.glb2local_2
 (1 10)  (271 394)  (271 394)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_6 glb2local_2
 (17 10)  (287 394)  (287 394)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (288 394)  (288 394)  routing T_5_24.wire_logic_cluster/lc_5/out <X> T_5_24.lc_trk_g2_5
 (21 10)  (291 394)  (291 394)  routing T_5_24.sp4_h_l_34 <X> T_5_24.lc_trk_g2_7
 (22 10)  (292 394)  (292 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (293 394)  (293 394)  routing T_5_24.sp4_h_l_34 <X> T_5_24.lc_trk_g2_7
 (24 10)  (294 394)  (294 394)  routing T_5_24.sp4_h_l_34 <X> T_5_24.lc_trk_g2_7
 (26 10)  (296 394)  (296 394)  routing T_5_24.lc_trk_g2_5 <X> T_5_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (297 394)  (297 394)  routing T_5_24.lc_trk_g1_7 <X> T_5_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (299 394)  (299 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (300 394)  (300 394)  routing T_5_24.lc_trk_g1_7 <X> T_5_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (302 394)  (302 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (304 394)  (304 394)  routing T_5_24.lc_trk_g1_1 <X> T_5_24.wire_logic_cluster/lc_5/in_3
 (37 10)  (307 394)  (307 394)  LC_5 Logic Functioning bit
 (39 10)  (309 394)  (309 394)  LC_5 Logic Functioning bit
 (41 10)  (311 394)  (311 394)  LC_5 Logic Functioning bit
 (43 10)  (313 394)  (313 394)  LC_5 Logic Functioning bit
 (45 10)  (315 394)  (315 394)  LC_5 Logic Functioning bit
 (1 11)  (271 395)  (271 395)  routing T_5_24.glb_netwk_6 <X> T_5_24.glb2local_2
 (21 11)  (291 395)  (291 395)  routing T_5_24.sp4_h_l_34 <X> T_5_24.lc_trk_g2_7
 (28 11)  (298 395)  (298 395)  routing T_5_24.lc_trk_g2_5 <X> T_5_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (299 395)  (299 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (300 395)  (300 395)  routing T_5_24.lc_trk_g1_7 <X> T_5_24.wire_logic_cluster/lc_5/in_1
 (37 11)  (307 395)  (307 395)  LC_5 Logic Functioning bit
 (39 11)  (309 395)  (309 395)  LC_5 Logic Functioning bit
 (40 11)  (310 395)  (310 395)  LC_5 Logic Functioning bit
 (42 11)  (312 395)  (312 395)  LC_5 Logic Functioning bit
 (44 11)  (314 395)  (314 395)  LC_5 Logic Functioning bit
 (46 11)  (316 395)  (316 395)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (47 11)  (317 395)  (317 395)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (5 12)  (275 396)  (275 396)  routing T_5_24.sp4_v_b_9 <X> T_5_24.sp4_h_r_9
 (14 12)  (284 396)  (284 396)  routing T_5_24.sp4_v_t_21 <X> T_5_24.lc_trk_g3_0
 (22 12)  (292 396)  (292 396)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (293 396)  (293 396)  routing T_5_24.sp12_v_b_19 <X> T_5_24.lc_trk_g3_3
 (27 12)  (297 396)  (297 396)  routing T_5_24.lc_trk_g3_6 <X> T_5_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (298 396)  (298 396)  routing T_5_24.lc_trk_g3_6 <X> T_5_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (299 396)  (299 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (300 396)  (300 396)  routing T_5_24.lc_trk_g3_6 <X> T_5_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (302 396)  (302 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (303 396)  (303 396)  routing T_5_24.lc_trk_g3_2 <X> T_5_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (304 396)  (304 396)  routing T_5_24.lc_trk_g3_2 <X> T_5_24.wire_logic_cluster/lc_6/in_3
 (41 12)  (311 396)  (311 396)  LC_6 Logic Functioning bit
 (43 12)  (313 396)  (313 396)  LC_6 Logic Functioning bit
 (45 12)  (315 396)  (315 396)  LC_6 Logic Functioning bit
 (6 13)  (276 397)  (276 397)  routing T_5_24.sp4_v_b_9 <X> T_5_24.sp4_h_r_9
 (14 13)  (284 397)  (284 397)  routing T_5_24.sp4_v_t_21 <X> T_5_24.lc_trk_g3_0
 (16 13)  (286 397)  (286 397)  routing T_5_24.sp4_v_t_21 <X> T_5_24.lc_trk_g3_0
 (17 13)  (287 397)  (287 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 13)  (291 397)  (291 397)  routing T_5_24.sp12_v_b_19 <X> T_5_24.lc_trk_g3_3
 (22 13)  (292 397)  (292 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (297 397)  (297 397)  routing T_5_24.lc_trk_g1_1 <X> T_5_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (299 397)  (299 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (300 397)  (300 397)  routing T_5_24.lc_trk_g3_6 <X> T_5_24.wire_logic_cluster/lc_6/in_1
 (31 13)  (301 397)  (301 397)  routing T_5_24.lc_trk_g3_2 <X> T_5_24.wire_logic_cluster/lc_6/in_3
 (36 13)  (306 397)  (306 397)  LC_6 Logic Functioning bit
 (38 13)  (308 397)  (308 397)  LC_6 Logic Functioning bit
 (40 13)  (310 397)  (310 397)  LC_6 Logic Functioning bit
 (41 13)  (311 397)  (311 397)  LC_6 Logic Functioning bit
 (42 13)  (312 397)  (312 397)  LC_6 Logic Functioning bit
 (43 13)  (313 397)  (313 397)  LC_6 Logic Functioning bit
 (44 13)  (314 397)  (314 397)  LC_6 Logic Functioning bit
 (47 13)  (317 397)  (317 397)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (0 14)  (270 398)  (270 398)  routing T_5_24.glb_netwk_6 <X> T_5_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (271 398)  (271 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (3 14)  (273 398)  (273 398)  routing T_5_24.sp12_v_b_1 <X> T_5_24.sp12_v_t_22
 (5 14)  (275 398)  (275 398)  routing T_5_24.sp4_v_b_9 <X> T_5_24.sp4_h_l_44
 (25 14)  (295 398)  (295 398)  routing T_5_24.wire_logic_cluster/lc_6/out <X> T_5_24.lc_trk_g3_6
 (29 14)  (299 398)  (299 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (302 398)  (302 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (303 398)  (303 398)  routing T_5_24.lc_trk_g2_2 <X> T_5_24.wire_logic_cluster/lc_7/in_3
 (35 14)  (305 398)  (305 398)  routing T_5_24.lc_trk_g3_6 <X> T_5_24.input_2_7
 (36 14)  (306 398)  (306 398)  LC_7 Logic Functioning bit
 (40 14)  (310 398)  (310 398)  LC_7 Logic Functioning bit
 (41 14)  (311 398)  (311 398)  LC_7 Logic Functioning bit
 (42 14)  (312 398)  (312 398)  LC_7 Logic Functioning bit
 (43 14)  (313 398)  (313 398)  LC_7 Logic Functioning bit
 (0 15)  (270 399)  (270 399)  routing T_5_24.glb_netwk_6 <X> T_5_24.wire_logic_cluster/lc_7/s_r
 (22 15)  (292 399)  (292 399)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (297 399)  (297 399)  routing T_5_24.lc_trk_g3_0 <X> T_5_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (298 399)  (298 399)  routing T_5_24.lc_trk_g3_0 <X> T_5_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (299 399)  (299 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (301 399)  (301 399)  routing T_5_24.lc_trk_g2_2 <X> T_5_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (302 399)  (302 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (303 399)  (303 399)  routing T_5_24.lc_trk_g3_6 <X> T_5_24.input_2_7
 (34 15)  (304 399)  (304 399)  routing T_5_24.lc_trk_g3_6 <X> T_5_24.input_2_7
 (35 15)  (305 399)  (305 399)  routing T_5_24.lc_trk_g3_6 <X> T_5_24.input_2_7
 (36 15)  (306 399)  (306 399)  LC_7 Logic Functioning bit
 (37 15)  (307 399)  (307 399)  LC_7 Logic Functioning bit
 (38 15)  (308 399)  (308 399)  LC_7 Logic Functioning bit
 (40 15)  (310 399)  (310 399)  LC_7 Logic Functioning bit
 (41 15)  (311 399)  (311 399)  LC_7 Logic Functioning bit
 (42 15)  (312 399)  (312 399)  LC_7 Logic Functioning bit
 (43 15)  (313 399)  (313 399)  LC_7 Logic Functioning bit
 (48 15)  (318 399)  (318 399)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


RAM_Tile_6_24

 (8 4)  (332 388)  (332 388)  routing T_6_24.sp4_h_l_41 <X> T_6_24.sp4_h_r_4
 (9 9)  (333 393)  (333 393)  routing T_6_24.sp4_v_t_46 <X> T_6_24.sp4_v_b_7
 (10 9)  (334 393)  (334 393)  routing T_6_24.sp4_v_t_46 <X> T_6_24.sp4_v_b_7
 (5 10)  (329 394)  (329 394)  routing T_6_24.sp4_v_t_43 <X> T_6_24.sp4_h_l_43
 (6 11)  (330 395)  (330 395)  routing T_6_24.sp4_v_t_43 <X> T_6_24.sp4_h_l_43
 (4 14)  (328 398)  (328 398)  routing T_6_24.sp4_v_b_1 <X> T_6_24.sp4_v_t_44
 (6 14)  (330 398)  (330 398)  routing T_6_24.sp4_v_b_1 <X> T_6_24.sp4_v_t_44


LogicTile_7_24

 (14 1)  (380 385)  (380 385)  routing T_7_24.sp4_h_r_0 <X> T_7_24.lc_trk_g0_0
 (15 1)  (381 385)  (381 385)  routing T_7_24.sp4_h_r_0 <X> T_7_24.lc_trk_g0_0
 (16 1)  (382 385)  (382 385)  routing T_7_24.sp4_h_r_0 <X> T_7_24.lc_trk_g0_0
 (17 1)  (383 385)  (383 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (388 385)  (388 385)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (389 385)  (389 385)  routing T_7_24.sp12_h_l_17 <X> T_7_24.lc_trk_g0_2
 (25 1)  (391 385)  (391 385)  routing T_7_24.sp12_h_l_17 <X> T_7_24.lc_trk_g0_2
 (0 2)  (366 386)  (366 386)  routing T_7_24.glb_netwk_7 <X> T_7_24.wire_logic_cluster/lc_7/clk
 (1 2)  (367 386)  (367 386)  routing T_7_24.glb_netwk_7 <X> T_7_24.wire_logic_cluster/lc_7/clk
 (2 2)  (368 386)  (368 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (29 2)  (395 386)  (395 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (36 2)  (402 386)  (402 386)  LC_1 Logic Functioning bit
 (38 2)  (404 386)  (404 386)  LC_1 Logic Functioning bit
 (41 2)  (407 386)  (407 386)  LC_1 Logic Functioning bit
 (43 2)  (409 386)  (409 386)  LC_1 Logic Functioning bit
 (45 2)  (411 386)  (411 386)  LC_1 Logic Functioning bit
 (47 2)  (413 386)  (413 386)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (366 387)  (366 387)  routing T_7_24.glb_netwk_7 <X> T_7_24.wire_logic_cluster/lc_7/clk
 (36 3)  (402 387)  (402 387)  LC_1 Logic Functioning bit
 (38 3)  (404 387)  (404 387)  LC_1 Logic Functioning bit
 (41 3)  (407 387)  (407 387)  LC_1 Logic Functioning bit
 (43 3)  (409 387)  (409 387)  LC_1 Logic Functioning bit
 (1 4)  (367 388)  (367 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (4 4)  (370 388)  (370 388)  routing T_7_24.sp4_h_l_38 <X> T_7_24.sp4_v_b_3
 (5 4)  (371 388)  (371 388)  routing T_7_24.sp4_h_l_37 <X> T_7_24.sp4_h_r_3
 (31 4)  (397 388)  (397 388)  routing T_7_24.lc_trk_g1_6 <X> T_7_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (398 388)  (398 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (400 388)  (400 388)  routing T_7_24.lc_trk_g1_6 <X> T_7_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (402 388)  (402 388)  LC_2 Logic Functioning bit
 (37 4)  (403 388)  (403 388)  LC_2 Logic Functioning bit
 (38 4)  (404 388)  (404 388)  LC_2 Logic Functioning bit
 (39 4)  (405 388)  (405 388)  LC_2 Logic Functioning bit
 (45 4)  (411 388)  (411 388)  LC_2 Logic Functioning bit
 (47 4)  (413 388)  (413 388)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (1 5)  (367 389)  (367 389)  routing T_7_24.lc_trk_g0_2 <X> T_7_24.wire_logic_cluster/lc_7/cen
 (4 5)  (370 389)  (370 389)  routing T_7_24.sp4_h_l_37 <X> T_7_24.sp4_h_r_3
 (5 5)  (371 389)  (371 389)  routing T_7_24.sp4_h_l_38 <X> T_7_24.sp4_v_b_3
 (31 5)  (397 389)  (397 389)  routing T_7_24.lc_trk_g1_6 <X> T_7_24.wire_logic_cluster/lc_2/in_3
 (36 5)  (402 389)  (402 389)  LC_2 Logic Functioning bit
 (37 5)  (403 389)  (403 389)  LC_2 Logic Functioning bit
 (38 5)  (404 389)  (404 389)  LC_2 Logic Functioning bit
 (39 5)  (405 389)  (405 389)  LC_2 Logic Functioning bit
 (51 5)  (417 389)  (417 389)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (32 6)  (398 390)  (398 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (399 390)  (399 390)  routing T_7_24.lc_trk_g3_3 <X> T_7_24.wire_logic_cluster/lc_3/in_3
 (34 6)  (400 390)  (400 390)  routing T_7_24.lc_trk_g3_3 <X> T_7_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (402 390)  (402 390)  LC_3 Logic Functioning bit
 (37 6)  (403 390)  (403 390)  LC_3 Logic Functioning bit
 (38 6)  (404 390)  (404 390)  LC_3 Logic Functioning bit
 (39 6)  (405 390)  (405 390)  LC_3 Logic Functioning bit
 (45 6)  (411 390)  (411 390)  LC_3 Logic Functioning bit
 (47 6)  (413 390)  (413 390)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (51 6)  (417 390)  (417 390)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (22 7)  (388 391)  (388 391)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (390 391)  (390 391)  routing T_7_24.bot_op_6 <X> T_7_24.lc_trk_g1_6
 (31 7)  (397 391)  (397 391)  routing T_7_24.lc_trk_g3_3 <X> T_7_24.wire_logic_cluster/lc_3/in_3
 (36 7)  (402 391)  (402 391)  LC_3 Logic Functioning bit
 (37 7)  (403 391)  (403 391)  LC_3 Logic Functioning bit
 (38 7)  (404 391)  (404 391)  LC_3 Logic Functioning bit
 (39 7)  (405 391)  (405 391)  LC_3 Logic Functioning bit
 (22 12)  (388 396)  (388 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (0 14)  (366 398)  (366 398)  routing T_7_24.glb_netwk_6 <X> T_7_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (367 398)  (367 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (366 399)  (366 399)  routing T_7_24.glb_netwk_6 <X> T_7_24.wire_logic_cluster/lc_7/s_r


LogicTile_8_24

 (12 0)  (432 384)  (432 384)  routing T_8_24.sp4_v_b_8 <X> T_8_24.sp4_h_r_2
 (26 0)  (446 384)  (446 384)  routing T_8_24.lc_trk_g0_4 <X> T_8_24.wire_logic_cluster/lc_0/in_0
 (29 0)  (449 384)  (449 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (450 384)  (450 384)  routing T_8_24.lc_trk_g0_5 <X> T_8_24.wire_logic_cluster/lc_0/in_1
 (31 0)  (451 384)  (451 384)  routing T_8_24.lc_trk_g3_4 <X> T_8_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (452 384)  (452 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (453 384)  (453 384)  routing T_8_24.lc_trk_g3_4 <X> T_8_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (454 384)  (454 384)  routing T_8_24.lc_trk_g3_4 <X> T_8_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (456 384)  (456 384)  LC_0 Logic Functioning bit
 (37 0)  (457 384)  (457 384)  LC_0 Logic Functioning bit
 (38 0)  (458 384)  (458 384)  LC_0 Logic Functioning bit
 (39 0)  (459 384)  (459 384)  LC_0 Logic Functioning bit
 (41 0)  (461 384)  (461 384)  LC_0 Logic Functioning bit
 (43 0)  (463 384)  (463 384)  LC_0 Logic Functioning bit
 (11 1)  (431 385)  (431 385)  routing T_8_24.sp4_v_b_8 <X> T_8_24.sp4_h_r_2
 (13 1)  (433 385)  (433 385)  routing T_8_24.sp4_v_b_8 <X> T_8_24.sp4_h_r_2
 (29 1)  (449 385)  (449 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (456 385)  (456 385)  LC_0 Logic Functioning bit
 (38 1)  (458 385)  (458 385)  LC_0 Logic Functioning bit
 (16 2)  (436 386)  (436 386)  routing T_8_24.sp4_v_b_5 <X> T_8_24.lc_trk_g0_5
 (17 2)  (437 386)  (437 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (438 386)  (438 386)  routing T_8_24.sp4_v_b_5 <X> T_8_24.lc_trk_g0_5
 (14 3)  (434 387)  (434 387)  routing T_8_24.sp12_h_r_20 <X> T_8_24.lc_trk_g0_4
 (16 3)  (436 387)  (436 387)  routing T_8_24.sp12_h_r_20 <X> T_8_24.lc_trk_g0_4
 (17 3)  (437 387)  (437 387)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (25 6)  (445 390)  (445 390)  routing T_8_24.sp4_h_r_14 <X> T_8_24.lc_trk_g1_6
 (22 7)  (442 391)  (442 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (443 391)  (443 391)  routing T_8_24.sp4_h_r_14 <X> T_8_24.lc_trk_g1_6
 (24 7)  (444 391)  (444 391)  routing T_8_24.sp4_h_r_14 <X> T_8_24.lc_trk_g1_6
 (16 8)  (436 392)  (436 392)  routing T_8_24.sp4_v_b_33 <X> T_8_24.lc_trk_g2_1
 (17 8)  (437 392)  (437 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (438 392)  (438 392)  routing T_8_24.sp4_v_b_33 <X> T_8_24.lc_trk_g2_1
 (18 9)  (438 393)  (438 393)  routing T_8_24.sp4_v_b_33 <X> T_8_24.lc_trk_g2_1
 (28 10)  (448 394)  (448 394)  routing T_8_24.lc_trk_g2_4 <X> T_8_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (449 394)  (449 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (450 394)  (450 394)  routing T_8_24.lc_trk_g2_4 <X> T_8_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (451 394)  (451 394)  routing T_8_24.lc_trk_g3_7 <X> T_8_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (452 394)  (452 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (453 394)  (453 394)  routing T_8_24.lc_trk_g3_7 <X> T_8_24.wire_logic_cluster/lc_5/in_3
 (34 10)  (454 394)  (454 394)  routing T_8_24.lc_trk_g3_7 <X> T_8_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (456 394)  (456 394)  LC_5 Logic Functioning bit
 (38 10)  (458 394)  (458 394)  LC_5 Logic Functioning bit
 (14 11)  (434 395)  (434 395)  routing T_8_24.sp4_h_l_17 <X> T_8_24.lc_trk_g2_4
 (15 11)  (435 395)  (435 395)  routing T_8_24.sp4_h_l_17 <X> T_8_24.lc_trk_g2_4
 (16 11)  (436 395)  (436 395)  routing T_8_24.sp4_h_l_17 <X> T_8_24.lc_trk_g2_4
 (17 11)  (437 395)  (437 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (28 11)  (448 395)  (448 395)  routing T_8_24.lc_trk_g2_1 <X> T_8_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (449 395)  (449 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (451 395)  (451 395)  routing T_8_24.lc_trk_g3_7 <X> T_8_24.wire_logic_cluster/lc_5/in_3
 (36 11)  (456 395)  (456 395)  LC_5 Logic Functioning bit
 (37 11)  (457 395)  (457 395)  LC_5 Logic Functioning bit
 (38 11)  (458 395)  (458 395)  LC_5 Logic Functioning bit
 (39 11)  (459 395)  (459 395)  LC_5 Logic Functioning bit
 (41 11)  (461 395)  (461 395)  LC_5 Logic Functioning bit
 (43 11)  (463 395)  (463 395)  LC_5 Logic Functioning bit
 (5 12)  (425 396)  (425 396)  routing T_8_24.sp4_v_b_9 <X> T_8_24.sp4_h_r_9
 (26 12)  (446 396)  (446 396)  routing T_8_24.lc_trk_g0_4 <X> T_8_24.wire_logic_cluster/lc_6/in_0
 (31 12)  (451 396)  (451 396)  routing T_8_24.lc_trk_g1_6 <X> T_8_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (452 396)  (452 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (454 396)  (454 396)  routing T_8_24.lc_trk_g1_6 <X> T_8_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (456 396)  (456 396)  LC_6 Logic Functioning bit
 (37 12)  (457 396)  (457 396)  LC_6 Logic Functioning bit
 (39 12)  (459 396)  (459 396)  LC_6 Logic Functioning bit
 (43 12)  (463 396)  (463 396)  LC_6 Logic Functioning bit
 (50 12)  (470 396)  (470 396)  Cascade bit: LH_LC06_inmux02_5

 (6 13)  (426 397)  (426 397)  routing T_8_24.sp4_v_b_9 <X> T_8_24.sp4_h_r_9
 (29 13)  (449 397)  (449 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (451 397)  (451 397)  routing T_8_24.lc_trk_g1_6 <X> T_8_24.wire_logic_cluster/lc_6/in_3
 (36 13)  (456 397)  (456 397)  LC_6 Logic Functioning bit
 (37 13)  (457 397)  (457 397)  LC_6 Logic Functioning bit
 (38 13)  (458 397)  (458 397)  LC_6 Logic Functioning bit
 (42 13)  (462 397)  (462 397)  LC_6 Logic Functioning bit
 (9 14)  (429 398)  (429 398)  routing T_8_24.sp4_v_b_10 <X> T_8_24.sp4_h_l_47
 (14 14)  (434 398)  (434 398)  routing T_8_24.sp4_h_r_44 <X> T_8_24.lc_trk_g3_4
 (21 14)  (441 398)  (441 398)  routing T_8_24.sp4_h_l_34 <X> T_8_24.lc_trk_g3_7
 (22 14)  (442 398)  (442 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (443 398)  (443 398)  routing T_8_24.sp4_h_l_34 <X> T_8_24.lc_trk_g3_7
 (24 14)  (444 398)  (444 398)  routing T_8_24.sp4_h_l_34 <X> T_8_24.lc_trk_g3_7
 (14 15)  (434 399)  (434 399)  routing T_8_24.sp4_h_r_44 <X> T_8_24.lc_trk_g3_4
 (15 15)  (435 399)  (435 399)  routing T_8_24.sp4_h_r_44 <X> T_8_24.lc_trk_g3_4
 (16 15)  (436 399)  (436 399)  routing T_8_24.sp4_h_r_44 <X> T_8_24.lc_trk_g3_4
 (17 15)  (437 399)  (437 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (441 399)  (441 399)  routing T_8_24.sp4_h_l_34 <X> T_8_24.lc_trk_g3_7


LogicTile_9_24

 (16 1)  (490 385)  (490 385)  routing T_9_24.sp12_h_r_8 <X> T_9_24.lc_trk_g0_0
 (17 1)  (491 385)  (491 385)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (0 2)  (474 386)  (474 386)  routing T_9_24.glb_netwk_7 <X> T_9_24.wire_logic_cluster/lc_7/clk
 (1 2)  (475 386)  (475 386)  routing T_9_24.glb_netwk_7 <X> T_9_24.wire_logic_cluster/lc_7/clk
 (2 2)  (476 386)  (476 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (488 386)  (488 386)  routing T_9_24.wire_logic_cluster/lc_4/out <X> T_9_24.lc_trk_g0_4
 (21 2)  (495 386)  (495 386)  routing T_9_24.sp4_h_l_2 <X> T_9_24.lc_trk_g0_7
 (22 2)  (496 386)  (496 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (497 386)  (497 386)  routing T_9_24.sp4_h_l_2 <X> T_9_24.lc_trk_g0_7
 (24 2)  (498 386)  (498 386)  routing T_9_24.sp4_h_l_2 <X> T_9_24.lc_trk_g0_7
 (0 3)  (474 387)  (474 387)  routing T_9_24.glb_netwk_7 <X> T_9_24.wire_logic_cluster/lc_7/clk
 (17 3)  (491 387)  (491 387)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (14 6)  (488 390)  (488 390)  routing T_9_24.sp4_h_l_9 <X> T_9_24.lc_trk_g1_4
 (14 7)  (488 391)  (488 391)  routing T_9_24.sp4_h_l_9 <X> T_9_24.lc_trk_g1_4
 (15 7)  (489 391)  (489 391)  routing T_9_24.sp4_h_l_9 <X> T_9_24.lc_trk_g1_4
 (16 7)  (490 391)  (490 391)  routing T_9_24.sp4_h_l_9 <X> T_9_24.lc_trk_g1_4
 (17 7)  (491 391)  (491 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (29 8)  (503 392)  (503 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (504 392)  (504 392)  routing T_9_24.lc_trk_g0_7 <X> T_9_24.wire_logic_cluster/lc_4/in_1
 (31 8)  (505 392)  (505 392)  routing T_9_24.lc_trk_g1_4 <X> T_9_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (506 392)  (506 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (508 392)  (508 392)  routing T_9_24.lc_trk_g1_4 <X> T_9_24.wire_logic_cluster/lc_4/in_3
 (35 8)  (509 392)  (509 392)  routing T_9_24.lc_trk_g0_4 <X> T_9_24.input_2_4
 (37 8)  (511 392)  (511 392)  LC_4 Logic Functioning bit
 (41 8)  (515 392)  (515 392)  LC_4 Logic Functioning bit
 (42 8)  (516 392)  (516 392)  LC_4 Logic Functioning bit
 (43 8)  (517 392)  (517 392)  LC_4 Logic Functioning bit
 (45 8)  (519 392)  (519 392)  LC_4 Logic Functioning bit
 (46 8)  (520 392)  (520 392)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (29 9)  (503 393)  (503 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (504 393)  (504 393)  routing T_9_24.lc_trk_g0_7 <X> T_9_24.wire_logic_cluster/lc_4/in_1
 (32 9)  (506 393)  (506 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (510 393)  (510 393)  LC_4 Logic Functioning bit
 (37 9)  (511 393)  (511 393)  LC_4 Logic Functioning bit
 (39 9)  (513 393)  (513 393)  LC_4 Logic Functioning bit
 (43 9)  (517 393)  (517 393)  LC_4 Logic Functioning bit
 (0 14)  (474 398)  (474 398)  routing T_9_24.glb_netwk_6 <X> T_9_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (475 398)  (475 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (474 399)  (474 399)  routing T_9_24.glb_netwk_6 <X> T_9_24.wire_logic_cluster/lc_7/s_r


DSP_Tile_0_23

 (5 5)  (5 373)  (5 373)  routing T_0_23.sp4_h_r_3 <X> T_0_23.sp4_v_b_3


LogicTile_1_23

 (27 0)  (81 368)  (81 368)  routing T_1_23.lc_trk_g3_0 <X> T_1_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (82 368)  (82 368)  routing T_1_23.lc_trk_g3_0 <X> T_1_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 368)  (83 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (86 368)  (86 368)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (90 368)  (90 368)  LC_0 Logic Functioning bit
 (37 0)  (91 368)  (91 368)  LC_0 Logic Functioning bit
 (38 0)  (92 368)  (92 368)  LC_0 Logic Functioning bit
 (39 0)  (93 368)  (93 368)  LC_0 Logic Functioning bit
 (44 0)  (98 368)  (98 368)  LC_0 Logic Functioning bit
 (22 1)  (76 369)  (76 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (77 369)  (77 369)  routing T_1_23.sp4_v_b_18 <X> T_1_23.lc_trk_g0_2
 (24 1)  (78 369)  (78 369)  routing T_1_23.sp4_v_b_18 <X> T_1_23.lc_trk_g0_2
 (36 1)  (90 369)  (90 369)  LC_0 Logic Functioning bit
 (37 1)  (91 369)  (91 369)  LC_0 Logic Functioning bit
 (38 1)  (92 369)  (92 369)  LC_0 Logic Functioning bit
 (39 1)  (93 369)  (93 369)  LC_0 Logic Functioning bit
 (46 1)  (100 369)  (100 369)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (49 1)  (103 369)  (103 369)  Carry_In_Mux bit 

 (0 2)  (54 370)  (54 370)  routing T_1_23.glb_netwk_7 <X> T_1_23.wire_logic_cluster/lc_7/clk
 (1 2)  (55 370)  (55 370)  routing T_1_23.glb_netwk_7 <X> T_1_23.wire_logic_cluster/lc_7/clk
 (2 2)  (56 370)  (56 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (81 370)  (81 370)  routing T_1_23.lc_trk_g1_3 <X> T_1_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (83 370)  (83 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (86 370)  (86 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (90 370)  (90 370)  LC_1 Logic Functioning bit
 (37 2)  (91 370)  (91 370)  LC_1 Logic Functioning bit
 (38 2)  (92 370)  (92 370)  LC_1 Logic Functioning bit
 (39 2)  (93 370)  (93 370)  LC_1 Logic Functioning bit
 (44 2)  (98 370)  (98 370)  LC_1 Logic Functioning bit
 (52 2)  (106 370)  (106 370)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (54 371)  (54 371)  routing T_1_23.glb_netwk_7 <X> T_1_23.wire_logic_cluster/lc_7/clk
 (30 3)  (84 371)  (84 371)  routing T_1_23.lc_trk_g1_3 <X> T_1_23.wire_logic_cluster/lc_1/in_1
 (36 3)  (90 371)  (90 371)  LC_1 Logic Functioning bit
 (37 3)  (91 371)  (91 371)  LC_1 Logic Functioning bit
 (38 3)  (92 371)  (92 371)  LC_1 Logic Functioning bit
 (39 3)  (93 371)  (93 371)  LC_1 Logic Functioning bit
 (0 4)  (54 372)  (54 372)  routing T_1_23.lc_trk_g3_3 <X> T_1_23.wire_logic_cluster/lc_7/cen
 (1 4)  (55 372)  (55 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (75 372)  (75 372)  routing T_1_23.sp4_v_b_11 <X> T_1_23.lc_trk_g1_3
 (22 4)  (76 372)  (76 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (77 372)  (77 372)  routing T_1_23.sp4_v_b_11 <X> T_1_23.lc_trk_g1_3
 (28 4)  (82 372)  (82 372)  routing T_1_23.lc_trk_g2_3 <X> T_1_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (83 372)  (83 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (86 372)  (86 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (90 372)  (90 372)  LC_2 Logic Functioning bit
 (37 4)  (91 372)  (91 372)  LC_2 Logic Functioning bit
 (38 4)  (92 372)  (92 372)  LC_2 Logic Functioning bit
 (39 4)  (93 372)  (93 372)  LC_2 Logic Functioning bit
 (44 4)  (98 372)  (98 372)  LC_2 Logic Functioning bit
 (0 5)  (54 373)  (54 373)  routing T_1_23.lc_trk_g3_3 <X> T_1_23.wire_logic_cluster/lc_7/cen
 (1 5)  (55 373)  (55 373)  routing T_1_23.lc_trk_g3_3 <X> T_1_23.wire_logic_cluster/lc_7/cen
 (21 5)  (75 373)  (75 373)  routing T_1_23.sp4_v_b_11 <X> T_1_23.lc_trk_g1_3
 (30 5)  (84 373)  (84 373)  routing T_1_23.lc_trk_g2_3 <X> T_1_23.wire_logic_cluster/lc_2/in_1
 (36 5)  (90 373)  (90 373)  LC_2 Logic Functioning bit
 (37 5)  (91 373)  (91 373)  LC_2 Logic Functioning bit
 (38 5)  (92 373)  (92 373)  LC_2 Logic Functioning bit
 (39 5)  (93 373)  (93 373)  LC_2 Logic Functioning bit
 (46 5)  (100 373)  (100 373)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (27 6)  (81 374)  (81 374)  routing T_1_23.lc_trk_g3_5 <X> T_1_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (82 374)  (82 374)  routing T_1_23.lc_trk_g3_5 <X> T_1_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (83 374)  (83 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (84 374)  (84 374)  routing T_1_23.lc_trk_g3_5 <X> T_1_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (86 374)  (86 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (90 374)  (90 374)  LC_3 Logic Functioning bit
 (37 6)  (91 374)  (91 374)  LC_3 Logic Functioning bit
 (38 6)  (92 374)  (92 374)  LC_3 Logic Functioning bit
 (39 6)  (93 374)  (93 374)  LC_3 Logic Functioning bit
 (44 6)  (98 374)  (98 374)  LC_3 Logic Functioning bit
 (36 7)  (90 375)  (90 375)  LC_3 Logic Functioning bit
 (37 7)  (91 375)  (91 375)  LC_3 Logic Functioning bit
 (38 7)  (92 375)  (92 375)  LC_3 Logic Functioning bit
 (39 7)  (93 375)  (93 375)  LC_3 Logic Functioning bit
 (3 8)  (57 376)  (57 376)  routing T_1_23.sp12_v_t_22 <X> T_1_23.sp12_v_b_1
 (15 8)  (69 376)  (69 376)  routing T_1_23.sp4_h_r_41 <X> T_1_23.lc_trk_g2_1
 (16 8)  (70 376)  (70 376)  routing T_1_23.sp4_h_r_41 <X> T_1_23.lc_trk_g2_1
 (17 8)  (71 376)  (71 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (72 376)  (72 376)  routing T_1_23.sp4_h_r_41 <X> T_1_23.lc_trk_g2_1
 (22 8)  (76 376)  (76 376)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (77 376)  (77 376)  routing T_1_23.sp12_v_b_11 <X> T_1_23.lc_trk_g2_3
 (28 8)  (82 376)  (82 376)  routing T_1_23.lc_trk_g2_1 <X> T_1_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (83 376)  (83 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (86 376)  (86 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (90 376)  (90 376)  LC_4 Logic Functioning bit
 (37 8)  (91 376)  (91 376)  LC_4 Logic Functioning bit
 (38 8)  (92 376)  (92 376)  LC_4 Logic Functioning bit
 (39 8)  (93 376)  (93 376)  LC_4 Logic Functioning bit
 (44 8)  (98 376)  (98 376)  LC_4 Logic Functioning bit
 (51 8)  (105 376)  (105 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (72 377)  (72 377)  routing T_1_23.sp4_h_r_41 <X> T_1_23.lc_trk_g2_1
 (36 9)  (90 377)  (90 377)  LC_4 Logic Functioning bit
 (37 9)  (91 377)  (91 377)  LC_4 Logic Functioning bit
 (38 9)  (92 377)  (92 377)  LC_4 Logic Functioning bit
 (39 9)  (93 377)  (93 377)  LC_4 Logic Functioning bit
 (21 10)  (75 378)  (75 378)  routing T_1_23.wire_logic_cluster/lc_7/out <X> T_1_23.lc_trk_g2_7
 (22 10)  (76 378)  (76 378)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (83 378)  (83 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (86 378)  (86 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (89 378)  (89 378)  routing T_1_23.lc_trk_g2_7 <X> T_1_23.input_2_5
 (36 10)  (90 378)  (90 378)  LC_5 Logic Functioning bit
 (37 10)  (91 378)  (91 378)  LC_5 Logic Functioning bit
 (38 10)  (92 378)  (92 378)  LC_5 Logic Functioning bit
 (39 10)  (93 378)  (93 378)  LC_5 Logic Functioning bit
 (44 10)  (98 378)  (98 378)  LC_5 Logic Functioning bit
 (9 11)  (63 379)  (63 379)  routing T_1_23.sp4_v_b_11 <X> T_1_23.sp4_v_t_42
 (10 11)  (64 379)  (64 379)  routing T_1_23.sp4_v_b_11 <X> T_1_23.sp4_v_t_42
 (30 11)  (84 379)  (84 379)  routing T_1_23.lc_trk_g0_2 <X> T_1_23.wire_logic_cluster/lc_5/in_1
 (32 11)  (86 379)  (86 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (87 379)  (87 379)  routing T_1_23.lc_trk_g2_7 <X> T_1_23.input_2_5
 (35 11)  (89 379)  (89 379)  routing T_1_23.lc_trk_g2_7 <X> T_1_23.input_2_5
 (36 11)  (90 379)  (90 379)  LC_5 Logic Functioning bit
 (37 11)  (91 379)  (91 379)  LC_5 Logic Functioning bit
 (38 11)  (92 379)  (92 379)  LC_5 Logic Functioning bit
 (39 11)  (93 379)  (93 379)  LC_5 Logic Functioning bit
 (51 11)  (105 379)  (105 379)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (22 12)  (76 380)  (76 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (32 12)  (86 380)  (86 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (90 380)  (90 380)  LC_6 Logic Functioning bit
 (37 12)  (91 380)  (91 380)  LC_6 Logic Functioning bit
 (38 12)  (92 380)  (92 380)  LC_6 Logic Functioning bit
 (39 12)  (93 380)  (93 380)  LC_6 Logic Functioning bit
 (45 12)  (99 380)  (99 380)  LC_6 Logic Functioning bit
 (51 12)  (105 380)  (105 380)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (8 13)  (62 381)  (62 381)  routing T_1_23.sp4_h_r_10 <X> T_1_23.sp4_v_b_10
 (14 13)  (68 381)  (68 381)  routing T_1_23.sp4_h_r_24 <X> T_1_23.lc_trk_g3_0
 (15 13)  (69 381)  (69 381)  routing T_1_23.sp4_h_r_24 <X> T_1_23.lc_trk_g3_0
 (16 13)  (70 381)  (70 381)  routing T_1_23.sp4_h_r_24 <X> T_1_23.lc_trk_g3_0
 (17 13)  (71 381)  (71 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (36 13)  (90 381)  (90 381)  LC_6 Logic Functioning bit
 (37 13)  (91 381)  (91 381)  LC_6 Logic Functioning bit
 (38 13)  (92 381)  (92 381)  LC_6 Logic Functioning bit
 (39 13)  (93 381)  (93 381)  LC_6 Logic Functioning bit
 (52 13)  (106 381)  (106 381)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (54 382)  (54 382)  routing T_1_23.glb_netwk_6 <X> T_1_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (55 382)  (55 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (11 14)  (65 382)  (65 382)  routing T_1_23.sp4_h_r_5 <X> T_1_23.sp4_v_t_46
 (13 14)  (67 382)  (67 382)  routing T_1_23.sp4_h_r_5 <X> T_1_23.sp4_v_t_46
 (16 14)  (70 382)  (70 382)  routing T_1_23.sp12_v_t_10 <X> T_1_23.lc_trk_g3_5
 (17 14)  (71 382)  (71 382)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (36 14)  (90 382)  (90 382)  LC_7 Logic Functioning bit
 (37 14)  (91 382)  (91 382)  LC_7 Logic Functioning bit
 (38 14)  (92 382)  (92 382)  LC_7 Logic Functioning bit
 (39 14)  (93 382)  (93 382)  LC_7 Logic Functioning bit
 (40 14)  (94 382)  (94 382)  LC_7 Logic Functioning bit
 (41 14)  (95 382)  (95 382)  LC_7 Logic Functioning bit
 (42 14)  (96 382)  (96 382)  LC_7 Logic Functioning bit
 (43 14)  (97 382)  (97 382)  LC_7 Logic Functioning bit
 (51 14)  (105 382)  (105 382)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (54 383)  (54 383)  routing T_1_23.glb_netwk_6 <X> T_1_23.wire_logic_cluster/lc_7/s_r
 (12 15)  (66 383)  (66 383)  routing T_1_23.sp4_h_r_5 <X> T_1_23.sp4_v_t_46
 (36 15)  (90 383)  (90 383)  LC_7 Logic Functioning bit
 (37 15)  (91 383)  (91 383)  LC_7 Logic Functioning bit
 (38 15)  (92 383)  (92 383)  LC_7 Logic Functioning bit
 (39 15)  (93 383)  (93 383)  LC_7 Logic Functioning bit
 (40 15)  (94 383)  (94 383)  LC_7 Logic Functioning bit
 (41 15)  (95 383)  (95 383)  LC_7 Logic Functioning bit
 (42 15)  (96 383)  (96 383)  LC_7 Logic Functioning bit
 (43 15)  (97 383)  (97 383)  LC_7 Logic Functioning bit
 (46 15)  (100 383)  (100 383)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (51 15)  (105 383)  (105 383)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_2_23

 (26 0)  (134 368)  (134 368)  routing T_2_23.lc_trk_g1_7 <X> T_2_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (135 368)  (135 368)  routing T_2_23.lc_trk_g3_6 <X> T_2_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (136 368)  (136 368)  routing T_2_23.lc_trk_g3_6 <X> T_2_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 368)  (137 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (138 368)  (138 368)  routing T_2_23.lc_trk_g3_6 <X> T_2_23.wire_logic_cluster/lc_0/in_1
 (31 0)  (139 368)  (139 368)  routing T_2_23.lc_trk_g2_5 <X> T_2_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (140 368)  (140 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (141 368)  (141 368)  routing T_2_23.lc_trk_g2_5 <X> T_2_23.wire_logic_cluster/lc_0/in_3
 (37 0)  (145 368)  (145 368)  LC_0 Logic Functioning bit
 (39 0)  (147 368)  (147 368)  LC_0 Logic Functioning bit
 (40 0)  (148 368)  (148 368)  LC_0 Logic Functioning bit
 (41 0)  (149 368)  (149 368)  LC_0 Logic Functioning bit
 (42 0)  (150 368)  (150 368)  LC_0 Logic Functioning bit
 (22 1)  (130 369)  (130 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (133 369)  (133 369)  routing T_2_23.sp4_r_v_b_33 <X> T_2_23.lc_trk_g0_2
 (26 1)  (134 369)  (134 369)  routing T_2_23.lc_trk_g1_7 <X> T_2_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (135 369)  (135 369)  routing T_2_23.lc_trk_g1_7 <X> T_2_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (137 369)  (137 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (138 369)  (138 369)  routing T_2_23.lc_trk_g3_6 <X> T_2_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (140 369)  (140 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (143 369)  (143 369)  routing T_2_23.lc_trk_g0_2 <X> T_2_23.input_2_0
 (38 1)  (146 369)  (146 369)  LC_0 Logic Functioning bit
 (40 1)  (148 369)  (148 369)  LC_0 Logic Functioning bit
 (41 1)  (149 369)  (149 369)  LC_0 Logic Functioning bit
 (42 1)  (150 369)  (150 369)  LC_0 Logic Functioning bit
 (0 2)  (108 370)  (108 370)  routing T_2_23.glb_netwk_7 <X> T_2_23.wire_logic_cluster/lc_7/clk
 (1 2)  (109 370)  (109 370)  routing T_2_23.glb_netwk_7 <X> T_2_23.wire_logic_cluster/lc_7/clk
 (2 2)  (110 370)  (110 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (122 370)  (122 370)  routing T_2_23.sp4_v_b_4 <X> T_2_23.lc_trk_g0_4
 (17 2)  (125 370)  (125 370)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (126 370)  (126 370)  routing T_2_23.wire_logic_cluster/lc_5/out <X> T_2_23.lc_trk_g0_5
 (21 2)  (129 370)  (129 370)  routing T_2_23.sp4_v_b_15 <X> T_2_23.lc_trk_g0_7
 (22 2)  (130 370)  (130 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (131 370)  (131 370)  routing T_2_23.sp4_v_b_15 <X> T_2_23.lc_trk_g0_7
 (27 2)  (135 370)  (135 370)  routing T_2_23.lc_trk_g3_7 <X> T_2_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (136 370)  (136 370)  routing T_2_23.lc_trk_g3_7 <X> T_2_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 370)  (137 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (138 370)  (138 370)  routing T_2_23.lc_trk_g3_7 <X> T_2_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (140 370)  (140 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (141 370)  (141 370)  routing T_2_23.lc_trk_g2_2 <X> T_2_23.wire_logic_cluster/lc_1/in_3
 (38 2)  (146 370)  (146 370)  LC_1 Logic Functioning bit
 (39 2)  (147 370)  (147 370)  LC_1 Logic Functioning bit
 (40 2)  (148 370)  (148 370)  LC_1 Logic Functioning bit
 (41 2)  (149 370)  (149 370)  LC_1 Logic Functioning bit
 (42 2)  (150 370)  (150 370)  LC_1 Logic Functioning bit
 (43 2)  (151 370)  (151 370)  LC_1 Logic Functioning bit
 (50 2)  (158 370)  (158 370)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (108 371)  (108 371)  routing T_2_23.glb_netwk_7 <X> T_2_23.wire_logic_cluster/lc_7/clk
 (16 3)  (124 371)  (124 371)  routing T_2_23.sp4_v_b_4 <X> T_2_23.lc_trk_g0_4
 (17 3)  (125 371)  (125 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (21 3)  (129 371)  (129 371)  routing T_2_23.sp4_v_b_15 <X> T_2_23.lc_trk_g0_7
 (30 3)  (138 371)  (138 371)  routing T_2_23.lc_trk_g3_7 <X> T_2_23.wire_logic_cluster/lc_1/in_1
 (31 3)  (139 371)  (139 371)  routing T_2_23.lc_trk_g2_2 <X> T_2_23.wire_logic_cluster/lc_1/in_3
 (38 3)  (146 371)  (146 371)  LC_1 Logic Functioning bit
 (39 3)  (147 371)  (147 371)  LC_1 Logic Functioning bit
 (40 3)  (148 371)  (148 371)  LC_1 Logic Functioning bit
 (41 3)  (149 371)  (149 371)  LC_1 Logic Functioning bit
 (42 3)  (150 371)  (150 371)  LC_1 Logic Functioning bit
 (43 3)  (151 371)  (151 371)  LC_1 Logic Functioning bit
 (53 3)  (161 371)  (161 371)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (17 4)  (125 372)  (125 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (26 4)  (134 372)  (134 372)  routing T_2_23.lc_trk_g2_6 <X> T_2_23.wire_logic_cluster/lc_2/in_0
 (29 4)  (137 372)  (137 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (138 372)  (138 372)  routing T_2_23.lc_trk_g0_5 <X> T_2_23.wire_logic_cluster/lc_2/in_1
 (31 4)  (139 372)  (139 372)  routing T_2_23.lc_trk_g2_7 <X> T_2_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (140 372)  (140 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (141 372)  (141 372)  routing T_2_23.lc_trk_g2_7 <X> T_2_23.wire_logic_cluster/lc_2/in_3
 (37 4)  (145 372)  (145 372)  LC_2 Logic Functioning bit
 (39 4)  (147 372)  (147 372)  LC_2 Logic Functioning bit
 (40 4)  (148 372)  (148 372)  LC_2 Logic Functioning bit
 (41 4)  (149 372)  (149 372)  LC_2 Logic Functioning bit
 (42 4)  (150 372)  (150 372)  LC_2 Logic Functioning bit
 (22 5)  (130 373)  (130 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (131 373)  (131 373)  routing T_2_23.sp4_v_b_18 <X> T_2_23.lc_trk_g1_2
 (24 5)  (132 373)  (132 373)  routing T_2_23.sp4_v_b_18 <X> T_2_23.lc_trk_g1_2
 (26 5)  (134 373)  (134 373)  routing T_2_23.lc_trk_g2_6 <X> T_2_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (136 373)  (136 373)  routing T_2_23.lc_trk_g2_6 <X> T_2_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (137 373)  (137 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (139 373)  (139 373)  routing T_2_23.lc_trk_g2_7 <X> T_2_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (140 373)  (140 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (141 373)  (141 373)  routing T_2_23.lc_trk_g2_0 <X> T_2_23.input_2_2
 (38 5)  (146 373)  (146 373)  LC_2 Logic Functioning bit
 (40 5)  (148 373)  (148 373)  LC_2 Logic Functioning bit
 (41 5)  (149 373)  (149 373)  LC_2 Logic Functioning bit
 (42 5)  (150 373)  (150 373)  LC_2 Logic Functioning bit
 (10 6)  (118 374)  (118 374)  routing T_2_23.sp4_v_b_11 <X> T_2_23.sp4_h_l_41
 (21 6)  (129 374)  (129 374)  routing T_2_23.wire_logic_cluster/lc_7/out <X> T_2_23.lc_trk_g1_7
 (22 6)  (130 374)  (130 374)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (135 374)  (135 374)  routing T_2_23.lc_trk_g1_7 <X> T_2_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 374)  (137 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (138 374)  (138 374)  routing T_2_23.lc_trk_g1_7 <X> T_2_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (139 374)  (139 374)  routing T_2_23.lc_trk_g2_6 <X> T_2_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (140 374)  (140 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (141 374)  (141 374)  routing T_2_23.lc_trk_g2_6 <X> T_2_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (144 374)  (144 374)  LC_3 Logic Functioning bit
 (38 6)  (146 374)  (146 374)  LC_3 Logic Functioning bit
 (22 7)  (130 375)  (130 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (131 375)  (131 375)  routing T_2_23.sp4_h_r_6 <X> T_2_23.lc_trk_g1_6
 (24 7)  (132 375)  (132 375)  routing T_2_23.sp4_h_r_6 <X> T_2_23.lc_trk_g1_6
 (25 7)  (133 375)  (133 375)  routing T_2_23.sp4_h_r_6 <X> T_2_23.lc_trk_g1_6
 (28 7)  (136 375)  (136 375)  routing T_2_23.lc_trk_g2_1 <X> T_2_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (137 375)  (137 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (138 375)  (138 375)  routing T_2_23.lc_trk_g1_7 <X> T_2_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (139 375)  (139 375)  routing T_2_23.lc_trk_g2_6 <X> T_2_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (144 375)  (144 375)  LC_3 Logic Functioning bit
 (37 7)  (145 375)  (145 375)  LC_3 Logic Functioning bit
 (38 7)  (146 375)  (146 375)  LC_3 Logic Functioning bit
 (39 7)  (147 375)  (147 375)  LC_3 Logic Functioning bit
 (41 7)  (149 375)  (149 375)  LC_3 Logic Functioning bit
 (43 7)  (151 375)  (151 375)  LC_3 Logic Functioning bit
 (3 8)  (111 376)  (111 376)  routing T_2_23.sp12_v_t_22 <X> T_2_23.sp12_v_b_1
 (15 8)  (123 376)  (123 376)  routing T_2_23.sp12_v_b_1 <X> T_2_23.lc_trk_g2_1
 (17 8)  (125 376)  (125 376)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_1 lc_trk_g2_1
 (18 8)  (126 376)  (126 376)  routing T_2_23.sp12_v_b_1 <X> T_2_23.lc_trk_g2_1
 (25 8)  (133 376)  (133 376)  routing T_2_23.wire_logic_cluster/lc_2/out <X> T_2_23.lc_trk_g2_2
 (31 8)  (139 376)  (139 376)  routing T_2_23.lc_trk_g0_5 <X> T_2_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (140 376)  (140 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (144 376)  (144 376)  LC_4 Logic Functioning bit
 (37 8)  (145 376)  (145 376)  LC_4 Logic Functioning bit
 (39 8)  (147 376)  (147 376)  LC_4 Logic Functioning bit
 (43 8)  (151 376)  (151 376)  LC_4 Logic Functioning bit
 (46 8)  (154 376)  (154 376)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (158 376)  (158 376)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (123 377)  (123 377)  routing T_2_23.tnr_op_0 <X> T_2_23.lc_trk_g2_0
 (17 9)  (125 377)  (125 377)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (18 9)  (126 377)  (126 377)  routing T_2_23.sp12_v_b_1 <X> T_2_23.lc_trk_g2_1
 (22 9)  (130 377)  (130 377)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (135 377)  (135 377)  routing T_2_23.lc_trk_g3_1 <X> T_2_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (136 377)  (136 377)  routing T_2_23.lc_trk_g3_1 <X> T_2_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (137 377)  (137 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (144 377)  (144 377)  LC_4 Logic Functioning bit
 (37 9)  (145 377)  (145 377)  LC_4 Logic Functioning bit
 (38 9)  (146 377)  (146 377)  LC_4 Logic Functioning bit
 (42 9)  (150 377)  (150 377)  LC_4 Logic Functioning bit
 (16 10)  (124 378)  (124 378)  routing T_2_23.sp4_v_t_16 <X> T_2_23.lc_trk_g2_5
 (17 10)  (125 378)  (125 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (126 378)  (126 378)  routing T_2_23.sp4_v_t_16 <X> T_2_23.lc_trk_g2_5
 (21 10)  (129 378)  (129 378)  routing T_2_23.rgt_op_7 <X> T_2_23.lc_trk_g2_7
 (22 10)  (130 378)  (130 378)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (132 378)  (132 378)  routing T_2_23.rgt_op_7 <X> T_2_23.lc_trk_g2_7
 (25 10)  (133 378)  (133 378)  routing T_2_23.wire_logic_cluster/lc_6/out <X> T_2_23.lc_trk_g2_6
 (26 10)  (134 378)  (134 378)  routing T_2_23.lc_trk_g0_5 <X> T_2_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (135 378)  (135 378)  routing T_2_23.lc_trk_g1_1 <X> T_2_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 378)  (137 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (139 378)  (139 378)  routing T_2_23.lc_trk_g2_4 <X> T_2_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (140 378)  (140 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (141 378)  (141 378)  routing T_2_23.lc_trk_g2_4 <X> T_2_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (143 378)  (143 378)  routing T_2_23.lc_trk_g0_7 <X> T_2_23.input_2_5
 (37 10)  (145 378)  (145 378)  LC_5 Logic Functioning bit
 (38 10)  (146 378)  (146 378)  LC_5 Logic Functioning bit
 (41 10)  (149 378)  (149 378)  LC_5 Logic Functioning bit
 (43 10)  (151 378)  (151 378)  LC_5 Logic Functioning bit
 (45 10)  (153 378)  (153 378)  LC_5 Logic Functioning bit
 (8 11)  (116 379)  (116 379)  routing T_2_23.sp4_h_r_7 <X> T_2_23.sp4_v_t_42
 (9 11)  (117 379)  (117 379)  routing T_2_23.sp4_h_r_7 <X> T_2_23.sp4_v_t_42
 (14 11)  (122 379)  (122 379)  routing T_2_23.sp4_h_l_17 <X> T_2_23.lc_trk_g2_4
 (15 11)  (123 379)  (123 379)  routing T_2_23.sp4_h_l_17 <X> T_2_23.lc_trk_g2_4
 (16 11)  (124 379)  (124 379)  routing T_2_23.sp4_h_l_17 <X> T_2_23.lc_trk_g2_4
 (17 11)  (125 379)  (125 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (130 379)  (130 379)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (137 379)  (137 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (140 379)  (140 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (143 379)  (143 379)  routing T_2_23.lc_trk_g0_7 <X> T_2_23.input_2_5
 (37 11)  (145 379)  (145 379)  LC_5 Logic Functioning bit
 (39 11)  (147 379)  (147 379)  LC_5 Logic Functioning bit
 (40 11)  (148 379)  (148 379)  LC_5 Logic Functioning bit
 (43 11)  (151 379)  (151 379)  LC_5 Logic Functioning bit
 (15 12)  (123 380)  (123 380)  routing T_2_23.sp4_h_r_25 <X> T_2_23.lc_trk_g3_1
 (16 12)  (124 380)  (124 380)  routing T_2_23.sp4_h_r_25 <X> T_2_23.lc_trk_g3_1
 (17 12)  (125 380)  (125 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (26 12)  (134 380)  (134 380)  routing T_2_23.lc_trk_g2_6 <X> T_2_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (135 380)  (135 380)  routing T_2_23.lc_trk_g1_6 <X> T_2_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (137 380)  (137 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (138 380)  (138 380)  routing T_2_23.lc_trk_g1_6 <X> T_2_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (139 380)  (139 380)  routing T_2_23.lc_trk_g0_7 <X> T_2_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (140 380)  (140 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (143 380)  (143 380)  routing T_2_23.lc_trk_g3_5 <X> T_2_23.input_2_6
 (37 12)  (145 380)  (145 380)  LC_6 Logic Functioning bit
 (38 12)  (146 380)  (146 380)  LC_6 Logic Functioning bit
 (41 12)  (149 380)  (149 380)  LC_6 Logic Functioning bit
 (43 12)  (151 380)  (151 380)  LC_6 Logic Functioning bit
 (45 12)  (153 380)  (153 380)  LC_6 Logic Functioning bit
 (18 13)  (126 381)  (126 381)  routing T_2_23.sp4_h_r_25 <X> T_2_23.lc_trk_g3_1
 (26 13)  (134 381)  (134 381)  routing T_2_23.lc_trk_g2_6 <X> T_2_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (136 381)  (136 381)  routing T_2_23.lc_trk_g2_6 <X> T_2_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (137 381)  (137 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (138 381)  (138 381)  routing T_2_23.lc_trk_g1_6 <X> T_2_23.wire_logic_cluster/lc_6/in_1
 (31 13)  (139 381)  (139 381)  routing T_2_23.lc_trk_g0_7 <X> T_2_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (140 381)  (140 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (141 381)  (141 381)  routing T_2_23.lc_trk_g3_5 <X> T_2_23.input_2_6
 (34 13)  (142 381)  (142 381)  routing T_2_23.lc_trk_g3_5 <X> T_2_23.input_2_6
 (37 13)  (145 381)  (145 381)  LC_6 Logic Functioning bit
 (38 13)  (146 381)  (146 381)  LC_6 Logic Functioning bit
 (40 13)  (148 381)  (148 381)  LC_6 Logic Functioning bit
 (42 13)  (150 381)  (150 381)  LC_6 Logic Functioning bit
 (0 14)  (108 382)  (108 382)  routing T_2_23.glb_netwk_6 <X> T_2_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (109 382)  (109 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (112 382)  (112 382)  routing T_2_23.sp4_v_b_9 <X> T_2_23.sp4_v_t_44
 (15 14)  (123 382)  (123 382)  routing T_2_23.sp4_h_l_16 <X> T_2_23.lc_trk_g3_5
 (16 14)  (124 382)  (124 382)  routing T_2_23.sp4_h_l_16 <X> T_2_23.lc_trk_g3_5
 (17 14)  (125 382)  (125 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (129 382)  (129 382)  routing T_2_23.sp4_h_r_39 <X> T_2_23.lc_trk_g3_7
 (22 14)  (130 382)  (130 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (131 382)  (131 382)  routing T_2_23.sp4_h_r_39 <X> T_2_23.lc_trk_g3_7
 (24 14)  (132 382)  (132 382)  routing T_2_23.sp4_h_r_39 <X> T_2_23.lc_trk_g3_7
 (29 14)  (137 382)  (137 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (138 382)  (138 382)  routing T_2_23.lc_trk_g0_4 <X> T_2_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (139 382)  (139 382)  routing T_2_23.lc_trk_g1_7 <X> T_2_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (140 382)  (140 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (142 382)  (142 382)  routing T_2_23.lc_trk_g1_7 <X> T_2_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (143 382)  (143 382)  routing T_2_23.lc_trk_g0_7 <X> T_2_23.input_2_7
 (38 14)  (146 382)  (146 382)  LC_7 Logic Functioning bit
 (39 14)  (147 382)  (147 382)  LC_7 Logic Functioning bit
 (45 14)  (153 382)  (153 382)  LC_7 Logic Functioning bit
 (0 15)  (108 383)  (108 383)  routing T_2_23.glb_netwk_6 <X> T_2_23.wire_logic_cluster/lc_7/s_r
 (18 15)  (126 383)  (126 383)  routing T_2_23.sp4_h_l_16 <X> T_2_23.lc_trk_g3_5
 (22 15)  (130 383)  (130 383)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (132 383)  (132 383)  routing T_2_23.tnr_op_6 <X> T_2_23.lc_trk_g3_6
 (26 15)  (134 383)  (134 383)  routing T_2_23.lc_trk_g1_2 <X> T_2_23.wire_logic_cluster/lc_7/in_0
 (27 15)  (135 383)  (135 383)  routing T_2_23.lc_trk_g1_2 <X> T_2_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (137 383)  (137 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (139 383)  (139 383)  routing T_2_23.lc_trk_g1_7 <X> T_2_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (140 383)  (140 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (143 383)  (143 383)  routing T_2_23.lc_trk_g0_7 <X> T_2_23.input_2_7
 (36 15)  (144 383)  (144 383)  LC_7 Logic Functioning bit
 (37 15)  (145 383)  (145 383)  LC_7 Logic Functioning bit
 (38 15)  (146 383)  (146 383)  LC_7 Logic Functioning bit
 (39 15)  (147 383)  (147 383)  LC_7 Logic Functioning bit
 (42 15)  (150 383)  (150 383)  LC_7 Logic Functioning bit
 (43 15)  (151 383)  (151 383)  LC_7 Logic Functioning bit


LogicTile_3_23

 (22 1)  (184 369)  (184 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (185 369)  (185 369)  routing T_3_23.sp4_v_b_18 <X> T_3_23.lc_trk_g0_2
 (24 1)  (186 369)  (186 369)  routing T_3_23.sp4_v_b_18 <X> T_3_23.lc_trk_g0_2
 (0 2)  (162 370)  (162 370)  routing T_3_23.glb_netwk_7 <X> T_3_23.wire_logic_cluster/lc_7/clk
 (1 2)  (163 370)  (163 370)  routing T_3_23.glb_netwk_7 <X> T_3_23.wire_logic_cluster/lc_7/clk
 (2 2)  (164 370)  (164 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (5 2)  (167 370)  (167 370)  routing T_3_23.sp4_v_b_0 <X> T_3_23.sp4_h_l_37
 (12 2)  (174 370)  (174 370)  routing T_3_23.sp4_v_t_45 <X> T_3_23.sp4_h_l_39
 (15 2)  (177 370)  (177 370)  routing T_3_23.sp4_v_b_21 <X> T_3_23.lc_trk_g0_5
 (16 2)  (178 370)  (178 370)  routing T_3_23.sp4_v_b_21 <X> T_3_23.lc_trk_g0_5
 (17 2)  (179 370)  (179 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (21 2)  (183 370)  (183 370)  routing T_3_23.sp4_v_b_15 <X> T_3_23.lc_trk_g0_7
 (22 2)  (184 370)  (184 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (185 370)  (185 370)  routing T_3_23.sp4_v_b_15 <X> T_3_23.lc_trk_g0_7
 (25 2)  (187 370)  (187 370)  routing T_3_23.wire_logic_cluster/lc_6/out <X> T_3_23.lc_trk_g0_6
 (26 2)  (188 370)  (188 370)  routing T_3_23.lc_trk_g3_4 <X> T_3_23.wire_logic_cluster/lc_1/in_0
 (29 2)  (191 370)  (191 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (194 370)  (194 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (195 370)  (195 370)  routing T_3_23.lc_trk_g2_2 <X> T_3_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (198 370)  (198 370)  LC_1 Logic Functioning bit
 (38 2)  (200 370)  (200 370)  LC_1 Logic Functioning bit
 (43 2)  (205 370)  (205 370)  LC_1 Logic Functioning bit
 (45 2)  (207 370)  (207 370)  LC_1 Logic Functioning bit
 (0 3)  (162 371)  (162 371)  routing T_3_23.glb_netwk_7 <X> T_3_23.wire_logic_cluster/lc_7/clk
 (8 3)  (170 371)  (170 371)  routing T_3_23.sp4_h_r_7 <X> T_3_23.sp4_v_t_36
 (9 3)  (171 371)  (171 371)  routing T_3_23.sp4_h_r_7 <X> T_3_23.sp4_v_t_36
 (10 3)  (172 371)  (172 371)  routing T_3_23.sp4_h_r_7 <X> T_3_23.sp4_v_t_36
 (11 3)  (173 371)  (173 371)  routing T_3_23.sp4_v_t_45 <X> T_3_23.sp4_h_l_39
 (13 3)  (175 371)  (175 371)  routing T_3_23.sp4_v_t_45 <X> T_3_23.sp4_h_l_39
 (21 3)  (183 371)  (183 371)  routing T_3_23.sp4_v_b_15 <X> T_3_23.lc_trk_g0_7
 (22 3)  (184 371)  (184 371)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (27 3)  (189 371)  (189 371)  routing T_3_23.lc_trk_g3_4 <X> T_3_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (190 371)  (190 371)  routing T_3_23.lc_trk_g3_4 <X> T_3_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (191 371)  (191 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (192 371)  (192 371)  routing T_3_23.lc_trk_g0_2 <X> T_3_23.wire_logic_cluster/lc_1/in_1
 (31 3)  (193 371)  (193 371)  routing T_3_23.lc_trk_g2_2 <X> T_3_23.wire_logic_cluster/lc_1/in_3
 (32 3)  (194 371)  (194 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (195 371)  (195 371)  routing T_3_23.lc_trk_g2_3 <X> T_3_23.input_2_1
 (35 3)  (197 371)  (197 371)  routing T_3_23.lc_trk_g2_3 <X> T_3_23.input_2_1
 (36 3)  (198 371)  (198 371)  LC_1 Logic Functioning bit
 (43 3)  (205 371)  (205 371)  LC_1 Logic Functioning bit
 (47 3)  (209 371)  (209 371)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (163 372)  (163 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (184 372)  (184 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (185 372)  (185 372)  routing T_3_23.sp4_v_b_19 <X> T_3_23.lc_trk_g1_3
 (24 4)  (186 372)  (186 372)  routing T_3_23.sp4_v_b_19 <X> T_3_23.lc_trk_g1_3
 (0 5)  (162 373)  (162 373)  routing T_3_23.lc_trk_g1_3 <X> T_3_23.wire_logic_cluster/lc_7/cen
 (1 5)  (163 373)  (163 373)  routing T_3_23.lc_trk_g1_3 <X> T_3_23.wire_logic_cluster/lc_7/cen
 (16 6)  (178 374)  (178 374)  routing T_3_23.sp4_v_b_5 <X> T_3_23.lc_trk_g1_5
 (17 6)  (179 374)  (179 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (180 374)  (180 374)  routing T_3_23.sp4_v_b_5 <X> T_3_23.lc_trk_g1_5
 (22 6)  (184 374)  (184 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (185 374)  (185 374)  routing T_3_23.sp4_v_b_23 <X> T_3_23.lc_trk_g1_7
 (24 6)  (186 374)  (186 374)  routing T_3_23.sp4_v_b_23 <X> T_3_23.lc_trk_g1_7
 (26 6)  (188 374)  (188 374)  routing T_3_23.lc_trk_g1_6 <X> T_3_23.wire_logic_cluster/lc_3/in_0
 (28 6)  (190 374)  (190 374)  routing T_3_23.lc_trk_g2_0 <X> T_3_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (191 374)  (191 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (193 374)  (193 374)  routing T_3_23.lc_trk_g2_6 <X> T_3_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (194 374)  (194 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (195 374)  (195 374)  routing T_3_23.lc_trk_g2_6 <X> T_3_23.wire_logic_cluster/lc_3/in_3
 (37 6)  (199 374)  (199 374)  LC_3 Logic Functioning bit
 (39 6)  (201 374)  (201 374)  LC_3 Logic Functioning bit
 (40 6)  (202 374)  (202 374)  LC_3 Logic Functioning bit
 (42 6)  (204 374)  (204 374)  LC_3 Logic Functioning bit
 (48 6)  (210 374)  (210 374)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (22 7)  (184 375)  (184 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (185 375)  (185 375)  routing T_3_23.sp4_v_b_22 <X> T_3_23.lc_trk_g1_6
 (24 7)  (186 375)  (186 375)  routing T_3_23.sp4_v_b_22 <X> T_3_23.lc_trk_g1_6
 (26 7)  (188 375)  (188 375)  routing T_3_23.lc_trk_g1_6 <X> T_3_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (189 375)  (189 375)  routing T_3_23.lc_trk_g1_6 <X> T_3_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (191 375)  (191 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (193 375)  (193 375)  routing T_3_23.lc_trk_g2_6 <X> T_3_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (198 375)  (198 375)  LC_3 Logic Functioning bit
 (37 7)  (199 375)  (199 375)  LC_3 Logic Functioning bit
 (38 7)  (200 375)  (200 375)  LC_3 Logic Functioning bit
 (39 7)  (201 375)  (201 375)  LC_3 Logic Functioning bit
 (40 7)  (202 375)  (202 375)  LC_3 Logic Functioning bit
 (42 7)  (204 375)  (204 375)  LC_3 Logic Functioning bit
 (5 8)  (167 376)  (167 376)  routing T_3_23.sp4_v_b_0 <X> T_3_23.sp4_h_r_6
 (14 8)  (176 376)  (176 376)  routing T_3_23.sp4_v_t_21 <X> T_3_23.lc_trk_g2_0
 (22 8)  (184 376)  (184 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (187 376)  (187 376)  routing T_3_23.sp4_v_b_26 <X> T_3_23.lc_trk_g2_2
 (26 8)  (188 376)  (188 376)  routing T_3_23.lc_trk_g0_6 <X> T_3_23.wire_logic_cluster/lc_4/in_0
 (29 8)  (191 376)  (191 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (192 376)  (192 376)  routing T_3_23.lc_trk_g0_7 <X> T_3_23.wire_logic_cluster/lc_4/in_1
 (36 8)  (198 376)  (198 376)  LC_4 Logic Functioning bit
 (37 8)  (199 376)  (199 376)  LC_4 Logic Functioning bit
 (42 8)  (204 376)  (204 376)  LC_4 Logic Functioning bit
 (43 8)  (205 376)  (205 376)  LC_4 Logic Functioning bit
 (50 8)  (212 376)  (212 376)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (166 377)  (166 377)  routing T_3_23.sp4_v_b_0 <X> T_3_23.sp4_h_r_6
 (6 9)  (168 377)  (168 377)  routing T_3_23.sp4_v_b_0 <X> T_3_23.sp4_h_r_6
 (14 9)  (176 377)  (176 377)  routing T_3_23.sp4_v_t_21 <X> T_3_23.lc_trk_g2_0
 (16 9)  (178 377)  (178 377)  routing T_3_23.sp4_v_t_21 <X> T_3_23.lc_trk_g2_0
 (17 9)  (179 377)  (179 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (184 377)  (184 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (185 377)  (185 377)  routing T_3_23.sp4_v_b_26 <X> T_3_23.lc_trk_g2_2
 (26 9)  (188 377)  (188 377)  routing T_3_23.lc_trk_g0_6 <X> T_3_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (191 377)  (191 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (192 377)  (192 377)  routing T_3_23.lc_trk_g0_7 <X> T_3_23.wire_logic_cluster/lc_4/in_1
 (36 9)  (198 377)  (198 377)  LC_4 Logic Functioning bit
 (37 9)  (199 377)  (199 377)  LC_4 Logic Functioning bit
 (39 9)  (201 377)  (201 377)  LC_4 Logic Functioning bit
 (40 9)  (202 377)  (202 377)  LC_4 Logic Functioning bit
 (42 9)  (204 377)  (204 377)  LC_4 Logic Functioning bit
 (43 9)  (205 377)  (205 377)  LC_4 Logic Functioning bit
 (48 9)  (210 377)  (210 377)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (176 378)  (176 378)  routing T_3_23.sp4_h_r_44 <X> T_3_23.lc_trk_g2_4
 (22 10)  (184 378)  (184 378)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (186 378)  (186 378)  routing T_3_23.tnr_op_7 <X> T_3_23.lc_trk_g2_7
 (27 10)  (189 378)  (189 378)  routing T_3_23.lc_trk_g1_7 <X> T_3_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (191 378)  (191 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (192 378)  (192 378)  routing T_3_23.lc_trk_g1_7 <X> T_3_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (194 378)  (194 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (195 378)  (195 378)  routing T_3_23.lc_trk_g2_2 <X> T_3_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (198 378)  (198 378)  LC_5 Logic Functioning bit
 (38 10)  (200 378)  (200 378)  LC_5 Logic Functioning bit
 (41 10)  (203 378)  (203 378)  LC_5 Logic Functioning bit
 (43 10)  (205 378)  (205 378)  LC_5 Logic Functioning bit
 (45 10)  (207 378)  (207 378)  LC_5 Logic Functioning bit
 (46 10)  (208 378)  (208 378)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (212 378)  (212 378)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (213 378)  (213 378)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (176 379)  (176 379)  routing T_3_23.sp4_h_r_44 <X> T_3_23.lc_trk_g2_4
 (15 11)  (177 379)  (177 379)  routing T_3_23.sp4_h_r_44 <X> T_3_23.lc_trk_g2_4
 (16 11)  (178 379)  (178 379)  routing T_3_23.sp4_h_r_44 <X> T_3_23.lc_trk_g2_4
 (17 11)  (179 379)  (179 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (184 379)  (184 379)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (185 379)  (185 379)  routing T_3_23.sp12_v_b_14 <X> T_3_23.lc_trk_g2_6
 (26 11)  (188 379)  (188 379)  routing T_3_23.lc_trk_g2_3 <X> T_3_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (190 379)  (190 379)  routing T_3_23.lc_trk_g2_3 <X> T_3_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (191 379)  (191 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (192 379)  (192 379)  routing T_3_23.lc_trk_g1_7 <X> T_3_23.wire_logic_cluster/lc_5/in_1
 (31 11)  (193 379)  (193 379)  routing T_3_23.lc_trk_g2_2 <X> T_3_23.wire_logic_cluster/lc_5/in_3
 (36 11)  (198 379)  (198 379)  LC_5 Logic Functioning bit
 (29 12)  (191 380)  (191 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (192 380)  (192 380)  routing T_3_23.lc_trk_g0_5 <X> T_3_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (193 380)  (193 380)  routing T_3_23.lc_trk_g1_6 <X> T_3_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (194 380)  (194 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (196 380)  (196 380)  routing T_3_23.lc_trk_g1_6 <X> T_3_23.wire_logic_cluster/lc_6/in_3
 (40 12)  (202 380)  (202 380)  LC_6 Logic Functioning bit
 (42 12)  (204 380)  (204 380)  LC_6 Logic Functioning bit
 (31 13)  (193 381)  (193 381)  routing T_3_23.lc_trk_g1_6 <X> T_3_23.wire_logic_cluster/lc_6/in_3
 (40 13)  (202 381)  (202 381)  LC_6 Logic Functioning bit
 (42 13)  (204 381)  (204 381)  LC_6 Logic Functioning bit
 (51 13)  (213 381)  (213 381)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (1 14)  (163 382)  (163 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (176 382)  (176 382)  routing T_3_23.wire_logic_cluster/lc_4/out <X> T_3_23.lc_trk_g3_4
 (15 14)  (177 382)  (177 382)  routing T_3_23.tnr_op_5 <X> T_3_23.lc_trk_g3_5
 (17 14)  (179 382)  (179 382)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (26 14)  (188 382)  (188 382)  routing T_3_23.lc_trk_g3_6 <X> T_3_23.wire_logic_cluster/lc_7/in_0
 (27 14)  (189 382)  (189 382)  routing T_3_23.lc_trk_g3_5 <X> T_3_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (190 382)  (190 382)  routing T_3_23.lc_trk_g3_5 <X> T_3_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (191 382)  (191 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (192 382)  (192 382)  routing T_3_23.lc_trk_g3_5 <X> T_3_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (193 382)  (193 382)  routing T_3_23.lc_trk_g2_4 <X> T_3_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (194 382)  (194 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (195 382)  (195 382)  routing T_3_23.lc_trk_g2_4 <X> T_3_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (197 382)  (197 382)  routing T_3_23.lc_trk_g2_7 <X> T_3_23.input_2_7
 (36 14)  (198 382)  (198 382)  LC_7 Logic Functioning bit
 (51 14)  (213 382)  (213 382)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (162 383)  (162 383)  routing T_3_23.lc_trk_g1_5 <X> T_3_23.wire_logic_cluster/lc_7/s_r
 (1 15)  (163 383)  (163 383)  routing T_3_23.lc_trk_g1_5 <X> T_3_23.wire_logic_cluster/lc_7/s_r
 (17 15)  (179 383)  (179 383)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (184 383)  (184 383)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (186 383)  (186 383)  routing T_3_23.tnr_op_6 <X> T_3_23.lc_trk_g3_6
 (26 15)  (188 383)  (188 383)  routing T_3_23.lc_trk_g3_6 <X> T_3_23.wire_logic_cluster/lc_7/in_0
 (27 15)  (189 383)  (189 383)  routing T_3_23.lc_trk_g3_6 <X> T_3_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (190 383)  (190 383)  routing T_3_23.lc_trk_g3_6 <X> T_3_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (191 383)  (191 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (32 15)  (194 383)  (194 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (195 383)  (195 383)  routing T_3_23.lc_trk_g2_7 <X> T_3_23.input_2_7
 (35 15)  (197 383)  (197 383)  routing T_3_23.lc_trk_g2_7 <X> T_3_23.input_2_7
 (48 15)  (210 383)  (210 383)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (213 383)  (213 383)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_4_23

 (21 0)  (237 368)  (237 368)  routing T_4_23.sp4_h_r_19 <X> T_4_23.lc_trk_g0_3
 (22 0)  (238 368)  (238 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (239 368)  (239 368)  routing T_4_23.sp4_h_r_19 <X> T_4_23.lc_trk_g0_3
 (24 0)  (240 368)  (240 368)  routing T_4_23.sp4_h_r_19 <X> T_4_23.lc_trk_g0_3
 (26 0)  (242 368)  (242 368)  routing T_4_23.lc_trk_g1_7 <X> T_4_23.wire_logic_cluster/lc_0/in_0
 (28 0)  (244 368)  (244 368)  routing T_4_23.lc_trk_g2_5 <X> T_4_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 368)  (245 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (246 368)  (246 368)  routing T_4_23.lc_trk_g2_5 <X> T_4_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (248 368)  (248 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (249 368)  (249 368)  routing T_4_23.lc_trk_g2_1 <X> T_4_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (251 368)  (251 368)  routing T_4_23.lc_trk_g2_6 <X> T_4_23.input_2_0
 (36 0)  (252 368)  (252 368)  LC_0 Logic Functioning bit
 (38 0)  (254 368)  (254 368)  LC_0 Logic Functioning bit
 (40 0)  (256 368)  (256 368)  LC_0 Logic Functioning bit
 (41 0)  (257 368)  (257 368)  LC_0 Logic Functioning bit
 (43 0)  (259 368)  (259 368)  LC_0 Logic Functioning bit
 (21 1)  (237 369)  (237 369)  routing T_4_23.sp4_h_r_19 <X> T_4_23.lc_trk_g0_3
 (26 1)  (242 369)  (242 369)  routing T_4_23.lc_trk_g1_7 <X> T_4_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (243 369)  (243 369)  routing T_4_23.lc_trk_g1_7 <X> T_4_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (245 369)  (245 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (248 369)  (248 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (249 369)  (249 369)  routing T_4_23.lc_trk_g2_6 <X> T_4_23.input_2_0
 (35 1)  (251 369)  (251 369)  routing T_4_23.lc_trk_g2_6 <X> T_4_23.input_2_0
 (38 1)  (254 369)  (254 369)  LC_0 Logic Functioning bit
 (40 1)  (256 369)  (256 369)  LC_0 Logic Functioning bit
 (41 1)  (257 369)  (257 369)  LC_0 Logic Functioning bit
 (42 1)  (258 369)  (258 369)  LC_0 Logic Functioning bit
 (0 2)  (216 370)  (216 370)  routing T_4_23.glb_netwk_7 <X> T_4_23.wire_logic_cluster/lc_7/clk
 (1 2)  (217 370)  (217 370)  routing T_4_23.glb_netwk_7 <X> T_4_23.wire_logic_cluster/lc_7/clk
 (2 2)  (218 370)  (218 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (8 2)  (224 370)  (224 370)  routing T_4_23.sp4_v_t_36 <X> T_4_23.sp4_h_l_36
 (9 2)  (225 370)  (225 370)  routing T_4_23.sp4_v_t_36 <X> T_4_23.sp4_h_l_36
 (14 2)  (230 370)  (230 370)  routing T_4_23.wire_logic_cluster/lc_4/out <X> T_4_23.lc_trk_g0_4
 (16 2)  (232 370)  (232 370)  routing T_4_23.sp4_v_b_13 <X> T_4_23.lc_trk_g0_5
 (17 2)  (233 370)  (233 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (234 370)  (234 370)  routing T_4_23.sp4_v_b_13 <X> T_4_23.lc_trk_g0_5
 (21 2)  (237 370)  (237 370)  routing T_4_23.lft_op_7 <X> T_4_23.lc_trk_g0_7
 (22 2)  (238 370)  (238 370)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (240 370)  (240 370)  routing T_4_23.lft_op_7 <X> T_4_23.lc_trk_g0_7
 (25 2)  (241 370)  (241 370)  routing T_4_23.sp4_v_b_6 <X> T_4_23.lc_trk_g0_6
 (26 2)  (242 370)  (242 370)  routing T_4_23.lc_trk_g2_7 <X> T_4_23.wire_logic_cluster/lc_1/in_0
 (32 2)  (248 370)  (248 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (249 370)  (249 370)  routing T_4_23.lc_trk_g2_2 <X> T_4_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (252 370)  (252 370)  LC_1 Logic Functioning bit
 (37 2)  (253 370)  (253 370)  LC_1 Logic Functioning bit
 (46 2)  (262 370)  (262 370)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (266 370)  (266 370)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (216 371)  (216 371)  routing T_4_23.glb_netwk_7 <X> T_4_23.wire_logic_cluster/lc_7/clk
 (17 3)  (233 371)  (233 371)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (234 371)  (234 371)  routing T_4_23.sp4_v_b_13 <X> T_4_23.lc_trk_g0_5
 (19 3)  (235 371)  (235 371)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (22 3)  (238 371)  (238 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (239 371)  (239 371)  routing T_4_23.sp4_v_b_6 <X> T_4_23.lc_trk_g0_6
 (26 3)  (242 371)  (242 371)  routing T_4_23.lc_trk_g2_7 <X> T_4_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (244 371)  (244 371)  routing T_4_23.lc_trk_g2_7 <X> T_4_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (245 371)  (245 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (247 371)  (247 371)  routing T_4_23.lc_trk_g2_2 <X> T_4_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (252 371)  (252 371)  LC_1 Logic Functioning bit
 (37 3)  (253 371)  (253 371)  LC_1 Logic Functioning bit
 (5 4)  (221 372)  (221 372)  routing T_4_23.sp4_h_l_37 <X> T_4_23.sp4_h_r_3
 (25 4)  (241 372)  (241 372)  routing T_4_23.bnr_op_2 <X> T_4_23.lc_trk_g1_2
 (26 4)  (242 372)  (242 372)  routing T_4_23.lc_trk_g0_4 <X> T_4_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (243 372)  (243 372)  routing T_4_23.lc_trk_g1_6 <X> T_4_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 372)  (245 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (246 372)  (246 372)  routing T_4_23.lc_trk_g1_6 <X> T_4_23.wire_logic_cluster/lc_2/in_1
 (31 4)  (247 372)  (247 372)  routing T_4_23.lc_trk_g0_7 <X> T_4_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (248 372)  (248 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (252 372)  (252 372)  LC_2 Logic Functioning bit
 (38 4)  (254 372)  (254 372)  LC_2 Logic Functioning bit
 (40 4)  (256 372)  (256 372)  LC_2 Logic Functioning bit
 (41 4)  (257 372)  (257 372)  LC_2 Logic Functioning bit
 (43 4)  (259 372)  (259 372)  LC_2 Logic Functioning bit
 (4 5)  (220 373)  (220 373)  routing T_4_23.sp4_h_l_37 <X> T_4_23.sp4_h_r_3
 (22 5)  (238 373)  (238 373)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (241 373)  (241 373)  routing T_4_23.bnr_op_2 <X> T_4_23.lc_trk_g1_2
 (29 5)  (245 373)  (245 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (246 373)  (246 373)  routing T_4_23.lc_trk_g1_6 <X> T_4_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (247 373)  (247 373)  routing T_4_23.lc_trk_g0_7 <X> T_4_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (248 373)  (248 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (249 373)  (249 373)  routing T_4_23.lc_trk_g2_0 <X> T_4_23.input_2_2
 (39 5)  (255 373)  (255 373)  LC_2 Logic Functioning bit
 (40 5)  (256 373)  (256 373)  LC_2 Logic Functioning bit
 (41 5)  (257 373)  (257 373)  LC_2 Logic Functioning bit
 (43 5)  (259 373)  (259 373)  LC_2 Logic Functioning bit
 (9 6)  (225 374)  (225 374)  routing T_4_23.sp4_v_b_4 <X> T_4_23.sp4_h_l_41
 (12 6)  (228 374)  (228 374)  routing T_4_23.sp4_h_r_2 <X> T_4_23.sp4_h_l_40
 (21 6)  (237 374)  (237 374)  routing T_4_23.wire_logic_cluster/lc_7/out <X> T_4_23.lc_trk_g1_7
 (22 6)  (238 374)  (238 374)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (241 374)  (241 374)  routing T_4_23.wire_logic_cluster/lc_6/out <X> T_4_23.lc_trk_g1_6
 (26 6)  (242 374)  (242 374)  routing T_4_23.lc_trk_g2_5 <X> T_4_23.wire_logic_cluster/lc_3/in_0
 (27 6)  (243 374)  (243 374)  routing T_4_23.lc_trk_g3_7 <X> T_4_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (244 374)  (244 374)  routing T_4_23.lc_trk_g3_7 <X> T_4_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (245 374)  (245 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (246 374)  (246 374)  routing T_4_23.lc_trk_g3_7 <X> T_4_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (247 374)  (247 374)  routing T_4_23.lc_trk_g0_4 <X> T_4_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (248 374)  (248 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (252 374)  (252 374)  LC_3 Logic Functioning bit
 (38 6)  (254 374)  (254 374)  LC_3 Logic Functioning bit
 (13 7)  (229 375)  (229 375)  routing T_4_23.sp4_h_r_2 <X> T_4_23.sp4_h_l_40
 (22 7)  (238 375)  (238 375)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (244 375)  (244 375)  routing T_4_23.lc_trk_g2_5 <X> T_4_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (245 375)  (245 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (246 375)  (246 375)  routing T_4_23.lc_trk_g3_7 <X> T_4_23.wire_logic_cluster/lc_3/in_1
 (36 7)  (252 375)  (252 375)  LC_3 Logic Functioning bit
 (37 7)  (253 375)  (253 375)  LC_3 Logic Functioning bit
 (38 7)  (254 375)  (254 375)  LC_3 Logic Functioning bit
 (39 7)  (255 375)  (255 375)  LC_3 Logic Functioning bit
 (40 7)  (256 375)  (256 375)  LC_3 Logic Functioning bit
 (42 7)  (258 375)  (258 375)  LC_3 Logic Functioning bit
 (53 7)  (269 375)  (269 375)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (5 8)  (221 376)  (221 376)  routing T_4_23.sp4_h_l_38 <X> T_4_23.sp4_h_r_6
 (15 8)  (231 376)  (231 376)  routing T_4_23.sp4_v_t_28 <X> T_4_23.lc_trk_g2_1
 (16 8)  (232 376)  (232 376)  routing T_4_23.sp4_v_t_28 <X> T_4_23.lc_trk_g2_1
 (17 8)  (233 376)  (233 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (237 376)  (237 376)  routing T_4_23.sp4_v_t_14 <X> T_4_23.lc_trk_g2_3
 (22 8)  (238 376)  (238 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (239 376)  (239 376)  routing T_4_23.sp4_v_t_14 <X> T_4_23.lc_trk_g2_3
 (25 8)  (241 376)  (241 376)  routing T_4_23.wire_logic_cluster/lc_2/out <X> T_4_23.lc_trk_g2_2
 (26 8)  (242 376)  (242 376)  routing T_4_23.lc_trk_g0_4 <X> T_4_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (243 376)  (243 376)  routing T_4_23.lc_trk_g1_2 <X> T_4_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 376)  (245 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (247 376)  (247 376)  routing T_4_23.lc_trk_g3_4 <X> T_4_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (248 376)  (248 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (249 376)  (249 376)  routing T_4_23.lc_trk_g3_4 <X> T_4_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (250 376)  (250 376)  routing T_4_23.lc_trk_g3_4 <X> T_4_23.wire_logic_cluster/lc_4/in_3
 (37 8)  (253 376)  (253 376)  LC_4 Logic Functioning bit
 (38 8)  (254 376)  (254 376)  LC_4 Logic Functioning bit
 (41 8)  (257 376)  (257 376)  LC_4 Logic Functioning bit
 (43 8)  (259 376)  (259 376)  LC_4 Logic Functioning bit
 (45 8)  (261 376)  (261 376)  LC_4 Logic Functioning bit
 (4 9)  (220 377)  (220 377)  routing T_4_23.sp4_h_l_38 <X> T_4_23.sp4_h_r_6
 (14 9)  (230 377)  (230 377)  routing T_4_23.tnl_op_0 <X> T_4_23.lc_trk_g2_0
 (15 9)  (231 377)  (231 377)  routing T_4_23.tnl_op_0 <X> T_4_23.lc_trk_g2_0
 (17 9)  (233 377)  (233 377)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (238 377)  (238 377)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (245 377)  (245 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (246 377)  (246 377)  routing T_4_23.lc_trk_g1_2 <X> T_4_23.wire_logic_cluster/lc_4/in_1
 (32 9)  (248 377)  (248 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (249 377)  (249 377)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.input_2_4
 (34 9)  (250 377)  (250 377)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.input_2_4
 (35 9)  (251 377)  (251 377)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.input_2_4
 (37 9)  (253 377)  (253 377)  LC_4 Logic Functioning bit
 (39 9)  (255 377)  (255 377)  LC_4 Logic Functioning bit
 (40 9)  (256 377)  (256 377)  LC_4 Logic Functioning bit
 (43 9)  (259 377)  (259 377)  LC_4 Logic Functioning bit
 (11 10)  (227 378)  (227 378)  routing T_4_23.sp4_h_l_38 <X> T_4_23.sp4_v_t_45
 (17 10)  (233 378)  (233 378)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (234 378)  (234 378)  routing T_4_23.wire_logic_cluster/lc_5/out <X> T_4_23.lc_trk_g2_5
 (21 10)  (237 378)  (237 378)  routing T_4_23.sp4_v_t_26 <X> T_4_23.lc_trk_g2_7
 (22 10)  (238 378)  (238 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (239 378)  (239 378)  routing T_4_23.sp4_v_t_26 <X> T_4_23.lc_trk_g2_7
 (26 10)  (242 378)  (242 378)  routing T_4_23.lc_trk_g2_5 <X> T_4_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (243 378)  (243 378)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (244 378)  (244 378)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 378)  (245 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (247 378)  (247 378)  routing T_4_23.lc_trk_g3_5 <X> T_4_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (248 378)  (248 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (249 378)  (249 378)  routing T_4_23.lc_trk_g3_5 <X> T_4_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (250 378)  (250 378)  routing T_4_23.lc_trk_g3_5 <X> T_4_23.wire_logic_cluster/lc_5/in_3
 (38 10)  (254 378)  (254 378)  LC_5 Logic Functioning bit
 (43 10)  (259 378)  (259 378)  LC_5 Logic Functioning bit
 (45 10)  (261 378)  (261 378)  LC_5 Logic Functioning bit
 (21 11)  (237 379)  (237 379)  routing T_4_23.sp4_v_t_26 <X> T_4_23.lc_trk_g2_7
 (22 11)  (238 379)  (238 379)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (240 379)  (240 379)  routing T_4_23.tnl_op_6 <X> T_4_23.lc_trk_g2_6
 (25 11)  (241 379)  (241 379)  routing T_4_23.tnl_op_6 <X> T_4_23.lc_trk_g2_6
 (28 11)  (244 379)  (244 379)  routing T_4_23.lc_trk_g2_5 <X> T_4_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (245 379)  (245 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (246 379)  (246 379)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.wire_logic_cluster/lc_5/in_1
 (32 11)  (248 379)  (248 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (251 379)  (251 379)  routing T_4_23.lc_trk_g0_3 <X> T_4_23.input_2_5
 (37 11)  (253 379)  (253 379)  LC_5 Logic Functioning bit
 (38 11)  (254 379)  (254 379)  LC_5 Logic Functioning bit
 (39 11)  (255 379)  (255 379)  LC_5 Logic Functioning bit
 (40 11)  (256 379)  (256 379)  LC_5 Logic Functioning bit
 (42 11)  (258 379)  (258 379)  LC_5 Logic Functioning bit
 (43 11)  (259 379)  (259 379)  LC_5 Logic Functioning bit
 (4 12)  (220 380)  (220 380)  routing T_4_23.sp4_v_t_36 <X> T_4_23.sp4_v_b_9
 (6 12)  (222 380)  (222 380)  routing T_4_23.sp4_v_t_36 <X> T_4_23.sp4_v_b_9
 (22 12)  (238 380)  (238 380)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (239 380)  (239 380)  routing T_4_23.sp12_v_b_11 <X> T_4_23.lc_trk_g3_3
 (26 12)  (242 380)  (242 380)  routing T_4_23.lc_trk_g0_6 <X> T_4_23.wire_logic_cluster/lc_6/in_0
 (29 12)  (245 380)  (245 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (246 380)  (246 380)  routing T_4_23.lc_trk_g0_5 <X> T_4_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (247 380)  (247 380)  routing T_4_23.lc_trk_g1_6 <X> T_4_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (248 380)  (248 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (250 380)  (250 380)  routing T_4_23.lc_trk_g1_6 <X> T_4_23.wire_logic_cluster/lc_6/in_3
 (38 12)  (254 380)  (254 380)  LC_6 Logic Functioning bit
 (39 12)  (255 380)  (255 380)  LC_6 Logic Functioning bit
 (45 12)  (261 380)  (261 380)  LC_6 Logic Functioning bit
 (52 12)  (268 380)  (268 380)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (238 381)  (238 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (242 381)  (242 381)  routing T_4_23.lc_trk_g0_6 <X> T_4_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (245 381)  (245 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (247 381)  (247 381)  routing T_4_23.lc_trk_g1_6 <X> T_4_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (248 381)  (248 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (249 381)  (249 381)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.input_2_6
 (34 13)  (250 381)  (250 381)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.input_2_6
 (35 13)  (251 381)  (251 381)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.input_2_6
 (36 13)  (252 381)  (252 381)  LC_6 Logic Functioning bit
 (37 13)  (253 381)  (253 381)  LC_6 Logic Functioning bit
 (38 13)  (254 381)  (254 381)  LC_6 Logic Functioning bit
 (39 13)  (255 381)  (255 381)  LC_6 Logic Functioning bit
 (42 13)  (258 381)  (258 381)  LC_6 Logic Functioning bit
 (43 13)  (259 381)  (259 381)  LC_6 Logic Functioning bit
 (0 14)  (216 382)  (216 382)  routing T_4_23.glb_netwk_6 <X> T_4_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (217 382)  (217 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (221 382)  (221 382)  routing T_4_23.sp4_v_t_38 <X> T_4_23.sp4_h_l_44
 (15 14)  (231 382)  (231 382)  routing T_4_23.sp4_h_l_24 <X> T_4_23.lc_trk_g3_5
 (16 14)  (232 382)  (232 382)  routing T_4_23.sp4_h_l_24 <X> T_4_23.lc_trk_g3_5
 (17 14)  (233 382)  (233 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (234 382)  (234 382)  routing T_4_23.sp4_h_l_24 <X> T_4_23.lc_trk_g3_5
 (22 14)  (238 382)  (238 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (239 382)  (239 382)  routing T_4_23.sp4_v_b_47 <X> T_4_23.lc_trk_g3_7
 (24 14)  (240 382)  (240 382)  routing T_4_23.sp4_v_b_47 <X> T_4_23.lc_trk_g3_7
 (27 14)  (243 382)  (243 382)  routing T_4_23.lc_trk_g1_7 <X> T_4_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 382)  (245 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (246 382)  (246 382)  routing T_4_23.lc_trk_g1_7 <X> T_4_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (248 382)  (248 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (249 382)  (249 382)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (250 382)  (250 382)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.wire_logic_cluster/lc_7/in_3
 (37 14)  (253 382)  (253 382)  LC_7 Logic Functioning bit
 (38 14)  (254 382)  (254 382)  LC_7 Logic Functioning bit
 (41 14)  (257 382)  (257 382)  LC_7 Logic Functioning bit
 (43 14)  (259 382)  (259 382)  LC_7 Logic Functioning bit
 (45 14)  (261 382)  (261 382)  LC_7 Logic Functioning bit
 (0 15)  (216 383)  (216 383)  routing T_4_23.glb_netwk_6 <X> T_4_23.wire_logic_cluster/lc_7/s_r
 (4 15)  (220 383)  (220 383)  routing T_4_23.sp4_v_t_38 <X> T_4_23.sp4_h_l_44
 (6 15)  (222 383)  (222 383)  routing T_4_23.sp4_v_t_38 <X> T_4_23.sp4_h_l_44
 (14 15)  (230 383)  (230 383)  routing T_4_23.sp4_r_v_b_44 <X> T_4_23.lc_trk_g3_4
 (17 15)  (233 383)  (233 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (26 15)  (242 383)  (242 383)  routing T_4_23.lc_trk_g3_2 <X> T_4_23.wire_logic_cluster/lc_7/in_0
 (27 15)  (243 383)  (243 383)  routing T_4_23.lc_trk_g3_2 <X> T_4_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (244 383)  (244 383)  routing T_4_23.lc_trk_g3_2 <X> T_4_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (245 383)  (245 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (246 383)  (246 383)  routing T_4_23.lc_trk_g1_7 <X> T_4_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (247 383)  (247 383)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (248 383)  (248 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (249 383)  (249 383)  routing T_4_23.lc_trk_g2_3 <X> T_4_23.input_2_7
 (35 15)  (251 383)  (251 383)  routing T_4_23.lc_trk_g2_3 <X> T_4_23.input_2_7
 (36 15)  (252 383)  (252 383)  LC_7 Logic Functioning bit
 (39 15)  (255 383)  (255 383)  LC_7 Logic Functioning bit
 (41 15)  (257 383)  (257 383)  LC_7 Logic Functioning bit
 (43 15)  (259 383)  (259 383)  LC_7 Logic Functioning bit
 (51 15)  (267 383)  (267 383)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_5_23

 (3 0)  (273 368)  (273 368)  routing T_5_23.sp12_v_t_23 <X> T_5_23.sp12_v_b_0
 (29 0)  (299 368)  (299 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (300 368)  (300 368)  routing T_5_23.lc_trk_g0_5 <X> T_5_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (302 368)  (302 368)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (307 368)  (307 368)  LC_0 Logic Functioning bit
 (39 0)  (309 368)  (309 368)  LC_0 Logic Functioning bit
 (41 0)  (311 368)  (311 368)  LC_0 Logic Functioning bit
 (43 0)  (313 368)  (313 368)  LC_0 Logic Functioning bit
 (45 0)  (315 368)  (315 368)  LC_0 Logic Functioning bit
 (37 1)  (307 369)  (307 369)  LC_0 Logic Functioning bit
 (39 1)  (309 369)  (309 369)  LC_0 Logic Functioning bit
 (41 1)  (311 369)  (311 369)  LC_0 Logic Functioning bit
 (43 1)  (313 369)  (313 369)  LC_0 Logic Functioning bit
 (48 1)  (318 369)  (318 369)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (319 369)  (319 369)  Carry_In_Mux bit 

 (0 2)  (270 370)  (270 370)  routing T_5_23.glb_netwk_7 <X> T_5_23.wire_logic_cluster/lc_7/clk
 (1 2)  (271 370)  (271 370)  routing T_5_23.glb_netwk_7 <X> T_5_23.wire_logic_cluster/lc_7/clk
 (2 2)  (272 370)  (272 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (285 370)  (285 370)  routing T_5_23.sp12_h_r_5 <X> T_5_23.lc_trk_g0_5
 (17 2)  (287 370)  (287 370)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (288 370)  (288 370)  routing T_5_23.sp12_h_r_5 <X> T_5_23.lc_trk_g0_5
 (0 3)  (270 371)  (270 371)  routing T_5_23.glb_netwk_7 <X> T_5_23.wire_logic_cluster/lc_7/clk
 (18 3)  (288 371)  (288 371)  routing T_5_23.sp12_h_r_5 <X> T_5_23.lc_trk_g0_5
 (1 4)  (271 372)  (271 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (13 4)  (283 372)  (283 372)  routing T_5_23.sp4_v_t_40 <X> T_5_23.sp4_v_b_5
 (22 4)  (292 372)  (292 372)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (294 372)  (294 372)  routing T_5_23.top_op_3 <X> T_5_23.lc_trk_g1_3
 (0 5)  (270 373)  (270 373)  routing T_5_23.lc_trk_g1_3 <X> T_5_23.wire_logic_cluster/lc_7/cen
 (1 5)  (271 373)  (271 373)  routing T_5_23.lc_trk_g1_3 <X> T_5_23.wire_logic_cluster/lc_7/cen
 (8 5)  (278 373)  (278 373)  routing T_5_23.sp4_h_l_41 <X> T_5_23.sp4_v_b_4
 (9 5)  (279 373)  (279 373)  routing T_5_23.sp4_h_l_41 <X> T_5_23.sp4_v_b_4
 (21 5)  (291 373)  (291 373)  routing T_5_23.top_op_3 <X> T_5_23.lc_trk_g1_3
 (6 6)  (276 374)  (276 374)  routing T_5_23.sp4_h_l_47 <X> T_5_23.sp4_v_t_38
 (13 7)  (283 375)  (283 375)  routing T_5_23.sp4_v_b_0 <X> T_5_23.sp4_h_l_40
 (4 8)  (274 376)  (274 376)  routing T_5_23.sp4_v_t_43 <X> T_5_23.sp4_v_b_6
 (11 8)  (281 376)  (281 376)  routing T_5_23.sp4_h_l_39 <X> T_5_23.sp4_v_b_8
 (13 8)  (283 376)  (283 376)  routing T_5_23.sp4_h_l_39 <X> T_5_23.sp4_v_b_8
 (12 9)  (282 377)  (282 377)  routing T_5_23.sp4_h_l_39 <X> T_5_23.sp4_v_b_8
 (0 14)  (270 382)  (270 382)  routing T_5_23.glb_netwk_6 <X> T_5_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (271 382)  (271 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (270 383)  (270 383)  routing T_5_23.glb_netwk_6 <X> T_5_23.wire_logic_cluster/lc_7/s_r


RAM_Tile_6_23

 (12 9)  (336 377)  (336 377)  routing T_6_23.sp4_h_r_8 <X> T_6_23.sp4_v_b_8
 (5 10)  (329 378)  (329 378)  routing T_6_23.sp4_v_b_6 <X> T_6_23.sp4_h_l_43
 (9 10)  (333 378)  (333 378)  routing T_6_23.sp4_h_r_4 <X> T_6_23.sp4_h_l_42
 (10 10)  (334 378)  (334 378)  routing T_6_23.sp4_h_r_4 <X> T_6_23.sp4_h_l_42


LogicTile_7_23

 (0 2)  (366 370)  (366 370)  routing T_7_23.glb_netwk_7 <X> T_7_23.wire_logic_cluster/lc_7/clk
 (1 2)  (367 370)  (367 370)  routing T_7_23.glb_netwk_7 <X> T_7_23.wire_logic_cluster/lc_7/clk
 (2 2)  (368 370)  (368 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (391 370)  (391 370)  routing T_7_23.wire_logic_cluster/lc_6/out <X> T_7_23.lc_trk_g0_6
 (0 3)  (366 371)  (366 371)  routing T_7_23.glb_netwk_7 <X> T_7_23.wire_logic_cluster/lc_7/clk
 (22 3)  (388 371)  (388 371)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (14 4)  (380 372)  (380 372)  routing T_7_23.sp4_v_b_8 <X> T_7_23.lc_trk_g1_0
 (14 5)  (380 373)  (380 373)  routing T_7_23.sp4_v_b_8 <X> T_7_23.lc_trk_g1_0
 (16 5)  (382 373)  (382 373)  routing T_7_23.sp4_v_b_8 <X> T_7_23.lc_trk_g1_0
 (17 5)  (383 373)  (383 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (21 10)  (387 378)  (387 378)  routing T_7_23.sp12_v_b_7 <X> T_7_23.lc_trk_g2_7
 (22 10)  (388 378)  (388 378)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (390 378)  (390 378)  routing T_7_23.sp12_v_b_7 <X> T_7_23.lc_trk_g2_7
 (21 11)  (387 379)  (387 379)  routing T_7_23.sp12_v_b_7 <X> T_7_23.lc_trk_g2_7
 (22 11)  (388 379)  (388 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 12)  (392 380)  (392 380)  routing T_7_23.lc_trk_g2_6 <X> T_7_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (393 380)  (393 380)  routing T_7_23.lc_trk_g1_0 <X> T_7_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (395 380)  (395 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (397 380)  (397 380)  routing T_7_23.lc_trk_g2_7 <X> T_7_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (398 380)  (398 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (399 380)  (399 380)  routing T_7_23.lc_trk_g2_7 <X> T_7_23.wire_logic_cluster/lc_6/in_3
 (35 12)  (401 380)  (401 380)  routing T_7_23.lc_trk_g0_6 <X> T_7_23.input_2_6
 (37 12)  (403 380)  (403 380)  LC_6 Logic Functioning bit
 (41 12)  (407 380)  (407 380)  LC_6 Logic Functioning bit
 (42 12)  (408 380)  (408 380)  LC_6 Logic Functioning bit
 (43 12)  (409 380)  (409 380)  LC_6 Logic Functioning bit
 (45 12)  (411 380)  (411 380)  LC_6 Logic Functioning bit
 (26 13)  (392 381)  (392 381)  routing T_7_23.lc_trk_g2_6 <X> T_7_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (394 381)  (394 381)  routing T_7_23.lc_trk_g2_6 <X> T_7_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (395 381)  (395 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (397 381)  (397 381)  routing T_7_23.lc_trk_g2_7 <X> T_7_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (398 381)  (398 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (401 381)  (401 381)  routing T_7_23.lc_trk_g0_6 <X> T_7_23.input_2_6
 (36 13)  (402 381)  (402 381)  LC_6 Logic Functioning bit
 (37 13)  (403 381)  (403 381)  LC_6 Logic Functioning bit
 (39 13)  (405 381)  (405 381)  LC_6 Logic Functioning bit
 (43 13)  (409 381)  (409 381)  LC_6 Logic Functioning bit
 (0 14)  (366 382)  (366 382)  routing T_7_23.glb_netwk_6 <X> T_7_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (367 382)  (367 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (366 383)  (366 383)  routing T_7_23.glb_netwk_6 <X> T_7_23.wire_logic_cluster/lc_7/s_r


LogicTile_8_23

 (25 0)  (445 368)  (445 368)  routing T_8_23.sp4_v_b_10 <X> T_8_23.lc_trk_g0_2
 (27 0)  (447 368)  (447 368)  routing T_8_23.lc_trk_g1_0 <X> T_8_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (449 368)  (449 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (452 368)  (452 368)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (456 368)  (456 368)  LC_0 Logic Functioning bit
 (39 0)  (459 368)  (459 368)  LC_0 Logic Functioning bit
 (41 0)  (461 368)  (461 368)  LC_0 Logic Functioning bit
 (42 0)  (462 368)  (462 368)  LC_0 Logic Functioning bit
 (44 0)  (464 368)  (464 368)  LC_0 Logic Functioning bit
 (45 0)  (465 368)  (465 368)  LC_0 Logic Functioning bit
 (22 1)  (442 369)  (442 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (443 369)  (443 369)  routing T_8_23.sp4_v_b_10 <X> T_8_23.lc_trk_g0_2
 (25 1)  (445 369)  (445 369)  routing T_8_23.sp4_v_b_10 <X> T_8_23.lc_trk_g0_2
 (32 1)  (452 369)  (452 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (455 369)  (455 369)  routing T_8_23.lc_trk_g0_2 <X> T_8_23.input_2_0
 (36 1)  (456 369)  (456 369)  LC_0 Logic Functioning bit
 (39 1)  (459 369)  (459 369)  LC_0 Logic Functioning bit
 (41 1)  (461 369)  (461 369)  LC_0 Logic Functioning bit
 (42 1)  (462 369)  (462 369)  LC_0 Logic Functioning bit
 (47 1)  (467 369)  (467 369)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (469 369)  (469 369)  Carry_In_Mux bit 

 (51 1)  (471 369)  (471 369)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (420 370)  (420 370)  routing T_8_23.glb_netwk_7 <X> T_8_23.wire_logic_cluster/lc_7/clk
 (1 2)  (421 370)  (421 370)  routing T_8_23.glb_netwk_7 <X> T_8_23.wire_logic_cluster/lc_7/clk
 (2 2)  (422 370)  (422 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (435 370)  (435 370)  routing T_8_23.sp4_v_b_21 <X> T_8_23.lc_trk_g0_5
 (16 2)  (436 370)  (436 370)  routing T_8_23.sp4_v_b_21 <X> T_8_23.lc_trk_g0_5
 (17 2)  (437 370)  (437 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (32 2)  (452 370)  (452 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (456 370)  (456 370)  LC_1 Logic Functioning bit
 (37 2)  (457 370)  (457 370)  LC_1 Logic Functioning bit
 (38 2)  (458 370)  (458 370)  LC_1 Logic Functioning bit
 (39 2)  (459 370)  (459 370)  LC_1 Logic Functioning bit
 (45 2)  (465 370)  (465 370)  LC_1 Logic Functioning bit
 (47 2)  (467 370)  (467 370)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (420 371)  (420 371)  routing T_8_23.glb_netwk_7 <X> T_8_23.wire_logic_cluster/lc_7/clk
 (13 3)  (433 371)  (433 371)  routing T_8_23.sp4_v_b_9 <X> T_8_23.sp4_h_l_39
 (36 3)  (456 371)  (456 371)  LC_1 Logic Functioning bit
 (37 3)  (457 371)  (457 371)  LC_1 Logic Functioning bit
 (38 3)  (458 371)  (458 371)  LC_1 Logic Functioning bit
 (39 3)  (459 371)  (459 371)  LC_1 Logic Functioning bit
 (1 4)  (421 372)  (421 372)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (14 4)  (434 372)  (434 372)  routing T_8_23.sp4_v_b_8 <X> T_8_23.lc_trk_g1_0
 (14 5)  (434 373)  (434 373)  routing T_8_23.sp4_v_b_8 <X> T_8_23.lc_trk_g1_0
 (16 5)  (436 373)  (436 373)  routing T_8_23.sp4_v_b_8 <X> T_8_23.lc_trk_g1_0
 (17 5)  (437 373)  (437 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (5 7)  (425 375)  (425 375)  routing T_8_23.sp4_h_l_38 <X> T_8_23.sp4_v_t_38
 (15 7)  (435 375)  (435 375)  routing T_8_23.sp4_v_t_9 <X> T_8_23.lc_trk_g1_4
 (16 7)  (436 375)  (436 375)  routing T_8_23.sp4_v_t_9 <X> T_8_23.lc_trk_g1_4
 (17 7)  (437 375)  (437 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (4 8)  (424 376)  (424 376)  routing T_8_23.sp4_h_l_43 <X> T_8_23.sp4_v_b_6
 (5 9)  (425 377)  (425 377)  routing T_8_23.sp4_h_l_43 <X> T_8_23.sp4_v_b_6
 (26 12)  (446 380)  (446 380)  routing T_8_23.lc_trk_g3_7 <X> T_8_23.wire_logic_cluster/lc_6/in_0
 (29 12)  (449 380)  (449 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (450 380)  (450 380)  routing T_8_23.lc_trk_g0_5 <X> T_8_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (451 380)  (451 380)  routing T_8_23.lc_trk_g1_4 <X> T_8_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (452 380)  (452 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (454 380)  (454 380)  routing T_8_23.lc_trk_g1_4 <X> T_8_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (456 380)  (456 380)  LC_6 Logic Functioning bit
 (37 12)  (457 380)  (457 380)  LC_6 Logic Functioning bit
 (38 12)  (458 380)  (458 380)  LC_6 Logic Functioning bit
 (39 12)  (459 380)  (459 380)  LC_6 Logic Functioning bit
 (45 12)  (465 380)  (465 380)  LC_6 Logic Functioning bit
 (46 12)  (466 380)  (466 380)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (26 13)  (446 381)  (446 381)  routing T_8_23.lc_trk_g3_7 <X> T_8_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (447 381)  (447 381)  routing T_8_23.lc_trk_g3_7 <X> T_8_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (448 381)  (448 381)  routing T_8_23.lc_trk_g3_7 <X> T_8_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (449 381)  (449 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (40 13)  (460 381)  (460 381)  LC_6 Logic Functioning bit
 (41 13)  (461 381)  (461 381)  LC_6 Logic Functioning bit
 (42 13)  (462 381)  (462 381)  LC_6 Logic Functioning bit
 (43 13)  (463 381)  (463 381)  LC_6 Logic Functioning bit
 (0 14)  (420 382)  (420 382)  routing T_8_23.glb_netwk_6 <X> T_8_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (421 382)  (421 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (442 382)  (442 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (443 382)  (443 382)  routing T_8_23.sp4_v_b_47 <X> T_8_23.lc_trk_g3_7
 (24 14)  (444 382)  (444 382)  routing T_8_23.sp4_v_b_47 <X> T_8_23.lc_trk_g3_7
 (0 15)  (420 383)  (420 383)  routing T_8_23.glb_netwk_6 <X> T_8_23.wire_logic_cluster/lc_7/s_r


LogicTile_13_23

 (28 0)  (722 368)  (722 368)  routing T_13_23.lc_trk_g2_3 <X> T_13_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (723 368)  (723 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (725 368)  (725 368)  routing T_13_23.lc_trk_g0_5 <X> T_13_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (726 368)  (726 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (730 368)  (730 368)  LC_0 Logic Functioning bit
 (37 0)  (731 368)  (731 368)  LC_0 Logic Functioning bit
 (38 0)  (732 368)  (732 368)  LC_0 Logic Functioning bit
 (39 0)  (733 368)  (733 368)  LC_0 Logic Functioning bit
 (41 0)  (735 368)  (735 368)  LC_0 Logic Functioning bit
 (43 0)  (737 368)  (737 368)  LC_0 Logic Functioning bit
 (52 0)  (746 368)  (746 368)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (30 1)  (724 369)  (724 369)  routing T_13_23.lc_trk_g2_3 <X> T_13_23.wire_logic_cluster/lc_0/in_1
 (36 1)  (730 369)  (730 369)  LC_0 Logic Functioning bit
 (37 1)  (731 369)  (731 369)  LC_0 Logic Functioning bit
 (38 1)  (732 369)  (732 369)  LC_0 Logic Functioning bit
 (39 1)  (733 369)  (733 369)  LC_0 Logic Functioning bit
 (41 1)  (735 369)  (735 369)  LC_0 Logic Functioning bit
 (43 1)  (737 369)  (737 369)  LC_0 Logic Functioning bit
 (17 2)  (711 370)  (711 370)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (0 8)  (694 376)  (694 376)  routing T_13_23.glb_netwk_6 <X> T_13_23.glb2local_1
 (1 8)  (695 376)  (695 376)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (22 8)  (716 376)  (716 376)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (717 376)  (717 376)  routing T_13_23.sp12_v_b_11 <X> T_13_23.lc_trk_g2_3
 (1 9)  (695 377)  (695 377)  routing T_13_23.glb_netwk_6 <X> T_13_23.glb2local_1


IpCon_Tile_0_22

 (36 0)  (36 352)  (36 352)  LC_0 Logic Functioning bit
 (37 0)  (37 352)  (37 352)  LC_0 Logic Functioning bit
 (42 0)  (42 352)  (42 352)  LC_0 Logic Functioning bit
 (43 0)  (43 352)  (43 352)  LC_0 Logic Functioning bit
 (50 0)  (50 352)  (50 352)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 353)  (36 353)  LC_0 Logic Functioning bit
 (37 1)  (37 353)  (37 353)  LC_0 Logic Functioning bit
 (42 1)  (42 353)  (42 353)  LC_0 Logic Functioning bit
 (43 1)  (43 353)  (43 353)  LC_0 Logic Functioning bit
 (4 2)  (4 354)  (4 354)  routing T_0_22.sp4_h_r_0 <X> T_0_22.sp4_v_t_37
 (36 2)  (36 354)  (36 354)  LC_1 Logic Functioning bit
 (37 2)  (37 354)  (37 354)  LC_1 Logic Functioning bit
 (42 2)  (42 354)  (42 354)  LC_1 Logic Functioning bit
 (43 2)  (43 354)  (43 354)  LC_1 Logic Functioning bit
 (50 2)  (50 354)  (50 354)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (5 3)  (5 355)  (5 355)  routing T_0_22.sp4_h_r_0 <X> T_0_22.sp4_v_t_37
 (36 3)  (36 355)  (36 355)  LC_1 Logic Functioning bit
 (37 3)  (37 355)  (37 355)  LC_1 Logic Functioning bit
 (42 3)  (42 355)  (42 355)  LC_1 Logic Functioning bit
 (43 3)  (43 355)  (43 355)  LC_1 Logic Functioning bit
 (36 4)  (36 356)  (36 356)  LC_2 Logic Functioning bit
 (37 4)  (37 356)  (37 356)  LC_2 Logic Functioning bit
 (42 4)  (42 356)  (42 356)  LC_2 Logic Functioning bit
 (43 4)  (43 356)  (43 356)  LC_2 Logic Functioning bit
 (50 4)  (50 356)  (50 356)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 357)  (36 357)  LC_2 Logic Functioning bit
 (37 5)  (37 357)  (37 357)  LC_2 Logic Functioning bit
 (42 5)  (42 357)  (42 357)  LC_2 Logic Functioning bit
 (43 5)  (43 357)  (43 357)  LC_2 Logic Functioning bit
 (36 6)  (36 358)  (36 358)  LC_3 Logic Functioning bit
 (37 6)  (37 358)  (37 358)  LC_3 Logic Functioning bit
 (42 6)  (42 358)  (42 358)  LC_3 Logic Functioning bit
 (43 6)  (43 358)  (43 358)  LC_3 Logic Functioning bit
 (50 6)  (50 358)  (50 358)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 359)  (36 359)  LC_3 Logic Functioning bit
 (37 7)  (37 359)  (37 359)  LC_3 Logic Functioning bit
 (42 7)  (42 359)  (42 359)  LC_3 Logic Functioning bit
 (43 7)  (43 359)  (43 359)  LC_3 Logic Functioning bit
 (36 8)  (36 360)  (36 360)  LC_4 Logic Functioning bit
 (37 8)  (37 360)  (37 360)  LC_4 Logic Functioning bit
 (42 8)  (42 360)  (42 360)  LC_4 Logic Functioning bit
 (43 8)  (43 360)  (43 360)  LC_4 Logic Functioning bit
 (50 8)  (50 360)  (50 360)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 361)  (36 361)  LC_4 Logic Functioning bit
 (37 9)  (37 361)  (37 361)  LC_4 Logic Functioning bit
 (42 9)  (42 361)  (42 361)  LC_4 Logic Functioning bit
 (43 9)  (43 361)  (43 361)  LC_4 Logic Functioning bit
 (36 10)  (36 362)  (36 362)  LC_5 Logic Functioning bit
 (37 10)  (37 362)  (37 362)  LC_5 Logic Functioning bit
 (42 10)  (42 362)  (42 362)  LC_5 Logic Functioning bit
 (43 10)  (43 362)  (43 362)  LC_5 Logic Functioning bit
 (50 10)  (50 362)  (50 362)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 363)  (36 363)  LC_5 Logic Functioning bit
 (37 11)  (37 363)  (37 363)  LC_5 Logic Functioning bit
 (42 11)  (42 363)  (42 363)  LC_5 Logic Functioning bit
 (43 11)  (43 363)  (43 363)  LC_5 Logic Functioning bit
 (36 12)  (36 364)  (36 364)  LC_6 Logic Functioning bit
 (37 12)  (37 364)  (37 364)  LC_6 Logic Functioning bit
 (42 12)  (42 364)  (42 364)  LC_6 Logic Functioning bit
 (43 12)  (43 364)  (43 364)  LC_6 Logic Functioning bit
 (50 12)  (50 364)  (50 364)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 365)  (36 365)  LC_6 Logic Functioning bit
 (37 13)  (37 365)  (37 365)  LC_6 Logic Functioning bit
 (42 13)  (42 365)  (42 365)  LC_6 Logic Functioning bit
 (43 13)  (43 365)  (43 365)  LC_6 Logic Functioning bit
 (36 14)  (36 366)  (36 366)  LC_7 Logic Functioning bit
 (37 14)  (37 366)  (37 366)  LC_7 Logic Functioning bit
 (42 14)  (42 366)  (42 366)  LC_7 Logic Functioning bit
 (43 14)  (43 366)  (43 366)  LC_7 Logic Functioning bit
 (50 14)  (50 366)  (50 366)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 367)  (36 367)  LC_7 Logic Functioning bit
 (37 15)  (37 367)  (37 367)  LC_7 Logic Functioning bit
 (42 15)  (42 367)  (42 367)  LC_7 Logic Functioning bit
 (43 15)  (43 367)  (43 367)  LC_7 Logic Functioning bit


LogicTile_1_22

 (25 0)  (79 352)  (79 352)  routing T_1_22.bnr_op_2 <X> T_1_22.lc_trk_g0_2
 (29 0)  (83 352)  (83 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (84 352)  (84 352)  routing T_1_22.lc_trk_g0_7 <X> T_1_22.wire_logic_cluster/lc_0/in_1
 (44 0)  (98 352)  (98 352)  LC_0 Logic Functioning bit
 (15 1)  (69 353)  (69 353)  routing T_1_22.sp4_v_t_5 <X> T_1_22.lc_trk_g0_0
 (16 1)  (70 353)  (70 353)  routing T_1_22.sp4_v_t_5 <X> T_1_22.lc_trk_g0_0
 (17 1)  (71 353)  (71 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (76 353)  (76 353)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (79 353)  (79 353)  routing T_1_22.bnr_op_2 <X> T_1_22.lc_trk_g0_2
 (30 1)  (84 353)  (84 353)  routing T_1_22.lc_trk_g0_7 <X> T_1_22.wire_logic_cluster/lc_0/in_1
 (50 1)  (104 353)  (104 353)  Carry_In_Mux bit 

 (21 2)  (75 354)  (75 354)  routing T_1_22.bnr_op_7 <X> T_1_22.lc_trk_g0_7
 (22 2)  (76 354)  (76 354)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (29 2)  (83 354)  (83 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (86 354)  (86 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (90 354)  (90 354)  LC_1 Logic Functioning bit
 (37 2)  (91 354)  (91 354)  LC_1 Logic Functioning bit
 (38 2)  (92 354)  (92 354)  LC_1 Logic Functioning bit
 (39 2)  (93 354)  (93 354)  LC_1 Logic Functioning bit
 (44 2)  (98 354)  (98 354)  LC_1 Logic Functioning bit
 (21 3)  (75 355)  (75 355)  routing T_1_22.bnr_op_7 <X> T_1_22.lc_trk_g0_7
 (30 3)  (84 355)  (84 355)  routing T_1_22.lc_trk_g0_2 <X> T_1_22.wire_logic_cluster/lc_1/in_1
 (32 3)  (86 355)  (86 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (87 355)  (87 355)  routing T_1_22.lc_trk_g2_3 <X> T_1_22.input_2_1
 (35 3)  (89 355)  (89 355)  routing T_1_22.lc_trk_g2_3 <X> T_1_22.input_2_1
 (36 3)  (90 355)  (90 355)  LC_1 Logic Functioning bit
 (37 3)  (91 355)  (91 355)  LC_1 Logic Functioning bit
 (38 3)  (92 355)  (92 355)  LC_1 Logic Functioning bit
 (39 3)  (93 355)  (93 355)  LC_1 Logic Functioning bit
 (46 3)  (100 355)  (100 355)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (3 4)  (57 356)  (57 356)  routing T_1_22.sp12_v_b_0 <X> T_1_22.sp12_h_r_0
 (8 4)  (62 356)  (62 356)  routing T_1_22.sp4_v_b_10 <X> T_1_22.sp4_h_r_4
 (9 4)  (63 356)  (63 356)  routing T_1_22.sp4_v_b_10 <X> T_1_22.sp4_h_r_4
 (10 4)  (64 356)  (64 356)  routing T_1_22.sp4_v_b_10 <X> T_1_22.sp4_h_r_4
 (28 4)  (82 356)  (82 356)  routing T_1_22.lc_trk_g2_1 <X> T_1_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (83 356)  (83 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (86 356)  (86 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (90 356)  (90 356)  LC_2 Logic Functioning bit
 (37 4)  (91 356)  (91 356)  LC_2 Logic Functioning bit
 (38 4)  (92 356)  (92 356)  LC_2 Logic Functioning bit
 (39 4)  (93 356)  (93 356)  LC_2 Logic Functioning bit
 (44 4)  (98 356)  (98 356)  LC_2 Logic Functioning bit
 (3 5)  (57 357)  (57 357)  routing T_1_22.sp12_v_b_0 <X> T_1_22.sp12_h_r_0
 (22 5)  (76 357)  (76 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (77 357)  (77 357)  routing T_1_22.sp4_v_b_18 <X> T_1_22.lc_trk_g1_2
 (24 5)  (78 357)  (78 357)  routing T_1_22.sp4_v_b_18 <X> T_1_22.lc_trk_g1_2
 (36 5)  (90 357)  (90 357)  LC_2 Logic Functioning bit
 (37 5)  (91 357)  (91 357)  LC_2 Logic Functioning bit
 (38 5)  (92 357)  (92 357)  LC_2 Logic Functioning bit
 (39 5)  (93 357)  (93 357)  LC_2 Logic Functioning bit
 (51 5)  (105 357)  (105 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (68 358)  (68 358)  routing T_1_22.bnr_op_4 <X> T_1_22.lc_trk_g1_4
 (17 6)  (71 358)  (71 358)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (72 358)  (72 358)  routing T_1_22.bnr_op_5 <X> T_1_22.lc_trk_g1_5
 (22 6)  (76 358)  (76 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (77 358)  (77 358)  routing T_1_22.sp4_v_b_23 <X> T_1_22.lc_trk_g1_7
 (24 6)  (78 358)  (78 358)  routing T_1_22.sp4_v_b_23 <X> T_1_22.lc_trk_g1_7
 (27 6)  (81 358)  (81 358)  routing T_1_22.lc_trk_g1_7 <X> T_1_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (83 358)  (83 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (84 358)  (84 358)  routing T_1_22.lc_trk_g1_7 <X> T_1_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (86 358)  (86 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (90 358)  (90 358)  LC_3 Logic Functioning bit
 (37 6)  (91 358)  (91 358)  LC_3 Logic Functioning bit
 (38 6)  (92 358)  (92 358)  LC_3 Logic Functioning bit
 (39 6)  (93 358)  (93 358)  LC_3 Logic Functioning bit
 (44 6)  (98 358)  (98 358)  LC_3 Logic Functioning bit
 (14 7)  (68 359)  (68 359)  routing T_1_22.bnr_op_4 <X> T_1_22.lc_trk_g1_4
 (17 7)  (71 359)  (71 359)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (18 7)  (72 359)  (72 359)  routing T_1_22.bnr_op_5 <X> T_1_22.lc_trk_g1_5
 (30 7)  (84 359)  (84 359)  routing T_1_22.lc_trk_g1_7 <X> T_1_22.wire_logic_cluster/lc_3/in_1
 (32 7)  (86 359)  (86 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (87 359)  (87 359)  routing T_1_22.lc_trk_g2_3 <X> T_1_22.input_2_3
 (35 7)  (89 359)  (89 359)  routing T_1_22.lc_trk_g2_3 <X> T_1_22.input_2_3
 (36 7)  (90 359)  (90 359)  LC_3 Logic Functioning bit
 (37 7)  (91 359)  (91 359)  LC_3 Logic Functioning bit
 (38 7)  (92 359)  (92 359)  LC_3 Logic Functioning bit
 (39 7)  (93 359)  (93 359)  LC_3 Logic Functioning bit
 (53 7)  (107 359)  (107 359)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (4 8)  (58 360)  (58 360)  routing T_1_22.sp4_v_t_47 <X> T_1_22.sp4_v_b_6
 (6 8)  (60 360)  (60 360)  routing T_1_22.sp4_v_t_47 <X> T_1_22.sp4_v_b_6
 (15 8)  (69 360)  (69 360)  routing T_1_22.sp4_h_r_25 <X> T_1_22.lc_trk_g2_1
 (16 8)  (70 360)  (70 360)  routing T_1_22.sp4_h_r_25 <X> T_1_22.lc_trk_g2_1
 (17 8)  (71 360)  (71 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (76 360)  (76 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (77 360)  (77 360)  routing T_1_22.sp4_v_t_30 <X> T_1_22.lc_trk_g2_3
 (24 8)  (78 360)  (78 360)  routing T_1_22.sp4_v_t_30 <X> T_1_22.lc_trk_g2_3
 (27 8)  (81 360)  (81 360)  routing T_1_22.lc_trk_g1_4 <X> T_1_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (83 360)  (83 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (84 360)  (84 360)  routing T_1_22.lc_trk_g1_4 <X> T_1_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (86 360)  (86 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (90 360)  (90 360)  LC_4 Logic Functioning bit
 (37 8)  (91 360)  (91 360)  LC_4 Logic Functioning bit
 (38 8)  (92 360)  (92 360)  LC_4 Logic Functioning bit
 (39 8)  (93 360)  (93 360)  LC_4 Logic Functioning bit
 (44 8)  (98 360)  (98 360)  LC_4 Logic Functioning bit
 (51 8)  (105 360)  (105 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (72 361)  (72 361)  routing T_1_22.sp4_h_r_25 <X> T_1_22.lc_trk_g2_1
 (36 9)  (90 361)  (90 361)  LC_4 Logic Functioning bit
 (37 9)  (91 361)  (91 361)  LC_4 Logic Functioning bit
 (38 9)  (92 361)  (92 361)  LC_4 Logic Functioning bit
 (39 9)  (93 361)  (93 361)  LC_4 Logic Functioning bit
 (27 10)  (81 362)  (81 362)  routing T_1_22.lc_trk_g1_5 <X> T_1_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (83 362)  (83 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (84 362)  (84 362)  routing T_1_22.lc_trk_g1_5 <X> T_1_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (86 362)  (86 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (90 362)  (90 362)  LC_5 Logic Functioning bit
 (37 10)  (91 362)  (91 362)  LC_5 Logic Functioning bit
 (38 10)  (92 362)  (92 362)  LC_5 Logic Functioning bit
 (39 10)  (93 362)  (93 362)  LC_5 Logic Functioning bit
 (44 10)  (98 362)  (98 362)  LC_5 Logic Functioning bit
 (36 11)  (90 363)  (90 363)  LC_5 Logic Functioning bit
 (37 11)  (91 363)  (91 363)  LC_5 Logic Functioning bit
 (38 11)  (92 363)  (92 363)  LC_5 Logic Functioning bit
 (39 11)  (93 363)  (93 363)  LC_5 Logic Functioning bit
 (10 12)  (64 364)  (64 364)  routing T_1_22.sp4_v_t_40 <X> T_1_22.sp4_h_r_10
 (22 12)  (76 364)  (76 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (77 364)  (77 364)  routing T_1_22.sp4_v_t_30 <X> T_1_22.lc_trk_g3_3
 (24 12)  (78 364)  (78 364)  routing T_1_22.sp4_v_t_30 <X> T_1_22.lc_trk_g3_3
 (27 12)  (81 364)  (81 364)  routing T_1_22.lc_trk_g1_2 <X> T_1_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 364)  (83 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (86 364)  (86 364)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (90 364)  (90 364)  LC_6 Logic Functioning bit
 (37 12)  (91 364)  (91 364)  LC_6 Logic Functioning bit
 (38 12)  (92 364)  (92 364)  LC_6 Logic Functioning bit
 (39 12)  (93 364)  (93 364)  LC_6 Logic Functioning bit
 (44 12)  (98 364)  (98 364)  LC_6 Logic Functioning bit
 (30 13)  (84 365)  (84 365)  routing T_1_22.lc_trk_g1_2 <X> T_1_22.wire_logic_cluster/lc_6/in_1
 (32 13)  (86 365)  (86 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (87 365)  (87 365)  routing T_1_22.lc_trk_g3_3 <X> T_1_22.input_2_6
 (34 13)  (88 365)  (88 365)  routing T_1_22.lc_trk_g3_3 <X> T_1_22.input_2_6
 (35 13)  (89 365)  (89 365)  routing T_1_22.lc_trk_g3_3 <X> T_1_22.input_2_6
 (36 13)  (90 365)  (90 365)  LC_6 Logic Functioning bit
 (37 13)  (91 365)  (91 365)  LC_6 Logic Functioning bit
 (38 13)  (92 365)  (92 365)  LC_6 Logic Functioning bit
 (39 13)  (93 365)  (93 365)  LC_6 Logic Functioning bit
 (29 14)  (83 366)  (83 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (86 366)  (86 366)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (90 366)  (90 366)  LC_7 Logic Functioning bit
 (37 14)  (91 366)  (91 366)  LC_7 Logic Functioning bit
 (38 14)  (92 366)  (92 366)  LC_7 Logic Functioning bit
 (39 14)  (93 366)  (93 366)  LC_7 Logic Functioning bit
 (44 14)  (98 366)  (98 366)  LC_7 Logic Functioning bit
 (53 14)  (107 366)  (107 366)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (36 15)  (90 367)  (90 367)  LC_7 Logic Functioning bit
 (37 15)  (91 367)  (91 367)  LC_7 Logic Functioning bit
 (38 15)  (92 367)  (92 367)  LC_7 Logic Functioning bit
 (39 15)  (93 367)  (93 367)  LC_7 Logic Functioning bit


LogicTile_2_22

 (5 0)  (113 352)  (113 352)  routing T_2_22.sp4_v_b_6 <X> T_2_22.sp4_h_r_0
 (15 0)  (123 352)  (123 352)  routing T_2_22.sp4_h_l_4 <X> T_2_22.lc_trk_g0_1
 (16 0)  (124 352)  (124 352)  routing T_2_22.sp4_h_l_4 <X> T_2_22.lc_trk_g0_1
 (17 0)  (125 352)  (125 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (126 352)  (126 352)  routing T_2_22.sp4_h_l_4 <X> T_2_22.lc_trk_g0_1
 (21 0)  (129 352)  (129 352)  routing T_2_22.sp4_h_r_19 <X> T_2_22.lc_trk_g0_3
 (22 0)  (130 352)  (130 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (131 352)  (131 352)  routing T_2_22.sp4_h_r_19 <X> T_2_22.lc_trk_g0_3
 (24 0)  (132 352)  (132 352)  routing T_2_22.sp4_h_r_19 <X> T_2_22.lc_trk_g0_3
 (26 0)  (134 352)  (134 352)  routing T_2_22.lc_trk_g1_7 <X> T_2_22.wire_logic_cluster/lc_0/in_0
 (29 0)  (137 352)  (137 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (140 352)  (140 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (141 352)  (141 352)  routing T_2_22.lc_trk_g3_0 <X> T_2_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (142 352)  (142 352)  routing T_2_22.lc_trk_g3_0 <X> T_2_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (143 352)  (143 352)  routing T_2_22.lc_trk_g2_4 <X> T_2_22.input_2_0
 (37 0)  (145 352)  (145 352)  LC_0 Logic Functioning bit
 (39 0)  (147 352)  (147 352)  LC_0 Logic Functioning bit
 (40 0)  (148 352)  (148 352)  LC_0 Logic Functioning bit
 (41 0)  (149 352)  (149 352)  LC_0 Logic Functioning bit
 (42 0)  (150 352)  (150 352)  LC_0 Logic Functioning bit
 (4 1)  (112 353)  (112 353)  routing T_2_22.sp4_v_b_6 <X> T_2_22.sp4_h_r_0
 (6 1)  (114 353)  (114 353)  routing T_2_22.sp4_v_b_6 <X> T_2_22.sp4_h_r_0
 (17 1)  (125 353)  (125 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (126 353)  (126 353)  routing T_2_22.sp4_h_l_4 <X> T_2_22.lc_trk_g0_1
 (21 1)  (129 353)  (129 353)  routing T_2_22.sp4_h_r_19 <X> T_2_22.lc_trk_g0_3
 (26 1)  (134 353)  (134 353)  routing T_2_22.lc_trk_g1_7 <X> T_2_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (135 353)  (135 353)  routing T_2_22.lc_trk_g1_7 <X> T_2_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (137 353)  (137 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (138 353)  (138 353)  routing T_2_22.lc_trk_g0_3 <X> T_2_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (140 353)  (140 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (141 353)  (141 353)  routing T_2_22.lc_trk_g2_4 <X> T_2_22.input_2_0
 (38 1)  (146 353)  (146 353)  LC_0 Logic Functioning bit
 (40 1)  (148 353)  (148 353)  LC_0 Logic Functioning bit
 (41 1)  (149 353)  (149 353)  LC_0 Logic Functioning bit
 (42 1)  (150 353)  (150 353)  LC_0 Logic Functioning bit
 (0 2)  (108 354)  (108 354)  routing T_2_22.glb_netwk_7 <X> T_2_22.wire_logic_cluster/lc_7/clk
 (1 2)  (109 354)  (109 354)  routing T_2_22.glb_netwk_7 <X> T_2_22.wire_logic_cluster/lc_7/clk
 (2 2)  (110 354)  (110 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (125 354)  (125 354)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (126 354)  (126 354)  routing T_2_22.wire_logic_cluster/lc_5/out <X> T_2_22.lc_trk_g0_5
 (22 2)  (130 354)  (130 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (131 354)  (131 354)  routing T_2_22.sp4_h_r_7 <X> T_2_22.lc_trk_g0_7
 (24 2)  (132 354)  (132 354)  routing T_2_22.sp4_h_r_7 <X> T_2_22.lc_trk_g0_7
 (27 2)  (135 354)  (135 354)  routing T_2_22.lc_trk_g3_5 <X> T_2_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (136 354)  (136 354)  routing T_2_22.lc_trk_g3_5 <X> T_2_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 354)  (137 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (138 354)  (138 354)  routing T_2_22.lc_trk_g3_5 <X> T_2_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (140 354)  (140 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (141 354)  (141 354)  routing T_2_22.lc_trk_g2_2 <X> T_2_22.wire_logic_cluster/lc_1/in_3
 (38 2)  (146 354)  (146 354)  LC_1 Logic Functioning bit
 (39 2)  (147 354)  (147 354)  LC_1 Logic Functioning bit
 (40 2)  (148 354)  (148 354)  LC_1 Logic Functioning bit
 (41 2)  (149 354)  (149 354)  LC_1 Logic Functioning bit
 (42 2)  (150 354)  (150 354)  LC_1 Logic Functioning bit
 (43 2)  (151 354)  (151 354)  LC_1 Logic Functioning bit
 (50 2)  (158 354)  (158 354)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (160 354)  (160 354)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (108 355)  (108 355)  routing T_2_22.glb_netwk_7 <X> T_2_22.wire_logic_cluster/lc_7/clk
 (21 3)  (129 355)  (129 355)  routing T_2_22.sp4_h_r_7 <X> T_2_22.lc_trk_g0_7
 (31 3)  (139 355)  (139 355)  routing T_2_22.lc_trk_g2_2 <X> T_2_22.wire_logic_cluster/lc_1/in_3
 (38 3)  (146 355)  (146 355)  LC_1 Logic Functioning bit
 (39 3)  (147 355)  (147 355)  LC_1 Logic Functioning bit
 (40 3)  (148 355)  (148 355)  LC_1 Logic Functioning bit
 (41 3)  (149 355)  (149 355)  LC_1 Logic Functioning bit
 (42 3)  (150 355)  (150 355)  LC_1 Logic Functioning bit
 (43 3)  (151 355)  (151 355)  LC_1 Logic Functioning bit
 (26 4)  (134 356)  (134 356)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.wire_logic_cluster/lc_2/in_0
 (29 4)  (137 356)  (137 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (138 356)  (138 356)  routing T_2_22.lc_trk_g0_5 <X> T_2_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (139 356)  (139 356)  routing T_2_22.lc_trk_g2_7 <X> T_2_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (140 356)  (140 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (141 356)  (141 356)  routing T_2_22.lc_trk_g2_7 <X> T_2_22.wire_logic_cluster/lc_2/in_3
 (37 4)  (145 356)  (145 356)  LC_2 Logic Functioning bit
 (39 4)  (147 356)  (147 356)  LC_2 Logic Functioning bit
 (40 4)  (148 356)  (148 356)  LC_2 Logic Functioning bit
 (41 4)  (149 356)  (149 356)  LC_2 Logic Functioning bit
 (42 4)  (150 356)  (150 356)  LC_2 Logic Functioning bit
 (16 5)  (124 357)  (124 357)  routing T_2_22.sp12_h_r_8 <X> T_2_22.lc_trk_g1_0
 (17 5)  (125 357)  (125 357)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (26 5)  (134 357)  (134 357)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (136 357)  (136 357)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (137 357)  (137 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (139 357)  (139 357)  routing T_2_22.lc_trk_g2_7 <X> T_2_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (140 357)  (140 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (38 5)  (146 357)  (146 357)  LC_2 Logic Functioning bit
 (40 5)  (148 357)  (148 357)  LC_2 Logic Functioning bit
 (41 5)  (149 357)  (149 357)  LC_2 Logic Functioning bit
 (42 5)  (150 357)  (150 357)  LC_2 Logic Functioning bit
 (4 6)  (112 358)  (112 358)  routing T_2_22.sp4_h_r_3 <X> T_2_22.sp4_v_t_38
 (13 6)  (121 358)  (121 358)  routing T_2_22.sp4_h_r_5 <X> T_2_22.sp4_v_t_40
 (17 6)  (125 358)  (125 358)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (126 358)  (126 358)  routing T_2_22.bnr_op_5 <X> T_2_22.lc_trk_g1_5
 (21 6)  (129 358)  (129 358)  routing T_2_22.wire_logic_cluster/lc_7/out <X> T_2_22.lc_trk_g1_7
 (22 6)  (130 358)  (130 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (134 358)  (134 358)  routing T_2_22.lc_trk_g3_4 <X> T_2_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (135 358)  (135 358)  routing T_2_22.lc_trk_g1_7 <X> T_2_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 358)  (137 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (138 358)  (138 358)  routing T_2_22.lc_trk_g1_7 <X> T_2_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (139 358)  (139 358)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (140 358)  (140 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (141 358)  (141 358)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (144 358)  (144 358)  LC_3 Logic Functioning bit
 (38 6)  (146 358)  (146 358)  LC_3 Logic Functioning bit
 (5 7)  (113 359)  (113 359)  routing T_2_22.sp4_h_r_3 <X> T_2_22.sp4_v_t_38
 (12 7)  (120 359)  (120 359)  routing T_2_22.sp4_h_r_5 <X> T_2_22.sp4_v_t_40
 (14 7)  (122 359)  (122 359)  routing T_2_22.sp12_h_r_20 <X> T_2_22.lc_trk_g1_4
 (16 7)  (124 359)  (124 359)  routing T_2_22.sp12_h_r_20 <X> T_2_22.lc_trk_g1_4
 (17 7)  (125 359)  (125 359)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (18 7)  (126 359)  (126 359)  routing T_2_22.bnr_op_5 <X> T_2_22.lc_trk_g1_5
 (27 7)  (135 359)  (135 359)  routing T_2_22.lc_trk_g3_4 <X> T_2_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (136 359)  (136 359)  routing T_2_22.lc_trk_g3_4 <X> T_2_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (137 359)  (137 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (138 359)  (138 359)  routing T_2_22.lc_trk_g1_7 <X> T_2_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (139 359)  (139 359)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (144 359)  (144 359)  LC_3 Logic Functioning bit
 (37 7)  (145 359)  (145 359)  LC_3 Logic Functioning bit
 (38 7)  (146 359)  (146 359)  LC_3 Logic Functioning bit
 (39 7)  (147 359)  (147 359)  LC_3 Logic Functioning bit
 (41 7)  (149 359)  (149 359)  LC_3 Logic Functioning bit
 (43 7)  (151 359)  (151 359)  LC_3 Logic Functioning bit
 (14 8)  (122 360)  (122 360)  routing T_2_22.sp4_v_t_21 <X> T_2_22.lc_trk_g2_0
 (17 8)  (125 360)  (125 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (130 360)  (130 360)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (132 360)  (132 360)  routing T_2_22.tnl_op_3 <X> T_2_22.lc_trk_g2_3
 (25 8)  (133 360)  (133 360)  routing T_2_22.wire_logic_cluster/lc_2/out <X> T_2_22.lc_trk_g2_2
 (28 8)  (136 360)  (136 360)  routing T_2_22.lc_trk_g2_1 <X> T_2_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 360)  (137 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (139 360)  (139 360)  routing T_2_22.lc_trk_g0_5 <X> T_2_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (140 360)  (140 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (144 360)  (144 360)  LC_4 Logic Functioning bit
 (37 8)  (145 360)  (145 360)  LC_4 Logic Functioning bit
 (39 8)  (147 360)  (147 360)  LC_4 Logic Functioning bit
 (43 8)  (151 360)  (151 360)  LC_4 Logic Functioning bit
 (46 8)  (154 360)  (154 360)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (158 360)  (158 360)  Cascade bit: LH_LC04_inmux02_5

 (9 9)  (117 361)  (117 361)  routing T_2_22.sp4_v_t_46 <X> T_2_22.sp4_v_b_7
 (10 9)  (118 361)  (118 361)  routing T_2_22.sp4_v_t_46 <X> T_2_22.sp4_v_b_7
 (14 9)  (122 361)  (122 361)  routing T_2_22.sp4_v_t_21 <X> T_2_22.lc_trk_g2_0
 (16 9)  (124 361)  (124 361)  routing T_2_22.sp4_v_t_21 <X> T_2_22.lc_trk_g2_0
 (17 9)  (125 361)  (125 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (126 361)  (126 361)  routing T_2_22.sp4_r_v_b_33 <X> T_2_22.lc_trk_g2_1
 (21 9)  (129 361)  (129 361)  routing T_2_22.tnl_op_3 <X> T_2_22.lc_trk_g2_3
 (22 9)  (130 361)  (130 361)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (36 9)  (144 361)  (144 361)  LC_4 Logic Functioning bit
 (37 9)  (145 361)  (145 361)  LC_4 Logic Functioning bit
 (39 9)  (147 361)  (147 361)  LC_4 Logic Functioning bit
 (43 9)  (151 361)  (151 361)  LC_4 Logic Functioning bit
 (22 10)  (130 362)  (130 362)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (132 362)  (132 362)  routing T_2_22.tnr_op_7 <X> T_2_22.lc_trk_g2_7
 (25 10)  (133 362)  (133 362)  routing T_2_22.wire_logic_cluster/lc_6/out <X> T_2_22.lc_trk_g2_6
 (26 10)  (134 362)  (134 362)  routing T_2_22.lc_trk_g0_5 <X> T_2_22.wire_logic_cluster/lc_5/in_0
 (28 10)  (136 362)  (136 362)  routing T_2_22.lc_trk_g2_0 <X> T_2_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 362)  (137 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (139 362)  (139 362)  routing T_2_22.lc_trk_g1_5 <X> T_2_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (140 362)  (140 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (142 362)  (142 362)  routing T_2_22.lc_trk_g1_5 <X> T_2_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (143 362)  (143 362)  routing T_2_22.lc_trk_g1_4 <X> T_2_22.input_2_5
 (38 10)  (146 362)  (146 362)  LC_5 Logic Functioning bit
 (43 10)  (151 362)  (151 362)  LC_5 Logic Functioning bit
 (45 10)  (153 362)  (153 362)  LC_5 Logic Functioning bit
 (14 11)  (122 363)  (122 363)  routing T_2_22.sp4_r_v_b_36 <X> T_2_22.lc_trk_g2_4
 (17 11)  (125 363)  (125 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (130 363)  (130 363)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (137 363)  (137 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (140 363)  (140 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (142 363)  (142 363)  routing T_2_22.lc_trk_g1_4 <X> T_2_22.input_2_5
 (37 11)  (145 363)  (145 363)  LC_5 Logic Functioning bit
 (38 11)  (146 363)  (146 363)  LC_5 Logic Functioning bit
 (39 11)  (147 363)  (147 363)  LC_5 Logic Functioning bit
 (40 11)  (148 363)  (148 363)  LC_5 Logic Functioning bit
 (42 11)  (150 363)  (150 363)  LC_5 Logic Functioning bit
 (43 11)  (151 363)  (151 363)  LC_5 Logic Functioning bit
 (44 11)  (152 363)  (152 363)  LC_5 Logic Functioning bit
 (26 12)  (134 364)  (134 364)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (135 364)  (135 364)  routing T_2_22.lc_trk_g1_0 <X> T_2_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (137 364)  (137 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (139 364)  (139 364)  routing T_2_22.lc_trk_g0_7 <X> T_2_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (140 364)  (140 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (37 12)  (145 364)  (145 364)  LC_6 Logic Functioning bit
 (38 12)  (146 364)  (146 364)  LC_6 Logic Functioning bit
 (41 12)  (149 364)  (149 364)  LC_6 Logic Functioning bit
 (43 12)  (151 364)  (151 364)  LC_6 Logic Functioning bit
 (45 12)  (153 364)  (153 364)  LC_6 Logic Functioning bit
 (8 13)  (116 365)  (116 365)  routing T_2_22.sp4_h_r_10 <X> T_2_22.sp4_v_b_10
 (15 13)  (123 365)  (123 365)  routing T_2_22.sp4_v_t_29 <X> T_2_22.lc_trk_g3_0
 (16 13)  (124 365)  (124 365)  routing T_2_22.sp4_v_t_29 <X> T_2_22.lc_trk_g3_0
 (17 13)  (125 365)  (125 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (26 13)  (134 365)  (134 365)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (136 365)  (136 365)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (137 365)  (137 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (139 365)  (139 365)  routing T_2_22.lc_trk_g0_7 <X> T_2_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (140 365)  (140 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (141 365)  (141 365)  routing T_2_22.lc_trk_g2_0 <X> T_2_22.input_2_6
 (37 13)  (145 365)  (145 365)  LC_6 Logic Functioning bit
 (39 13)  (147 365)  (147 365)  LC_6 Logic Functioning bit
 (40 13)  (148 365)  (148 365)  LC_6 Logic Functioning bit
 (43 13)  (151 365)  (151 365)  LC_6 Logic Functioning bit
 (44 13)  (152 365)  (152 365)  LC_6 Logic Functioning bit
 (0 14)  (108 366)  (108 366)  routing T_2_22.glb_netwk_6 <X> T_2_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (109 366)  (109 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (16 14)  (124 366)  (124 366)  routing T_2_22.sp4_v_b_37 <X> T_2_22.lc_trk_g3_5
 (17 14)  (125 366)  (125 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (126 366)  (126 366)  routing T_2_22.sp4_v_b_37 <X> T_2_22.lc_trk_g3_5
 (27 14)  (135 366)  (135 366)  routing T_2_22.lc_trk_g1_7 <X> T_2_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 366)  (137 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (138 366)  (138 366)  routing T_2_22.lc_trk_g1_7 <X> T_2_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (140 366)  (140 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (141 366)  (141 366)  routing T_2_22.lc_trk_g2_0 <X> T_2_22.wire_logic_cluster/lc_7/in_3
 (37 14)  (145 366)  (145 366)  LC_7 Logic Functioning bit
 (38 14)  (146 366)  (146 366)  LC_7 Logic Functioning bit
 (41 14)  (149 366)  (149 366)  LC_7 Logic Functioning bit
 (43 14)  (151 366)  (151 366)  LC_7 Logic Functioning bit
 (45 14)  (153 366)  (153 366)  LC_7 Logic Functioning bit
 (0 15)  (108 367)  (108 367)  routing T_2_22.glb_netwk_6 <X> T_2_22.wire_logic_cluster/lc_7/s_r
 (14 15)  (122 367)  (122 367)  routing T_2_22.sp4_h_l_17 <X> T_2_22.lc_trk_g3_4
 (15 15)  (123 367)  (123 367)  routing T_2_22.sp4_h_l_17 <X> T_2_22.lc_trk_g3_4
 (16 15)  (124 367)  (124 367)  routing T_2_22.sp4_h_l_17 <X> T_2_22.lc_trk_g3_4
 (17 15)  (125 367)  (125 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (18 15)  (126 367)  (126 367)  routing T_2_22.sp4_v_b_37 <X> T_2_22.lc_trk_g3_5
 (29 15)  (137 367)  (137 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (138 367)  (138 367)  routing T_2_22.lc_trk_g1_7 <X> T_2_22.wire_logic_cluster/lc_7/in_1
 (32 15)  (140 367)  (140 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (141 367)  (141 367)  routing T_2_22.lc_trk_g2_3 <X> T_2_22.input_2_7
 (35 15)  (143 367)  (143 367)  routing T_2_22.lc_trk_g2_3 <X> T_2_22.input_2_7
 (36 15)  (144 367)  (144 367)  LC_7 Logic Functioning bit
 (39 15)  (147 367)  (147 367)  LC_7 Logic Functioning bit
 (41 15)  (149 367)  (149 367)  LC_7 Logic Functioning bit
 (43 15)  (151 367)  (151 367)  LC_7 Logic Functioning bit


LogicTile_3_22

 (28 0)  (190 352)  (190 352)  routing T_3_22.lc_trk_g2_1 <X> T_3_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 352)  (191 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (194 352)  (194 352)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (199 352)  (199 352)  LC_0 Logic Functioning bit
 (39 0)  (201 352)  (201 352)  LC_0 Logic Functioning bit
 (41 0)  (203 352)  (203 352)  LC_0 Logic Functioning bit
 (43 0)  (205 352)  (205 352)  LC_0 Logic Functioning bit
 (45 0)  (207 352)  (207 352)  LC_0 Logic Functioning bit
 (46 0)  (208 352)  (208 352)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (51 0)  (213 352)  (213 352)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (19 1)  (181 353)  (181 353)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (22 1)  (184 353)  (184 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (37 1)  (199 353)  (199 353)  LC_0 Logic Functioning bit
 (39 1)  (201 353)  (201 353)  LC_0 Logic Functioning bit
 (41 1)  (203 353)  (203 353)  LC_0 Logic Functioning bit
 (43 1)  (205 353)  (205 353)  LC_0 Logic Functioning bit
 (49 1)  (211 353)  (211 353)  Carry_In_Mux bit 

 (0 2)  (162 354)  (162 354)  routing T_3_22.glb_netwk_7 <X> T_3_22.wire_logic_cluster/lc_7/clk
 (1 2)  (163 354)  (163 354)  routing T_3_22.glb_netwk_7 <X> T_3_22.wire_logic_cluster/lc_7/clk
 (2 2)  (164 354)  (164 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (8 2)  (170 354)  (170 354)  routing T_3_22.sp4_v_t_42 <X> T_3_22.sp4_h_l_36
 (9 2)  (171 354)  (171 354)  routing T_3_22.sp4_v_t_42 <X> T_3_22.sp4_h_l_36
 (10 2)  (172 354)  (172 354)  routing T_3_22.sp4_v_t_42 <X> T_3_22.sp4_h_l_36
 (11 2)  (173 354)  (173 354)  routing T_3_22.sp4_v_b_11 <X> T_3_22.sp4_v_t_39
 (31 2)  (193 354)  (193 354)  routing T_3_22.lc_trk_g1_7 <X> T_3_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (194 354)  (194 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (196 354)  (196 354)  routing T_3_22.lc_trk_g1_7 <X> T_3_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (198 354)  (198 354)  LC_1 Logic Functioning bit
 (37 2)  (199 354)  (199 354)  LC_1 Logic Functioning bit
 (38 2)  (200 354)  (200 354)  LC_1 Logic Functioning bit
 (39 2)  (201 354)  (201 354)  LC_1 Logic Functioning bit
 (45 2)  (207 354)  (207 354)  LC_1 Logic Functioning bit
 (52 2)  (214 354)  (214 354)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (162 355)  (162 355)  routing T_3_22.glb_netwk_7 <X> T_3_22.wire_logic_cluster/lc_7/clk
 (8 3)  (170 355)  (170 355)  routing T_3_22.sp4_h_r_7 <X> T_3_22.sp4_v_t_36
 (9 3)  (171 355)  (171 355)  routing T_3_22.sp4_h_r_7 <X> T_3_22.sp4_v_t_36
 (10 3)  (172 355)  (172 355)  routing T_3_22.sp4_h_r_7 <X> T_3_22.sp4_v_t_36
 (12 3)  (174 355)  (174 355)  routing T_3_22.sp4_v_b_11 <X> T_3_22.sp4_v_t_39
 (31 3)  (193 355)  (193 355)  routing T_3_22.lc_trk_g1_7 <X> T_3_22.wire_logic_cluster/lc_1/in_3
 (36 3)  (198 355)  (198 355)  LC_1 Logic Functioning bit
 (37 3)  (199 355)  (199 355)  LC_1 Logic Functioning bit
 (38 3)  (200 355)  (200 355)  LC_1 Logic Functioning bit
 (39 3)  (201 355)  (201 355)  LC_1 Logic Functioning bit
 (53 3)  (215 355)  (215 355)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (163 356)  (163 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (163 357)  (163 357)  routing T_3_22.lc_trk_g0_2 <X> T_3_22.wire_logic_cluster/lc_7/cen
 (21 6)  (183 358)  (183 358)  routing T_3_22.sp4_v_b_15 <X> T_3_22.lc_trk_g1_7
 (22 6)  (184 358)  (184 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (185 358)  (185 358)  routing T_3_22.sp4_v_b_15 <X> T_3_22.lc_trk_g1_7
 (21 7)  (183 359)  (183 359)  routing T_3_22.sp4_v_b_15 <X> T_3_22.lc_trk_g1_7
 (15 8)  (177 360)  (177 360)  routing T_3_22.sp4_h_r_33 <X> T_3_22.lc_trk_g2_1
 (16 8)  (178 360)  (178 360)  routing T_3_22.sp4_h_r_33 <X> T_3_22.lc_trk_g2_1
 (17 8)  (179 360)  (179 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (180 360)  (180 360)  routing T_3_22.sp4_h_r_33 <X> T_3_22.lc_trk_g2_1
 (5 12)  (167 364)  (167 364)  routing T_3_22.sp4_v_b_9 <X> T_3_22.sp4_h_r_9
 (6 13)  (168 365)  (168 365)  routing T_3_22.sp4_v_b_9 <X> T_3_22.sp4_h_r_9
 (0 14)  (162 366)  (162 366)  routing T_3_22.glb_netwk_6 <X> T_3_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (163 366)  (163 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (162 367)  (162 367)  routing T_3_22.glb_netwk_6 <X> T_3_22.wire_logic_cluster/lc_7/s_r


LogicTile_4_22

 (14 0)  (230 352)  (230 352)  routing T_4_22.sp4_v_b_8 <X> T_4_22.lc_trk_g0_0
 (26 0)  (242 352)  (242 352)  routing T_4_22.lc_trk_g1_7 <X> T_4_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (243 352)  (243 352)  routing T_4_22.lc_trk_g1_4 <X> T_4_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 352)  (245 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (246 352)  (246 352)  routing T_4_22.lc_trk_g1_4 <X> T_4_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (247 352)  (247 352)  routing T_4_22.lc_trk_g3_4 <X> T_4_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (248 352)  (248 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (249 352)  (249 352)  routing T_4_22.lc_trk_g3_4 <X> T_4_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (250 352)  (250 352)  routing T_4_22.lc_trk_g3_4 <X> T_4_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (251 352)  (251 352)  routing T_4_22.lc_trk_g3_5 <X> T_4_22.input_2_0
 (37 0)  (253 352)  (253 352)  LC_0 Logic Functioning bit
 (39 0)  (255 352)  (255 352)  LC_0 Logic Functioning bit
 (40 0)  (256 352)  (256 352)  LC_0 Logic Functioning bit
 (41 0)  (257 352)  (257 352)  LC_0 Logic Functioning bit
 (42 0)  (258 352)  (258 352)  LC_0 Logic Functioning bit
 (14 1)  (230 353)  (230 353)  routing T_4_22.sp4_v_b_8 <X> T_4_22.lc_trk_g0_0
 (16 1)  (232 353)  (232 353)  routing T_4_22.sp4_v_b_8 <X> T_4_22.lc_trk_g0_0
 (17 1)  (233 353)  (233 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (26 1)  (242 353)  (242 353)  routing T_4_22.lc_trk_g1_7 <X> T_4_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (243 353)  (243 353)  routing T_4_22.lc_trk_g1_7 <X> T_4_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (245 353)  (245 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (248 353)  (248 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (249 353)  (249 353)  routing T_4_22.lc_trk_g3_5 <X> T_4_22.input_2_0
 (34 1)  (250 353)  (250 353)  routing T_4_22.lc_trk_g3_5 <X> T_4_22.input_2_0
 (38 1)  (254 353)  (254 353)  LC_0 Logic Functioning bit
 (40 1)  (256 353)  (256 353)  LC_0 Logic Functioning bit
 (41 1)  (257 353)  (257 353)  LC_0 Logic Functioning bit
 (42 1)  (258 353)  (258 353)  LC_0 Logic Functioning bit
 (0 2)  (216 354)  (216 354)  routing T_4_22.glb_netwk_7 <X> T_4_22.wire_logic_cluster/lc_7/clk
 (1 2)  (217 354)  (217 354)  routing T_4_22.glb_netwk_7 <X> T_4_22.wire_logic_cluster/lc_7/clk
 (2 2)  (218 354)  (218 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (233 354)  (233 354)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (234 354)  (234 354)  routing T_4_22.wire_logic_cluster/lc_5/out <X> T_4_22.lc_trk_g0_5
 (27 2)  (243 354)  (243 354)  routing T_4_22.lc_trk_g1_5 <X> T_4_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (245 354)  (245 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (246 354)  (246 354)  routing T_4_22.lc_trk_g1_5 <X> T_4_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (248 354)  (248 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (249 354)  (249 354)  routing T_4_22.lc_trk_g2_2 <X> T_4_22.wire_logic_cluster/lc_1/in_3
 (38 2)  (254 354)  (254 354)  LC_1 Logic Functioning bit
 (39 2)  (255 354)  (255 354)  LC_1 Logic Functioning bit
 (40 2)  (256 354)  (256 354)  LC_1 Logic Functioning bit
 (41 2)  (257 354)  (257 354)  LC_1 Logic Functioning bit
 (42 2)  (258 354)  (258 354)  LC_1 Logic Functioning bit
 (43 2)  (259 354)  (259 354)  LC_1 Logic Functioning bit
 (46 2)  (262 354)  (262 354)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (266 354)  (266 354)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (216 355)  (216 355)  routing T_4_22.glb_netwk_7 <X> T_4_22.wire_logic_cluster/lc_7/clk
 (3 3)  (219 355)  (219 355)  routing T_4_22.sp12_v_b_0 <X> T_4_22.sp12_h_l_23
 (19 3)  (235 355)  (235 355)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (31 3)  (247 355)  (247 355)  routing T_4_22.lc_trk_g2_2 <X> T_4_22.wire_logic_cluster/lc_1/in_3
 (38 3)  (254 355)  (254 355)  LC_1 Logic Functioning bit
 (39 3)  (255 355)  (255 355)  LC_1 Logic Functioning bit
 (40 3)  (256 355)  (256 355)  LC_1 Logic Functioning bit
 (41 3)  (257 355)  (257 355)  LC_1 Logic Functioning bit
 (42 3)  (258 355)  (258 355)  LC_1 Logic Functioning bit
 (43 3)  (259 355)  (259 355)  LC_1 Logic Functioning bit
 (8 4)  (224 356)  (224 356)  routing T_4_22.sp4_h_l_41 <X> T_4_22.sp4_h_r_4
 (14 4)  (230 356)  (230 356)  routing T_4_22.sp4_v_b_8 <X> T_4_22.lc_trk_g1_0
 (25 4)  (241 356)  (241 356)  routing T_4_22.sp4_v_b_10 <X> T_4_22.lc_trk_g1_2
 (26 4)  (242 356)  (242 356)  routing T_4_22.lc_trk_g2_6 <X> T_4_22.wire_logic_cluster/lc_2/in_0
 (29 4)  (245 356)  (245 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (246 356)  (246 356)  routing T_4_22.lc_trk_g0_5 <X> T_4_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (247 356)  (247 356)  routing T_4_22.lc_trk_g2_7 <X> T_4_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (248 356)  (248 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (249 356)  (249 356)  routing T_4_22.lc_trk_g2_7 <X> T_4_22.wire_logic_cluster/lc_2/in_3
 (37 4)  (253 356)  (253 356)  LC_2 Logic Functioning bit
 (39 4)  (255 356)  (255 356)  LC_2 Logic Functioning bit
 (40 4)  (256 356)  (256 356)  LC_2 Logic Functioning bit
 (41 4)  (257 356)  (257 356)  LC_2 Logic Functioning bit
 (42 4)  (258 356)  (258 356)  LC_2 Logic Functioning bit
 (13 5)  (229 357)  (229 357)  routing T_4_22.sp4_v_t_37 <X> T_4_22.sp4_h_r_5
 (14 5)  (230 357)  (230 357)  routing T_4_22.sp4_v_b_8 <X> T_4_22.lc_trk_g1_0
 (16 5)  (232 357)  (232 357)  routing T_4_22.sp4_v_b_8 <X> T_4_22.lc_trk_g1_0
 (17 5)  (233 357)  (233 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (238 357)  (238 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (239 357)  (239 357)  routing T_4_22.sp4_v_b_10 <X> T_4_22.lc_trk_g1_2
 (25 5)  (241 357)  (241 357)  routing T_4_22.sp4_v_b_10 <X> T_4_22.lc_trk_g1_2
 (26 5)  (242 357)  (242 357)  routing T_4_22.lc_trk_g2_6 <X> T_4_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (244 357)  (244 357)  routing T_4_22.lc_trk_g2_6 <X> T_4_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (245 357)  (245 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (247 357)  (247 357)  routing T_4_22.lc_trk_g2_7 <X> T_4_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (248 357)  (248 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (249 357)  (249 357)  routing T_4_22.lc_trk_g3_1 <X> T_4_22.input_2_2
 (34 5)  (250 357)  (250 357)  routing T_4_22.lc_trk_g3_1 <X> T_4_22.input_2_2
 (38 5)  (254 357)  (254 357)  LC_2 Logic Functioning bit
 (40 5)  (256 357)  (256 357)  LC_2 Logic Functioning bit
 (41 5)  (257 357)  (257 357)  LC_2 Logic Functioning bit
 (42 5)  (258 357)  (258 357)  LC_2 Logic Functioning bit
 (8 6)  (224 358)  (224 358)  routing T_4_22.sp4_v_t_47 <X> T_4_22.sp4_h_l_41
 (9 6)  (225 358)  (225 358)  routing T_4_22.sp4_v_t_47 <X> T_4_22.sp4_h_l_41
 (10 6)  (226 358)  (226 358)  routing T_4_22.sp4_v_t_47 <X> T_4_22.sp4_h_l_41
 (14 6)  (230 358)  (230 358)  routing T_4_22.bnr_op_4 <X> T_4_22.lc_trk_g1_4
 (15 6)  (231 358)  (231 358)  routing T_4_22.sp4_h_r_5 <X> T_4_22.lc_trk_g1_5
 (16 6)  (232 358)  (232 358)  routing T_4_22.sp4_h_r_5 <X> T_4_22.lc_trk_g1_5
 (17 6)  (233 358)  (233 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (237 358)  (237 358)  routing T_4_22.wire_logic_cluster/lc_7/out <X> T_4_22.lc_trk_g1_7
 (22 6)  (238 358)  (238 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (243 358)  (243 358)  routing T_4_22.lc_trk_g1_7 <X> T_4_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (245 358)  (245 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (246 358)  (246 358)  routing T_4_22.lc_trk_g1_7 <X> T_4_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (247 358)  (247 358)  routing T_4_22.lc_trk_g2_6 <X> T_4_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (248 358)  (248 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (249 358)  (249 358)  routing T_4_22.lc_trk_g2_6 <X> T_4_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (252 358)  (252 358)  LC_3 Logic Functioning bit
 (38 6)  (254 358)  (254 358)  LC_3 Logic Functioning bit
 (14 7)  (230 359)  (230 359)  routing T_4_22.bnr_op_4 <X> T_4_22.lc_trk_g1_4
 (17 7)  (233 359)  (233 359)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (18 7)  (234 359)  (234 359)  routing T_4_22.sp4_h_r_5 <X> T_4_22.lc_trk_g1_5
 (22 7)  (238 359)  (238 359)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (239 359)  (239 359)  routing T_4_22.sp12_h_r_14 <X> T_4_22.lc_trk_g1_6
 (26 7)  (242 359)  (242 359)  routing T_4_22.lc_trk_g1_2 <X> T_4_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (243 359)  (243 359)  routing T_4_22.lc_trk_g1_2 <X> T_4_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (245 359)  (245 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (246 359)  (246 359)  routing T_4_22.lc_trk_g1_7 <X> T_4_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (247 359)  (247 359)  routing T_4_22.lc_trk_g2_6 <X> T_4_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (252 359)  (252 359)  LC_3 Logic Functioning bit
 (37 7)  (253 359)  (253 359)  LC_3 Logic Functioning bit
 (38 7)  (254 359)  (254 359)  LC_3 Logic Functioning bit
 (39 7)  (255 359)  (255 359)  LC_3 Logic Functioning bit
 (41 7)  (257 359)  (257 359)  LC_3 Logic Functioning bit
 (43 7)  (259 359)  (259 359)  LC_3 Logic Functioning bit
 (14 8)  (230 360)  (230 360)  routing T_4_22.sp4_v_t_21 <X> T_4_22.lc_trk_g2_0
 (25 8)  (241 360)  (241 360)  routing T_4_22.wire_logic_cluster/lc_2/out <X> T_4_22.lc_trk_g2_2
 (26 8)  (242 360)  (242 360)  routing T_4_22.lc_trk_g2_4 <X> T_4_22.wire_logic_cluster/lc_4/in_0
 (31 8)  (247 360)  (247 360)  routing T_4_22.lc_trk_g0_5 <X> T_4_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (248 360)  (248 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (252 360)  (252 360)  LC_4 Logic Functioning bit
 (37 8)  (253 360)  (253 360)  LC_4 Logic Functioning bit
 (39 8)  (255 360)  (255 360)  LC_4 Logic Functioning bit
 (43 8)  (259 360)  (259 360)  LC_4 Logic Functioning bit
 (50 8)  (266 360)  (266 360)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (230 361)  (230 361)  routing T_4_22.sp4_v_t_21 <X> T_4_22.lc_trk_g2_0
 (16 9)  (232 361)  (232 361)  routing T_4_22.sp4_v_t_21 <X> T_4_22.lc_trk_g2_0
 (17 9)  (233 361)  (233 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (238 361)  (238 361)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (28 9)  (244 361)  (244 361)  routing T_4_22.lc_trk_g2_4 <X> T_4_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (245 361)  (245 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (252 361)  (252 361)  LC_4 Logic Functioning bit
 (37 9)  (253 361)  (253 361)  LC_4 Logic Functioning bit
 (38 9)  (254 361)  (254 361)  LC_4 Logic Functioning bit
 (42 9)  (258 361)  (258 361)  LC_4 Logic Functioning bit
 (53 9)  (269 361)  (269 361)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (230 362)  (230 362)  routing T_4_22.sp4_v_t_17 <X> T_4_22.lc_trk_g2_4
 (22 10)  (238 362)  (238 362)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (240 362)  (240 362)  routing T_4_22.tnl_op_7 <X> T_4_22.lc_trk_g2_7
 (25 10)  (241 362)  (241 362)  routing T_4_22.wire_logic_cluster/lc_6/out <X> T_4_22.lc_trk_g2_6
 (26 10)  (242 362)  (242 362)  routing T_4_22.lc_trk_g0_5 <X> T_4_22.wire_logic_cluster/lc_5/in_0
 (29 10)  (245 362)  (245 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (248 362)  (248 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (249 362)  (249 362)  routing T_4_22.lc_trk_g2_0 <X> T_4_22.wire_logic_cluster/lc_5/in_3
 (38 10)  (254 362)  (254 362)  LC_5 Logic Functioning bit
 (43 10)  (259 362)  (259 362)  LC_5 Logic Functioning bit
 (45 10)  (261 362)  (261 362)  LC_5 Logic Functioning bit
 (16 11)  (232 363)  (232 363)  routing T_4_22.sp4_v_t_17 <X> T_4_22.lc_trk_g2_4
 (17 11)  (233 363)  (233 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (21 11)  (237 363)  (237 363)  routing T_4_22.tnl_op_7 <X> T_4_22.lc_trk_g2_7
 (22 11)  (238 363)  (238 363)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (245 363)  (245 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (248 363)  (248 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (249 363)  (249 363)  routing T_4_22.lc_trk_g3_2 <X> T_4_22.input_2_5
 (34 11)  (250 363)  (250 363)  routing T_4_22.lc_trk_g3_2 <X> T_4_22.input_2_5
 (35 11)  (251 363)  (251 363)  routing T_4_22.lc_trk_g3_2 <X> T_4_22.input_2_5
 (37 11)  (253 363)  (253 363)  LC_5 Logic Functioning bit
 (38 11)  (254 363)  (254 363)  LC_5 Logic Functioning bit
 (39 11)  (255 363)  (255 363)  LC_5 Logic Functioning bit
 (40 11)  (256 363)  (256 363)  LC_5 Logic Functioning bit
 (42 11)  (258 363)  (258 363)  LC_5 Logic Functioning bit
 (43 11)  (259 363)  (259 363)  LC_5 Logic Functioning bit
 (44 11)  (260 363)  (260 363)  LC_5 Logic Functioning bit
 (15 12)  (231 364)  (231 364)  routing T_4_22.sp4_v_t_28 <X> T_4_22.lc_trk_g3_1
 (16 12)  (232 364)  (232 364)  routing T_4_22.sp4_v_t_28 <X> T_4_22.lc_trk_g3_1
 (17 12)  (233 364)  (233 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (25 12)  (241 364)  (241 364)  routing T_4_22.sp12_v_t_1 <X> T_4_22.lc_trk_g3_2
 (26 12)  (242 364)  (242 364)  routing T_4_22.lc_trk_g2_6 <X> T_4_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (243 364)  (243 364)  routing T_4_22.lc_trk_g1_6 <X> T_4_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (245 364)  (245 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (246 364)  (246 364)  routing T_4_22.lc_trk_g1_6 <X> T_4_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (247 364)  (247 364)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (248 364)  (248 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (249 364)  (249 364)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (250 364)  (250 364)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_6/in_3
 (37 12)  (253 364)  (253 364)  LC_6 Logic Functioning bit
 (38 12)  (254 364)  (254 364)  LC_6 Logic Functioning bit
 (41 12)  (257 364)  (257 364)  LC_6 Logic Functioning bit
 (43 12)  (259 364)  (259 364)  LC_6 Logic Functioning bit
 (45 12)  (261 364)  (261 364)  LC_6 Logic Functioning bit
 (9 13)  (225 365)  (225 365)  routing T_4_22.sp4_v_t_47 <X> T_4_22.sp4_v_b_10
 (14 13)  (230 365)  (230 365)  routing T_4_22.sp4_h_r_24 <X> T_4_22.lc_trk_g3_0
 (15 13)  (231 365)  (231 365)  routing T_4_22.sp4_h_r_24 <X> T_4_22.lc_trk_g3_0
 (16 13)  (232 365)  (232 365)  routing T_4_22.sp4_h_r_24 <X> T_4_22.lc_trk_g3_0
 (17 13)  (233 365)  (233 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (238 365)  (238 365)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (240 365)  (240 365)  routing T_4_22.sp12_v_t_1 <X> T_4_22.lc_trk_g3_2
 (25 13)  (241 365)  (241 365)  routing T_4_22.sp12_v_t_1 <X> T_4_22.lc_trk_g3_2
 (26 13)  (242 365)  (242 365)  routing T_4_22.lc_trk_g2_6 <X> T_4_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (244 365)  (244 365)  routing T_4_22.lc_trk_g2_6 <X> T_4_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (245 365)  (245 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (246 365)  (246 365)  routing T_4_22.lc_trk_g1_6 <X> T_4_22.wire_logic_cluster/lc_6/in_1
 (31 13)  (247 365)  (247 365)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (248 365)  (248 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (37 13)  (253 365)  (253 365)  LC_6 Logic Functioning bit
 (39 13)  (255 365)  (255 365)  LC_6 Logic Functioning bit
 (40 13)  (256 365)  (256 365)  LC_6 Logic Functioning bit
 (43 13)  (259 365)  (259 365)  LC_6 Logic Functioning bit
 (44 13)  (260 365)  (260 365)  LC_6 Logic Functioning bit
 (0 14)  (216 366)  (216 366)  routing T_4_22.glb_netwk_6 <X> T_4_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (217 366)  (217 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (230 366)  (230 366)  routing T_4_22.sp4_v_b_36 <X> T_4_22.lc_trk_g3_4
 (16 14)  (232 366)  (232 366)  routing T_4_22.sp4_v_b_37 <X> T_4_22.lc_trk_g3_5
 (17 14)  (233 366)  (233 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (234 366)  (234 366)  routing T_4_22.sp4_v_b_37 <X> T_4_22.lc_trk_g3_5
 (21 14)  (237 366)  (237 366)  routing T_4_22.sp4_h_l_34 <X> T_4_22.lc_trk_g3_7
 (22 14)  (238 366)  (238 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (239 366)  (239 366)  routing T_4_22.sp4_h_l_34 <X> T_4_22.lc_trk_g3_7
 (24 14)  (240 366)  (240 366)  routing T_4_22.sp4_h_l_34 <X> T_4_22.lc_trk_g3_7
 (25 14)  (241 366)  (241 366)  routing T_4_22.rgt_op_6 <X> T_4_22.lc_trk_g3_6
 (27 14)  (243 366)  (243 366)  routing T_4_22.lc_trk_g3_7 <X> T_4_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (244 366)  (244 366)  routing T_4_22.lc_trk_g3_7 <X> T_4_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 366)  (245 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (246 366)  (246 366)  routing T_4_22.lc_trk_g3_7 <X> T_4_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (247 366)  (247 366)  routing T_4_22.lc_trk_g1_7 <X> T_4_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (248 366)  (248 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (250 366)  (250 366)  routing T_4_22.lc_trk_g1_7 <X> T_4_22.wire_logic_cluster/lc_7/in_3
 (38 14)  (254 366)  (254 366)  LC_7 Logic Functioning bit
 (39 14)  (255 366)  (255 366)  LC_7 Logic Functioning bit
 (45 14)  (261 366)  (261 366)  LC_7 Logic Functioning bit
 (0 15)  (216 367)  (216 367)  routing T_4_22.glb_netwk_6 <X> T_4_22.wire_logic_cluster/lc_7/s_r
 (14 15)  (230 367)  (230 367)  routing T_4_22.sp4_v_b_36 <X> T_4_22.lc_trk_g3_4
 (16 15)  (232 367)  (232 367)  routing T_4_22.sp4_v_b_36 <X> T_4_22.lc_trk_g3_4
 (17 15)  (233 367)  (233 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (234 367)  (234 367)  routing T_4_22.sp4_v_b_37 <X> T_4_22.lc_trk_g3_5
 (21 15)  (237 367)  (237 367)  routing T_4_22.sp4_h_l_34 <X> T_4_22.lc_trk_g3_7
 (22 15)  (238 367)  (238 367)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (240 367)  (240 367)  routing T_4_22.rgt_op_6 <X> T_4_22.lc_trk_g3_6
 (27 15)  (243 367)  (243 367)  routing T_4_22.lc_trk_g3_0 <X> T_4_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (244 367)  (244 367)  routing T_4_22.lc_trk_g3_0 <X> T_4_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (245 367)  (245 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (246 367)  (246 367)  routing T_4_22.lc_trk_g3_7 <X> T_4_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (247 367)  (247 367)  routing T_4_22.lc_trk_g1_7 <X> T_4_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (248 367)  (248 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (250 367)  (250 367)  routing T_4_22.lc_trk_g1_0 <X> T_4_22.input_2_7
 (36 15)  (252 367)  (252 367)  LC_7 Logic Functioning bit
 (37 15)  (253 367)  (253 367)  LC_7 Logic Functioning bit
 (38 15)  (254 367)  (254 367)  LC_7 Logic Functioning bit
 (39 15)  (255 367)  (255 367)  LC_7 Logic Functioning bit
 (42 15)  (258 367)  (258 367)  LC_7 Logic Functioning bit
 (43 15)  (259 367)  (259 367)  LC_7 Logic Functioning bit


LogicTile_5_22

 (6 0)  (276 352)  (276 352)  routing T_5_22.sp4_h_r_7 <X> T_5_22.sp4_v_b_0
 (15 0)  (285 352)  (285 352)  routing T_5_22.sp12_h_r_1 <X> T_5_22.lc_trk_g0_1
 (17 0)  (287 352)  (287 352)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (288 352)  (288 352)  routing T_5_22.sp12_h_r_1 <X> T_5_22.lc_trk_g0_1
 (22 0)  (292 352)  (292 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (293 352)  (293 352)  routing T_5_22.sp4_h_r_3 <X> T_5_22.lc_trk_g0_3
 (24 0)  (294 352)  (294 352)  routing T_5_22.sp4_h_r_3 <X> T_5_22.lc_trk_g0_3
 (29 0)  (299 352)  (299 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (300 352)  (300 352)  routing T_5_22.lc_trk_g0_5 <X> T_5_22.wire_logic_cluster/lc_0/in_1
 (44 0)  (314 352)  (314 352)  LC_0 Logic Functioning bit
 (18 1)  (288 353)  (288 353)  routing T_5_22.sp12_h_r_1 <X> T_5_22.lc_trk_g0_1
 (21 1)  (291 353)  (291 353)  routing T_5_22.sp4_h_r_3 <X> T_5_22.lc_trk_g0_3
 (50 1)  (320 353)  (320 353)  Carry_In_Mux bit 

 (15 2)  (285 354)  (285 354)  routing T_5_22.sp12_h_r_5 <X> T_5_22.lc_trk_g0_5
 (17 2)  (287 354)  (287 354)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (288 354)  (288 354)  routing T_5_22.sp12_h_r_5 <X> T_5_22.lc_trk_g0_5
 (22 2)  (292 354)  (292 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (293 354)  (293 354)  routing T_5_22.sp4_h_r_7 <X> T_5_22.lc_trk_g0_7
 (24 2)  (294 354)  (294 354)  routing T_5_22.sp4_h_r_7 <X> T_5_22.lc_trk_g0_7
 (27 2)  (297 354)  (297 354)  routing T_5_22.lc_trk_g1_1 <X> T_5_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (299 354)  (299 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (302 354)  (302 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (306 354)  (306 354)  LC_1 Logic Functioning bit
 (37 2)  (307 354)  (307 354)  LC_1 Logic Functioning bit
 (38 2)  (308 354)  (308 354)  LC_1 Logic Functioning bit
 (39 2)  (309 354)  (309 354)  LC_1 Logic Functioning bit
 (44 2)  (314 354)  (314 354)  LC_1 Logic Functioning bit
 (53 2)  (323 354)  (323 354)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (18 3)  (288 355)  (288 355)  routing T_5_22.sp12_h_r_5 <X> T_5_22.lc_trk_g0_5
 (21 3)  (291 355)  (291 355)  routing T_5_22.sp4_h_r_7 <X> T_5_22.lc_trk_g0_7
 (36 3)  (306 355)  (306 355)  LC_1 Logic Functioning bit
 (37 3)  (307 355)  (307 355)  LC_1 Logic Functioning bit
 (38 3)  (308 355)  (308 355)  LC_1 Logic Functioning bit
 (39 3)  (309 355)  (309 355)  LC_1 Logic Functioning bit
 (4 4)  (274 356)  (274 356)  routing T_5_22.sp4_v_t_38 <X> T_5_22.sp4_v_b_3
 (15 4)  (285 356)  (285 356)  routing T_5_22.sp4_h_r_1 <X> T_5_22.lc_trk_g1_1
 (16 4)  (286 356)  (286 356)  routing T_5_22.sp4_h_r_1 <X> T_5_22.lc_trk_g1_1
 (17 4)  (287 356)  (287 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (29 4)  (299 356)  (299 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (302 356)  (302 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (306 356)  (306 356)  LC_2 Logic Functioning bit
 (37 4)  (307 356)  (307 356)  LC_2 Logic Functioning bit
 (38 4)  (308 356)  (308 356)  LC_2 Logic Functioning bit
 (39 4)  (309 356)  (309 356)  LC_2 Logic Functioning bit
 (44 4)  (314 356)  (314 356)  LC_2 Logic Functioning bit
 (18 5)  (288 357)  (288 357)  routing T_5_22.sp4_h_r_1 <X> T_5_22.lc_trk_g1_1
 (30 5)  (300 357)  (300 357)  routing T_5_22.lc_trk_g0_3 <X> T_5_22.wire_logic_cluster/lc_2/in_1
 (36 5)  (306 357)  (306 357)  LC_2 Logic Functioning bit
 (37 5)  (307 357)  (307 357)  LC_2 Logic Functioning bit
 (38 5)  (308 357)  (308 357)  LC_2 Logic Functioning bit
 (39 5)  (309 357)  (309 357)  LC_2 Logic Functioning bit
 (15 6)  (285 358)  (285 358)  routing T_5_22.sp4_h_r_5 <X> T_5_22.lc_trk_g1_5
 (16 6)  (286 358)  (286 358)  routing T_5_22.sp4_h_r_5 <X> T_5_22.lc_trk_g1_5
 (17 6)  (287 358)  (287 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (22 6)  (292 358)  (292 358)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (293 358)  (293 358)  routing T_5_22.sp12_h_l_12 <X> T_5_22.lc_trk_g1_7
 (27 6)  (297 358)  (297 358)  routing T_5_22.lc_trk_g1_5 <X> T_5_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (299 358)  (299 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (300 358)  (300 358)  routing T_5_22.lc_trk_g1_5 <X> T_5_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (302 358)  (302 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (306 358)  (306 358)  LC_3 Logic Functioning bit
 (37 6)  (307 358)  (307 358)  LC_3 Logic Functioning bit
 (38 6)  (308 358)  (308 358)  LC_3 Logic Functioning bit
 (39 6)  (309 358)  (309 358)  LC_3 Logic Functioning bit
 (44 6)  (314 358)  (314 358)  LC_3 Logic Functioning bit
 (18 7)  (288 359)  (288 359)  routing T_5_22.sp4_h_r_5 <X> T_5_22.lc_trk_g1_5
 (36 7)  (306 359)  (306 359)  LC_3 Logic Functioning bit
 (37 7)  (307 359)  (307 359)  LC_3 Logic Functioning bit
 (38 7)  (308 359)  (308 359)  LC_3 Logic Functioning bit
 (39 7)  (309 359)  (309 359)  LC_3 Logic Functioning bit
 (47 7)  (317 359)  (317 359)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (29 8)  (299 360)  (299 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (300 360)  (300 360)  routing T_5_22.lc_trk_g0_7 <X> T_5_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (302 360)  (302 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (306 360)  (306 360)  LC_4 Logic Functioning bit
 (37 8)  (307 360)  (307 360)  LC_4 Logic Functioning bit
 (38 8)  (308 360)  (308 360)  LC_4 Logic Functioning bit
 (39 8)  (309 360)  (309 360)  LC_4 Logic Functioning bit
 (44 8)  (314 360)  (314 360)  LC_4 Logic Functioning bit
 (30 9)  (300 361)  (300 361)  routing T_5_22.lc_trk_g0_7 <X> T_5_22.wire_logic_cluster/lc_4/in_1
 (36 9)  (306 361)  (306 361)  LC_4 Logic Functioning bit
 (37 9)  (307 361)  (307 361)  LC_4 Logic Functioning bit
 (38 9)  (308 361)  (308 361)  LC_4 Logic Functioning bit
 (39 9)  (309 361)  (309 361)  LC_4 Logic Functioning bit
 (5 10)  (275 362)  (275 362)  routing T_5_22.sp4_v_b_6 <X> T_5_22.sp4_h_l_43
 (27 10)  (297 362)  (297 362)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (299 362)  (299 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (300 362)  (300 362)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (302 362)  (302 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (306 362)  (306 362)  LC_5 Logic Functioning bit
 (37 10)  (307 362)  (307 362)  LC_5 Logic Functioning bit
 (38 10)  (308 362)  (308 362)  LC_5 Logic Functioning bit
 (39 10)  (309 362)  (309 362)  LC_5 Logic Functioning bit
 (44 10)  (314 362)  (314 362)  LC_5 Logic Functioning bit
 (10 11)  (280 363)  (280 363)  routing T_5_22.sp4_h_l_39 <X> T_5_22.sp4_v_t_42
 (30 11)  (300 363)  (300 363)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.wire_logic_cluster/lc_5/in_1
 (36 11)  (306 363)  (306 363)  LC_5 Logic Functioning bit
 (37 11)  (307 363)  (307 363)  LC_5 Logic Functioning bit
 (38 11)  (308 363)  (308 363)  LC_5 Logic Functioning bit
 (39 11)  (309 363)  (309 363)  LC_5 Logic Functioning bit
 (47 11)  (317 363)  (317 363)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (11 12)  (281 364)  (281 364)  routing T_5_22.sp4_v_t_45 <X> T_5_22.sp4_v_b_11
 (29 12)  (299 364)  (299 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (302 364)  (302 364)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (306 364)  (306 364)  LC_6 Logic Functioning bit
 (37 12)  (307 364)  (307 364)  LC_6 Logic Functioning bit
 (38 12)  (308 364)  (308 364)  LC_6 Logic Functioning bit
 (39 12)  (309 364)  (309 364)  LC_6 Logic Functioning bit
 (44 12)  (314 364)  (314 364)  LC_6 Logic Functioning bit
 (12 13)  (282 365)  (282 365)  routing T_5_22.sp4_v_t_45 <X> T_5_22.sp4_v_b_11
 (15 13)  (285 365)  (285 365)  routing T_5_22.sp4_v_t_29 <X> T_5_22.lc_trk_g3_0
 (16 13)  (286 365)  (286 365)  routing T_5_22.sp4_v_t_29 <X> T_5_22.lc_trk_g3_0
 (17 13)  (287 365)  (287 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (36 13)  (306 365)  (306 365)  LC_6 Logic Functioning bit
 (37 13)  (307 365)  (307 365)  LC_6 Logic Functioning bit
 (38 13)  (308 365)  (308 365)  LC_6 Logic Functioning bit
 (39 13)  (309 365)  (309 365)  LC_6 Logic Functioning bit
 (4 14)  (274 366)  (274 366)  routing T_5_22.sp4_h_r_3 <X> T_5_22.sp4_v_t_44
 (5 14)  (275 366)  (275 366)  routing T_5_22.sp4_v_b_9 <X> T_5_22.sp4_h_l_44
 (6 14)  (276 366)  (276 366)  routing T_5_22.sp4_h_r_3 <X> T_5_22.sp4_v_t_44
 (17 14)  (287 366)  (287 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (27 14)  (297 366)  (297 366)  routing T_5_22.lc_trk_g3_5 <X> T_5_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (298 366)  (298 366)  routing T_5_22.lc_trk_g3_5 <X> T_5_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (299 366)  (299 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (300 366)  (300 366)  routing T_5_22.lc_trk_g3_5 <X> T_5_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (302 366)  (302 366)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (306 366)  (306 366)  LC_7 Logic Functioning bit
 (37 14)  (307 366)  (307 366)  LC_7 Logic Functioning bit
 (38 14)  (308 366)  (308 366)  LC_7 Logic Functioning bit
 (39 14)  (309 366)  (309 366)  LC_7 Logic Functioning bit
 (44 14)  (314 366)  (314 366)  LC_7 Logic Functioning bit
 (5 15)  (275 367)  (275 367)  routing T_5_22.sp4_h_r_3 <X> T_5_22.sp4_v_t_44
 (8 15)  (278 367)  (278 367)  routing T_5_22.sp4_h_r_10 <X> T_5_22.sp4_v_t_47
 (9 15)  (279 367)  (279 367)  routing T_5_22.sp4_h_r_10 <X> T_5_22.sp4_v_t_47
 (32 15)  (302 367)  (302 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (303 367)  (303 367)  routing T_5_22.lc_trk_g3_0 <X> T_5_22.input_2_7
 (34 15)  (304 367)  (304 367)  routing T_5_22.lc_trk_g3_0 <X> T_5_22.input_2_7
 (36 15)  (306 367)  (306 367)  LC_7 Logic Functioning bit
 (37 15)  (307 367)  (307 367)  LC_7 Logic Functioning bit
 (38 15)  (308 367)  (308 367)  LC_7 Logic Functioning bit
 (39 15)  (309 367)  (309 367)  LC_7 Logic Functioning bit


RAM_Tile_6_22

 (13 6)  (337 358)  (337 358)  routing T_6_22.sp4_h_r_5 <X> T_6_22.sp4_v_t_40
 (12 7)  (336 359)  (336 359)  routing T_6_22.sp4_h_r_5 <X> T_6_22.sp4_v_t_40
 (5 8)  (329 360)  (329 360)  routing T_6_22.sp4_v_b_0 <X> T_6_22.sp4_h_r_6
 (4 9)  (328 361)  (328 361)  routing T_6_22.sp4_v_b_0 <X> T_6_22.sp4_h_r_6
 (6 9)  (330 361)  (330 361)  routing T_6_22.sp4_v_b_0 <X> T_6_22.sp4_h_r_6
 (9 13)  (333 365)  (333 365)  routing T_6_22.sp4_v_t_47 <X> T_6_22.sp4_v_b_10
 (9 14)  (333 366)  (333 366)  routing T_6_22.sp4_h_r_7 <X> T_6_22.sp4_h_l_47
 (10 14)  (334 366)  (334 366)  routing T_6_22.sp4_h_r_7 <X> T_6_22.sp4_h_l_47


LogicTile_7_22

 (25 0)  (391 352)  (391 352)  routing T_7_22.sp4_v_b_10 <X> T_7_22.lc_trk_g0_2
 (27 0)  (393 352)  (393 352)  routing T_7_22.lc_trk_g1_0 <X> T_7_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 352)  (395 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (398 352)  (398 352)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (402 352)  (402 352)  LC_0 Logic Functioning bit
 (39 0)  (405 352)  (405 352)  LC_0 Logic Functioning bit
 (41 0)  (407 352)  (407 352)  LC_0 Logic Functioning bit
 (42 0)  (408 352)  (408 352)  LC_0 Logic Functioning bit
 (44 0)  (410 352)  (410 352)  LC_0 Logic Functioning bit
 (45 0)  (411 352)  (411 352)  LC_0 Logic Functioning bit
 (46 0)  (412 352)  (412 352)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (388 353)  (388 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (389 353)  (389 353)  routing T_7_22.sp4_v_b_10 <X> T_7_22.lc_trk_g0_2
 (25 1)  (391 353)  (391 353)  routing T_7_22.sp4_v_b_10 <X> T_7_22.lc_trk_g0_2
 (32 1)  (398 353)  (398 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (401 353)  (401 353)  routing T_7_22.lc_trk_g0_2 <X> T_7_22.input_2_0
 (36 1)  (402 353)  (402 353)  LC_0 Logic Functioning bit
 (39 1)  (405 353)  (405 353)  LC_0 Logic Functioning bit
 (41 1)  (407 353)  (407 353)  LC_0 Logic Functioning bit
 (42 1)  (408 353)  (408 353)  LC_0 Logic Functioning bit
 (49 1)  (415 353)  (415 353)  Carry_In_Mux bit 

 (0 2)  (366 354)  (366 354)  routing T_7_22.glb_netwk_7 <X> T_7_22.wire_logic_cluster/lc_7/clk
 (1 2)  (367 354)  (367 354)  routing T_7_22.glb_netwk_7 <X> T_7_22.wire_logic_cluster/lc_7/clk
 (2 2)  (368 354)  (368 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (11 2)  (377 354)  (377 354)  routing T_7_22.sp4_h_l_44 <X> T_7_22.sp4_v_t_39
 (32 2)  (398 354)  (398 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (402 354)  (402 354)  LC_1 Logic Functioning bit
 (37 2)  (403 354)  (403 354)  LC_1 Logic Functioning bit
 (38 2)  (404 354)  (404 354)  LC_1 Logic Functioning bit
 (39 2)  (405 354)  (405 354)  LC_1 Logic Functioning bit
 (45 2)  (411 354)  (411 354)  LC_1 Logic Functioning bit
 (0 3)  (366 355)  (366 355)  routing T_7_22.glb_netwk_7 <X> T_7_22.wire_logic_cluster/lc_7/clk
 (36 3)  (402 355)  (402 355)  LC_1 Logic Functioning bit
 (37 3)  (403 355)  (403 355)  LC_1 Logic Functioning bit
 (38 3)  (404 355)  (404 355)  LC_1 Logic Functioning bit
 (39 3)  (405 355)  (405 355)  LC_1 Logic Functioning bit
 (47 3)  (413 355)  (413 355)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (367 356)  (367 356)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (2 4)  (368 356)  (368 356)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (14 4)  (380 356)  (380 356)  routing T_7_22.sp4_v_b_8 <X> T_7_22.lc_trk_g1_0
 (14 5)  (380 357)  (380 357)  routing T_7_22.sp4_v_b_8 <X> T_7_22.lc_trk_g1_0
 (16 5)  (382 357)  (382 357)  routing T_7_22.sp4_v_b_8 <X> T_7_22.lc_trk_g1_0
 (17 5)  (383 357)  (383 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (15 6)  (381 358)  (381 358)  routing T_7_22.sp4_v_b_21 <X> T_7_22.lc_trk_g1_5
 (16 6)  (382 358)  (382 358)  routing T_7_22.sp4_v_b_21 <X> T_7_22.lc_trk_g1_5
 (17 6)  (383 358)  (383 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (16 9)  (382 361)  (382 361)  routing T_7_22.sp12_v_b_8 <X> T_7_22.lc_trk_g2_0
 (17 9)  (383 361)  (383 361)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (22 10)  (388 362)  (388 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (389 362)  (389 362)  routing T_7_22.sp4_v_b_47 <X> T_7_22.lc_trk_g2_7
 (24 10)  (390 362)  (390 362)  routing T_7_22.sp4_v_b_47 <X> T_7_22.lc_trk_g2_7
 (26 10)  (392 362)  (392 362)  routing T_7_22.lc_trk_g2_7 <X> T_7_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (393 362)  (393 362)  routing T_7_22.lc_trk_g1_5 <X> T_7_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (395 362)  (395 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (396 362)  (396 362)  routing T_7_22.lc_trk_g1_5 <X> T_7_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (398 362)  (398 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (399 362)  (399 362)  routing T_7_22.lc_trk_g2_0 <X> T_7_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (402 362)  (402 362)  LC_5 Logic Functioning bit
 (37 10)  (403 362)  (403 362)  LC_5 Logic Functioning bit
 (38 10)  (404 362)  (404 362)  LC_5 Logic Functioning bit
 (39 10)  (405 362)  (405 362)  LC_5 Logic Functioning bit
 (45 10)  (411 362)  (411 362)  LC_5 Logic Functioning bit
 (26 11)  (392 363)  (392 363)  routing T_7_22.lc_trk_g2_7 <X> T_7_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (394 363)  (394 363)  routing T_7_22.lc_trk_g2_7 <X> T_7_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (395 363)  (395 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (40 11)  (406 363)  (406 363)  LC_5 Logic Functioning bit
 (41 11)  (407 363)  (407 363)  LC_5 Logic Functioning bit
 (42 11)  (408 363)  (408 363)  LC_5 Logic Functioning bit
 (43 11)  (409 363)  (409 363)  LC_5 Logic Functioning bit
 (53 11)  (419 363)  (419 363)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (0 14)  (366 366)  (366 366)  routing T_7_22.glb_netwk_6 <X> T_7_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (367 366)  (367 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (366 367)  (366 367)  routing T_7_22.glb_netwk_6 <X> T_7_22.wire_logic_cluster/lc_7/s_r


LogicTile_8_22

 (27 0)  (447 352)  (447 352)  routing T_8_22.lc_trk_g1_2 <X> T_8_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (449 352)  (449 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (35 0)  (455 352)  (455 352)  routing T_8_22.lc_trk_g1_7 <X> T_8_22.input_2_0
 (44 0)  (464 352)  (464 352)  LC_0 Logic Functioning bit
 (15 1)  (435 353)  (435 353)  routing T_8_22.bot_op_0 <X> T_8_22.lc_trk_g0_0
 (17 1)  (437 353)  (437 353)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (30 1)  (450 353)  (450 353)  routing T_8_22.lc_trk_g1_2 <X> T_8_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (452 353)  (452 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (454 353)  (454 353)  routing T_8_22.lc_trk_g1_7 <X> T_8_22.input_2_0
 (35 1)  (455 353)  (455 353)  routing T_8_22.lc_trk_g1_7 <X> T_8_22.input_2_0
 (0 2)  (420 354)  (420 354)  routing T_8_22.glb_netwk_7 <X> T_8_22.wire_logic_cluster/lc_7/clk
 (1 2)  (421 354)  (421 354)  routing T_8_22.glb_netwk_7 <X> T_8_22.wire_logic_cluster/lc_7/clk
 (2 2)  (422 354)  (422 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (434 354)  (434 354)  routing T_8_22.sp4_v_t_1 <X> T_8_22.lc_trk_g0_4
 (29 2)  (449 354)  (449 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (450 354)  (450 354)  routing T_8_22.lc_trk_g0_4 <X> T_8_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (452 354)  (452 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (456 354)  (456 354)  LC_1 Logic Functioning bit
 (39 2)  (459 354)  (459 354)  LC_1 Logic Functioning bit
 (41 2)  (461 354)  (461 354)  LC_1 Logic Functioning bit
 (42 2)  (462 354)  (462 354)  LC_1 Logic Functioning bit
 (44 2)  (464 354)  (464 354)  LC_1 Logic Functioning bit
 (45 2)  (465 354)  (465 354)  LC_1 Logic Functioning bit
 (47 2)  (467 354)  (467 354)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (420 355)  (420 355)  routing T_8_22.glb_netwk_7 <X> T_8_22.wire_logic_cluster/lc_7/clk
 (14 3)  (434 355)  (434 355)  routing T_8_22.sp4_v_t_1 <X> T_8_22.lc_trk_g0_4
 (16 3)  (436 355)  (436 355)  routing T_8_22.sp4_v_t_1 <X> T_8_22.lc_trk_g0_4
 (17 3)  (437 355)  (437 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (32 3)  (452 355)  (452 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (454 355)  (454 355)  routing T_8_22.lc_trk_g1_2 <X> T_8_22.input_2_1
 (35 3)  (455 355)  (455 355)  routing T_8_22.lc_trk_g1_2 <X> T_8_22.input_2_1
 (36 3)  (456 355)  (456 355)  LC_1 Logic Functioning bit
 (39 3)  (459 355)  (459 355)  LC_1 Logic Functioning bit
 (41 3)  (461 355)  (461 355)  LC_1 Logic Functioning bit
 (42 3)  (462 355)  (462 355)  LC_1 Logic Functioning bit
 (51 3)  (471 355)  (471 355)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (421 356)  (421 356)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (25 4)  (445 356)  (445 356)  routing T_8_22.sp4_v_b_10 <X> T_8_22.lc_trk_g1_2
 (27 4)  (447 356)  (447 356)  routing T_8_22.lc_trk_g1_6 <X> T_8_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 356)  (449 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (450 356)  (450 356)  routing T_8_22.lc_trk_g1_6 <X> T_8_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (452 356)  (452 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (455 356)  (455 356)  routing T_8_22.lc_trk_g0_4 <X> T_8_22.input_2_2
 (36 4)  (456 356)  (456 356)  LC_2 Logic Functioning bit
 (39 4)  (459 356)  (459 356)  LC_2 Logic Functioning bit
 (41 4)  (461 356)  (461 356)  LC_2 Logic Functioning bit
 (42 4)  (462 356)  (462 356)  LC_2 Logic Functioning bit
 (44 4)  (464 356)  (464 356)  LC_2 Logic Functioning bit
 (45 4)  (465 356)  (465 356)  LC_2 Logic Functioning bit
 (22 5)  (442 357)  (442 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (443 357)  (443 357)  routing T_8_22.sp4_v_b_10 <X> T_8_22.lc_trk_g1_2
 (25 5)  (445 357)  (445 357)  routing T_8_22.sp4_v_b_10 <X> T_8_22.lc_trk_g1_2
 (30 5)  (450 357)  (450 357)  routing T_8_22.lc_trk_g1_6 <X> T_8_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (452 357)  (452 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (456 357)  (456 357)  LC_2 Logic Functioning bit
 (39 5)  (459 357)  (459 357)  LC_2 Logic Functioning bit
 (41 5)  (461 357)  (461 357)  LC_2 Logic Functioning bit
 (42 5)  (462 357)  (462 357)  LC_2 Logic Functioning bit
 (47 5)  (467 357)  (467 357)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (468 357)  (468 357)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (22 6)  (442 358)  (442 358)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (444 358)  (444 358)  routing T_8_22.bot_op_7 <X> T_8_22.lc_trk_g1_7
 (25 6)  (445 358)  (445 358)  routing T_8_22.sp4_v_t_3 <X> T_8_22.lc_trk_g1_6
 (27 6)  (447 358)  (447 358)  routing T_8_22.lc_trk_g3_1 <X> T_8_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (448 358)  (448 358)  routing T_8_22.lc_trk_g3_1 <X> T_8_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 358)  (449 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (452 358)  (452 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (455 358)  (455 358)  routing T_8_22.lc_trk_g1_6 <X> T_8_22.input_2_3
 (36 6)  (456 358)  (456 358)  LC_3 Logic Functioning bit
 (39 6)  (459 358)  (459 358)  LC_3 Logic Functioning bit
 (41 6)  (461 358)  (461 358)  LC_3 Logic Functioning bit
 (42 6)  (462 358)  (462 358)  LC_3 Logic Functioning bit
 (44 6)  (464 358)  (464 358)  LC_3 Logic Functioning bit
 (45 6)  (465 358)  (465 358)  LC_3 Logic Functioning bit
 (22 7)  (442 359)  (442 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (443 359)  (443 359)  routing T_8_22.sp4_v_t_3 <X> T_8_22.lc_trk_g1_6
 (25 7)  (445 359)  (445 359)  routing T_8_22.sp4_v_t_3 <X> T_8_22.lc_trk_g1_6
 (32 7)  (452 359)  (452 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (454 359)  (454 359)  routing T_8_22.lc_trk_g1_6 <X> T_8_22.input_2_3
 (35 7)  (455 359)  (455 359)  routing T_8_22.lc_trk_g1_6 <X> T_8_22.input_2_3
 (36 7)  (456 359)  (456 359)  LC_3 Logic Functioning bit
 (39 7)  (459 359)  (459 359)  LC_3 Logic Functioning bit
 (41 7)  (461 359)  (461 359)  LC_3 Logic Functioning bit
 (42 7)  (462 359)  (462 359)  LC_3 Logic Functioning bit
 (47 7)  (467 359)  (467 359)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (27 8)  (447 360)  (447 360)  routing T_8_22.lc_trk_g3_6 <X> T_8_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (448 360)  (448 360)  routing T_8_22.lc_trk_g3_6 <X> T_8_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (449 360)  (449 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (450 360)  (450 360)  routing T_8_22.lc_trk_g3_6 <X> T_8_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (452 360)  (452 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (456 360)  (456 360)  LC_4 Logic Functioning bit
 (39 8)  (459 360)  (459 360)  LC_4 Logic Functioning bit
 (41 8)  (461 360)  (461 360)  LC_4 Logic Functioning bit
 (42 8)  (462 360)  (462 360)  LC_4 Logic Functioning bit
 (44 8)  (464 360)  (464 360)  LC_4 Logic Functioning bit
 (45 8)  (465 360)  (465 360)  LC_4 Logic Functioning bit
 (52 8)  (472 360)  (472 360)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (30 9)  (450 361)  (450 361)  routing T_8_22.lc_trk_g3_6 <X> T_8_22.wire_logic_cluster/lc_4/in_1
 (32 9)  (452 361)  (452 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (453 361)  (453 361)  routing T_8_22.lc_trk_g3_1 <X> T_8_22.input_2_4
 (34 9)  (454 361)  (454 361)  routing T_8_22.lc_trk_g3_1 <X> T_8_22.input_2_4
 (36 9)  (456 361)  (456 361)  LC_4 Logic Functioning bit
 (39 9)  (459 361)  (459 361)  LC_4 Logic Functioning bit
 (41 9)  (461 361)  (461 361)  LC_4 Logic Functioning bit
 (42 9)  (462 361)  (462 361)  LC_4 Logic Functioning bit
 (47 9)  (467 361)  (467 361)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (27 10)  (447 362)  (447 362)  routing T_8_22.lc_trk_g3_5 <X> T_8_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (448 362)  (448 362)  routing T_8_22.lc_trk_g3_5 <X> T_8_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (449 362)  (449 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (450 362)  (450 362)  routing T_8_22.lc_trk_g3_5 <X> T_8_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (452 362)  (452 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (455 362)  (455 362)  routing T_8_22.lc_trk_g3_6 <X> T_8_22.input_2_5
 (36 10)  (456 362)  (456 362)  LC_5 Logic Functioning bit
 (39 10)  (459 362)  (459 362)  LC_5 Logic Functioning bit
 (41 10)  (461 362)  (461 362)  LC_5 Logic Functioning bit
 (42 10)  (462 362)  (462 362)  LC_5 Logic Functioning bit
 (44 10)  (464 362)  (464 362)  LC_5 Logic Functioning bit
 (45 10)  (465 362)  (465 362)  LC_5 Logic Functioning bit
 (32 11)  (452 363)  (452 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (453 363)  (453 363)  routing T_8_22.lc_trk_g3_6 <X> T_8_22.input_2_5
 (34 11)  (454 363)  (454 363)  routing T_8_22.lc_trk_g3_6 <X> T_8_22.input_2_5
 (35 11)  (455 363)  (455 363)  routing T_8_22.lc_trk_g3_6 <X> T_8_22.input_2_5
 (36 11)  (456 363)  (456 363)  LC_5 Logic Functioning bit
 (39 11)  (459 363)  (459 363)  LC_5 Logic Functioning bit
 (41 11)  (461 363)  (461 363)  LC_5 Logic Functioning bit
 (42 11)  (462 363)  (462 363)  LC_5 Logic Functioning bit
 (47 11)  (467 363)  (467 363)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (17 12)  (437 364)  (437 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (27 12)  (447 364)  (447 364)  routing T_8_22.lc_trk_g3_2 <X> T_8_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (448 364)  (448 364)  routing T_8_22.lc_trk_g3_2 <X> T_8_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (449 364)  (449 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (452 364)  (452 364)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (455 364)  (455 364)  routing T_8_22.lc_trk_g3_5 <X> T_8_22.input_2_6
 (36 12)  (456 364)  (456 364)  LC_6 Logic Functioning bit
 (39 12)  (459 364)  (459 364)  LC_6 Logic Functioning bit
 (41 12)  (461 364)  (461 364)  LC_6 Logic Functioning bit
 (42 12)  (462 364)  (462 364)  LC_6 Logic Functioning bit
 (44 12)  (464 364)  (464 364)  LC_6 Logic Functioning bit
 (45 12)  (465 364)  (465 364)  LC_6 Logic Functioning bit
 (48 12)  (468 364)  (468 364)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (22 13)  (442 365)  (442 365)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (443 365)  (443 365)  routing T_8_22.sp12_v_t_9 <X> T_8_22.lc_trk_g3_2
 (30 13)  (450 365)  (450 365)  routing T_8_22.lc_trk_g3_2 <X> T_8_22.wire_logic_cluster/lc_6/in_1
 (32 13)  (452 365)  (452 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (453 365)  (453 365)  routing T_8_22.lc_trk_g3_5 <X> T_8_22.input_2_6
 (34 13)  (454 365)  (454 365)  routing T_8_22.lc_trk_g3_5 <X> T_8_22.input_2_6
 (36 13)  (456 365)  (456 365)  LC_6 Logic Functioning bit
 (39 13)  (459 365)  (459 365)  LC_6 Logic Functioning bit
 (41 13)  (461 365)  (461 365)  LC_6 Logic Functioning bit
 (42 13)  (462 365)  (462 365)  LC_6 Logic Functioning bit
 (0 14)  (420 366)  (420 366)  routing T_8_22.glb_netwk_6 <X> T_8_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (421 366)  (421 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (6 14)  (426 366)  (426 366)  routing T_8_22.sp4_h_l_41 <X> T_8_22.sp4_v_t_44
 (17 14)  (437 366)  (437 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (445 366)  (445 366)  routing T_8_22.sp12_v_b_6 <X> T_8_22.lc_trk_g3_6
 (29 14)  (449 366)  (449 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (452 366)  (452 366)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (456 366)  (456 366)  LC_7 Logic Functioning bit
 (39 14)  (459 366)  (459 366)  LC_7 Logic Functioning bit
 (41 14)  (461 366)  (461 366)  LC_7 Logic Functioning bit
 (42 14)  (462 366)  (462 366)  LC_7 Logic Functioning bit
 (44 14)  (464 366)  (464 366)  LC_7 Logic Functioning bit
 (45 14)  (465 366)  (465 366)  LC_7 Logic Functioning bit
 (47 14)  (467 366)  (467 366)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (48 14)  (468 366)  (468 366)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (0 15)  (420 367)  (420 367)  routing T_8_22.glb_netwk_6 <X> T_8_22.wire_logic_cluster/lc_7/s_r
 (9 15)  (429 367)  (429 367)  routing T_8_22.sp4_v_b_10 <X> T_8_22.sp4_v_t_47
 (22 15)  (442 367)  (442 367)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (444 367)  (444 367)  routing T_8_22.sp12_v_b_6 <X> T_8_22.lc_trk_g3_6
 (25 15)  (445 367)  (445 367)  routing T_8_22.sp12_v_b_6 <X> T_8_22.lc_trk_g3_6
 (32 15)  (452 367)  (452 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (453 367)  (453 367)  routing T_8_22.lc_trk_g3_2 <X> T_8_22.input_2_7
 (34 15)  (454 367)  (454 367)  routing T_8_22.lc_trk_g3_2 <X> T_8_22.input_2_7
 (35 15)  (455 367)  (455 367)  routing T_8_22.lc_trk_g3_2 <X> T_8_22.input_2_7
 (36 15)  (456 367)  (456 367)  LC_7 Logic Functioning bit
 (39 15)  (459 367)  (459 367)  LC_7 Logic Functioning bit
 (41 15)  (461 367)  (461 367)  LC_7 Logic Functioning bit
 (42 15)  (462 367)  (462 367)  LC_7 Logic Functioning bit


LogicTile_9_22

 (0 2)  (474 354)  (474 354)  routing T_9_22.glb_netwk_7 <X> T_9_22.wire_logic_cluster/lc_7/clk
 (1 2)  (475 354)  (475 354)  routing T_9_22.glb_netwk_7 <X> T_9_22.wire_logic_cluster/lc_7/clk
 (2 2)  (476 354)  (476 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (474 355)  (474 355)  routing T_9_22.glb_netwk_7 <X> T_9_22.wire_logic_cluster/lc_7/clk
 (21 6)  (495 358)  (495 358)  routing T_9_22.sp4_v_b_7 <X> T_9_22.lc_trk_g1_7
 (22 6)  (496 358)  (496 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (497 358)  (497 358)  routing T_9_22.sp4_v_b_7 <X> T_9_22.lc_trk_g1_7
 (21 8)  (495 360)  (495 360)  routing T_9_22.sp4_h_r_43 <X> T_9_22.lc_trk_g2_3
 (22 8)  (496 360)  (496 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (497 360)  (497 360)  routing T_9_22.sp4_h_r_43 <X> T_9_22.lc_trk_g2_3
 (24 8)  (498 360)  (498 360)  routing T_9_22.sp4_h_r_43 <X> T_9_22.lc_trk_g2_3
 (15 9)  (489 361)  (489 361)  routing T_9_22.sp4_v_t_29 <X> T_9_22.lc_trk_g2_0
 (16 9)  (490 361)  (490 361)  routing T_9_22.sp4_v_t_29 <X> T_9_22.lc_trk_g2_0
 (17 9)  (491 361)  (491 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (21 9)  (495 361)  (495 361)  routing T_9_22.sp4_h_r_43 <X> T_9_22.lc_trk_g2_3
 (17 10)  (491 362)  (491 362)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (492 362)  (492 362)  routing T_9_22.wire_logic_cluster/lc_5/out <X> T_9_22.lc_trk_g2_5
 (26 10)  (500 362)  (500 362)  routing T_9_22.lc_trk_g2_5 <X> T_9_22.wire_logic_cluster/lc_5/in_0
 (28 10)  (502 362)  (502 362)  routing T_9_22.lc_trk_g2_0 <X> T_9_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (503 362)  (503 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (505 362)  (505 362)  routing T_9_22.lc_trk_g1_7 <X> T_9_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (506 362)  (506 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (508 362)  (508 362)  routing T_9_22.lc_trk_g1_7 <X> T_9_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (510 362)  (510 362)  LC_5 Logic Functioning bit
 (38 10)  (512 362)  (512 362)  LC_5 Logic Functioning bit
 (43 10)  (517 362)  (517 362)  LC_5 Logic Functioning bit
 (45 10)  (519 362)  (519 362)  LC_5 Logic Functioning bit
 (28 11)  (502 363)  (502 363)  routing T_9_22.lc_trk_g2_5 <X> T_9_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (503 363)  (503 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (505 363)  (505 363)  routing T_9_22.lc_trk_g1_7 <X> T_9_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (506 363)  (506 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (507 363)  (507 363)  routing T_9_22.lc_trk_g2_3 <X> T_9_22.input_2_5
 (35 11)  (509 363)  (509 363)  routing T_9_22.lc_trk_g2_3 <X> T_9_22.input_2_5
 (36 11)  (510 363)  (510 363)  LC_5 Logic Functioning bit
 (37 11)  (511 363)  (511 363)  LC_5 Logic Functioning bit
 (39 11)  (513 363)  (513 363)  LC_5 Logic Functioning bit
 (43 11)  (517 363)  (517 363)  LC_5 Logic Functioning bit
 (52 11)  (526 363)  (526 363)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (0 14)  (474 366)  (474 366)  routing T_9_22.glb_netwk_6 <X> T_9_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (475 366)  (475 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (474 367)  (474 367)  routing T_9_22.glb_netwk_6 <X> T_9_22.wire_logic_cluster/lc_7/s_r


IpCon_Tile_25_22

 (36 0)  (1366 352)  (1366 352)  LC_0 Logic Functioning bit
 (37 0)  (1367 352)  (1367 352)  LC_0 Logic Functioning bit
 (42 0)  (1372 352)  (1372 352)  LC_0 Logic Functioning bit
 (43 0)  (1373 352)  (1373 352)  LC_0 Logic Functioning bit
 (50 0)  (1380 352)  (1380 352)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 353)  (1366 353)  LC_0 Logic Functioning bit
 (37 1)  (1367 353)  (1367 353)  LC_0 Logic Functioning bit
 (42 1)  (1372 353)  (1372 353)  LC_0 Logic Functioning bit
 (43 1)  (1373 353)  (1373 353)  LC_0 Logic Functioning bit
 (36 2)  (1366 354)  (1366 354)  LC_1 Logic Functioning bit
 (37 2)  (1367 354)  (1367 354)  LC_1 Logic Functioning bit
 (42 2)  (1372 354)  (1372 354)  LC_1 Logic Functioning bit
 (43 2)  (1373 354)  (1373 354)  LC_1 Logic Functioning bit
 (50 2)  (1380 354)  (1380 354)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 355)  (1366 355)  LC_1 Logic Functioning bit
 (37 3)  (1367 355)  (1367 355)  LC_1 Logic Functioning bit
 (42 3)  (1372 355)  (1372 355)  LC_1 Logic Functioning bit
 (43 3)  (1373 355)  (1373 355)  LC_1 Logic Functioning bit
 (36 4)  (1366 356)  (1366 356)  LC_2 Logic Functioning bit
 (37 4)  (1367 356)  (1367 356)  LC_2 Logic Functioning bit
 (42 4)  (1372 356)  (1372 356)  LC_2 Logic Functioning bit
 (43 4)  (1373 356)  (1373 356)  LC_2 Logic Functioning bit
 (50 4)  (1380 356)  (1380 356)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 357)  (1366 357)  LC_2 Logic Functioning bit
 (37 5)  (1367 357)  (1367 357)  LC_2 Logic Functioning bit
 (42 5)  (1372 357)  (1372 357)  LC_2 Logic Functioning bit
 (43 5)  (1373 357)  (1373 357)  LC_2 Logic Functioning bit
 (36 6)  (1366 358)  (1366 358)  LC_3 Logic Functioning bit
 (37 6)  (1367 358)  (1367 358)  LC_3 Logic Functioning bit
 (42 6)  (1372 358)  (1372 358)  LC_3 Logic Functioning bit
 (43 6)  (1373 358)  (1373 358)  LC_3 Logic Functioning bit
 (50 6)  (1380 358)  (1380 358)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 359)  (1366 359)  LC_3 Logic Functioning bit
 (37 7)  (1367 359)  (1367 359)  LC_3 Logic Functioning bit
 (42 7)  (1372 359)  (1372 359)  LC_3 Logic Functioning bit
 (43 7)  (1373 359)  (1373 359)  LC_3 Logic Functioning bit
 (36 8)  (1366 360)  (1366 360)  LC_4 Logic Functioning bit
 (37 8)  (1367 360)  (1367 360)  LC_4 Logic Functioning bit
 (42 8)  (1372 360)  (1372 360)  LC_4 Logic Functioning bit
 (43 8)  (1373 360)  (1373 360)  LC_4 Logic Functioning bit
 (50 8)  (1380 360)  (1380 360)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 361)  (1366 361)  LC_4 Logic Functioning bit
 (37 9)  (1367 361)  (1367 361)  LC_4 Logic Functioning bit
 (42 9)  (1372 361)  (1372 361)  LC_4 Logic Functioning bit
 (43 9)  (1373 361)  (1373 361)  LC_4 Logic Functioning bit
 (36 10)  (1366 362)  (1366 362)  LC_5 Logic Functioning bit
 (37 10)  (1367 362)  (1367 362)  LC_5 Logic Functioning bit
 (42 10)  (1372 362)  (1372 362)  LC_5 Logic Functioning bit
 (43 10)  (1373 362)  (1373 362)  LC_5 Logic Functioning bit
 (50 10)  (1380 362)  (1380 362)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 363)  (1366 363)  LC_5 Logic Functioning bit
 (37 11)  (1367 363)  (1367 363)  LC_5 Logic Functioning bit
 (42 11)  (1372 363)  (1372 363)  LC_5 Logic Functioning bit
 (43 11)  (1373 363)  (1373 363)  LC_5 Logic Functioning bit
 (36 12)  (1366 364)  (1366 364)  LC_6 Logic Functioning bit
 (37 12)  (1367 364)  (1367 364)  LC_6 Logic Functioning bit
 (42 12)  (1372 364)  (1372 364)  LC_6 Logic Functioning bit
 (43 12)  (1373 364)  (1373 364)  LC_6 Logic Functioning bit
 (50 12)  (1380 364)  (1380 364)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 365)  (1366 365)  LC_6 Logic Functioning bit
 (37 13)  (1367 365)  (1367 365)  LC_6 Logic Functioning bit
 (42 13)  (1372 365)  (1372 365)  LC_6 Logic Functioning bit
 (43 13)  (1373 365)  (1373 365)  LC_6 Logic Functioning bit
 (36 14)  (1366 366)  (1366 366)  LC_7 Logic Functioning bit
 (37 14)  (1367 366)  (1367 366)  LC_7 Logic Functioning bit
 (42 14)  (1372 366)  (1372 366)  LC_7 Logic Functioning bit
 (43 14)  (1373 366)  (1373 366)  LC_7 Logic Functioning bit
 (50 14)  (1380 366)  (1380 366)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 367)  (1366 367)  LC_7 Logic Functioning bit
 (37 15)  (1367 367)  (1367 367)  LC_7 Logic Functioning bit
 (42 15)  (1372 367)  (1372 367)  LC_7 Logic Functioning bit
 (43 15)  (1373 367)  (1373 367)  LC_7 Logic Functioning bit


IpCon_Tile_0_21

 (36 0)  (36 336)  (36 336)  LC_0 Logic Functioning bit
 (37 0)  (37 336)  (37 336)  LC_0 Logic Functioning bit
 (42 0)  (42 336)  (42 336)  LC_0 Logic Functioning bit
 (43 0)  (43 336)  (43 336)  LC_0 Logic Functioning bit
 (50 0)  (50 336)  (50 336)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 337)  (36 337)  LC_0 Logic Functioning bit
 (37 1)  (37 337)  (37 337)  LC_0 Logic Functioning bit
 (42 1)  (42 337)  (42 337)  LC_0 Logic Functioning bit
 (43 1)  (43 337)  (43 337)  LC_0 Logic Functioning bit
 (36 2)  (36 338)  (36 338)  LC_1 Logic Functioning bit
 (37 2)  (37 338)  (37 338)  LC_1 Logic Functioning bit
 (42 2)  (42 338)  (42 338)  LC_1 Logic Functioning bit
 (43 2)  (43 338)  (43 338)  LC_1 Logic Functioning bit
 (50 2)  (50 338)  (50 338)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 339)  (36 339)  LC_1 Logic Functioning bit
 (37 3)  (37 339)  (37 339)  LC_1 Logic Functioning bit
 (42 3)  (42 339)  (42 339)  LC_1 Logic Functioning bit
 (43 3)  (43 339)  (43 339)  LC_1 Logic Functioning bit
 (36 4)  (36 340)  (36 340)  LC_2 Logic Functioning bit
 (37 4)  (37 340)  (37 340)  LC_2 Logic Functioning bit
 (42 4)  (42 340)  (42 340)  LC_2 Logic Functioning bit
 (43 4)  (43 340)  (43 340)  LC_2 Logic Functioning bit
 (50 4)  (50 340)  (50 340)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 341)  (36 341)  LC_2 Logic Functioning bit
 (37 5)  (37 341)  (37 341)  LC_2 Logic Functioning bit
 (42 5)  (42 341)  (42 341)  LC_2 Logic Functioning bit
 (43 5)  (43 341)  (43 341)  LC_2 Logic Functioning bit
 (36 6)  (36 342)  (36 342)  LC_3 Logic Functioning bit
 (37 6)  (37 342)  (37 342)  LC_3 Logic Functioning bit
 (42 6)  (42 342)  (42 342)  LC_3 Logic Functioning bit
 (43 6)  (43 342)  (43 342)  LC_3 Logic Functioning bit
 (50 6)  (50 342)  (50 342)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 343)  (36 343)  LC_3 Logic Functioning bit
 (37 7)  (37 343)  (37 343)  LC_3 Logic Functioning bit
 (42 7)  (42 343)  (42 343)  LC_3 Logic Functioning bit
 (43 7)  (43 343)  (43 343)  LC_3 Logic Functioning bit
 (36 8)  (36 344)  (36 344)  LC_4 Logic Functioning bit
 (37 8)  (37 344)  (37 344)  LC_4 Logic Functioning bit
 (42 8)  (42 344)  (42 344)  LC_4 Logic Functioning bit
 (43 8)  (43 344)  (43 344)  LC_4 Logic Functioning bit
 (50 8)  (50 344)  (50 344)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 345)  (36 345)  LC_4 Logic Functioning bit
 (37 9)  (37 345)  (37 345)  LC_4 Logic Functioning bit
 (42 9)  (42 345)  (42 345)  LC_4 Logic Functioning bit
 (43 9)  (43 345)  (43 345)  LC_4 Logic Functioning bit
 (36 10)  (36 346)  (36 346)  LC_5 Logic Functioning bit
 (37 10)  (37 346)  (37 346)  LC_5 Logic Functioning bit
 (42 10)  (42 346)  (42 346)  LC_5 Logic Functioning bit
 (43 10)  (43 346)  (43 346)  LC_5 Logic Functioning bit
 (50 10)  (50 346)  (50 346)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 347)  (36 347)  LC_5 Logic Functioning bit
 (37 11)  (37 347)  (37 347)  LC_5 Logic Functioning bit
 (42 11)  (42 347)  (42 347)  LC_5 Logic Functioning bit
 (43 11)  (43 347)  (43 347)  LC_5 Logic Functioning bit
 (36 12)  (36 348)  (36 348)  LC_6 Logic Functioning bit
 (37 12)  (37 348)  (37 348)  LC_6 Logic Functioning bit
 (42 12)  (42 348)  (42 348)  LC_6 Logic Functioning bit
 (43 12)  (43 348)  (43 348)  LC_6 Logic Functioning bit
 (50 12)  (50 348)  (50 348)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 349)  (36 349)  LC_6 Logic Functioning bit
 (37 13)  (37 349)  (37 349)  LC_6 Logic Functioning bit
 (42 13)  (42 349)  (42 349)  LC_6 Logic Functioning bit
 (43 13)  (43 349)  (43 349)  LC_6 Logic Functioning bit
 (36 14)  (36 350)  (36 350)  LC_7 Logic Functioning bit
 (37 14)  (37 350)  (37 350)  LC_7 Logic Functioning bit
 (42 14)  (42 350)  (42 350)  LC_7 Logic Functioning bit
 (43 14)  (43 350)  (43 350)  LC_7 Logic Functioning bit
 (50 14)  (50 350)  (50 350)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 351)  (36 351)  LC_7 Logic Functioning bit
 (37 15)  (37 351)  (37 351)  LC_7 Logic Functioning bit
 (42 15)  (42 351)  (42 351)  LC_7 Logic Functioning bit
 (43 15)  (43 351)  (43 351)  LC_7 Logic Functioning bit


LogicTile_1_21

 (12 0)  (66 336)  (66 336)  routing T_1_21.sp4_v_t_39 <X> T_1_21.sp4_h_r_2
 (22 0)  (76 336)  (76 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (77 336)  (77 336)  routing T_1_21.sp4_v_b_19 <X> T_1_21.lc_trk_g0_3
 (24 0)  (78 336)  (78 336)  routing T_1_21.sp4_v_b_19 <X> T_1_21.lc_trk_g0_3
 (26 0)  (80 336)  (80 336)  routing T_1_21.lc_trk_g3_5 <X> T_1_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (83 336)  (83 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (86 336)  (86 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 336)  (87 336)  routing T_1_21.lc_trk_g3_2 <X> T_1_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (88 336)  (88 336)  routing T_1_21.lc_trk_g3_2 <X> T_1_21.wire_logic_cluster/lc_0/in_3
 (41 0)  (95 336)  (95 336)  LC_0 Logic Functioning bit
 (43 0)  (97 336)  (97 336)  LC_0 Logic Functioning bit
 (27 1)  (81 337)  (81 337)  routing T_1_21.lc_trk_g3_5 <X> T_1_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (82 337)  (82 337)  routing T_1_21.lc_trk_g3_5 <X> T_1_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (83 337)  (83 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (84 337)  (84 337)  routing T_1_21.lc_trk_g0_3 <X> T_1_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (85 337)  (85 337)  routing T_1_21.lc_trk_g3_2 <X> T_1_21.wire_logic_cluster/lc_0/in_3
 (36 1)  (90 337)  (90 337)  LC_0 Logic Functioning bit
 (37 1)  (91 337)  (91 337)  LC_0 Logic Functioning bit
 (38 1)  (92 337)  (92 337)  LC_0 Logic Functioning bit
 (39 1)  (93 337)  (93 337)  LC_0 Logic Functioning bit
 (40 1)  (94 337)  (94 337)  LC_0 Logic Functioning bit
 (42 1)  (96 337)  (96 337)  LC_0 Logic Functioning bit
 (53 1)  (107 337)  (107 337)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (54 338)  (54 338)  routing T_1_21.glb_netwk_7 <X> T_1_21.wire_logic_cluster/lc_7/clk
 (1 2)  (55 338)  (55 338)  routing T_1_21.glb_netwk_7 <X> T_1_21.wire_logic_cluster/lc_7/clk
 (2 2)  (56 338)  (56 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (68 338)  (68 338)  routing T_1_21.wire_logic_cluster/lc_4/out <X> T_1_21.lc_trk_g0_4
 (15 2)  (69 338)  (69 338)  routing T_1_21.bot_op_5 <X> T_1_21.lc_trk_g0_5
 (17 2)  (71 338)  (71 338)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (0 3)  (54 339)  (54 339)  routing T_1_21.glb_netwk_7 <X> T_1_21.wire_logic_cluster/lc_7/clk
 (17 3)  (71 339)  (71 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (76 339)  (76 339)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (78 339)  (78 339)  routing T_1_21.top_op_6 <X> T_1_21.lc_trk_g0_6
 (25 3)  (79 339)  (79 339)  routing T_1_21.top_op_6 <X> T_1_21.lc_trk_g0_6
 (12 4)  (66 340)  (66 340)  routing T_1_21.sp4_v_t_40 <X> T_1_21.sp4_h_r_5
 (28 4)  (82 340)  (82 340)  routing T_1_21.lc_trk_g2_5 <X> T_1_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (83 340)  (83 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (84 340)  (84 340)  routing T_1_21.lc_trk_g2_5 <X> T_1_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (86 340)  (86 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (87 340)  (87 340)  routing T_1_21.lc_trk_g3_0 <X> T_1_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (88 340)  (88 340)  routing T_1_21.lc_trk_g3_0 <X> T_1_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (90 340)  (90 340)  LC_2 Logic Functioning bit
 (38 4)  (92 340)  (92 340)  LC_2 Logic Functioning bit
 (46 4)  (100 340)  (100 340)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (80 341)  (80 341)  routing T_1_21.lc_trk_g2_2 <X> T_1_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (82 341)  (82 341)  routing T_1_21.lc_trk_g2_2 <X> T_1_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (83 341)  (83 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (90 341)  (90 341)  LC_2 Logic Functioning bit
 (37 5)  (91 341)  (91 341)  LC_2 Logic Functioning bit
 (38 5)  (92 341)  (92 341)  LC_2 Logic Functioning bit
 (39 5)  (93 341)  (93 341)  LC_2 Logic Functioning bit
 (41 5)  (95 341)  (95 341)  LC_2 Logic Functioning bit
 (43 5)  (97 341)  (97 341)  LC_2 Logic Functioning bit
 (15 6)  (69 342)  (69 342)  routing T_1_21.top_op_5 <X> T_1_21.lc_trk_g1_5
 (17 6)  (71 342)  (71 342)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (75 342)  (75 342)  routing T_1_21.sp4_h_l_2 <X> T_1_21.lc_trk_g1_7
 (22 6)  (76 342)  (76 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (77 342)  (77 342)  routing T_1_21.sp4_h_l_2 <X> T_1_21.lc_trk_g1_7
 (24 6)  (78 342)  (78 342)  routing T_1_21.sp4_h_l_2 <X> T_1_21.lc_trk_g1_7
 (26 6)  (80 342)  (80 342)  routing T_1_21.lc_trk_g2_7 <X> T_1_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (81 342)  (81 342)  routing T_1_21.lc_trk_g1_7 <X> T_1_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (83 342)  (83 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (84 342)  (84 342)  routing T_1_21.lc_trk_g1_7 <X> T_1_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (85 342)  (85 342)  routing T_1_21.lc_trk_g1_5 <X> T_1_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (86 342)  (86 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (88 342)  (88 342)  routing T_1_21.lc_trk_g1_5 <X> T_1_21.wire_logic_cluster/lc_3/in_3
 (37 6)  (91 342)  (91 342)  LC_3 Logic Functioning bit
 (41 6)  (95 342)  (95 342)  LC_3 Logic Functioning bit
 (42 6)  (96 342)  (96 342)  LC_3 Logic Functioning bit
 (43 6)  (97 342)  (97 342)  LC_3 Logic Functioning bit
 (45 6)  (99 342)  (99 342)  LC_3 Logic Functioning bit
 (18 7)  (72 343)  (72 343)  routing T_1_21.top_op_5 <X> T_1_21.lc_trk_g1_5
 (26 7)  (80 343)  (80 343)  routing T_1_21.lc_trk_g2_7 <X> T_1_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (82 343)  (82 343)  routing T_1_21.lc_trk_g2_7 <X> T_1_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (83 343)  (83 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (84 343)  (84 343)  routing T_1_21.lc_trk_g1_7 <X> T_1_21.wire_logic_cluster/lc_3/in_1
 (32 7)  (86 343)  (86 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (87 343)  (87 343)  routing T_1_21.lc_trk_g2_3 <X> T_1_21.input_2_3
 (35 7)  (89 343)  (89 343)  routing T_1_21.lc_trk_g2_3 <X> T_1_21.input_2_3
 (36 7)  (90 343)  (90 343)  LC_3 Logic Functioning bit
 (37 7)  (91 343)  (91 343)  LC_3 Logic Functioning bit
 (39 7)  (93 343)  (93 343)  LC_3 Logic Functioning bit
 (43 7)  (97 343)  (97 343)  LC_3 Logic Functioning bit
 (51 7)  (105 343)  (105 343)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (21 8)  (75 344)  (75 344)  routing T_1_21.wire_logic_cluster/lc_3/out <X> T_1_21.lc_trk_g2_3
 (22 8)  (76 344)  (76 344)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (80 344)  (80 344)  routing T_1_21.lc_trk_g0_6 <X> T_1_21.wire_logic_cluster/lc_4/in_0
 (29 8)  (83 344)  (83 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (84 344)  (84 344)  routing T_1_21.lc_trk_g0_5 <X> T_1_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (85 344)  (85 344)  routing T_1_21.lc_trk_g2_7 <X> T_1_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (86 344)  (86 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (87 344)  (87 344)  routing T_1_21.lc_trk_g2_7 <X> T_1_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (89 344)  (89 344)  routing T_1_21.lc_trk_g0_4 <X> T_1_21.input_2_4
 (36 8)  (90 344)  (90 344)  LC_4 Logic Functioning bit
 (37 8)  (91 344)  (91 344)  LC_4 Logic Functioning bit
 (38 8)  (92 344)  (92 344)  LC_4 Logic Functioning bit
 (39 8)  (93 344)  (93 344)  LC_4 Logic Functioning bit
 (42 8)  (96 344)  (96 344)  LC_4 Logic Functioning bit
 (43 8)  (97 344)  (97 344)  LC_4 Logic Functioning bit
 (45 8)  (99 344)  (99 344)  LC_4 Logic Functioning bit
 (4 9)  (58 345)  (58 345)  routing T_1_21.sp4_v_t_36 <X> T_1_21.sp4_h_r_6
 (22 9)  (76 345)  (76 345)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (77 345)  (77 345)  routing T_1_21.sp12_v_b_18 <X> T_1_21.lc_trk_g2_2
 (25 9)  (79 345)  (79 345)  routing T_1_21.sp12_v_b_18 <X> T_1_21.lc_trk_g2_2
 (26 9)  (80 345)  (80 345)  routing T_1_21.lc_trk_g0_6 <X> T_1_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (83 345)  (83 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (85 345)  (85 345)  routing T_1_21.lc_trk_g2_7 <X> T_1_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (86 345)  (86 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (42 9)  (96 345)  (96 345)  LC_4 Logic Functioning bit
 (43 9)  (97 345)  (97 345)  LC_4 Logic Functioning bit
 (44 9)  (98 345)  (98 345)  LC_4 Logic Functioning bit
 (53 9)  (107 345)  (107 345)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (17 10)  (71 346)  (71 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (76 346)  (76 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (18 11)  (72 347)  (72 347)  routing T_1_21.sp4_r_v_b_37 <X> T_1_21.lc_trk_g2_5
 (21 11)  (75 347)  (75 347)  routing T_1_21.sp4_r_v_b_39 <X> T_1_21.lc_trk_g2_7
 (13 13)  (67 349)  (67 349)  routing T_1_21.sp4_v_t_43 <X> T_1_21.sp4_h_r_11
 (15 13)  (69 349)  (69 349)  routing T_1_21.sp4_v_t_29 <X> T_1_21.lc_trk_g3_0
 (16 13)  (70 349)  (70 349)  routing T_1_21.sp4_v_t_29 <X> T_1_21.lc_trk_g3_0
 (17 13)  (71 349)  (71 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (76 349)  (76 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (0 14)  (54 350)  (54 350)  routing T_1_21.glb_netwk_6 <X> T_1_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (55 350)  (55 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (58 350)  (58 350)  routing T_1_21.sp4_h_r_3 <X> T_1_21.sp4_v_t_44
 (6 14)  (60 350)  (60 350)  routing T_1_21.sp4_h_r_3 <X> T_1_21.sp4_v_t_44
 (15 14)  (69 350)  (69 350)  routing T_1_21.sp12_v_t_2 <X> T_1_21.lc_trk_g3_5
 (17 14)  (71 350)  (71 350)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (72 350)  (72 350)  routing T_1_21.sp12_v_t_2 <X> T_1_21.lc_trk_g3_5
 (0 15)  (54 351)  (54 351)  routing T_1_21.glb_netwk_6 <X> T_1_21.wire_logic_cluster/lc_7/s_r
 (5 15)  (59 351)  (59 351)  routing T_1_21.sp4_h_r_3 <X> T_1_21.sp4_v_t_44
 (18 15)  (72 351)  (72 351)  routing T_1_21.sp12_v_t_2 <X> T_1_21.lc_trk_g3_5


LogicTile_2_21

 (22 0)  (130 336)  (130 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (129 337)  (129 337)  routing T_2_21.sp4_r_v_b_32 <X> T_2_21.lc_trk_g0_3
 (22 1)  (130 337)  (130 337)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (132 337)  (132 337)  routing T_2_21.bot_op_2 <X> T_2_21.lc_trk_g0_2
 (0 2)  (108 338)  (108 338)  routing T_2_21.glb_netwk_7 <X> T_2_21.wire_logic_cluster/lc_7/clk
 (1 2)  (109 338)  (109 338)  routing T_2_21.glb_netwk_7 <X> T_2_21.wire_logic_cluster/lc_7/clk
 (2 2)  (110 338)  (110 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (122 338)  (122 338)  routing T_2_21.bnr_op_4 <X> T_2_21.lc_trk_g0_4
 (0 3)  (108 339)  (108 339)  routing T_2_21.glb_netwk_7 <X> T_2_21.wire_logic_cluster/lc_7/clk
 (14 3)  (122 339)  (122 339)  routing T_2_21.bnr_op_4 <X> T_2_21.lc_trk_g0_4
 (17 3)  (125 339)  (125 339)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (130 339)  (130 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (131 339)  (131 339)  routing T_2_21.sp4_v_b_22 <X> T_2_21.lc_trk_g0_6
 (24 3)  (132 339)  (132 339)  routing T_2_21.sp4_v_b_22 <X> T_2_21.lc_trk_g0_6
 (0 4)  (108 340)  (108 340)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.wire_logic_cluster/lc_7/cen
 (1 4)  (109 340)  (109 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (123 340)  (123 340)  routing T_2_21.bot_op_1 <X> T_2_21.lc_trk_g1_1
 (17 4)  (125 340)  (125 340)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (29 4)  (137 340)  (137 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (140 340)  (140 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (141 340)  (141 340)  routing T_2_21.lc_trk_g2_3 <X> T_2_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (143 340)  (143 340)  routing T_2_21.lc_trk_g0_6 <X> T_2_21.input_2_2
 (36 4)  (144 340)  (144 340)  LC_2 Logic Functioning bit
 (37 4)  (145 340)  (145 340)  LC_2 Logic Functioning bit
 (38 4)  (146 340)  (146 340)  LC_2 Logic Functioning bit
 (45 4)  (153 340)  (153 340)  LC_2 Logic Functioning bit
 (46 4)  (154 340)  (154 340)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (108 341)  (108 341)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.wire_logic_cluster/lc_7/cen
 (1 5)  (109 341)  (109 341)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.wire_logic_cluster/lc_7/cen
 (27 5)  (135 341)  (135 341)  routing T_2_21.lc_trk_g1_1 <X> T_2_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (137 341)  (137 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (138 341)  (138 341)  routing T_2_21.lc_trk_g0_3 <X> T_2_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (139 341)  (139 341)  routing T_2_21.lc_trk_g2_3 <X> T_2_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (140 341)  (140 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (143 341)  (143 341)  routing T_2_21.lc_trk_g0_6 <X> T_2_21.input_2_2
 (36 5)  (144 341)  (144 341)  LC_2 Logic Functioning bit
 (37 5)  (145 341)  (145 341)  LC_2 Logic Functioning bit
 (8 6)  (116 342)  (116 342)  routing T_2_21.sp4_h_r_8 <X> T_2_21.sp4_h_l_41
 (10 6)  (118 342)  (118 342)  routing T_2_21.sp4_h_r_8 <X> T_2_21.sp4_h_l_41
 (8 7)  (116 343)  (116 343)  routing T_2_21.sp4_h_l_41 <X> T_2_21.sp4_v_t_41
 (22 7)  (130 343)  (130 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (133 343)  (133 343)  routing T_2_21.sp4_r_v_b_30 <X> T_2_21.lc_trk_g1_6
 (22 8)  (130 344)  (130 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (131 344)  (131 344)  routing T_2_21.sp4_h_r_27 <X> T_2_21.lc_trk_g2_3
 (24 8)  (132 344)  (132 344)  routing T_2_21.sp4_h_r_27 <X> T_2_21.lc_trk_g2_3
 (27 8)  (135 344)  (135 344)  routing T_2_21.lc_trk_g1_6 <X> T_2_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 344)  (137 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (138 344)  (138 344)  routing T_2_21.lc_trk_g1_6 <X> T_2_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (139 344)  (139 344)  routing T_2_21.lc_trk_g2_7 <X> T_2_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (140 344)  (140 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (141 344)  (141 344)  routing T_2_21.lc_trk_g2_7 <X> T_2_21.wire_logic_cluster/lc_4/in_3
 (38 8)  (146 344)  (146 344)  LC_4 Logic Functioning bit
 (39 8)  (147 344)  (147 344)  LC_4 Logic Functioning bit
 (40 8)  (148 344)  (148 344)  LC_4 Logic Functioning bit
 (45 8)  (153 344)  (153 344)  LC_4 Logic Functioning bit
 (47 8)  (155 344)  (155 344)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (21 9)  (129 345)  (129 345)  routing T_2_21.sp4_h_r_27 <X> T_2_21.lc_trk_g2_3
 (27 9)  (135 345)  (135 345)  routing T_2_21.lc_trk_g1_1 <X> T_2_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (137 345)  (137 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (138 345)  (138 345)  routing T_2_21.lc_trk_g1_6 <X> T_2_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (139 345)  (139 345)  routing T_2_21.lc_trk_g2_7 <X> T_2_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (140 345)  (140 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (143 345)  (143 345)  routing T_2_21.lc_trk_g0_2 <X> T_2_21.input_2_4
 (38 9)  (146 345)  (146 345)  LC_4 Logic Functioning bit
 (39 9)  (147 345)  (147 345)  LC_4 Logic Functioning bit
 (40 9)  (148 345)  (148 345)  LC_4 Logic Functioning bit
 (41 9)  (149 345)  (149 345)  LC_4 Logic Functioning bit
 (22 10)  (130 346)  (130 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (134 346)  (134 346)  routing T_2_21.lc_trk_g1_6 <X> T_2_21.wire_logic_cluster/lc_5/in_0
 (29 10)  (137 346)  (137 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (138 346)  (138 346)  routing T_2_21.lc_trk_g0_6 <X> T_2_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (140 346)  (140 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (142 346)  (142 346)  routing T_2_21.lc_trk_g1_1 <X> T_2_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (143 346)  (143 346)  routing T_2_21.lc_trk_g3_4 <X> T_2_21.input_2_5
 (36 10)  (144 346)  (144 346)  LC_5 Logic Functioning bit
 (43 10)  (151 346)  (151 346)  LC_5 Logic Functioning bit
 (45 10)  (153 346)  (153 346)  LC_5 Logic Functioning bit
 (46 10)  (154 346)  (154 346)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (8 11)  (116 347)  (116 347)  routing T_2_21.sp4_h_r_7 <X> T_2_21.sp4_v_t_42
 (9 11)  (117 347)  (117 347)  routing T_2_21.sp4_h_r_7 <X> T_2_21.sp4_v_t_42
 (21 11)  (129 347)  (129 347)  routing T_2_21.sp4_r_v_b_39 <X> T_2_21.lc_trk_g2_7
 (26 11)  (134 347)  (134 347)  routing T_2_21.lc_trk_g1_6 <X> T_2_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (135 347)  (135 347)  routing T_2_21.lc_trk_g1_6 <X> T_2_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (137 347)  (137 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (138 347)  (138 347)  routing T_2_21.lc_trk_g0_6 <X> T_2_21.wire_logic_cluster/lc_5/in_1
 (32 11)  (140 347)  (140 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (141 347)  (141 347)  routing T_2_21.lc_trk_g3_4 <X> T_2_21.input_2_5
 (34 11)  (142 347)  (142 347)  routing T_2_21.lc_trk_g3_4 <X> T_2_21.input_2_5
 (36 11)  (144 347)  (144 347)  LC_5 Logic Functioning bit
 (37 11)  (145 347)  (145 347)  LC_5 Logic Functioning bit
 (43 11)  (151 347)  (151 347)  LC_5 Logic Functioning bit
 (9 12)  (117 348)  (117 348)  routing T_2_21.sp4_v_t_47 <X> T_2_21.sp4_h_r_10
 (22 12)  (130 348)  (130 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (129 349)  (129 349)  routing T_2_21.sp4_r_v_b_43 <X> T_2_21.lc_trk_g3_3
 (22 13)  (130 349)  (130 349)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (131 349)  (131 349)  routing T_2_21.sp12_v_t_9 <X> T_2_21.lc_trk_g3_2
 (1 14)  (109 350)  (109 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (13 14)  (121 350)  (121 350)  routing T_2_21.sp4_h_r_11 <X> T_2_21.sp4_v_t_46
 (14 14)  (122 350)  (122 350)  routing T_2_21.sp12_v_t_3 <X> T_2_21.lc_trk_g3_4
 (29 14)  (137 350)  (137 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (138 350)  (138 350)  routing T_2_21.lc_trk_g0_6 <X> T_2_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (140 350)  (140 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (142 350)  (142 350)  routing T_2_21.lc_trk_g1_1 <X> T_2_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (144 350)  (144 350)  LC_7 Logic Functioning bit
 (43 14)  (151 350)  (151 350)  LC_7 Logic Functioning bit
 (45 14)  (153 350)  (153 350)  LC_7 Logic Functioning bit
 (46 14)  (154 350)  (154 350)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (1 15)  (109 351)  (109 351)  routing T_2_21.lc_trk_g0_4 <X> T_2_21.wire_logic_cluster/lc_7/s_r
 (12 15)  (120 351)  (120 351)  routing T_2_21.sp4_h_r_11 <X> T_2_21.sp4_v_t_46
 (14 15)  (122 351)  (122 351)  routing T_2_21.sp12_v_t_3 <X> T_2_21.lc_trk_g3_4
 (15 15)  (123 351)  (123 351)  routing T_2_21.sp12_v_t_3 <X> T_2_21.lc_trk_g3_4
 (17 15)  (125 351)  (125 351)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (26 15)  (134 351)  (134 351)  routing T_2_21.lc_trk_g0_3 <X> T_2_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (137 351)  (137 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (138 351)  (138 351)  routing T_2_21.lc_trk_g0_6 <X> T_2_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (140 351)  (140 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (141 351)  (141 351)  routing T_2_21.lc_trk_g3_2 <X> T_2_21.input_2_7
 (34 15)  (142 351)  (142 351)  routing T_2_21.lc_trk_g3_2 <X> T_2_21.input_2_7
 (35 15)  (143 351)  (143 351)  routing T_2_21.lc_trk_g3_2 <X> T_2_21.input_2_7
 (36 15)  (144 351)  (144 351)  LC_7 Logic Functioning bit
 (37 15)  (145 351)  (145 351)  LC_7 Logic Functioning bit
 (43 15)  (151 351)  (151 351)  LC_7 Logic Functioning bit


LogicTile_3_21

 (4 0)  (166 336)  (166 336)  routing T_3_21.sp4_v_t_41 <X> T_3_21.sp4_v_b_0
 (6 0)  (168 336)  (168 336)  routing T_3_21.sp4_v_t_41 <X> T_3_21.sp4_v_b_0
 (27 0)  (189 336)  (189 336)  routing T_3_21.lc_trk_g3_0 <X> T_3_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (190 336)  (190 336)  routing T_3_21.lc_trk_g3_0 <X> T_3_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 336)  (191 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (44 0)  (206 336)  (206 336)  LC_0 Logic Functioning bit
 (17 1)  (179 337)  (179 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (50 1)  (212 337)  (212 337)  Carry_In_Mux bit 

 (11 2)  (173 338)  (173 338)  routing T_3_21.sp4_v_b_6 <X> T_3_21.sp4_v_t_39
 (13 2)  (175 338)  (175 338)  routing T_3_21.sp4_v_b_6 <X> T_3_21.sp4_v_t_39
 (29 2)  (191 338)  (191 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (192 338)  (192 338)  routing T_3_21.lc_trk_g0_4 <X> T_3_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (194 338)  (194 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (198 338)  (198 338)  LC_1 Logic Functioning bit
 (37 2)  (199 338)  (199 338)  LC_1 Logic Functioning bit
 (38 2)  (200 338)  (200 338)  LC_1 Logic Functioning bit
 (39 2)  (201 338)  (201 338)  LC_1 Logic Functioning bit
 (44 2)  (206 338)  (206 338)  LC_1 Logic Functioning bit
 (51 2)  (213 338)  (213 338)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (14 3)  (176 339)  (176 339)  routing T_3_21.sp4_r_v_b_28 <X> T_3_21.lc_trk_g0_4
 (17 3)  (179 339)  (179 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (36 3)  (198 339)  (198 339)  LC_1 Logic Functioning bit
 (37 3)  (199 339)  (199 339)  LC_1 Logic Functioning bit
 (38 3)  (200 339)  (200 339)  LC_1 Logic Functioning bit
 (39 3)  (201 339)  (201 339)  LC_1 Logic Functioning bit
 (12 4)  (174 340)  (174 340)  routing T_3_21.sp4_v_b_11 <X> T_3_21.sp4_h_r_5
 (21 4)  (183 340)  (183 340)  routing T_3_21.sp4_v_b_11 <X> T_3_21.lc_trk_g1_3
 (22 4)  (184 340)  (184 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (185 340)  (185 340)  routing T_3_21.sp4_v_b_11 <X> T_3_21.lc_trk_g1_3
 (27 4)  (189 340)  (189 340)  routing T_3_21.lc_trk_g1_6 <X> T_3_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 340)  (191 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (192 340)  (192 340)  routing T_3_21.lc_trk_g1_6 <X> T_3_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (194 340)  (194 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (198 340)  (198 340)  LC_2 Logic Functioning bit
 (37 4)  (199 340)  (199 340)  LC_2 Logic Functioning bit
 (38 4)  (200 340)  (200 340)  LC_2 Logic Functioning bit
 (39 4)  (201 340)  (201 340)  LC_2 Logic Functioning bit
 (44 4)  (206 340)  (206 340)  LC_2 Logic Functioning bit
 (11 5)  (173 341)  (173 341)  routing T_3_21.sp4_v_b_11 <X> T_3_21.sp4_h_r_5
 (13 5)  (175 341)  (175 341)  routing T_3_21.sp4_v_b_11 <X> T_3_21.sp4_h_r_5
 (21 5)  (183 341)  (183 341)  routing T_3_21.sp4_v_b_11 <X> T_3_21.lc_trk_g1_3
 (22 5)  (184 341)  (184 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (187 341)  (187 341)  routing T_3_21.sp4_r_v_b_26 <X> T_3_21.lc_trk_g1_2
 (30 5)  (192 341)  (192 341)  routing T_3_21.lc_trk_g1_6 <X> T_3_21.wire_logic_cluster/lc_2/in_1
 (36 5)  (198 341)  (198 341)  LC_2 Logic Functioning bit
 (37 5)  (199 341)  (199 341)  LC_2 Logic Functioning bit
 (38 5)  (200 341)  (200 341)  LC_2 Logic Functioning bit
 (39 5)  (201 341)  (201 341)  LC_2 Logic Functioning bit
 (53 5)  (215 341)  (215 341)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (17 6)  (179 342)  (179 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (27 6)  (189 342)  (189 342)  routing T_3_21.lc_trk_g1_5 <X> T_3_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (191 342)  (191 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (192 342)  (192 342)  routing T_3_21.lc_trk_g1_5 <X> T_3_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (194 342)  (194 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (198 342)  (198 342)  LC_3 Logic Functioning bit
 (37 6)  (199 342)  (199 342)  LC_3 Logic Functioning bit
 (38 6)  (200 342)  (200 342)  LC_3 Logic Functioning bit
 (39 6)  (201 342)  (201 342)  LC_3 Logic Functioning bit
 (44 6)  (206 342)  (206 342)  LC_3 Logic Functioning bit
 (18 7)  (180 343)  (180 343)  routing T_3_21.sp4_r_v_b_29 <X> T_3_21.lc_trk_g1_5
 (22 7)  (184 343)  (184 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (187 343)  (187 343)  routing T_3_21.sp4_r_v_b_30 <X> T_3_21.lc_trk_g1_6
 (36 7)  (198 343)  (198 343)  LC_3 Logic Functioning bit
 (37 7)  (199 343)  (199 343)  LC_3 Logic Functioning bit
 (38 7)  (200 343)  (200 343)  LC_3 Logic Functioning bit
 (39 7)  (201 343)  (201 343)  LC_3 Logic Functioning bit
 (48 7)  (210 343)  (210 343)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (21 8)  (183 344)  (183 344)  routing T_3_21.sp4_h_r_35 <X> T_3_21.lc_trk_g2_3
 (22 8)  (184 344)  (184 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (185 344)  (185 344)  routing T_3_21.sp4_h_r_35 <X> T_3_21.lc_trk_g2_3
 (24 8)  (186 344)  (186 344)  routing T_3_21.sp4_h_r_35 <X> T_3_21.lc_trk_g2_3
 (27 8)  (189 344)  (189 344)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (190 344)  (190 344)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (191 344)  (191 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (192 344)  (192 344)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (194 344)  (194 344)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (198 344)  (198 344)  LC_4 Logic Functioning bit
 (37 8)  (199 344)  (199 344)  LC_4 Logic Functioning bit
 (38 8)  (200 344)  (200 344)  LC_4 Logic Functioning bit
 (39 8)  (201 344)  (201 344)  LC_4 Logic Functioning bit
 (44 8)  (206 344)  (206 344)  LC_4 Logic Functioning bit
 (46 8)  (208 344)  (208 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (8 9)  (170 345)  (170 345)  routing T_3_21.sp4_v_t_41 <X> T_3_21.sp4_v_b_7
 (10 9)  (172 345)  (172 345)  routing T_3_21.sp4_v_t_41 <X> T_3_21.sp4_v_b_7
 (30 9)  (192 345)  (192 345)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.wire_logic_cluster/lc_4/in_1
 (36 9)  (198 345)  (198 345)  LC_4 Logic Functioning bit
 (37 9)  (199 345)  (199 345)  LC_4 Logic Functioning bit
 (38 9)  (200 345)  (200 345)  LC_4 Logic Functioning bit
 (39 9)  (201 345)  (201 345)  LC_4 Logic Functioning bit
 (13 10)  (175 346)  (175 346)  routing T_3_21.sp4_v_b_8 <X> T_3_21.sp4_v_t_45
 (29 10)  (191 346)  (191 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (194 346)  (194 346)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (198 346)  (198 346)  LC_5 Logic Functioning bit
 (37 10)  (199 346)  (199 346)  LC_5 Logic Functioning bit
 (38 10)  (200 346)  (200 346)  LC_5 Logic Functioning bit
 (39 10)  (201 346)  (201 346)  LC_5 Logic Functioning bit
 (44 10)  (206 346)  (206 346)  LC_5 Logic Functioning bit
 (36 11)  (198 347)  (198 347)  LC_5 Logic Functioning bit
 (37 11)  (199 347)  (199 347)  LC_5 Logic Functioning bit
 (38 11)  (200 347)  (200 347)  LC_5 Logic Functioning bit
 (39 11)  (201 347)  (201 347)  LC_5 Logic Functioning bit
 (27 12)  (189 348)  (189 348)  routing T_3_21.lc_trk_g1_2 <X> T_3_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (191 348)  (191 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (194 348)  (194 348)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (198 348)  (198 348)  LC_6 Logic Functioning bit
 (37 12)  (199 348)  (199 348)  LC_6 Logic Functioning bit
 (38 12)  (200 348)  (200 348)  LC_6 Logic Functioning bit
 (39 12)  (201 348)  (201 348)  LC_6 Logic Functioning bit
 (44 12)  (206 348)  (206 348)  LC_6 Logic Functioning bit
 (17 13)  (179 349)  (179 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (30 13)  (192 349)  (192 349)  routing T_3_21.lc_trk_g1_2 <X> T_3_21.wire_logic_cluster/lc_6/in_1
 (36 13)  (198 349)  (198 349)  LC_6 Logic Functioning bit
 (37 13)  (199 349)  (199 349)  LC_6 Logic Functioning bit
 (38 13)  (200 349)  (200 349)  LC_6 Logic Functioning bit
 (39 13)  (201 349)  (201 349)  LC_6 Logic Functioning bit
 (53 13)  (215 349)  (215 349)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (4 14)  (166 350)  (166 350)  routing T_3_21.sp4_h_r_9 <X> T_3_21.sp4_v_t_44
 (27 14)  (189 350)  (189 350)  routing T_3_21.lc_trk_g1_3 <X> T_3_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (191 350)  (191 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (194 350)  (194 350)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (198 350)  (198 350)  LC_7 Logic Functioning bit
 (37 14)  (199 350)  (199 350)  LC_7 Logic Functioning bit
 (38 14)  (200 350)  (200 350)  LC_7 Logic Functioning bit
 (39 14)  (201 350)  (201 350)  LC_7 Logic Functioning bit
 (44 14)  (206 350)  (206 350)  LC_7 Logic Functioning bit
 (47 14)  (209 350)  (209 350)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (5 15)  (167 351)  (167 351)  routing T_3_21.sp4_h_r_9 <X> T_3_21.sp4_v_t_44
 (22 15)  (184 351)  (184 351)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (185 351)  (185 351)  routing T_3_21.sp12_v_b_14 <X> T_3_21.lc_trk_g3_6
 (30 15)  (192 351)  (192 351)  routing T_3_21.lc_trk_g1_3 <X> T_3_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (194 351)  (194 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (195 351)  (195 351)  routing T_3_21.lc_trk_g2_3 <X> T_3_21.input_2_7
 (35 15)  (197 351)  (197 351)  routing T_3_21.lc_trk_g2_3 <X> T_3_21.input_2_7
 (36 15)  (198 351)  (198 351)  LC_7 Logic Functioning bit
 (37 15)  (199 351)  (199 351)  LC_7 Logic Functioning bit
 (38 15)  (200 351)  (200 351)  LC_7 Logic Functioning bit
 (39 15)  (201 351)  (201 351)  LC_7 Logic Functioning bit


LogicTile_4_21

 (15 0)  (231 336)  (231 336)  routing T_4_21.sp4_h_r_9 <X> T_4_21.lc_trk_g0_1
 (16 0)  (232 336)  (232 336)  routing T_4_21.sp4_h_r_9 <X> T_4_21.lc_trk_g0_1
 (17 0)  (233 336)  (233 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (234 336)  (234 336)  routing T_4_21.sp4_h_r_9 <X> T_4_21.lc_trk_g0_1
 (22 0)  (238 336)  (238 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (242 336)  (242 336)  routing T_4_21.lc_trk_g3_7 <X> T_4_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (243 336)  (243 336)  routing T_4_21.lc_trk_g1_2 <X> T_4_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 336)  (245 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (248 336)  (248 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (250 336)  (250 336)  routing T_4_21.lc_trk_g1_0 <X> T_4_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (252 336)  (252 336)  LC_0 Logic Functioning bit
 (37 0)  (253 336)  (253 336)  LC_0 Logic Functioning bit
 (38 0)  (254 336)  (254 336)  LC_0 Logic Functioning bit
 (39 0)  (255 336)  (255 336)  LC_0 Logic Functioning bit
 (42 0)  (258 336)  (258 336)  LC_0 Logic Functioning bit
 (43 0)  (259 336)  (259 336)  LC_0 Logic Functioning bit
 (45 0)  (261 336)  (261 336)  LC_0 Logic Functioning bit
 (15 1)  (231 337)  (231 337)  routing T_4_21.bot_op_0 <X> T_4_21.lc_trk_g0_0
 (17 1)  (233 337)  (233 337)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (237 337)  (237 337)  routing T_4_21.sp4_r_v_b_32 <X> T_4_21.lc_trk_g0_3
 (26 1)  (242 337)  (242 337)  routing T_4_21.lc_trk_g3_7 <X> T_4_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (243 337)  (243 337)  routing T_4_21.lc_trk_g3_7 <X> T_4_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (244 337)  (244 337)  routing T_4_21.lc_trk_g3_7 <X> T_4_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (245 337)  (245 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (246 337)  (246 337)  routing T_4_21.lc_trk_g1_2 <X> T_4_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (248 337)  (248 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (38 1)  (254 337)  (254 337)  LC_0 Logic Functioning bit
 (39 1)  (255 337)  (255 337)  LC_0 Logic Functioning bit
 (44 1)  (260 337)  (260 337)  LC_0 Logic Functioning bit
 (47 1)  (263 337)  (263 337)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (216 338)  (216 338)  routing T_4_21.glb_netwk_7 <X> T_4_21.wire_logic_cluster/lc_7/clk
 (1 2)  (217 338)  (217 338)  routing T_4_21.glb_netwk_7 <X> T_4_21.wire_logic_cluster/lc_7/clk
 (2 2)  (218 338)  (218 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (230 338)  (230 338)  routing T_4_21.sp12_h_l_3 <X> T_4_21.lc_trk_g0_4
 (17 2)  (233 338)  (233 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (29 2)  (245 338)  (245 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (248 338)  (248 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (249 338)  (249 338)  routing T_4_21.lc_trk_g3_1 <X> T_4_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (250 338)  (250 338)  routing T_4_21.lc_trk_g3_1 <X> T_4_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (251 338)  (251 338)  routing T_4_21.lc_trk_g0_5 <X> T_4_21.input_2_1
 (37 2)  (253 338)  (253 338)  LC_1 Logic Functioning bit
 (38 2)  (254 338)  (254 338)  LC_1 Logic Functioning bit
 (39 2)  (255 338)  (255 338)  LC_1 Logic Functioning bit
 (41 2)  (257 338)  (257 338)  LC_1 Logic Functioning bit
 (45 2)  (261 338)  (261 338)  LC_1 Logic Functioning bit
 (52 2)  (268 338)  (268 338)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (53 2)  (269 338)  (269 338)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (216 339)  (216 339)  routing T_4_21.glb_netwk_7 <X> T_4_21.wire_logic_cluster/lc_7/clk
 (14 3)  (230 339)  (230 339)  routing T_4_21.sp12_h_l_3 <X> T_4_21.lc_trk_g0_4
 (15 3)  (231 339)  (231 339)  routing T_4_21.sp12_h_l_3 <X> T_4_21.lc_trk_g0_4
 (17 3)  (233 339)  (233 339)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (18 3)  (234 339)  (234 339)  routing T_4_21.sp4_r_v_b_29 <X> T_4_21.lc_trk_g0_5
 (29 3)  (245 339)  (245 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (248 339)  (248 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (252 339)  (252 339)  LC_1 Logic Functioning bit
 (37 3)  (253 339)  (253 339)  LC_1 Logic Functioning bit
 (39 3)  (255 339)  (255 339)  LC_1 Logic Functioning bit
 (43 3)  (259 339)  (259 339)  LC_1 Logic Functioning bit
 (44 3)  (260 339)  (260 339)  LC_1 Logic Functioning bit
 (4 4)  (220 340)  (220 340)  routing T_4_21.sp4_h_l_44 <X> T_4_21.sp4_v_b_3
 (6 4)  (222 340)  (222 340)  routing T_4_21.sp4_h_l_44 <X> T_4_21.sp4_v_b_3
 (14 4)  (230 340)  (230 340)  routing T_4_21.wire_logic_cluster/lc_0/out <X> T_4_21.lc_trk_g1_0
 (21 4)  (237 340)  (237 340)  routing T_4_21.wire_logic_cluster/lc_3/out <X> T_4_21.lc_trk_g1_3
 (22 4)  (238 340)  (238 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (242 340)  (242 340)  routing T_4_21.lc_trk_g2_6 <X> T_4_21.wire_logic_cluster/lc_2/in_0
 (28 4)  (244 340)  (244 340)  routing T_4_21.lc_trk_g2_1 <X> T_4_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 340)  (245 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (248 340)  (248 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (249 340)  (249 340)  routing T_4_21.lc_trk_g3_2 <X> T_4_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (250 340)  (250 340)  routing T_4_21.lc_trk_g3_2 <X> T_4_21.wire_logic_cluster/lc_2/in_3
 (38 4)  (254 340)  (254 340)  LC_2 Logic Functioning bit
 (39 4)  (255 340)  (255 340)  LC_2 Logic Functioning bit
 (45 4)  (261 340)  (261 340)  LC_2 Logic Functioning bit
 (46 4)  (262 340)  (262 340)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (5 5)  (221 341)  (221 341)  routing T_4_21.sp4_h_l_44 <X> T_4_21.sp4_v_b_3
 (17 5)  (233 341)  (233 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (19 5)  (235 341)  (235 341)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (22 5)  (238 341)  (238 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (239 341)  (239 341)  routing T_4_21.sp4_h_r_2 <X> T_4_21.lc_trk_g1_2
 (24 5)  (240 341)  (240 341)  routing T_4_21.sp4_h_r_2 <X> T_4_21.lc_trk_g1_2
 (25 5)  (241 341)  (241 341)  routing T_4_21.sp4_h_r_2 <X> T_4_21.lc_trk_g1_2
 (26 5)  (242 341)  (242 341)  routing T_4_21.lc_trk_g2_6 <X> T_4_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (244 341)  (244 341)  routing T_4_21.lc_trk_g2_6 <X> T_4_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (245 341)  (245 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (247 341)  (247 341)  routing T_4_21.lc_trk_g3_2 <X> T_4_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (248 341)  (248 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (252 341)  (252 341)  LC_2 Logic Functioning bit
 (37 5)  (253 341)  (253 341)  LC_2 Logic Functioning bit
 (38 5)  (254 341)  (254 341)  LC_2 Logic Functioning bit
 (39 5)  (255 341)  (255 341)  LC_2 Logic Functioning bit
 (42 5)  (258 341)  (258 341)  LC_2 Logic Functioning bit
 (43 5)  (259 341)  (259 341)  LC_2 Logic Functioning bit
 (4 6)  (220 342)  (220 342)  routing T_4_21.sp4_h_r_3 <X> T_4_21.sp4_v_t_38
 (17 6)  (233 342)  (233 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (234 342)  (234 342)  routing T_4_21.wire_logic_cluster/lc_5/out <X> T_4_21.lc_trk_g1_5
 (26 6)  (242 342)  (242 342)  routing T_4_21.lc_trk_g2_5 <X> T_4_21.wire_logic_cluster/lc_3/in_0
 (29 6)  (245 342)  (245 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (248 342)  (248 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (250 342)  (250 342)  routing T_4_21.lc_trk_g1_3 <X> T_4_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (251 342)  (251 342)  routing T_4_21.lc_trk_g1_4 <X> T_4_21.input_2_3
 (37 6)  (253 342)  (253 342)  LC_3 Logic Functioning bit
 (38 6)  (254 342)  (254 342)  LC_3 Logic Functioning bit
 (39 6)  (255 342)  (255 342)  LC_3 Logic Functioning bit
 (41 6)  (257 342)  (257 342)  LC_3 Logic Functioning bit
 (45 6)  (261 342)  (261 342)  LC_3 Logic Functioning bit
 (4 7)  (220 343)  (220 343)  routing T_4_21.sp4_v_b_10 <X> T_4_21.sp4_h_l_38
 (5 7)  (221 343)  (221 343)  routing T_4_21.sp4_h_r_3 <X> T_4_21.sp4_v_t_38
 (14 7)  (230 343)  (230 343)  routing T_4_21.sp4_r_v_b_28 <X> T_4_21.lc_trk_g1_4
 (17 7)  (233 343)  (233 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (28 7)  (244 343)  (244 343)  routing T_4_21.lc_trk_g2_5 <X> T_4_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (245 343)  (245 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (247 343)  (247 343)  routing T_4_21.lc_trk_g1_3 <X> T_4_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (248 343)  (248 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (250 343)  (250 343)  routing T_4_21.lc_trk_g1_4 <X> T_4_21.input_2_3
 (36 7)  (252 343)  (252 343)  LC_3 Logic Functioning bit
 (37 7)  (253 343)  (253 343)  LC_3 Logic Functioning bit
 (39 7)  (255 343)  (255 343)  LC_3 Logic Functioning bit
 (43 7)  (259 343)  (259 343)  LC_3 Logic Functioning bit
 (47 7)  (263 343)  (263 343)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (5 8)  (221 344)  (221 344)  routing T_4_21.sp4_v_t_43 <X> T_4_21.sp4_h_r_6
 (15 8)  (231 344)  (231 344)  routing T_4_21.sp4_h_r_33 <X> T_4_21.lc_trk_g2_1
 (16 8)  (232 344)  (232 344)  routing T_4_21.sp4_h_r_33 <X> T_4_21.lc_trk_g2_1
 (17 8)  (233 344)  (233 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (234 344)  (234 344)  routing T_4_21.sp4_h_r_33 <X> T_4_21.lc_trk_g2_1
 (21 8)  (237 344)  (237 344)  routing T_4_21.sp4_h_r_43 <X> T_4_21.lc_trk_g2_3
 (22 8)  (238 344)  (238 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (239 344)  (239 344)  routing T_4_21.sp4_h_r_43 <X> T_4_21.lc_trk_g2_3
 (24 8)  (240 344)  (240 344)  routing T_4_21.sp4_h_r_43 <X> T_4_21.lc_trk_g2_3
 (28 8)  (244 344)  (244 344)  routing T_4_21.lc_trk_g2_7 <X> T_4_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 344)  (245 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (246 344)  (246 344)  routing T_4_21.lc_trk_g2_7 <X> T_4_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (247 344)  (247 344)  routing T_4_21.lc_trk_g3_4 <X> T_4_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (248 344)  (248 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (249 344)  (249 344)  routing T_4_21.lc_trk_g3_4 <X> T_4_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (250 344)  (250 344)  routing T_4_21.lc_trk_g3_4 <X> T_4_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (252 344)  (252 344)  LC_4 Logic Functioning bit
 (37 8)  (253 344)  (253 344)  LC_4 Logic Functioning bit
 (38 8)  (254 344)  (254 344)  LC_4 Logic Functioning bit
 (39 8)  (255 344)  (255 344)  LC_4 Logic Functioning bit
 (42 8)  (258 344)  (258 344)  LC_4 Logic Functioning bit
 (43 8)  (259 344)  (259 344)  LC_4 Logic Functioning bit
 (45 8)  (261 344)  (261 344)  LC_4 Logic Functioning bit
 (51 8)  (267 344)  (267 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (21 9)  (237 345)  (237 345)  routing T_4_21.sp4_h_r_43 <X> T_4_21.lc_trk_g2_3
 (26 9)  (242 345)  (242 345)  routing T_4_21.lc_trk_g3_3 <X> T_4_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (243 345)  (243 345)  routing T_4_21.lc_trk_g3_3 <X> T_4_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (244 345)  (244 345)  routing T_4_21.lc_trk_g3_3 <X> T_4_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (245 345)  (245 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (246 345)  (246 345)  routing T_4_21.lc_trk_g2_7 <X> T_4_21.wire_logic_cluster/lc_4/in_1
 (32 9)  (248 345)  (248 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (38 9)  (254 345)  (254 345)  LC_4 Logic Functioning bit
 (39 9)  (255 345)  (255 345)  LC_4 Logic Functioning bit
 (44 9)  (260 345)  (260 345)  LC_4 Logic Functioning bit
 (13 10)  (229 346)  (229 346)  routing T_4_21.sp4_v_b_8 <X> T_4_21.sp4_v_t_45
 (17 10)  (233 346)  (233 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (237 346)  (237 346)  routing T_4_21.sp4_h_r_39 <X> T_4_21.lc_trk_g2_7
 (22 10)  (238 346)  (238 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (239 346)  (239 346)  routing T_4_21.sp4_h_r_39 <X> T_4_21.lc_trk_g2_7
 (24 10)  (240 346)  (240 346)  routing T_4_21.sp4_h_r_39 <X> T_4_21.lc_trk_g2_7
 (29 10)  (245 346)  (245 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (247 346)  (247 346)  routing T_4_21.lc_trk_g1_5 <X> T_4_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (248 346)  (248 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (250 346)  (250 346)  routing T_4_21.lc_trk_g1_5 <X> T_4_21.wire_logic_cluster/lc_5/in_3
 (37 10)  (253 346)  (253 346)  LC_5 Logic Functioning bit
 (38 10)  (254 346)  (254 346)  LC_5 Logic Functioning bit
 (39 10)  (255 346)  (255 346)  LC_5 Logic Functioning bit
 (41 10)  (257 346)  (257 346)  LC_5 Logic Functioning bit
 (45 10)  (261 346)  (261 346)  LC_5 Logic Functioning bit
 (18 11)  (234 347)  (234 347)  routing T_4_21.sp4_r_v_b_37 <X> T_4_21.lc_trk_g2_5
 (22 11)  (238 347)  (238 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (242 347)  (242 347)  routing T_4_21.lc_trk_g2_3 <X> T_4_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (244 347)  (244 347)  routing T_4_21.lc_trk_g2_3 <X> T_4_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (245 347)  (245 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (248 347)  (248 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (251 347)  (251 347)  routing T_4_21.lc_trk_g0_3 <X> T_4_21.input_2_5
 (36 11)  (252 347)  (252 347)  LC_5 Logic Functioning bit
 (37 11)  (253 347)  (253 347)  LC_5 Logic Functioning bit
 (39 11)  (255 347)  (255 347)  LC_5 Logic Functioning bit
 (43 11)  (259 347)  (259 347)  LC_5 Logic Functioning bit
 (44 11)  (260 347)  (260 347)  LC_5 Logic Functioning bit
 (46 11)  (262 347)  (262 347)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (14 12)  (230 348)  (230 348)  routing T_4_21.sp4_h_r_40 <X> T_4_21.lc_trk_g3_0
 (17 12)  (233 348)  (233 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (234 348)  (234 348)  routing T_4_21.wire_logic_cluster/lc_1/out <X> T_4_21.lc_trk_g3_1
 (22 12)  (238 348)  (238 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (241 348)  (241 348)  routing T_4_21.wire_logic_cluster/lc_2/out <X> T_4_21.lc_trk_g3_2
 (26 12)  (242 348)  (242 348)  routing T_4_21.lc_trk_g0_4 <X> T_4_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (243 348)  (243 348)  routing T_4_21.lc_trk_g3_0 <X> T_4_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (244 348)  (244 348)  routing T_4_21.lc_trk_g3_0 <X> T_4_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (245 348)  (245 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (247 348)  (247 348)  routing T_4_21.lc_trk_g3_6 <X> T_4_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (248 348)  (248 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (249 348)  (249 348)  routing T_4_21.lc_trk_g3_6 <X> T_4_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (250 348)  (250 348)  routing T_4_21.lc_trk_g3_6 <X> T_4_21.wire_logic_cluster/lc_6/in_3
 (38 12)  (254 348)  (254 348)  LC_6 Logic Functioning bit
 (39 12)  (255 348)  (255 348)  LC_6 Logic Functioning bit
 (45 12)  (261 348)  (261 348)  LC_6 Logic Functioning bit
 (51 12)  (267 348)  (267 348)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (230 349)  (230 349)  routing T_4_21.sp4_h_r_40 <X> T_4_21.lc_trk_g3_0
 (15 13)  (231 349)  (231 349)  routing T_4_21.sp4_h_r_40 <X> T_4_21.lc_trk_g3_0
 (16 13)  (232 349)  (232 349)  routing T_4_21.sp4_h_r_40 <X> T_4_21.lc_trk_g3_0
 (17 13)  (233 349)  (233 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (237 349)  (237 349)  routing T_4_21.sp4_r_v_b_43 <X> T_4_21.lc_trk_g3_3
 (22 13)  (238 349)  (238 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (245 349)  (245 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (247 349)  (247 349)  routing T_4_21.lc_trk_g3_6 <X> T_4_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (248 349)  (248 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (252 349)  (252 349)  LC_6 Logic Functioning bit
 (37 13)  (253 349)  (253 349)  LC_6 Logic Functioning bit
 (38 13)  (254 349)  (254 349)  LC_6 Logic Functioning bit
 (39 13)  (255 349)  (255 349)  LC_6 Logic Functioning bit
 (42 13)  (258 349)  (258 349)  LC_6 Logic Functioning bit
 (43 13)  (259 349)  (259 349)  LC_6 Logic Functioning bit
 (0 14)  (216 350)  (216 350)  routing T_4_21.glb_netwk_6 <X> T_4_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (217 350)  (217 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (11 14)  (227 350)  (227 350)  routing T_4_21.sp4_h_l_43 <X> T_4_21.sp4_v_t_46
 (14 14)  (230 350)  (230 350)  routing T_4_21.wire_logic_cluster/lc_4/out <X> T_4_21.lc_trk_g3_4
 (22 14)  (238 350)  (238 350)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (240 350)  (240 350)  routing T_4_21.tnr_op_7 <X> T_4_21.lc_trk_g3_7
 (25 14)  (241 350)  (241 350)  routing T_4_21.wire_logic_cluster/lc_6/out <X> T_4_21.lc_trk_g3_6
 (0 15)  (216 351)  (216 351)  routing T_4_21.glb_netwk_6 <X> T_4_21.wire_logic_cluster/lc_7/s_r
 (8 15)  (224 351)  (224 351)  routing T_4_21.sp4_h_r_10 <X> T_4_21.sp4_v_t_47
 (9 15)  (225 351)  (225 351)  routing T_4_21.sp4_h_r_10 <X> T_4_21.sp4_v_t_47
 (17 15)  (233 351)  (233 351)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (238 351)  (238 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_5_21

 (21 0)  (291 336)  (291 336)  routing T_5_21.sp4_h_r_19 <X> T_5_21.lc_trk_g0_3
 (22 0)  (292 336)  (292 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (293 336)  (293 336)  routing T_5_21.sp4_h_r_19 <X> T_5_21.lc_trk_g0_3
 (24 0)  (294 336)  (294 336)  routing T_5_21.sp4_h_r_19 <X> T_5_21.lc_trk_g0_3
 (26 0)  (296 336)  (296 336)  routing T_5_21.lc_trk_g0_6 <X> T_5_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (297 336)  (297 336)  routing T_5_21.lc_trk_g3_2 <X> T_5_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (298 336)  (298 336)  routing T_5_21.lc_trk_g3_2 <X> T_5_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (299 336)  (299 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (302 336)  (302 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (303 336)  (303 336)  routing T_5_21.lc_trk_g2_3 <X> T_5_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (305 336)  (305 336)  routing T_5_21.lc_trk_g3_7 <X> T_5_21.input_2_0
 (36 0)  (306 336)  (306 336)  LC_0 Logic Functioning bit
 (38 0)  (308 336)  (308 336)  LC_0 Logic Functioning bit
 (21 1)  (291 337)  (291 337)  routing T_5_21.sp4_h_r_19 <X> T_5_21.lc_trk_g0_3
 (26 1)  (296 337)  (296 337)  routing T_5_21.lc_trk_g0_6 <X> T_5_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (299 337)  (299 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (300 337)  (300 337)  routing T_5_21.lc_trk_g3_2 <X> T_5_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (301 337)  (301 337)  routing T_5_21.lc_trk_g2_3 <X> T_5_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (302 337)  (302 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (303 337)  (303 337)  routing T_5_21.lc_trk_g3_7 <X> T_5_21.input_2_0
 (34 1)  (304 337)  (304 337)  routing T_5_21.lc_trk_g3_7 <X> T_5_21.input_2_0
 (35 1)  (305 337)  (305 337)  routing T_5_21.lc_trk_g3_7 <X> T_5_21.input_2_0
 (36 1)  (306 337)  (306 337)  LC_0 Logic Functioning bit
 (43 1)  (313 337)  (313 337)  LC_0 Logic Functioning bit
 (47 1)  (317 337)  (317 337)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (270 338)  (270 338)  routing T_5_21.glb_netwk_7 <X> T_5_21.wire_logic_cluster/lc_7/clk
 (1 2)  (271 338)  (271 338)  routing T_5_21.glb_netwk_7 <X> T_5_21.wire_logic_cluster/lc_7/clk
 (2 2)  (272 338)  (272 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (4 2)  (274 338)  (274 338)  routing T_5_21.sp4_h_r_0 <X> T_5_21.sp4_v_t_37
 (13 2)  (283 338)  (283 338)  routing T_5_21.sp4_h_r_2 <X> T_5_21.sp4_v_t_39
 (16 2)  (286 338)  (286 338)  routing T_5_21.sp4_v_b_13 <X> T_5_21.lc_trk_g0_5
 (17 2)  (287 338)  (287 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (288 338)  (288 338)  routing T_5_21.sp4_v_b_13 <X> T_5_21.lc_trk_g0_5
 (28 2)  (298 338)  (298 338)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (299 338)  (299 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (300 338)  (300 338)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (301 338)  (301 338)  routing T_5_21.lc_trk_g0_6 <X> T_5_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (302 338)  (302 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (306 338)  (306 338)  LC_1 Logic Functioning bit
 (41 2)  (311 338)  (311 338)  LC_1 Logic Functioning bit
 (43 2)  (313 338)  (313 338)  LC_1 Logic Functioning bit
 (52 2)  (322 338)  (322 338)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (270 339)  (270 339)  routing T_5_21.glb_netwk_7 <X> T_5_21.wire_logic_cluster/lc_7/clk
 (5 3)  (275 339)  (275 339)  routing T_5_21.sp4_h_r_0 <X> T_5_21.sp4_v_t_37
 (12 3)  (282 339)  (282 339)  routing T_5_21.sp4_h_r_2 <X> T_5_21.sp4_v_t_39
 (14 3)  (284 339)  (284 339)  routing T_5_21.top_op_4 <X> T_5_21.lc_trk_g0_4
 (15 3)  (285 339)  (285 339)  routing T_5_21.top_op_4 <X> T_5_21.lc_trk_g0_4
 (17 3)  (287 339)  (287 339)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (288 339)  (288 339)  routing T_5_21.sp4_v_b_13 <X> T_5_21.lc_trk_g0_5
 (22 3)  (292 339)  (292 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (293 339)  (293 339)  routing T_5_21.sp4_v_b_22 <X> T_5_21.lc_trk_g0_6
 (24 3)  (294 339)  (294 339)  routing T_5_21.sp4_v_b_22 <X> T_5_21.lc_trk_g0_6
 (26 3)  (296 339)  (296 339)  routing T_5_21.lc_trk_g3_2 <X> T_5_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (297 339)  (297 339)  routing T_5_21.lc_trk_g3_2 <X> T_5_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (298 339)  (298 339)  routing T_5_21.lc_trk_g3_2 <X> T_5_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (299 339)  (299 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (300 339)  (300 339)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (301 339)  (301 339)  routing T_5_21.lc_trk_g0_6 <X> T_5_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (302 339)  (302 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (305 339)  (305 339)  routing T_5_21.lc_trk_g0_3 <X> T_5_21.input_2_1
 (37 3)  (307 339)  (307 339)  LC_1 Logic Functioning bit
 (5 4)  (275 340)  (275 340)  routing T_5_21.sp4_h_l_37 <X> T_5_21.sp4_h_r_3
 (22 4)  (292 340)  (292 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (293 340)  (293 340)  routing T_5_21.sp4_h_r_3 <X> T_5_21.lc_trk_g1_3
 (24 4)  (294 340)  (294 340)  routing T_5_21.sp4_h_r_3 <X> T_5_21.lc_trk_g1_3
 (4 5)  (274 341)  (274 341)  routing T_5_21.sp4_h_l_37 <X> T_5_21.sp4_h_r_3
 (21 5)  (291 341)  (291 341)  routing T_5_21.sp4_h_r_3 <X> T_5_21.lc_trk_g1_3
 (22 5)  (292 341)  (292 341)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (293 341)  (293 341)  routing T_5_21.sp12_h_r_10 <X> T_5_21.lc_trk_g1_2
 (11 6)  (281 342)  (281 342)  routing T_5_21.sp4_h_r_11 <X> T_5_21.sp4_v_t_40
 (13 6)  (283 342)  (283 342)  routing T_5_21.sp4_h_r_11 <X> T_5_21.sp4_v_t_40
 (17 6)  (287 342)  (287 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (288 342)  (288 342)  routing T_5_21.wire_logic_cluster/lc_5/out <X> T_5_21.lc_trk_g1_5
 (21 6)  (291 342)  (291 342)  routing T_5_21.wire_logic_cluster/lc_7/out <X> T_5_21.lc_trk_g1_7
 (22 6)  (292 342)  (292 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (12 7)  (282 343)  (282 343)  routing T_5_21.sp4_h_r_11 <X> T_5_21.sp4_v_t_40
 (14 8)  (284 344)  (284 344)  routing T_5_21.bnl_op_0 <X> T_5_21.lc_trk_g2_0
 (16 8)  (286 344)  (286 344)  routing T_5_21.sp4_v_b_33 <X> T_5_21.lc_trk_g2_1
 (17 8)  (287 344)  (287 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (288 344)  (288 344)  routing T_5_21.sp4_v_b_33 <X> T_5_21.lc_trk_g2_1
 (22 8)  (292 344)  (292 344)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (293 344)  (293 344)  routing T_5_21.sp12_v_b_19 <X> T_5_21.lc_trk_g2_3
 (27 8)  (297 344)  (297 344)  routing T_5_21.lc_trk_g3_4 <X> T_5_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (298 344)  (298 344)  routing T_5_21.lc_trk_g3_4 <X> T_5_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (299 344)  (299 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (300 344)  (300 344)  routing T_5_21.lc_trk_g3_4 <X> T_5_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (302 344)  (302 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (303 344)  (303 344)  routing T_5_21.lc_trk_g3_0 <X> T_5_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (304 344)  (304 344)  routing T_5_21.lc_trk_g3_0 <X> T_5_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (305 344)  (305 344)  routing T_5_21.lc_trk_g2_4 <X> T_5_21.input_2_4
 (42 8)  (312 344)  (312 344)  LC_4 Logic Functioning bit
 (43 8)  (313 344)  (313 344)  LC_4 Logic Functioning bit
 (45 8)  (315 344)  (315 344)  LC_4 Logic Functioning bit
 (46 8)  (316 344)  (316 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (14 9)  (284 345)  (284 345)  routing T_5_21.bnl_op_0 <X> T_5_21.lc_trk_g2_0
 (17 9)  (287 345)  (287 345)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (288 345)  (288 345)  routing T_5_21.sp4_v_b_33 <X> T_5_21.lc_trk_g2_1
 (21 9)  (291 345)  (291 345)  routing T_5_21.sp12_v_b_19 <X> T_5_21.lc_trk_g2_3
 (26 9)  (296 345)  (296 345)  routing T_5_21.lc_trk_g3_3 <X> T_5_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (297 345)  (297 345)  routing T_5_21.lc_trk_g3_3 <X> T_5_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (298 345)  (298 345)  routing T_5_21.lc_trk_g3_3 <X> T_5_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (299 345)  (299 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (302 345)  (302 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (303 345)  (303 345)  routing T_5_21.lc_trk_g2_4 <X> T_5_21.input_2_4
 (36 9)  (306 345)  (306 345)  LC_4 Logic Functioning bit
 (37 9)  (307 345)  (307 345)  LC_4 Logic Functioning bit
 (38 9)  (308 345)  (308 345)  LC_4 Logic Functioning bit
 (39 9)  (309 345)  (309 345)  LC_4 Logic Functioning bit
 (42 9)  (312 345)  (312 345)  LC_4 Logic Functioning bit
 (43 9)  (313 345)  (313 345)  LC_4 Logic Functioning bit
 (44 9)  (314 345)  (314 345)  LC_4 Logic Functioning bit
 (11 10)  (281 346)  (281 346)  routing T_5_21.sp4_h_l_38 <X> T_5_21.sp4_v_t_45
 (14 10)  (284 346)  (284 346)  routing T_5_21.wire_logic_cluster/lc_4/out <X> T_5_21.lc_trk_g2_4
 (25 10)  (295 346)  (295 346)  routing T_5_21.sp4_v_b_30 <X> T_5_21.lc_trk_g2_6
 (27 10)  (297 346)  (297 346)  routing T_5_21.lc_trk_g1_3 <X> T_5_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (299 346)  (299 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (301 346)  (301 346)  routing T_5_21.lc_trk_g1_5 <X> T_5_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (302 346)  (302 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (304 346)  (304 346)  routing T_5_21.lc_trk_g1_5 <X> T_5_21.wire_logic_cluster/lc_5/in_3
 (38 10)  (308 346)  (308 346)  LC_5 Logic Functioning bit
 (39 10)  (309 346)  (309 346)  LC_5 Logic Functioning bit
 (45 10)  (315 346)  (315 346)  LC_5 Logic Functioning bit
 (17 11)  (287 347)  (287 347)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (292 347)  (292 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (293 347)  (293 347)  routing T_5_21.sp4_v_b_30 <X> T_5_21.lc_trk_g2_6
 (28 11)  (298 347)  (298 347)  routing T_5_21.lc_trk_g2_1 <X> T_5_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (299 347)  (299 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (300 347)  (300 347)  routing T_5_21.lc_trk_g1_3 <X> T_5_21.wire_logic_cluster/lc_5/in_1
 (32 11)  (302 347)  (302 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (303 347)  (303 347)  routing T_5_21.lc_trk_g3_0 <X> T_5_21.input_2_5
 (34 11)  (304 347)  (304 347)  routing T_5_21.lc_trk_g3_0 <X> T_5_21.input_2_5
 (36 11)  (306 347)  (306 347)  LC_5 Logic Functioning bit
 (37 11)  (307 347)  (307 347)  LC_5 Logic Functioning bit
 (38 11)  (308 347)  (308 347)  LC_5 Logic Functioning bit
 (39 11)  (309 347)  (309 347)  LC_5 Logic Functioning bit
 (42 11)  (312 347)  (312 347)  LC_5 Logic Functioning bit
 (43 11)  (313 347)  (313 347)  LC_5 Logic Functioning bit
 (47 11)  (317 347)  (317 347)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (14 12)  (284 348)  (284 348)  routing T_5_21.bnl_op_0 <X> T_5_21.lc_trk_g3_0
 (21 12)  (291 348)  (291 348)  routing T_5_21.sp4_h_r_43 <X> T_5_21.lc_trk_g3_3
 (22 12)  (292 348)  (292 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (293 348)  (293 348)  routing T_5_21.sp4_h_r_43 <X> T_5_21.lc_trk_g3_3
 (24 12)  (294 348)  (294 348)  routing T_5_21.sp4_h_r_43 <X> T_5_21.lc_trk_g3_3
 (26 12)  (296 348)  (296 348)  routing T_5_21.lc_trk_g3_5 <X> T_5_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (297 348)  (297 348)  routing T_5_21.lc_trk_g1_2 <X> T_5_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (299 348)  (299 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (301 348)  (301 348)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (302 348)  (302 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (303 348)  (303 348)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (304 348)  (304 348)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (306 348)  (306 348)  LC_6 Logic Functioning bit
 (37 12)  (307 348)  (307 348)  LC_6 Logic Functioning bit
 (38 12)  (308 348)  (308 348)  LC_6 Logic Functioning bit
 (39 12)  (309 348)  (309 348)  LC_6 Logic Functioning bit
 (42 12)  (312 348)  (312 348)  LC_6 Logic Functioning bit
 (43 12)  (313 348)  (313 348)  LC_6 Logic Functioning bit
 (45 12)  (315 348)  (315 348)  LC_6 Logic Functioning bit
 (51 12)  (321 348)  (321 348)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (11 13)  (281 349)  (281 349)  routing T_5_21.sp4_h_l_46 <X> T_5_21.sp4_h_r_11
 (14 13)  (284 349)  (284 349)  routing T_5_21.bnl_op_0 <X> T_5_21.lc_trk_g3_0
 (17 13)  (287 349)  (287 349)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (21 13)  (291 349)  (291 349)  routing T_5_21.sp4_h_r_43 <X> T_5_21.lc_trk_g3_3
 (22 13)  (292 349)  (292 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (295 349)  (295 349)  routing T_5_21.sp4_r_v_b_42 <X> T_5_21.lc_trk_g3_2
 (27 13)  (297 349)  (297 349)  routing T_5_21.lc_trk_g3_5 <X> T_5_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (298 349)  (298 349)  routing T_5_21.lc_trk_g3_5 <X> T_5_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (299 349)  (299 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (300 349)  (300 349)  routing T_5_21.lc_trk_g1_2 <X> T_5_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (301 349)  (301 349)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (302 349)  (302 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (303 349)  (303 349)  routing T_5_21.lc_trk_g2_0 <X> T_5_21.input_2_6
 (38 13)  (308 349)  (308 349)  LC_6 Logic Functioning bit
 (39 13)  (309 349)  (309 349)  LC_6 Logic Functioning bit
 (44 13)  (314 349)  (314 349)  LC_6 Logic Functioning bit
 (0 14)  (270 350)  (270 350)  routing T_5_21.glb_netwk_6 <X> T_5_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (271 350)  (271 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (284 350)  (284 350)  routing T_5_21.sp12_v_t_3 <X> T_5_21.lc_trk_g3_4
 (15 14)  (285 350)  (285 350)  routing T_5_21.sp4_h_l_16 <X> T_5_21.lc_trk_g3_5
 (16 14)  (286 350)  (286 350)  routing T_5_21.sp4_h_l_16 <X> T_5_21.lc_trk_g3_5
 (17 14)  (287 350)  (287 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (291 350)  (291 350)  routing T_5_21.sp4_h_l_34 <X> T_5_21.lc_trk_g3_7
 (22 14)  (292 350)  (292 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (293 350)  (293 350)  routing T_5_21.sp4_h_l_34 <X> T_5_21.lc_trk_g3_7
 (24 14)  (294 350)  (294 350)  routing T_5_21.sp4_h_l_34 <X> T_5_21.lc_trk_g3_7
 (25 14)  (295 350)  (295 350)  routing T_5_21.wire_logic_cluster/lc_6/out <X> T_5_21.lc_trk_g3_6
 (26 14)  (296 350)  (296 350)  routing T_5_21.lc_trk_g0_5 <X> T_5_21.wire_logic_cluster/lc_7/in_0
 (29 14)  (299 350)  (299 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (300 350)  (300 350)  routing T_5_21.lc_trk_g0_4 <X> T_5_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (301 350)  (301 350)  routing T_5_21.lc_trk_g1_7 <X> T_5_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (302 350)  (302 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (304 350)  (304 350)  routing T_5_21.lc_trk_g1_7 <X> T_5_21.wire_logic_cluster/lc_7/in_3
 (38 14)  (308 350)  (308 350)  LC_7 Logic Functioning bit
 (39 14)  (309 350)  (309 350)  LC_7 Logic Functioning bit
 (45 14)  (315 350)  (315 350)  LC_7 Logic Functioning bit
 (0 15)  (270 351)  (270 351)  routing T_5_21.glb_netwk_6 <X> T_5_21.wire_logic_cluster/lc_7/s_r
 (5 15)  (275 351)  (275 351)  routing T_5_21.sp4_h_l_44 <X> T_5_21.sp4_v_t_44
 (8 15)  (278 351)  (278 351)  routing T_5_21.sp4_h_r_4 <X> T_5_21.sp4_v_t_47
 (9 15)  (279 351)  (279 351)  routing T_5_21.sp4_h_r_4 <X> T_5_21.sp4_v_t_47
 (10 15)  (280 351)  (280 351)  routing T_5_21.sp4_h_r_4 <X> T_5_21.sp4_v_t_47
 (14 15)  (284 351)  (284 351)  routing T_5_21.sp12_v_t_3 <X> T_5_21.lc_trk_g3_4
 (15 15)  (285 351)  (285 351)  routing T_5_21.sp12_v_t_3 <X> T_5_21.lc_trk_g3_4
 (17 15)  (287 351)  (287 351)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (18 15)  (288 351)  (288 351)  routing T_5_21.sp4_h_l_16 <X> T_5_21.lc_trk_g3_5
 (21 15)  (291 351)  (291 351)  routing T_5_21.sp4_h_l_34 <X> T_5_21.lc_trk_g3_7
 (22 15)  (292 351)  (292 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (299 351)  (299 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (301 351)  (301 351)  routing T_5_21.lc_trk_g1_7 <X> T_5_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (302 351)  (302 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (303 351)  (303 351)  routing T_5_21.lc_trk_g3_0 <X> T_5_21.input_2_7
 (34 15)  (304 351)  (304 351)  routing T_5_21.lc_trk_g3_0 <X> T_5_21.input_2_7
 (36 15)  (306 351)  (306 351)  LC_7 Logic Functioning bit
 (37 15)  (307 351)  (307 351)  LC_7 Logic Functioning bit
 (38 15)  (308 351)  (308 351)  LC_7 Logic Functioning bit
 (39 15)  (309 351)  (309 351)  LC_7 Logic Functioning bit
 (42 15)  (312 351)  (312 351)  LC_7 Logic Functioning bit
 (43 15)  (313 351)  (313 351)  LC_7 Logic Functioning bit
 (47 15)  (317 351)  (317 351)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


RAM_Tile_6_21

 (8 3)  (332 339)  (332 339)  routing T_6_21.sp4_h_r_7 <X> T_6_21.sp4_v_t_36
 (9 3)  (333 339)  (333 339)  routing T_6_21.sp4_h_r_7 <X> T_6_21.sp4_v_t_36
 (10 3)  (334 339)  (334 339)  routing T_6_21.sp4_h_r_7 <X> T_6_21.sp4_v_t_36
 (4 6)  (328 342)  (328 342)  routing T_6_21.sp4_h_r_9 <X> T_6_21.sp4_v_t_38
 (6 6)  (330 342)  (330 342)  routing T_6_21.sp4_h_r_9 <X> T_6_21.sp4_v_t_38
 (5 7)  (329 343)  (329 343)  routing T_6_21.sp4_h_r_9 <X> T_6_21.sp4_v_t_38
 (5 10)  (329 346)  (329 346)  routing T_6_21.sp4_h_r_3 <X> T_6_21.sp4_h_l_43
 (4 11)  (328 347)  (328 347)  routing T_6_21.sp4_h_r_3 <X> T_6_21.sp4_h_l_43
 (8 11)  (332 347)  (332 347)  routing T_6_21.sp4_h_r_7 <X> T_6_21.sp4_v_t_42
 (9 11)  (333 347)  (333 347)  routing T_6_21.sp4_h_r_7 <X> T_6_21.sp4_v_t_42
 (4 14)  (328 350)  (328 350)  routing T_6_21.sp4_h_r_3 <X> T_6_21.sp4_v_t_44
 (6 14)  (330 350)  (330 350)  routing T_6_21.sp4_h_r_3 <X> T_6_21.sp4_v_t_44
 (13 14)  (337 350)  (337 350)  routing T_6_21.sp4_h_r_11 <X> T_6_21.sp4_v_t_46
 (5 15)  (329 351)  (329 351)  routing T_6_21.sp4_h_r_3 <X> T_6_21.sp4_v_t_44
 (6 15)  (330 351)  (330 351)  routing T_6_21.sp4_h_r_9 <X> T_6_21.sp4_h_l_44
 (12 15)  (336 351)  (336 351)  routing T_6_21.sp4_h_r_11 <X> T_6_21.sp4_v_t_46


LogicTile_7_21

 (27 0)  (393 336)  (393 336)  routing T_7_21.lc_trk_g1_2 <X> T_7_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 336)  (395 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (44 0)  (410 336)  (410 336)  LC_0 Logic Functioning bit
 (15 1)  (381 337)  (381 337)  routing T_7_21.bot_op_0 <X> T_7_21.lc_trk_g0_0
 (17 1)  (383 337)  (383 337)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (388 337)  (388 337)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (390 337)  (390 337)  routing T_7_21.bot_op_2 <X> T_7_21.lc_trk_g0_2
 (30 1)  (396 337)  (396 337)  routing T_7_21.lc_trk_g1_2 <X> T_7_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (398 337)  (398 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (401 337)  (401 337)  routing T_7_21.lc_trk_g0_2 <X> T_7_21.input_2_0
 (0 2)  (366 338)  (366 338)  routing T_7_21.glb_netwk_7 <X> T_7_21.wire_logic_cluster/lc_7/clk
 (1 2)  (367 338)  (367 338)  routing T_7_21.glb_netwk_7 <X> T_7_21.wire_logic_cluster/lc_7/clk
 (2 2)  (368 338)  (368 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (380 338)  (380 338)  routing T_7_21.sp4_v_t_1 <X> T_7_21.lc_trk_g0_4
 (29 2)  (395 338)  (395 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (396 338)  (396 338)  routing T_7_21.lc_trk_g0_4 <X> T_7_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (398 338)  (398 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (402 338)  (402 338)  LC_1 Logic Functioning bit
 (39 2)  (405 338)  (405 338)  LC_1 Logic Functioning bit
 (41 2)  (407 338)  (407 338)  LC_1 Logic Functioning bit
 (42 2)  (408 338)  (408 338)  LC_1 Logic Functioning bit
 (44 2)  (410 338)  (410 338)  LC_1 Logic Functioning bit
 (45 2)  (411 338)  (411 338)  LC_1 Logic Functioning bit
 (46 2)  (412 338)  (412 338)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (366 339)  (366 339)  routing T_7_21.glb_netwk_7 <X> T_7_21.wire_logic_cluster/lc_7/clk
 (5 3)  (371 339)  (371 339)  routing T_7_21.sp4_h_l_37 <X> T_7_21.sp4_v_t_37
 (14 3)  (380 339)  (380 339)  routing T_7_21.sp4_v_t_1 <X> T_7_21.lc_trk_g0_4
 (16 3)  (382 339)  (382 339)  routing T_7_21.sp4_v_t_1 <X> T_7_21.lc_trk_g0_4
 (17 3)  (383 339)  (383 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (32 3)  (398 339)  (398 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (400 339)  (400 339)  routing T_7_21.lc_trk_g1_2 <X> T_7_21.input_2_1
 (35 3)  (401 339)  (401 339)  routing T_7_21.lc_trk_g1_2 <X> T_7_21.input_2_1
 (36 3)  (402 339)  (402 339)  LC_1 Logic Functioning bit
 (39 3)  (405 339)  (405 339)  LC_1 Logic Functioning bit
 (41 3)  (407 339)  (407 339)  LC_1 Logic Functioning bit
 (42 3)  (408 339)  (408 339)  LC_1 Logic Functioning bit
 (1 4)  (367 340)  (367 340)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (17 4)  (383 340)  (383 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (25 4)  (391 340)  (391 340)  routing T_7_21.sp4_v_b_10 <X> T_7_21.lc_trk_g1_2
 (27 4)  (393 340)  (393 340)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (395 340)  (395 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (396 340)  (396 340)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (398 340)  (398 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (401 340)  (401 340)  routing T_7_21.lc_trk_g0_4 <X> T_7_21.input_2_2
 (36 4)  (402 340)  (402 340)  LC_2 Logic Functioning bit
 (39 4)  (405 340)  (405 340)  LC_2 Logic Functioning bit
 (41 4)  (407 340)  (407 340)  LC_2 Logic Functioning bit
 (42 4)  (408 340)  (408 340)  LC_2 Logic Functioning bit
 (44 4)  (410 340)  (410 340)  LC_2 Logic Functioning bit
 (45 4)  (411 340)  (411 340)  LC_2 Logic Functioning bit
 (46 4)  (412 340)  (412 340)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (388 341)  (388 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (389 341)  (389 341)  routing T_7_21.sp4_v_b_10 <X> T_7_21.lc_trk_g1_2
 (25 5)  (391 341)  (391 341)  routing T_7_21.sp4_v_b_10 <X> T_7_21.lc_trk_g1_2
 (30 5)  (396 341)  (396 341)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.wire_logic_cluster/lc_2/in_1
 (32 5)  (398 341)  (398 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (402 341)  (402 341)  LC_2 Logic Functioning bit
 (39 5)  (405 341)  (405 341)  LC_2 Logic Functioning bit
 (41 5)  (407 341)  (407 341)  LC_2 Logic Functioning bit
 (42 5)  (408 341)  (408 341)  LC_2 Logic Functioning bit
 (25 6)  (391 342)  (391 342)  routing T_7_21.sp4_v_t_3 <X> T_7_21.lc_trk_g1_6
 (27 6)  (393 342)  (393 342)  routing T_7_21.lc_trk_g1_1 <X> T_7_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (395 342)  (395 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (398 342)  (398 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (401 342)  (401 342)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.input_2_3
 (36 6)  (402 342)  (402 342)  LC_3 Logic Functioning bit
 (39 6)  (405 342)  (405 342)  LC_3 Logic Functioning bit
 (41 6)  (407 342)  (407 342)  LC_3 Logic Functioning bit
 (42 6)  (408 342)  (408 342)  LC_3 Logic Functioning bit
 (44 6)  (410 342)  (410 342)  LC_3 Logic Functioning bit
 (45 6)  (411 342)  (411 342)  LC_3 Logic Functioning bit
 (46 6)  (412 342)  (412 342)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (388 343)  (388 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (389 343)  (389 343)  routing T_7_21.sp4_v_t_3 <X> T_7_21.lc_trk_g1_6
 (25 7)  (391 343)  (391 343)  routing T_7_21.sp4_v_t_3 <X> T_7_21.lc_trk_g1_6
 (32 7)  (398 343)  (398 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (400 343)  (400 343)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.input_2_3
 (35 7)  (401 343)  (401 343)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.input_2_3
 (36 7)  (402 343)  (402 343)  LC_3 Logic Functioning bit
 (39 7)  (405 343)  (405 343)  LC_3 Logic Functioning bit
 (41 7)  (407 343)  (407 343)  LC_3 Logic Functioning bit
 (42 7)  (408 343)  (408 343)  LC_3 Logic Functioning bit
 (47 7)  (413 343)  (413 343)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (27 8)  (393 344)  (393 344)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (394 344)  (394 344)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (395 344)  (395 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (396 344)  (396 344)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (398 344)  (398 344)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (402 344)  (402 344)  LC_4 Logic Functioning bit
 (39 8)  (405 344)  (405 344)  LC_4 Logic Functioning bit
 (41 8)  (407 344)  (407 344)  LC_4 Logic Functioning bit
 (42 8)  (408 344)  (408 344)  LC_4 Logic Functioning bit
 (44 8)  (410 344)  (410 344)  LC_4 Logic Functioning bit
 (45 8)  (411 344)  (411 344)  LC_4 Logic Functioning bit
 (46 8)  (412 344)  (412 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (30 9)  (396 345)  (396 345)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.wire_logic_cluster/lc_4/in_1
 (32 9)  (398 345)  (398 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (400 345)  (400 345)  routing T_7_21.lc_trk_g1_1 <X> T_7_21.input_2_4
 (36 9)  (402 345)  (402 345)  LC_4 Logic Functioning bit
 (39 9)  (405 345)  (405 345)  LC_4 Logic Functioning bit
 (41 9)  (407 345)  (407 345)  LC_4 Logic Functioning bit
 (42 9)  (408 345)  (408 345)  LC_4 Logic Functioning bit
 (27 10)  (393 346)  (393 346)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (394 346)  (394 346)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (395 346)  (395 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (396 346)  (396 346)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (398 346)  (398 346)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (401 346)  (401 346)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.input_2_5
 (36 10)  (402 346)  (402 346)  LC_5 Logic Functioning bit
 (39 10)  (405 346)  (405 346)  LC_5 Logic Functioning bit
 (41 10)  (407 346)  (407 346)  LC_5 Logic Functioning bit
 (42 10)  (408 346)  (408 346)  LC_5 Logic Functioning bit
 (44 10)  (410 346)  (410 346)  LC_5 Logic Functioning bit
 (45 10)  (411 346)  (411 346)  LC_5 Logic Functioning bit
 (46 10)  (412 346)  (412 346)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (12 11)  (378 347)  (378 347)  routing T_7_21.sp4_h_l_45 <X> T_7_21.sp4_v_t_45
 (32 11)  (398 347)  (398 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (399 347)  (399 347)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.input_2_5
 (34 11)  (400 347)  (400 347)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.input_2_5
 (35 11)  (401 347)  (401 347)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.input_2_5
 (36 11)  (402 347)  (402 347)  LC_5 Logic Functioning bit
 (39 11)  (405 347)  (405 347)  LC_5 Logic Functioning bit
 (41 11)  (407 347)  (407 347)  LC_5 Logic Functioning bit
 (42 11)  (408 347)  (408 347)  LC_5 Logic Functioning bit
 (27 12)  (393 348)  (393 348)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (394 348)  (394 348)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (395 348)  (395 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (398 348)  (398 348)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (401 348)  (401 348)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.input_2_6
 (36 12)  (402 348)  (402 348)  LC_6 Logic Functioning bit
 (39 12)  (405 348)  (405 348)  LC_6 Logic Functioning bit
 (41 12)  (407 348)  (407 348)  LC_6 Logic Functioning bit
 (42 12)  (408 348)  (408 348)  LC_6 Logic Functioning bit
 (44 12)  (410 348)  (410 348)  LC_6 Logic Functioning bit
 (45 12)  (411 348)  (411 348)  LC_6 Logic Functioning bit
 (46 12)  (412 348)  (412 348)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (22 13)  (388 349)  (388 349)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (389 349)  (389 349)  routing T_7_21.sp12_v_t_9 <X> T_7_21.lc_trk_g3_2
 (30 13)  (396 349)  (396 349)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_6/in_1
 (32 13)  (398 349)  (398 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (399 349)  (399 349)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.input_2_6
 (34 13)  (400 349)  (400 349)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.input_2_6
 (36 13)  (402 349)  (402 349)  LC_6 Logic Functioning bit
 (39 13)  (405 349)  (405 349)  LC_6 Logic Functioning bit
 (41 13)  (407 349)  (407 349)  LC_6 Logic Functioning bit
 (42 13)  (408 349)  (408 349)  LC_6 Logic Functioning bit
 (47 13)  (413 349)  (413 349)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (0 14)  (366 350)  (366 350)  routing T_7_21.glb_netwk_6 <X> T_7_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (367 350)  (367 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (383 350)  (383 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (391 350)  (391 350)  routing T_7_21.sp12_v_b_6 <X> T_7_21.lc_trk_g3_6
 (29 14)  (395 350)  (395 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (398 350)  (398 350)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (402 350)  (402 350)  LC_7 Logic Functioning bit
 (39 14)  (405 350)  (405 350)  LC_7 Logic Functioning bit
 (41 14)  (407 350)  (407 350)  LC_7 Logic Functioning bit
 (42 14)  (408 350)  (408 350)  LC_7 Logic Functioning bit
 (44 14)  (410 350)  (410 350)  LC_7 Logic Functioning bit
 (45 14)  (411 350)  (411 350)  LC_7 Logic Functioning bit
 (0 15)  (366 351)  (366 351)  routing T_7_21.glb_netwk_6 <X> T_7_21.wire_logic_cluster/lc_7/s_r
 (9 15)  (375 351)  (375 351)  routing T_7_21.sp4_v_b_10 <X> T_7_21.sp4_v_t_47
 (22 15)  (388 351)  (388 351)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (390 351)  (390 351)  routing T_7_21.sp12_v_b_6 <X> T_7_21.lc_trk_g3_6
 (25 15)  (391 351)  (391 351)  routing T_7_21.sp12_v_b_6 <X> T_7_21.lc_trk_g3_6
 (32 15)  (398 351)  (398 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (399 351)  (399 351)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.input_2_7
 (34 15)  (400 351)  (400 351)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.input_2_7
 (35 15)  (401 351)  (401 351)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.input_2_7
 (36 15)  (402 351)  (402 351)  LC_7 Logic Functioning bit
 (39 15)  (405 351)  (405 351)  LC_7 Logic Functioning bit
 (41 15)  (407 351)  (407 351)  LC_7 Logic Functioning bit
 (42 15)  (408 351)  (408 351)  LC_7 Logic Functioning bit
 (46 15)  (412 351)  (412 351)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_8_21

 (15 0)  (435 336)  (435 336)  routing T_8_21.bot_op_1 <X> T_8_21.lc_trk_g0_1
 (17 0)  (437 336)  (437 336)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (441 336)  (441 336)  routing T_8_21.sp4_v_b_11 <X> T_8_21.lc_trk_g0_3
 (22 0)  (442 336)  (442 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (443 336)  (443 336)  routing T_8_21.sp4_v_b_11 <X> T_8_21.lc_trk_g0_3
 (27 0)  (447 336)  (447 336)  routing T_8_21.lc_trk_g1_2 <X> T_8_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (449 336)  (449 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (452 336)  (452 336)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (455 336)  (455 336)  routing T_8_21.lc_trk_g2_6 <X> T_8_21.input_2_0
 (36 0)  (456 336)  (456 336)  LC_0 Logic Functioning bit
 (39 0)  (459 336)  (459 336)  LC_0 Logic Functioning bit
 (41 0)  (461 336)  (461 336)  LC_0 Logic Functioning bit
 (42 0)  (462 336)  (462 336)  LC_0 Logic Functioning bit
 (44 0)  (464 336)  (464 336)  LC_0 Logic Functioning bit
 (21 1)  (441 337)  (441 337)  routing T_8_21.sp4_v_b_11 <X> T_8_21.lc_trk_g0_3
 (30 1)  (450 337)  (450 337)  routing T_8_21.lc_trk_g1_2 <X> T_8_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (452 337)  (452 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (453 337)  (453 337)  routing T_8_21.lc_trk_g2_6 <X> T_8_21.input_2_0
 (35 1)  (455 337)  (455 337)  routing T_8_21.lc_trk_g2_6 <X> T_8_21.input_2_0
 (36 1)  (456 337)  (456 337)  LC_0 Logic Functioning bit
 (39 1)  (459 337)  (459 337)  LC_0 Logic Functioning bit
 (41 1)  (461 337)  (461 337)  LC_0 Logic Functioning bit
 (42 1)  (462 337)  (462 337)  LC_0 Logic Functioning bit
 (49 1)  (469 337)  (469 337)  Carry_In_Mux bit 

 (51 1)  (471 337)  (471 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (12 2)  (432 338)  (432 338)  routing T_8_21.sp4_v_t_45 <X> T_8_21.sp4_h_l_39
 (32 2)  (452 338)  (452 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (40 2)  (460 338)  (460 338)  LC_1 Logic Functioning bit
 (41 2)  (461 338)  (461 338)  LC_1 Logic Functioning bit
 (42 2)  (462 338)  (462 338)  LC_1 Logic Functioning bit
 (43 2)  (463 338)  (463 338)  LC_1 Logic Functioning bit
 (11 3)  (431 339)  (431 339)  routing T_8_21.sp4_v_t_45 <X> T_8_21.sp4_h_l_39
 (13 3)  (433 339)  (433 339)  routing T_8_21.sp4_v_t_45 <X> T_8_21.sp4_h_l_39
 (40 3)  (460 339)  (460 339)  LC_1 Logic Functioning bit
 (41 3)  (461 339)  (461 339)  LC_1 Logic Functioning bit
 (42 3)  (462 339)  (462 339)  LC_1 Logic Functioning bit
 (43 3)  (463 339)  (463 339)  LC_1 Logic Functioning bit
 (51 3)  (471 339)  (471 339)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (25 4)  (445 340)  (445 340)  routing T_8_21.wire_logic_cluster/lc_2/out <X> T_8_21.lc_trk_g1_2
 (29 4)  (449 340)  (449 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (451 340)  (451 340)  routing T_8_21.lc_trk_g1_6 <X> T_8_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (452 340)  (452 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (454 340)  (454 340)  routing T_8_21.lc_trk_g1_6 <X> T_8_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (456 340)  (456 340)  LC_2 Logic Functioning bit
 (37 4)  (457 340)  (457 340)  LC_2 Logic Functioning bit
 (38 4)  (458 340)  (458 340)  LC_2 Logic Functioning bit
 (39 4)  (459 340)  (459 340)  LC_2 Logic Functioning bit
 (41 4)  (461 340)  (461 340)  LC_2 Logic Functioning bit
 (43 4)  (463 340)  (463 340)  LC_2 Logic Functioning bit
 (22 5)  (442 341)  (442 341)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (450 341)  (450 341)  routing T_8_21.lc_trk_g0_3 <X> T_8_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (451 341)  (451 341)  routing T_8_21.lc_trk_g1_6 <X> T_8_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (456 341)  (456 341)  LC_2 Logic Functioning bit
 (37 5)  (457 341)  (457 341)  LC_2 Logic Functioning bit
 (38 5)  (458 341)  (458 341)  LC_2 Logic Functioning bit
 (39 5)  (459 341)  (459 341)  LC_2 Logic Functioning bit
 (41 5)  (461 341)  (461 341)  LC_2 Logic Functioning bit
 (43 5)  (463 341)  (463 341)  LC_2 Logic Functioning bit
 (22 7)  (442 343)  (442 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (443 343)  (443 343)  routing T_8_21.sp4_v_b_22 <X> T_8_21.lc_trk_g1_6
 (24 7)  (444 343)  (444 343)  routing T_8_21.sp4_v_b_22 <X> T_8_21.lc_trk_g1_6
 (25 10)  (445 346)  (445 346)  routing T_8_21.sp4_h_r_46 <X> T_8_21.lc_trk_g2_6
 (15 11)  (435 347)  (435 347)  routing T_8_21.sp4_v_t_33 <X> T_8_21.lc_trk_g2_4
 (16 11)  (436 347)  (436 347)  routing T_8_21.sp4_v_t_33 <X> T_8_21.lc_trk_g2_4
 (17 11)  (437 347)  (437 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (442 347)  (442 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (443 347)  (443 347)  routing T_8_21.sp4_h_r_46 <X> T_8_21.lc_trk_g2_6
 (24 11)  (444 347)  (444 347)  routing T_8_21.sp4_h_r_46 <X> T_8_21.lc_trk_g2_6
 (25 11)  (445 347)  (445 347)  routing T_8_21.sp4_h_r_46 <X> T_8_21.lc_trk_g2_6
 (15 14)  (435 350)  (435 350)  routing T_8_21.sp4_v_t_32 <X> T_8_21.lc_trk_g3_5
 (16 14)  (436 350)  (436 350)  routing T_8_21.sp4_v_t_32 <X> T_8_21.lc_trk_g3_5
 (17 14)  (437 350)  (437 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (27 14)  (447 350)  (447 350)  routing T_8_21.lc_trk_g3_5 <X> T_8_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (448 350)  (448 350)  routing T_8_21.lc_trk_g3_5 <X> T_8_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (449 350)  (449 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (450 350)  (450 350)  routing T_8_21.lc_trk_g3_5 <X> T_8_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (451 350)  (451 350)  routing T_8_21.lc_trk_g2_4 <X> T_8_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (452 350)  (452 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (453 350)  (453 350)  routing T_8_21.lc_trk_g2_4 <X> T_8_21.wire_logic_cluster/lc_7/in_3
 (37 14)  (457 350)  (457 350)  LC_7 Logic Functioning bit
 (39 14)  (459 350)  (459 350)  LC_7 Logic Functioning bit
 (41 14)  (461 350)  (461 350)  LC_7 Logic Functioning bit
 (43 14)  (463 350)  (463 350)  LC_7 Logic Functioning bit
 (29 15)  (449 351)  (449 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (37 15)  (457 351)  (457 351)  LC_7 Logic Functioning bit
 (39 15)  (459 351)  (459 351)  LC_7 Logic Functioning bit
 (41 15)  (461 351)  (461 351)  LC_7 Logic Functioning bit
 (43 15)  (463 351)  (463 351)  LC_7 Logic Functioning bit


LogicTile_9_21

 (11 6)  (485 342)  (485 342)  routing T_9_21.sp4_v_b_9 <X> T_9_21.sp4_v_t_40
 (13 6)  (487 342)  (487 342)  routing T_9_21.sp4_v_b_9 <X> T_9_21.sp4_v_t_40


IpCon_Tile_25_21

 (36 0)  (1366 336)  (1366 336)  LC_0 Logic Functioning bit
 (37 0)  (1367 336)  (1367 336)  LC_0 Logic Functioning bit
 (42 0)  (1372 336)  (1372 336)  LC_0 Logic Functioning bit
 (43 0)  (1373 336)  (1373 336)  LC_0 Logic Functioning bit
 (50 0)  (1380 336)  (1380 336)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 337)  (1366 337)  LC_0 Logic Functioning bit
 (37 1)  (1367 337)  (1367 337)  LC_0 Logic Functioning bit
 (42 1)  (1372 337)  (1372 337)  LC_0 Logic Functioning bit
 (43 1)  (1373 337)  (1373 337)  LC_0 Logic Functioning bit
 (36 2)  (1366 338)  (1366 338)  LC_1 Logic Functioning bit
 (37 2)  (1367 338)  (1367 338)  LC_1 Logic Functioning bit
 (42 2)  (1372 338)  (1372 338)  LC_1 Logic Functioning bit
 (43 2)  (1373 338)  (1373 338)  LC_1 Logic Functioning bit
 (50 2)  (1380 338)  (1380 338)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 339)  (1366 339)  LC_1 Logic Functioning bit
 (37 3)  (1367 339)  (1367 339)  LC_1 Logic Functioning bit
 (42 3)  (1372 339)  (1372 339)  LC_1 Logic Functioning bit
 (43 3)  (1373 339)  (1373 339)  LC_1 Logic Functioning bit
 (36 4)  (1366 340)  (1366 340)  LC_2 Logic Functioning bit
 (37 4)  (1367 340)  (1367 340)  LC_2 Logic Functioning bit
 (42 4)  (1372 340)  (1372 340)  LC_2 Logic Functioning bit
 (43 4)  (1373 340)  (1373 340)  LC_2 Logic Functioning bit
 (50 4)  (1380 340)  (1380 340)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 341)  (1366 341)  LC_2 Logic Functioning bit
 (37 5)  (1367 341)  (1367 341)  LC_2 Logic Functioning bit
 (42 5)  (1372 341)  (1372 341)  LC_2 Logic Functioning bit
 (43 5)  (1373 341)  (1373 341)  LC_2 Logic Functioning bit
 (36 6)  (1366 342)  (1366 342)  LC_3 Logic Functioning bit
 (37 6)  (1367 342)  (1367 342)  LC_3 Logic Functioning bit
 (42 6)  (1372 342)  (1372 342)  LC_3 Logic Functioning bit
 (43 6)  (1373 342)  (1373 342)  LC_3 Logic Functioning bit
 (50 6)  (1380 342)  (1380 342)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 343)  (1366 343)  LC_3 Logic Functioning bit
 (37 7)  (1367 343)  (1367 343)  LC_3 Logic Functioning bit
 (42 7)  (1372 343)  (1372 343)  LC_3 Logic Functioning bit
 (43 7)  (1373 343)  (1373 343)  LC_3 Logic Functioning bit
 (36 8)  (1366 344)  (1366 344)  LC_4 Logic Functioning bit
 (37 8)  (1367 344)  (1367 344)  LC_4 Logic Functioning bit
 (42 8)  (1372 344)  (1372 344)  LC_4 Logic Functioning bit
 (43 8)  (1373 344)  (1373 344)  LC_4 Logic Functioning bit
 (50 8)  (1380 344)  (1380 344)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 345)  (1366 345)  LC_4 Logic Functioning bit
 (37 9)  (1367 345)  (1367 345)  LC_4 Logic Functioning bit
 (42 9)  (1372 345)  (1372 345)  LC_4 Logic Functioning bit
 (43 9)  (1373 345)  (1373 345)  LC_4 Logic Functioning bit
 (36 10)  (1366 346)  (1366 346)  LC_5 Logic Functioning bit
 (37 10)  (1367 346)  (1367 346)  LC_5 Logic Functioning bit
 (42 10)  (1372 346)  (1372 346)  LC_5 Logic Functioning bit
 (43 10)  (1373 346)  (1373 346)  LC_5 Logic Functioning bit
 (50 10)  (1380 346)  (1380 346)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 347)  (1366 347)  LC_5 Logic Functioning bit
 (37 11)  (1367 347)  (1367 347)  LC_5 Logic Functioning bit
 (42 11)  (1372 347)  (1372 347)  LC_5 Logic Functioning bit
 (43 11)  (1373 347)  (1373 347)  LC_5 Logic Functioning bit
 (36 12)  (1366 348)  (1366 348)  LC_6 Logic Functioning bit
 (37 12)  (1367 348)  (1367 348)  LC_6 Logic Functioning bit
 (42 12)  (1372 348)  (1372 348)  LC_6 Logic Functioning bit
 (43 12)  (1373 348)  (1373 348)  LC_6 Logic Functioning bit
 (50 12)  (1380 348)  (1380 348)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 349)  (1366 349)  LC_6 Logic Functioning bit
 (37 13)  (1367 349)  (1367 349)  LC_6 Logic Functioning bit
 (42 13)  (1372 349)  (1372 349)  LC_6 Logic Functioning bit
 (43 13)  (1373 349)  (1373 349)  LC_6 Logic Functioning bit
 (36 14)  (1366 350)  (1366 350)  LC_7 Logic Functioning bit
 (37 14)  (1367 350)  (1367 350)  LC_7 Logic Functioning bit
 (42 14)  (1372 350)  (1372 350)  LC_7 Logic Functioning bit
 (43 14)  (1373 350)  (1373 350)  LC_7 Logic Functioning bit
 (50 14)  (1380 350)  (1380 350)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 351)  (1366 351)  LC_7 Logic Functioning bit
 (37 15)  (1367 351)  (1367 351)  LC_7 Logic Functioning bit
 (42 15)  (1372 351)  (1372 351)  LC_7 Logic Functioning bit
 (43 15)  (1373 351)  (1373 351)  LC_7 Logic Functioning bit


IpCon_Tile_0_20

 (36 0)  (36 320)  (36 320)  LC_0 Logic Functioning bit
 (37 0)  (37 320)  (37 320)  LC_0 Logic Functioning bit
 (42 0)  (42 320)  (42 320)  LC_0 Logic Functioning bit
 (43 0)  (43 320)  (43 320)  LC_0 Logic Functioning bit
 (50 0)  (50 320)  (50 320)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 321)  (36 321)  LC_0 Logic Functioning bit
 (37 1)  (37 321)  (37 321)  LC_0 Logic Functioning bit
 (42 1)  (42 321)  (42 321)  LC_0 Logic Functioning bit
 (43 1)  (43 321)  (43 321)  LC_0 Logic Functioning bit
 (36 2)  (36 322)  (36 322)  LC_1 Logic Functioning bit
 (37 2)  (37 322)  (37 322)  LC_1 Logic Functioning bit
 (42 2)  (42 322)  (42 322)  LC_1 Logic Functioning bit
 (43 2)  (43 322)  (43 322)  LC_1 Logic Functioning bit
 (50 2)  (50 322)  (50 322)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 323)  (36 323)  LC_1 Logic Functioning bit
 (37 3)  (37 323)  (37 323)  LC_1 Logic Functioning bit
 (42 3)  (42 323)  (42 323)  LC_1 Logic Functioning bit
 (43 3)  (43 323)  (43 323)  LC_1 Logic Functioning bit
 (36 4)  (36 324)  (36 324)  LC_2 Logic Functioning bit
 (37 4)  (37 324)  (37 324)  LC_2 Logic Functioning bit
 (42 4)  (42 324)  (42 324)  LC_2 Logic Functioning bit
 (43 4)  (43 324)  (43 324)  LC_2 Logic Functioning bit
 (50 4)  (50 324)  (50 324)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 325)  (36 325)  LC_2 Logic Functioning bit
 (37 5)  (37 325)  (37 325)  LC_2 Logic Functioning bit
 (42 5)  (42 325)  (42 325)  LC_2 Logic Functioning bit
 (43 5)  (43 325)  (43 325)  LC_2 Logic Functioning bit
 (36 6)  (36 326)  (36 326)  LC_3 Logic Functioning bit
 (37 6)  (37 326)  (37 326)  LC_3 Logic Functioning bit
 (42 6)  (42 326)  (42 326)  LC_3 Logic Functioning bit
 (43 6)  (43 326)  (43 326)  LC_3 Logic Functioning bit
 (50 6)  (50 326)  (50 326)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 327)  (36 327)  LC_3 Logic Functioning bit
 (37 7)  (37 327)  (37 327)  LC_3 Logic Functioning bit
 (42 7)  (42 327)  (42 327)  LC_3 Logic Functioning bit
 (43 7)  (43 327)  (43 327)  LC_3 Logic Functioning bit
 (36 8)  (36 328)  (36 328)  LC_4 Logic Functioning bit
 (37 8)  (37 328)  (37 328)  LC_4 Logic Functioning bit
 (42 8)  (42 328)  (42 328)  LC_4 Logic Functioning bit
 (43 8)  (43 328)  (43 328)  LC_4 Logic Functioning bit
 (50 8)  (50 328)  (50 328)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 329)  (36 329)  LC_4 Logic Functioning bit
 (37 9)  (37 329)  (37 329)  LC_4 Logic Functioning bit
 (42 9)  (42 329)  (42 329)  LC_4 Logic Functioning bit
 (43 9)  (43 329)  (43 329)  LC_4 Logic Functioning bit
 (36 10)  (36 330)  (36 330)  LC_5 Logic Functioning bit
 (37 10)  (37 330)  (37 330)  LC_5 Logic Functioning bit
 (42 10)  (42 330)  (42 330)  LC_5 Logic Functioning bit
 (43 10)  (43 330)  (43 330)  LC_5 Logic Functioning bit
 (50 10)  (50 330)  (50 330)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 331)  (36 331)  LC_5 Logic Functioning bit
 (37 11)  (37 331)  (37 331)  LC_5 Logic Functioning bit
 (42 11)  (42 331)  (42 331)  LC_5 Logic Functioning bit
 (43 11)  (43 331)  (43 331)  LC_5 Logic Functioning bit
 (36 12)  (36 332)  (36 332)  LC_6 Logic Functioning bit
 (37 12)  (37 332)  (37 332)  LC_6 Logic Functioning bit
 (42 12)  (42 332)  (42 332)  LC_6 Logic Functioning bit
 (43 12)  (43 332)  (43 332)  LC_6 Logic Functioning bit
 (50 12)  (50 332)  (50 332)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 333)  (36 333)  LC_6 Logic Functioning bit
 (37 13)  (37 333)  (37 333)  LC_6 Logic Functioning bit
 (42 13)  (42 333)  (42 333)  LC_6 Logic Functioning bit
 (43 13)  (43 333)  (43 333)  LC_6 Logic Functioning bit
 (36 14)  (36 334)  (36 334)  LC_7 Logic Functioning bit
 (37 14)  (37 334)  (37 334)  LC_7 Logic Functioning bit
 (42 14)  (42 334)  (42 334)  LC_7 Logic Functioning bit
 (43 14)  (43 334)  (43 334)  LC_7 Logic Functioning bit
 (50 14)  (50 334)  (50 334)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 335)  (36 335)  LC_7 Logic Functioning bit
 (37 15)  (37 335)  (37 335)  LC_7 Logic Functioning bit
 (42 15)  (42 335)  (42 335)  LC_7 Logic Functioning bit
 (43 15)  (43 335)  (43 335)  LC_7 Logic Functioning bit


LogicTile_1_20

 (14 0)  (68 320)  (68 320)  routing T_1_20.wire_logic_cluster/lc_0/out <X> T_1_20.lc_trk_g0_0
 (26 0)  (80 320)  (80 320)  routing T_1_20.lc_trk_g2_6 <X> T_1_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (81 320)  (81 320)  routing T_1_20.lc_trk_g1_6 <X> T_1_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 320)  (83 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (84 320)  (84 320)  routing T_1_20.lc_trk_g1_6 <X> T_1_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (85 320)  (85 320)  routing T_1_20.lc_trk_g2_5 <X> T_1_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (86 320)  (86 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 320)  (87 320)  routing T_1_20.lc_trk_g2_5 <X> T_1_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (90 320)  (90 320)  LC_0 Logic Functioning bit
 (37 0)  (91 320)  (91 320)  LC_0 Logic Functioning bit
 (38 0)  (92 320)  (92 320)  LC_0 Logic Functioning bit
 (39 0)  (93 320)  (93 320)  LC_0 Logic Functioning bit
 (42 0)  (96 320)  (96 320)  LC_0 Logic Functioning bit
 (43 0)  (97 320)  (97 320)  LC_0 Logic Functioning bit
 (45 0)  (99 320)  (99 320)  LC_0 Logic Functioning bit
 (52 0)  (106 320)  (106 320)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (17 1)  (71 321)  (71 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (80 321)  (80 321)  routing T_1_20.lc_trk_g2_6 <X> T_1_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (82 321)  (82 321)  routing T_1_20.lc_trk_g2_6 <X> T_1_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (83 321)  (83 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (84 321)  (84 321)  routing T_1_20.lc_trk_g1_6 <X> T_1_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (86 321)  (86 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (91 321)  (91 321)  LC_0 Logic Functioning bit
 (39 1)  (93 321)  (93 321)  LC_0 Logic Functioning bit
 (42 1)  (96 321)  (96 321)  LC_0 Logic Functioning bit
 (43 1)  (97 321)  (97 321)  LC_0 Logic Functioning bit
 (46 1)  (100 321)  (100 321)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (54 322)  (54 322)  routing T_1_20.glb_netwk_7 <X> T_1_20.wire_logic_cluster/lc_7/clk
 (1 2)  (55 322)  (55 322)  routing T_1_20.glb_netwk_7 <X> T_1_20.wire_logic_cluster/lc_7/clk
 (2 2)  (56 322)  (56 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (79 322)  (79 322)  routing T_1_20.sp4_v_t_3 <X> T_1_20.lc_trk_g0_6
 (26 2)  (80 322)  (80 322)  routing T_1_20.lc_trk_g1_6 <X> T_1_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (81 322)  (81 322)  routing T_1_20.lc_trk_g3_5 <X> T_1_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (82 322)  (82 322)  routing T_1_20.lc_trk_g3_5 <X> T_1_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (83 322)  (83 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (84 322)  (84 322)  routing T_1_20.lc_trk_g3_5 <X> T_1_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (86 322)  (86 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (88 322)  (88 322)  routing T_1_20.lc_trk_g1_1 <X> T_1_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (89 322)  (89 322)  routing T_1_20.lc_trk_g2_5 <X> T_1_20.input_2_1
 (36 2)  (90 322)  (90 322)  LC_1 Logic Functioning bit
 (37 2)  (91 322)  (91 322)  LC_1 Logic Functioning bit
 (38 2)  (92 322)  (92 322)  LC_1 Logic Functioning bit
 (39 2)  (93 322)  (93 322)  LC_1 Logic Functioning bit
 (42 2)  (96 322)  (96 322)  LC_1 Logic Functioning bit
 (43 2)  (97 322)  (97 322)  LC_1 Logic Functioning bit
 (45 2)  (99 322)  (99 322)  LC_1 Logic Functioning bit
 (52 2)  (106 322)  (106 322)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (54 323)  (54 323)  routing T_1_20.glb_netwk_7 <X> T_1_20.wire_logic_cluster/lc_7/clk
 (16 3)  (70 323)  (70 323)  routing T_1_20.sp12_h_r_12 <X> T_1_20.lc_trk_g0_4
 (17 3)  (71 323)  (71 323)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (22 3)  (76 323)  (76 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (77 323)  (77 323)  routing T_1_20.sp4_v_t_3 <X> T_1_20.lc_trk_g0_6
 (25 3)  (79 323)  (79 323)  routing T_1_20.sp4_v_t_3 <X> T_1_20.lc_trk_g0_6
 (26 3)  (80 323)  (80 323)  routing T_1_20.lc_trk_g1_6 <X> T_1_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (81 323)  (81 323)  routing T_1_20.lc_trk_g1_6 <X> T_1_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (83 323)  (83 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (86 323)  (86 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (87 323)  (87 323)  routing T_1_20.lc_trk_g2_5 <X> T_1_20.input_2_1
 (36 3)  (90 323)  (90 323)  LC_1 Logic Functioning bit
 (38 3)  (92 323)  (92 323)  LC_1 Logic Functioning bit
 (39 3)  (93 323)  (93 323)  LC_1 Logic Functioning bit
 (43 3)  (97 323)  (97 323)  LC_1 Logic Functioning bit
 (51 3)  (105 323)  (105 323)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (17 4)  (71 324)  (71 324)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (72 324)  (72 324)  routing T_1_20.wire_logic_cluster/lc_1/out <X> T_1_20.lc_trk_g1_1
 (17 6)  (71 326)  (71 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (72 326)  (72 326)  routing T_1_20.wire_logic_cluster/lc_5/out <X> T_1_20.lc_trk_g1_5
 (25 6)  (79 326)  (79 326)  routing T_1_20.sp4_h_l_11 <X> T_1_20.lc_trk_g1_6
 (22 7)  (76 327)  (76 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (77 327)  (77 327)  routing T_1_20.sp4_h_l_11 <X> T_1_20.lc_trk_g1_6
 (24 7)  (78 327)  (78 327)  routing T_1_20.sp4_h_l_11 <X> T_1_20.lc_trk_g1_6
 (25 7)  (79 327)  (79 327)  routing T_1_20.sp4_h_l_11 <X> T_1_20.lc_trk_g1_6
 (27 8)  (81 328)  (81 328)  routing T_1_20.lc_trk_g1_6 <X> T_1_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (83 328)  (83 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (84 328)  (84 328)  routing T_1_20.lc_trk_g1_6 <X> T_1_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (85 328)  (85 328)  routing T_1_20.lc_trk_g2_5 <X> T_1_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (86 328)  (86 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (87 328)  (87 328)  routing T_1_20.lc_trk_g2_5 <X> T_1_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (90 328)  (90 328)  LC_4 Logic Functioning bit
 (37 8)  (91 328)  (91 328)  LC_4 Logic Functioning bit
 (38 8)  (92 328)  (92 328)  LC_4 Logic Functioning bit
 (39 8)  (93 328)  (93 328)  LC_4 Logic Functioning bit
 (42 8)  (96 328)  (96 328)  LC_4 Logic Functioning bit
 (43 8)  (97 328)  (97 328)  LC_4 Logic Functioning bit
 (45 8)  (99 328)  (99 328)  LC_4 Logic Functioning bit
 (51 8)  (105 328)  (105 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (17 9)  (71 329)  (71 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (28 9)  (82 329)  (82 329)  routing T_1_20.lc_trk_g2_0 <X> T_1_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (83 329)  (83 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (84 329)  (84 329)  routing T_1_20.lc_trk_g1_6 <X> T_1_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (86 329)  (86 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (87 329)  (87 329)  routing T_1_20.lc_trk_g3_1 <X> T_1_20.input_2_4
 (34 9)  (88 329)  (88 329)  routing T_1_20.lc_trk_g3_1 <X> T_1_20.input_2_4
 (37 9)  (91 329)  (91 329)  LC_4 Logic Functioning bit
 (39 9)  (93 329)  (93 329)  LC_4 Logic Functioning bit
 (42 9)  (96 329)  (96 329)  LC_4 Logic Functioning bit
 (43 9)  (97 329)  (97 329)  LC_4 Logic Functioning bit
 (53 9)  (107 329)  (107 329)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (17 10)  (71 330)  (71 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (80 330)  (80 330)  routing T_1_20.lc_trk_g1_6 <X> T_1_20.wire_logic_cluster/lc_5/in_0
 (29 10)  (83 330)  (83 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (84 330)  (84 330)  routing T_1_20.lc_trk_g0_6 <X> T_1_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (85 330)  (85 330)  routing T_1_20.lc_trk_g1_5 <X> T_1_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (86 330)  (86 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (88 330)  (88 330)  routing T_1_20.lc_trk_g1_5 <X> T_1_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (89 330)  (89 330)  routing T_1_20.lc_trk_g2_5 <X> T_1_20.input_2_5
 (36 10)  (90 330)  (90 330)  LC_5 Logic Functioning bit
 (37 10)  (91 330)  (91 330)  LC_5 Logic Functioning bit
 (38 10)  (92 330)  (92 330)  LC_5 Logic Functioning bit
 (39 10)  (93 330)  (93 330)  LC_5 Logic Functioning bit
 (42 10)  (96 330)  (96 330)  LC_5 Logic Functioning bit
 (43 10)  (97 330)  (97 330)  LC_5 Logic Functioning bit
 (45 10)  (99 330)  (99 330)  LC_5 Logic Functioning bit
 (51 10)  (105 330)  (105 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (8 11)  (62 331)  (62 331)  routing T_1_20.sp4_h_r_1 <X> T_1_20.sp4_v_t_42
 (9 11)  (63 331)  (63 331)  routing T_1_20.sp4_h_r_1 <X> T_1_20.sp4_v_t_42
 (10 11)  (64 331)  (64 331)  routing T_1_20.sp4_h_r_1 <X> T_1_20.sp4_v_t_42
 (17 11)  (71 331)  (71 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (72 331)  (72 331)  routing T_1_20.sp4_r_v_b_37 <X> T_1_20.lc_trk_g2_5
 (22 11)  (76 331)  (76 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (80 331)  (80 331)  routing T_1_20.lc_trk_g1_6 <X> T_1_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (81 331)  (81 331)  routing T_1_20.lc_trk_g1_6 <X> T_1_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (83 331)  (83 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (84 331)  (84 331)  routing T_1_20.lc_trk_g0_6 <X> T_1_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (86 331)  (86 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (87 331)  (87 331)  routing T_1_20.lc_trk_g2_5 <X> T_1_20.input_2_5
 (36 11)  (90 331)  (90 331)  LC_5 Logic Functioning bit
 (38 11)  (92 331)  (92 331)  LC_5 Logic Functioning bit
 (39 11)  (93 331)  (93 331)  LC_5 Logic Functioning bit
 (43 11)  (97 331)  (97 331)  LC_5 Logic Functioning bit
 (17 12)  (71 332)  (71 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (72 333)  (72 333)  routing T_1_20.sp4_r_v_b_41 <X> T_1_20.lc_trk_g3_1
 (1 14)  (55 334)  (55 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (69 334)  (69 334)  routing T_1_20.sp4_h_l_24 <X> T_1_20.lc_trk_g3_5
 (16 14)  (70 334)  (70 334)  routing T_1_20.sp4_h_l_24 <X> T_1_20.lc_trk_g3_5
 (17 14)  (71 334)  (71 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (72 334)  (72 334)  routing T_1_20.sp4_h_l_24 <X> T_1_20.lc_trk_g3_5
 (21 14)  (75 334)  (75 334)  routing T_1_20.wire_logic_cluster/lc_7/out <X> T_1_20.lc_trk_g3_7
 (22 14)  (76 334)  (76 334)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (80 334)  (80 334)  routing T_1_20.lc_trk_g2_5 <X> T_1_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (81 334)  (81 334)  routing T_1_20.lc_trk_g3_7 <X> T_1_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (82 334)  (82 334)  routing T_1_20.lc_trk_g3_7 <X> T_1_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (83 334)  (83 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (84 334)  (84 334)  routing T_1_20.lc_trk_g3_7 <X> T_1_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (85 334)  (85 334)  routing T_1_20.lc_trk_g2_4 <X> T_1_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (86 334)  (86 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (87 334)  (87 334)  routing T_1_20.lc_trk_g2_4 <X> T_1_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (89 334)  (89 334)  routing T_1_20.lc_trk_g1_6 <X> T_1_20.input_2_7
 (36 14)  (90 334)  (90 334)  LC_7 Logic Functioning bit
 (38 14)  (92 334)  (92 334)  LC_7 Logic Functioning bit
 (41 14)  (95 334)  (95 334)  LC_7 Logic Functioning bit
 (45 14)  (99 334)  (99 334)  LC_7 Logic Functioning bit
 (51 14)  (105 334)  (105 334)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (1 15)  (55 335)  (55 335)  routing T_1_20.lc_trk_g0_4 <X> T_1_20.wire_logic_cluster/lc_7/s_r
 (28 15)  (82 335)  (82 335)  routing T_1_20.lc_trk_g2_5 <X> T_1_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (83 335)  (83 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (84 335)  (84 335)  routing T_1_20.lc_trk_g3_7 <X> T_1_20.wire_logic_cluster/lc_7/in_1
 (32 15)  (86 335)  (86 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (88 335)  (88 335)  routing T_1_20.lc_trk_g1_6 <X> T_1_20.input_2_7
 (35 15)  (89 335)  (89 335)  routing T_1_20.lc_trk_g1_6 <X> T_1_20.input_2_7
 (36 15)  (90 335)  (90 335)  LC_7 Logic Functioning bit
 (37 15)  (91 335)  (91 335)  LC_7 Logic Functioning bit
 (38 15)  (92 335)  (92 335)  LC_7 Logic Functioning bit
 (39 15)  (93 335)  (93 335)  LC_7 Logic Functioning bit
 (40 15)  (94 335)  (94 335)  LC_7 Logic Functioning bit
 (41 15)  (95 335)  (95 335)  LC_7 Logic Functioning bit
 (43 15)  (97 335)  (97 335)  LC_7 Logic Functioning bit


LogicTile_2_20

 (15 0)  (123 320)  (123 320)  routing T_2_20.bot_op_1 <X> T_2_20.lc_trk_g0_1
 (17 0)  (125 320)  (125 320)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (26 0)  (134 320)  (134 320)  routing T_2_20.lc_trk_g0_6 <X> T_2_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (135 320)  (135 320)  routing T_2_20.lc_trk_g1_4 <X> T_2_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 320)  (137 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (138 320)  (138 320)  routing T_2_20.lc_trk_g1_4 <X> T_2_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (139 320)  (139 320)  routing T_2_20.lc_trk_g1_6 <X> T_2_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (140 320)  (140 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (142 320)  (142 320)  routing T_2_20.lc_trk_g1_6 <X> T_2_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (143 320)  (143 320)  routing T_2_20.lc_trk_g1_5 <X> T_2_20.input_2_0
 (40 0)  (148 320)  (148 320)  LC_0 Logic Functioning bit
 (15 1)  (123 321)  (123 321)  routing T_2_20.bot_op_0 <X> T_2_20.lc_trk_g0_0
 (17 1)  (125 321)  (125 321)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (130 321)  (130 321)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (132 321)  (132 321)  routing T_2_20.bot_op_2 <X> T_2_20.lc_trk_g0_2
 (26 1)  (134 321)  (134 321)  routing T_2_20.lc_trk_g0_6 <X> T_2_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (137 321)  (137 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (139 321)  (139 321)  routing T_2_20.lc_trk_g1_6 <X> T_2_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (140 321)  (140 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (142 321)  (142 321)  routing T_2_20.lc_trk_g1_5 <X> T_2_20.input_2_0
 (0 2)  (108 322)  (108 322)  routing T_2_20.glb_netwk_7 <X> T_2_20.wire_logic_cluster/lc_7/clk
 (1 2)  (109 322)  (109 322)  routing T_2_20.glb_netwk_7 <X> T_2_20.wire_logic_cluster/lc_7/clk
 (2 2)  (110 322)  (110 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (5 2)  (113 322)  (113 322)  routing T_2_20.sp4_v_b_0 <X> T_2_20.sp4_h_l_37
 (11 2)  (119 322)  (119 322)  routing T_2_20.sp4_h_r_8 <X> T_2_20.sp4_v_t_39
 (13 2)  (121 322)  (121 322)  routing T_2_20.sp4_h_r_8 <X> T_2_20.sp4_v_t_39
 (21 2)  (129 322)  (129 322)  routing T_2_20.sp4_v_b_7 <X> T_2_20.lc_trk_g0_7
 (22 2)  (130 322)  (130 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (131 322)  (131 322)  routing T_2_20.sp4_v_b_7 <X> T_2_20.lc_trk_g0_7
 (29 2)  (137 322)  (137 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (140 322)  (140 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (141 322)  (141 322)  routing T_2_20.lc_trk_g3_3 <X> T_2_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (142 322)  (142 322)  routing T_2_20.lc_trk_g3_3 <X> T_2_20.wire_logic_cluster/lc_1/in_3
 (37 2)  (145 322)  (145 322)  LC_1 Logic Functioning bit
 (50 2)  (158 322)  (158 322)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (161 322)  (161 322)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (108 323)  (108 323)  routing T_2_20.glb_netwk_7 <X> T_2_20.wire_logic_cluster/lc_7/clk
 (8 3)  (116 323)  (116 323)  routing T_2_20.sp4_v_b_10 <X> T_2_20.sp4_v_t_36
 (10 3)  (118 323)  (118 323)  routing T_2_20.sp4_v_b_10 <X> T_2_20.sp4_v_t_36
 (12 3)  (120 323)  (120 323)  routing T_2_20.sp4_h_r_8 <X> T_2_20.sp4_v_t_39
 (22 3)  (130 323)  (130 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (131 323)  (131 323)  routing T_2_20.sp4_v_b_22 <X> T_2_20.lc_trk_g0_6
 (24 3)  (132 323)  (132 323)  routing T_2_20.sp4_v_b_22 <X> T_2_20.lc_trk_g0_6
 (29 3)  (137 323)  (137 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (139 323)  (139 323)  routing T_2_20.lc_trk_g3_3 <X> T_2_20.wire_logic_cluster/lc_1/in_3
 (0 4)  (108 324)  (108 324)  routing T_2_20.lc_trk_g2_2 <X> T_2_20.wire_logic_cluster/lc_7/cen
 (1 4)  (109 324)  (109 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (22 4)  (130 324)  (130 324)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (132 324)  (132 324)  routing T_2_20.bot_op_3 <X> T_2_20.lc_trk_g1_3
 (26 4)  (134 324)  (134 324)  routing T_2_20.lc_trk_g1_7 <X> T_2_20.wire_logic_cluster/lc_2/in_0
 (29 4)  (137 324)  (137 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (138 324)  (138 324)  routing T_2_20.lc_trk_g0_7 <X> T_2_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (139 324)  (139 324)  routing T_2_20.lc_trk_g2_5 <X> T_2_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (140 324)  (140 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (141 324)  (141 324)  routing T_2_20.lc_trk_g2_5 <X> T_2_20.wire_logic_cluster/lc_2/in_3
 (37 4)  (145 324)  (145 324)  LC_2 Logic Functioning bit
 (50 4)  (158 324)  (158 324)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (109 325)  (109 325)  routing T_2_20.lc_trk_g2_2 <X> T_2_20.wire_logic_cluster/lc_7/cen
 (22 5)  (130 325)  (130 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (131 325)  (131 325)  routing T_2_20.sp4_v_b_18 <X> T_2_20.lc_trk_g1_2
 (24 5)  (132 325)  (132 325)  routing T_2_20.sp4_v_b_18 <X> T_2_20.lc_trk_g1_2
 (26 5)  (134 325)  (134 325)  routing T_2_20.lc_trk_g1_7 <X> T_2_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (135 325)  (135 325)  routing T_2_20.lc_trk_g1_7 <X> T_2_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (137 325)  (137 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (138 325)  (138 325)  routing T_2_20.lc_trk_g0_7 <X> T_2_20.wire_logic_cluster/lc_2/in_1
 (37 5)  (145 325)  (145 325)  LC_2 Logic Functioning bit
 (39 5)  (147 325)  (147 325)  LC_2 Logic Functioning bit
 (40 5)  (148 325)  (148 325)  LC_2 Logic Functioning bit
 (42 5)  (150 325)  (150 325)  LC_2 Logic Functioning bit
 (15 6)  (123 326)  (123 326)  routing T_2_20.bot_op_5 <X> T_2_20.lc_trk_g1_5
 (17 6)  (125 326)  (125 326)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (130 326)  (130 326)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (132 326)  (132 326)  routing T_2_20.bot_op_7 <X> T_2_20.lc_trk_g1_7
 (29 6)  (137 326)  (137 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (140 326)  (140 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (142 326)  (142 326)  routing T_2_20.lc_trk_g1_3 <X> T_2_20.wire_logic_cluster/lc_3/in_3
 (40 6)  (148 326)  (148 326)  LC_3 Logic Functioning bit
 (42 6)  (150 326)  (150 326)  LC_3 Logic Functioning bit
 (15 7)  (123 327)  (123 327)  routing T_2_20.bot_op_4 <X> T_2_20.lc_trk_g1_4
 (17 7)  (125 327)  (125 327)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (130 327)  (130 327)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (132 327)  (132 327)  routing T_2_20.bot_op_6 <X> T_2_20.lc_trk_g1_6
 (30 7)  (138 327)  (138 327)  routing T_2_20.lc_trk_g0_2 <X> T_2_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (139 327)  (139 327)  routing T_2_20.lc_trk_g1_3 <X> T_2_20.wire_logic_cluster/lc_3/in_3
 (40 7)  (148 327)  (148 327)  LC_3 Logic Functioning bit
 (42 7)  (150 327)  (150 327)  LC_3 Logic Functioning bit
 (17 8)  (125 328)  (125 328)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (126 328)  (126 328)  routing T_2_20.wire_logic_cluster/lc_1/out <X> T_2_20.lc_trk_g2_1
 (22 9)  (130 329)  (130 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (13 10)  (121 330)  (121 330)  routing T_2_20.sp4_h_r_8 <X> T_2_20.sp4_v_t_45
 (14 10)  (122 330)  (122 330)  routing T_2_20.rgt_op_4 <X> T_2_20.lc_trk_g2_4
 (17 10)  (125 330)  (125 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (12 11)  (120 331)  (120 331)  routing T_2_20.sp4_h_r_8 <X> T_2_20.sp4_v_t_45
 (15 11)  (123 331)  (123 331)  routing T_2_20.rgt_op_4 <X> T_2_20.lc_trk_g2_4
 (17 11)  (125 331)  (125 331)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (17 12)  (125 332)  (125 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (126 332)  (126 332)  routing T_2_20.wire_logic_cluster/lc_1/out <X> T_2_20.lc_trk_g3_1
 (21 12)  (129 332)  (129 332)  routing T_2_20.wire_logic_cluster/lc_3/out <X> T_2_20.lc_trk_g3_3
 (22 12)  (130 332)  (130 332)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (28 12)  (136 332)  (136 332)  routing T_2_20.lc_trk_g2_1 <X> T_2_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (137 332)  (137 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (140 332)  (140 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (141 332)  (141 332)  routing T_2_20.lc_trk_g3_0 <X> T_2_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (142 332)  (142 332)  routing T_2_20.lc_trk_g3_0 <X> T_2_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (143 332)  (143 332)  routing T_2_20.lc_trk_g1_7 <X> T_2_20.input_2_6
 (36 12)  (144 332)  (144 332)  LC_6 Logic Functioning bit
 (37 12)  (145 332)  (145 332)  LC_6 Logic Functioning bit
 (38 12)  (146 332)  (146 332)  LC_6 Logic Functioning bit
 (39 12)  (147 332)  (147 332)  LC_6 Logic Functioning bit
 (40 12)  (148 332)  (148 332)  LC_6 Logic Functioning bit
 (45 12)  (153 332)  (153 332)  LC_6 Logic Functioning bit
 (16 13)  (124 333)  (124 333)  routing T_2_20.sp12_v_b_8 <X> T_2_20.lc_trk_g3_0
 (17 13)  (125 333)  (125 333)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (32 13)  (140 333)  (140 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (142 333)  (142 333)  routing T_2_20.lc_trk_g1_7 <X> T_2_20.input_2_6
 (35 13)  (143 333)  (143 333)  routing T_2_20.lc_trk_g1_7 <X> T_2_20.input_2_6
 (36 13)  (144 333)  (144 333)  LC_6 Logic Functioning bit
 (37 13)  (145 333)  (145 333)  LC_6 Logic Functioning bit
 (38 13)  (146 333)  (146 333)  LC_6 Logic Functioning bit
 (39 13)  (147 333)  (147 333)  LC_6 Logic Functioning bit
 (40 13)  (148 333)  (148 333)  LC_6 Logic Functioning bit
 (46 13)  (154 333)  (154 333)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (108 334)  (108 334)  routing T_2_20.lc_trk_g2_4 <X> T_2_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (109 334)  (109 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (27 14)  (135 334)  (135 334)  routing T_2_20.lc_trk_g1_7 <X> T_2_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 334)  (137 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (138 334)  (138 334)  routing T_2_20.lc_trk_g1_7 <X> T_2_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (140 334)  (140 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (141 334)  (141 334)  routing T_2_20.lc_trk_g3_1 <X> T_2_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (142 334)  (142 334)  routing T_2_20.lc_trk_g3_1 <X> T_2_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (144 334)  (144 334)  LC_7 Logic Functioning bit
 (38 14)  (146 334)  (146 334)  LC_7 Logic Functioning bit
 (41 14)  (149 334)  (149 334)  LC_7 Logic Functioning bit
 (43 14)  (151 334)  (151 334)  LC_7 Logic Functioning bit
 (45 14)  (153 334)  (153 334)  LC_7 Logic Functioning bit
 (51 14)  (159 334)  (159 334)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (1 15)  (109 335)  (109 335)  routing T_2_20.lc_trk_g2_4 <X> T_2_20.wire_logic_cluster/lc_7/s_r
 (26 15)  (134 335)  (134 335)  routing T_2_20.lc_trk_g1_2 <X> T_2_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (135 335)  (135 335)  routing T_2_20.lc_trk_g1_2 <X> T_2_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (137 335)  (137 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (138 335)  (138 335)  routing T_2_20.lc_trk_g1_7 <X> T_2_20.wire_logic_cluster/lc_7/in_1
 (32 15)  (140 335)  (140 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (141 335)  (141 335)  routing T_2_20.lc_trk_g3_0 <X> T_2_20.input_2_7
 (34 15)  (142 335)  (142 335)  routing T_2_20.lc_trk_g3_0 <X> T_2_20.input_2_7
 (39 15)  (147 335)  (147 335)  LC_7 Logic Functioning bit
 (51 15)  (159 335)  (159 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_3_20

 (22 0)  (184 320)  (184 320)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (186 320)  (186 320)  routing T_3_20.bot_op_3 <X> T_3_20.lc_trk_g0_3
 (11 2)  (173 322)  (173 322)  routing T_3_20.sp4_v_b_6 <X> T_3_20.sp4_v_t_39
 (13 2)  (175 322)  (175 322)  routing T_3_20.sp4_v_b_6 <X> T_3_20.sp4_v_t_39
 (14 2)  (176 322)  (176 322)  routing T_3_20.bnr_op_4 <X> T_3_20.lc_trk_g0_4
 (15 2)  (177 322)  (177 322)  routing T_3_20.sp4_v_b_21 <X> T_3_20.lc_trk_g0_5
 (16 2)  (178 322)  (178 322)  routing T_3_20.sp4_v_b_21 <X> T_3_20.lc_trk_g0_5
 (17 2)  (179 322)  (179 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (25 2)  (187 322)  (187 322)  routing T_3_20.sp4_v_b_6 <X> T_3_20.lc_trk_g0_6
 (26 2)  (188 322)  (188 322)  routing T_3_20.lc_trk_g0_5 <X> T_3_20.wire_logic_cluster/lc_1/in_0
 (29 2)  (191 322)  (191 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (192 322)  (192 322)  routing T_3_20.lc_trk_g0_4 <X> T_3_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (193 322)  (193 322)  routing T_3_20.lc_trk_g0_6 <X> T_3_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (194 322)  (194 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (198 322)  (198 322)  LC_1 Logic Functioning bit
 (14 3)  (176 323)  (176 323)  routing T_3_20.bnr_op_4 <X> T_3_20.lc_trk_g0_4
 (17 3)  (179 323)  (179 323)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (184 323)  (184 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (185 323)  (185 323)  routing T_3_20.sp4_v_b_6 <X> T_3_20.lc_trk_g0_6
 (29 3)  (191 323)  (191 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (193 323)  (193 323)  routing T_3_20.lc_trk_g0_6 <X> T_3_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (194 323)  (194 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (196 323)  (196 323)  routing T_3_20.lc_trk_g1_2 <X> T_3_20.input_2_1
 (35 3)  (197 323)  (197 323)  routing T_3_20.lc_trk_g1_2 <X> T_3_20.input_2_1
 (15 4)  (177 324)  (177 324)  routing T_3_20.lft_op_1 <X> T_3_20.lc_trk_g1_1
 (17 4)  (179 324)  (179 324)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (180 324)  (180 324)  routing T_3_20.lft_op_1 <X> T_3_20.lc_trk_g1_1
 (27 4)  (189 324)  (189 324)  routing T_3_20.lc_trk_g1_4 <X> T_3_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 324)  (191 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (192 324)  (192 324)  routing T_3_20.lc_trk_g1_4 <X> T_3_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (194 324)  (194 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (43 4)  (205 324)  (205 324)  LC_2 Logic Functioning bit
 (50 4)  (212 324)  (212 324)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (184 325)  (184 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (185 325)  (185 325)  routing T_3_20.sp4_v_b_18 <X> T_3_20.lc_trk_g1_2
 (24 5)  (186 325)  (186 325)  routing T_3_20.sp4_v_b_18 <X> T_3_20.lc_trk_g1_2
 (27 5)  (189 325)  (189 325)  routing T_3_20.lc_trk_g1_1 <X> T_3_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (191 325)  (191 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (193 325)  (193 325)  routing T_3_20.lc_trk_g0_3 <X> T_3_20.wire_logic_cluster/lc_2/in_3
 (26 6)  (188 326)  (188 326)  routing T_3_20.lc_trk_g2_7 <X> T_3_20.wire_logic_cluster/lc_3/in_0
 (29 6)  (191 326)  (191 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (192 326)  (192 326)  routing T_3_20.lc_trk_g0_4 <X> T_3_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (194 326)  (194 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (195 326)  (195 326)  routing T_3_20.lc_trk_g2_2 <X> T_3_20.wire_logic_cluster/lc_3/in_3
 (40 6)  (202 326)  (202 326)  LC_3 Logic Functioning bit
 (50 6)  (212 326)  (212 326)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (177 327)  (177 327)  routing T_3_20.bot_op_4 <X> T_3_20.lc_trk_g1_4
 (17 7)  (179 327)  (179 327)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (184 327)  (184 327)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (186 327)  (186 327)  routing T_3_20.bot_op_6 <X> T_3_20.lc_trk_g1_6
 (26 7)  (188 327)  (188 327)  routing T_3_20.lc_trk_g2_7 <X> T_3_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (190 327)  (190 327)  routing T_3_20.lc_trk_g2_7 <X> T_3_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (191 327)  (191 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (193 327)  (193 327)  routing T_3_20.lc_trk_g2_2 <X> T_3_20.wire_logic_cluster/lc_3/in_3
 (40 7)  (202 327)  (202 327)  LC_3 Logic Functioning bit
 (41 7)  (203 327)  (203 327)  LC_3 Logic Functioning bit
 (29 8)  (191 328)  (191 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (192 328)  (192 328)  routing T_3_20.lc_trk_g0_5 <X> T_3_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (193 328)  (193 328)  routing T_3_20.lc_trk_g1_6 <X> T_3_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (194 328)  (194 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (196 328)  (196 328)  routing T_3_20.lc_trk_g1_6 <X> T_3_20.wire_logic_cluster/lc_4/in_3
 (38 8)  (200 328)  (200 328)  LC_4 Logic Functioning bit
 (39 8)  (201 328)  (201 328)  LC_4 Logic Functioning bit
 (40 8)  (202 328)  (202 328)  LC_4 Logic Functioning bit
 (41 8)  (203 328)  (203 328)  LC_4 Logic Functioning bit
 (48 8)  (210 328)  (210 328)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (212 328)  (212 328)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (213 328)  (213 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (214 328)  (214 328)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (22 9)  (184 329)  (184 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (27 9)  (189 329)  (189 329)  routing T_3_20.lc_trk_g1_1 <X> T_3_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (191 329)  (191 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (193 329)  (193 329)  routing T_3_20.lc_trk_g1_6 <X> T_3_20.wire_logic_cluster/lc_4/in_3
 (37 9)  (199 329)  (199 329)  LC_4 Logic Functioning bit
 (38 9)  (200 329)  (200 329)  LC_4 Logic Functioning bit
 (39 9)  (201 329)  (201 329)  LC_4 Logic Functioning bit
 (40 9)  (202 329)  (202 329)  LC_4 Logic Functioning bit
 (41 9)  (203 329)  (203 329)  LC_4 Logic Functioning bit
 (4 10)  (166 330)  (166 330)  routing T_3_20.sp4_v_b_10 <X> T_3_20.sp4_v_t_43
 (6 10)  (168 330)  (168 330)  routing T_3_20.sp4_v_b_10 <X> T_3_20.sp4_v_t_43
 (13 10)  (175 330)  (175 330)  routing T_3_20.sp4_v_b_8 <X> T_3_20.sp4_v_t_45
 (21 10)  (183 330)  (183 330)  routing T_3_20.bnl_op_7 <X> T_3_20.lc_trk_g2_7
 (22 10)  (184 330)  (184 330)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (31 10)  (193 330)  (193 330)  routing T_3_20.lc_trk_g0_4 <X> T_3_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (194 330)  (194 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (198 330)  (198 330)  LC_5 Logic Functioning bit
 (37 10)  (199 330)  (199 330)  LC_5 Logic Functioning bit
 (38 10)  (200 330)  (200 330)  LC_5 Logic Functioning bit
 (39 10)  (201 330)  (201 330)  LC_5 Logic Functioning bit
 (42 10)  (204 330)  (204 330)  LC_5 Logic Functioning bit
 (43 10)  (205 330)  (205 330)  LC_5 Logic Functioning bit
 (50 10)  (212 330)  (212 330)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (170 331)  (170 331)  routing T_3_20.sp4_v_b_4 <X> T_3_20.sp4_v_t_42
 (10 11)  (172 331)  (172 331)  routing T_3_20.sp4_v_b_4 <X> T_3_20.sp4_v_t_42
 (21 11)  (183 331)  (183 331)  routing T_3_20.bnl_op_7 <X> T_3_20.lc_trk_g2_7
 (36 11)  (198 331)  (198 331)  LC_5 Logic Functioning bit
 (37 11)  (199 331)  (199 331)  LC_5 Logic Functioning bit
 (38 11)  (200 331)  (200 331)  LC_5 Logic Functioning bit
 (39 11)  (201 331)  (201 331)  LC_5 Logic Functioning bit
 (42 11)  (204 331)  (204 331)  LC_5 Logic Functioning bit
 (43 11)  (205 331)  (205 331)  LC_5 Logic Functioning bit
 (48 11)  (210 331)  (210 331)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (11 14)  (173 334)  (173 334)  routing T_3_20.sp4_v_b_3 <X> T_3_20.sp4_v_t_46
 (13 14)  (175 334)  (175 334)  routing T_3_20.sp4_v_b_3 <X> T_3_20.sp4_v_t_46
 (9 15)  (171 335)  (171 335)  routing T_3_20.sp4_v_b_2 <X> T_3_20.sp4_v_t_47
 (10 15)  (172 335)  (172 335)  routing T_3_20.sp4_v_b_2 <X> T_3_20.sp4_v_t_47


LogicTile_4_20

 (31 0)  (247 320)  (247 320)  routing T_4_20.lc_trk_g1_4 <X> T_4_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (248 320)  (248 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (250 320)  (250 320)  routing T_4_20.lc_trk_g1_4 <X> T_4_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (252 320)  (252 320)  LC_0 Logic Functioning bit
 (37 0)  (253 320)  (253 320)  LC_0 Logic Functioning bit
 (38 0)  (254 320)  (254 320)  LC_0 Logic Functioning bit
 (39 0)  (255 320)  (255 320)  LC_0 Logic Functioning bit
 (45 0)  (261 320)  (261 320)  LC_0 Logic Functioning bit
 (52 0)  (268 320)  (268 320)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (238 321)  (238 321)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (240 321)  (240 321)  routing T_4_20.bot_op_2 <X> T_4_20.lc_trk_g0_2
 (36 1)  (252 321)  (252 321)  LC_0 Logic Functioning bit
 (37 1)  (253 321)  (253 321)  LC_0 Logic Functioning bit
 (38 1)  (254 321)  (254 321)  LC_0 Logic Functioning bit
 (39 1)  (255 321)  (255 321)  LC_0 Logic Functioning bit
 (47 1)  (263 321)  (263 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (267 321)  (267 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (216 322)  (216 322)  routing T_4_20.glb_netwk_7 <X> T_4_20.wire_logic_cluster/lc_7/clk
 (1 2)  (217 322)  (217 322)  routing T_4_20.glb_netwk_7 <X> T_4_20.wire_logic_cluster/lc_7/clk
 (2 2)  (218 322)  (218 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (216 323)  (216 323)  routing T_4_20.glb_netwk_7 <X> T_4_20.wire_logic_cluster/lc_7/clk
 (1 4)  (217 324)  (217 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (217 325)  (217 325)  routing T_4_20.lc_trk_g0_2 <X> T_4_20.wire_logic_cluster/lc_7/cen
 (15 7)  (231 327)  (231 327)  routing T_4_20.bot_op_4 <X> T_4_20.lc_trk_g1_4
 (17 7)  (233 327)  (233 327)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (0 14)  (216 334)  (216 334)  routing T_4_20.glb_netwk_6 <X> T_4_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (217 334)  (217 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (12 14)  (228 334)  (228 334)  routing T_4_20.sp4_v_b_11 <X> T_4_20.sp4_h_l_46
 (0 15)  (216 335)  (216 335)  routing T_4_20.glb_netwk_6 <X> T_4_20.wire_logic_cluster/lc_7/s_r


LogicTile_5_20

 (27 0)  (297 320)  (297 320)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (298 320)  (298 320)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (299 320)  (299 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (300 320)  (300 320)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (302 320)  (302 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (303 320)  (303 320)  routing T_5_20.lc_trk_g3_0 <X> T_5_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (304 320)  (304 320)  routing T_5_20.lc_trk_g3_0 <X> T_5_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (306 320)  (306 320)  LC_0 Logic Functioning bit
 (38 0)  (308 320)  (308 320)  LC_0 Logic Functioning bit
 (46 0)  (316 320)  (316 320)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (296 321)  (296 321)  routing T_5_20.lc_trk_g2_2 <X> T_5_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (298 321)  (298 321)  routing T_5_20.lc_trk_g2_2 <X> T_5_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (299 321)  (299 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (36 1)  (306 321)  (306 321)  LC_0 Logic Functioning bit
 (37 1)  (307 321)  (307 321)  LC_0 Logic Functioning bit
 (38 1)  (308 321)  (308 321)  LC_0 Logic Functioning bit
 (39 1)  (309 321)  (309 321)  LC_0 Logic Functioning bit
 (41 1)  (311 321)  (311 321)  LC_0 Logic Functioning bit
 (43 1)  (313 321)  (313 321)  LC_0 Logic Functioning bit
 (5 3)  (275 323)  (275 323)  routing T_5_20.sp4_h_l_37 <X> T_5_20.sp4_v_t_37
 (22 9)  (292 329)  (292 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (295 329)  (295 329)  routing T_5_20.sp4_r_v_b_34 <X> T_5_20.lc_trk_g2_2
 (6 10)  (276 330)  (276 330)  routing T_5_20.sp4_h_l_36 <X> T_5_20.sp4_v_t_43
 (14 13)  (284 333)  (284 333)  routing T_5_20.tnl_op_0 <X> T_5_20.lc_trk_g3_0
 (15 13)  (285 333)  (285 333)  routing T_5_20.tnl_op_0 <X> T_5_20.lc_trk_g3_0
 (17 13)  (287 333)  (287 333)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (14 15)  (284 335)  (284 335)  routing T_5_20.tnl_op_4 <X> T_5_20.lc_trk_g3_4
 (15 15)  (285 335)  (285 335)  routing T_5_20.tnl_op_4 <X> T_5_20.lc_trk_g3_4
 (17 15)  (287 335)  (287 335)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4


RAM_Tile_6_20

 (10 3)  (334 323)  (334 323)  routing T_6_20.sp4_h_l_45 <X> T_6_20.sp4_v_t_36


LogicTile_7_20

 (21 0)  (387 320)  (387 320)  routing T_7_20.sp4_v_b_11 <X> T_7_20.lc_trk_g0_3
 (22 0)  (388 320)  (388 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (389 320)  (389 320)  routing T_7_20.sp4_v_b_11 <X> T_7_20.lc_trk_g0_3
 (27 0)  (393 320)  (393 320)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (394 320)  (394 320)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 320)  (395 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (396 320)  (396 320)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (398 320)  (398 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (402 320)  (402 320)  LC_0 Logic Functioning bit
 (39 0)  (405 320)  (405 320)  LC_0 Logic Functioning bit
 (41 0)  (407 320)  (407 320)  LC_0 Logic Functioning bit
 (42 0)  (408 320)  (408 320)  LC_0 Logic Functioning bit
 (44 0)  (410 320)  (410 320)  LC_0 Logic Functioning bit
 (21 1)  (387 321)  (387 321)  routing T_7_20.sp4_v_b_11 <X> T_7_20.lc_trk_g0_3
 (30 1)  (396 321)  (396 321)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (398 321)  (398 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (399 321)  (399 321)  routing T_7_20.lc_trk_g3_3 <X> T_7_20.input_2_0
 (34 1)  (400 321)  (400 321)  routing T_7_20.lc_trk_g3_3 <X> T_7_20.input_2_0
 (35 1)  (401 321)  (401 321)  routing T_7_20.lc_trk_g3_3 <X> T_7_20.input_2_0
 (36 1)  (402 321)  (402 321)  LC_0 Logic Functioning bit
 (39 1)  (405 321)  (405 321)  LC_0 Logic Functioning bit
 (41 1)  (407 321)  (407 321)  LC_0 Logic Functioning bit
 (42 1)  (408 321)  (408 321)  LC_0 Logic Functioning bit
 (49 1)  (415 321)  (415 321)  Carry_In_Mux bit 

 (51 1)  (417 321)  (417 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (32 2)  (398 322)  (398 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (40 2)  (406 322)  (406 322)  LC_1 Logic Functioning bit
 (41 2)  (407 322)  (407 322)  LC_1 Logic Functioning bit
 (42 2)  (408 322)  (408 322)  LC_1 Logic Functioning bit
 (43 2)  (409 322)  (409 322)  LC_1 Logic Functioning bit
 (40 3)  (406 323)  (406 323)  LC_1 Logic Functioning bit
 (41 3)  (407 323)  (407 323)  LC_1 Logic Functioning bit
 (42 3)  (408 323)  (408 323)  LC_1 Logic Functioning bit
 (43 3)  (409 323)  (409 323)  LC_1 Logic Functioning bit
 (51 3)  (417 323)  (417 323)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (380 324)  (380 324)  routing T_7_20.sp4_v_b_8 <X> T_7_20.lc_trk_g1_0
 (15 4)  (381 324)  (381 324)  routing T_7_20.bot_op_1 <X> T_7_20.lc_trk_g1_1
 (17 4)  (383 324)  (383 324)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (28 4)  (394 324)  (394 324)  routing T_7_20.lc_trk_g2_5 <X> T_7_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (395 324)  (395 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (396 324)  (396 324)  routing T_7_20.lc_trk_g2_5 <X> T_7_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (398 324)  (398 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (400 324)  (400 324)  routing T_7_20.lc_trk_g1_0 <X> T_7_20.wire_logic_cluster/lc_2/in_3
 (37 4)  (403 324)  (403 324)  LC_2 Logic Functioning bit
 (39 4)  (405 324)  (405 324)  LC_2 Logic Functioning bit
 (41 4)  (407 324)  (407 324)  LC_2 Logic Functioning bit
 (43 4)  (409 324)  (409 324)  LC_2 Logic Functioning bit
 (14 5)  (380 325)  (380 325)  routing T_7_20.sp4_v_b_8 <X> T_7_20.lc_trk_g1_0
 (16 5)  (382 325)  (382 325)  routing T_7_20.sp4_v_b_8 <X> T_7_20.lc_trk_g1_0
 (17 5)  (383 325)  (383 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (27 5)  (393 325)  (393 325)  routing T_7_20.lc_trk_g1_1 <X> T_7_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (395 325)  (395 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (37 5)  (403 325)  (403 325)  LC_2 Logic Functioning bit
 (39 5)  (405 325)  (405 325)  LC_2 Logic Functioning bit
 (41 5)  (407 325)  (407 325)  LC_2 Logic Functioning bit
 (43 5)  (409 325)  (409 325)  LC_2 Logic Functioning bit
 (22 7)  (388 327)  (388 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (389 327)  (389 327)  routing T_7_20.sp4_v_b_22 <X> T_7_20.lc_trk_g1_6
 (24 7)  (390 327)  (390 327)  routing T_7_20.sp4_v_b_22 <X> T_7_20.lc_trk_g1_6
 (6 8)  (372 328)  (372 328)  routing T_7_20.sp4_v_t_38 <X> T_7_20.sp4_v_b_6
 (5 9)  (371 329)  (371 329)  routing T_7_20.sp4_v_t_38 <X> T_7_20.sp4_v_b_6
 (15 10)  (381 330)  (381 330)  routing T_7_20.sp4_v_t_32 <X> T_7_20.lc_trk_g2_5
 (16 10)  (382 330)  (382 330)  routing T_7_20.sp4_v_t_32 <X> T_7_20.lc_trk_g2_5
 (17 10)  (383 330)  (383 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 12)  (388 332)  (388 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (29 12)  (395 332)  (395 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (397 332)  (397 332)  routing T_7_20.lc_trk_g1_6 <X> T_7_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (398 332)  (398 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (400 332)  (400 332)  routing T_7_20.lc_trk_g1_6 <X> T_7_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (402 332)  (402 332)  LC_6 Logic Functioning bit
 (37 12)  (403 332)  (403 332)  LC_6 Logic Functioning bit
 (38 12)  (404 332)  (404 332)  LC_6 Logic Functioning bit
 (39 12)  (405 332)  (405 332)  LC_6 Logic Functioning bit
 (41 12)  (407 332)  (407 332)  LC_6 Logic Functioning bit
 (43 12)  (409 332)  (409 332)  LC_6 Logic Functioning bit
 (21 13)  (387 333)  (387 333)  routing T_7_20.sp4_r_v_b_43 <X> T_7_20.lc_trk_g3_3
 (30 13)  (396 333)  (396 333)  routing T_7_20.lc_trk_g0_3 <X> T_7_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (397 333)  (397 333)  routing T_7_20.lc_trk_g1_6 <X> T_7_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (402 333)  (402 333)  LC_6 Logic Functioning bit
 (37 13)  (403 333)  (403 333)  LC_6 Logic Functioning bit
 (38 13)  (404 333)  (404 333)  LC_6 Logic Functioning bit
 (39 13)  (405 333)  (405 333)  LC_6 Logic Functioning bit
 (41 13)  (407 333)  (407 333)  LC_6 Logic Functioning bit
 (43 13)  (409 333)  (409 333)  LC_6 Logic Functioning bit
 (25 14)  (391 334)  (391 334)  routing T_7_20.wire_logic_cluster/lc_6/out <X> T_7_20.lc_trk_g3_6
 (22 15)  (388 335)  (388 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_8_20

 (14 0)  (434 320)  (434 320)  routing T_8_20.sp4_v_b_8 <X> T_8_20.lc_trk_g0_0
 (16 0)  (436 320)  (436 320)  routing T_8_20.sp4_v_b_9 <X> T_8_20.lc_trk_g0_1
 (17 0)  (437 320)  (437 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (438 320)  (438 320)  routing T_8_20.sp4_v_b_9 <X> T_8_20.lc_trk_g0_1
 (29 0)  (449 320)  (449 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (44 0)  (464 320)  (464 320)  LC_0 Logic Functioning bit
 (14 1)  (434 321)  (434 321)  routing T_8_20.sp4_v_b_8 <X> T_8_20.lc_trk_g0_0
 (16 1)  (436 321)  (436 321)  routing T_8_20.sp4_v_b_8 <X> T_8_20.lc_trk_g0_0
 (17 1)  (437 321)  (437 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (18 1)  (438 321)  (438 321)  routing T_8_20.sp4_v_b_9 <X> T_8_20.lc_trk_g0_1
 (32 1)  (452 321)  (452 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (25 2)  (445 322)  (445 322)  routing T_8_20.sp4_v_t_3 <X> T_8_20.lc_trk_g0_6
 (27 2)  (447 322)  (447 322)  routing T_8_20.lc_trk_g1_1 <X> T_8_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 322)  (449 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (452 322)  (452 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (456 322)  (456 322)  LC_1 Logic Functioning bit
 (39 2)  (459 322)  (459 322)  LC_1 Logic Functioning bit
 (41 2)  (461 322)  (461 322)  LC_1 Logic Functioning bit
 (42 2)  (462 322)  (462 322)  LC_1 Logic Functioning bit
 (44 2)  (464 322)  (464 322)  LC_1 Logic Functioning bit
 (15 3)  (435 323)  (435 323)  routing T_8_20.sp4_v_t_9 <X> T_8_20.lc_trk_g0_4
 (16 3)  (436 323)  (436 323)  routing T_8_20.sp4_v_t_9 <X> T_8_20.lc_trk_g0_4
 (17 3)  (437 323)  (437 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (442 323)  (442 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (443 323)  (443 323)  routing T_8_20.sp4_v_t_3 <X> T_8_20.lc_trk_g0_6
 (25 3)  (445 323)  (445 323)  routing T_8_20.sp4_v_t_3 <X> T_8_20.lc_trk_g0_6
 (32 3)  (452 323)  (452 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (454 323)  (454 323)  routing T_8_20.lc_trk_g1_2 <X> T_8_20.input_2_1
 (35 3)  (455 323)  (455 323)  routing T_8_20.lc_trk_g1_2 <X> T_8_20.input_2_1
 (36 3)  (456 323)  (456 323)  LC_1 Logic Functioning bit
 (39 3)  (459 323)  (459 323)  LC_1 Logic Functioning bit
 (41 3)  (461 323)  (461 323)  LC_1 Logic Functioning bit
 (42 3)  (462 323)  (462 323)  LC_1 Logic Functioning bit
 (51 3)  (471 323)  (471 323)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (435 324)  (435 324)  routing T_8_20.bot_op_1 <X> T_8_20.lc_trk_g1_1
 (17 4)  (437 324)  (437 324)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (25 4)  (445 324)  (445 324)  routing T_8_20.sp4_v_b_10 <X> T_8_20.lc_trk_g1_2
 (27 4)  (447 324)  (447 324)  routing T_8_20.lc_trk_g1_4 <X> T_8_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 324)  (449 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (450 324)  (450 324)  routing T_8_20.lc_trk_g1_4 <X> T_8_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (452 324)  (452 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (456 324)  (456 324)  LC_2 Logic Functioning bit
 (39 4)  (459 324)  (459 324)  LC_2 Logic Functioning bit
 (41 4)  (461 324)  (461 324)  LC_2 Logic Functioning bit
 (42 4)  (462 324)  (462 324)  LC_2 Logic Functioning bit
 (44 4)  (464 324)  (464 324)  LC_2 Logic Functioning bit
 (15 5)  (435 325)  (435 325)  routing T_8_20.bot_op_0 <X> T_8_20.lc_trk_g1_0
 (17 5)  (437 325)  (437 325)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (442 325)  (442 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (443 325)  (443 325)  routing T_8_20.sp4_v_b_10 <X> T_8_20.lc_trk_g1_2
 (25 5)  (445 325)  (445 325)  routing T_8_20.sp4_v_b_10 <X> T_8_20.lc_trk_g1_2
 (32 5)  (452 325)  (452 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (453 325)  (453 325)  routing T_8_20.lc_trk_g2_0 <X> T_8_20.input_2_2
 (36 5)  (456 325)  (456 325)  LC_2 Logic Functioning bit
 (39 5)  (459 325)  (459 325)  LC_2 Logic Functioning bit
 (41 5)  (461 325)  (461 325)  LC_2 Logic Functioning bit
 (42 5)  (462 325)  (462 325)  LC_2 Logic Functioning bit
 (51 5)  (471 325)  (471 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (4 6)  (424 326)  (424 326)  routing T_8_20.sp4_v_b_3 <X> T_8_20.sp4_v_t_38
 (15 6)  (435 326)  (435 326)  routing T_8_20.bot_op_5 <X> T_8_20.lc_trk_g1_5
 (17 6)  (437 326)  (437 326)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (29 6)  (449 326)  (449 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (450 326)  (450 326)  routing T_8_20.lc_trk_g0_6 <X> T_8_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (452 326)  (452 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (456 326)  (456 326)  LC_3 Logic Functioning bit
 (39 6)  (459 326)  (459 326)  LC_3 Logic Functioning bit
 (41 6)  (461 326)  (461 326)  LC_3 Logic Functioning bit
 (42 6)  (462 326)  (462 326)  LC_3 Logic Functioning bit
 (44 6)  (464 326)  (464 326)  LC_3 Logic Functioning bit
 (12 7)  (432 327)  (432 327)  routing T_8_20.sp4_h_l_40 <X> T_8_20.sp4_v_t_40
 (15 7)  (435 327)  (435 327)  routing T_8_20.bot_op_4 <X> T_8_20.lc_trk_g1_4
 (17 7)  (437 327)  (437 327)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (442 327)  (442 327)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (444 327)  (444 327)  routing T_8_20.bot_op_6 <X> T_8_20.lc_trk_g1_6
 (30 7)  (450 327)  (450 327)  routing T_8_20.lc_trk_g0_6 <X> T_8_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (452 327)  (452 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (454 327)  (454 327)  routing T_8_20.lc_trk_g1_0 <X> T_8_20.input_2_3
 (36 7)  (456 327)  (456 327)  LC_3 Logic Functioning bit
 (39 7)  (459 327)  (459 327)  LC_3 Logic Functioning bit
 (41 7)  (461 327)  (461 327)  LC_3 Logic Functioning bit
 (42 7)  (462 327)  (462 327)  LC_3 Logic Functioning bit
 (51 7)  (471 327)  (471 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (16 8)  (436 328)  (436 328)  routing T_8_20.sp4_v_t_12 <X> T_8_20.lc_trk_g2_1
 (17 8)  (437 328)  (437 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (438 328)  (438 328)  routing T_8_20.sp4_v_t_12 <X> T_8_20.lc_trk_g2_1
 (28 8)  (448 328)  (448 328)  routing T_8_20.lc_trk_g2_1 <X> T_8_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (449 328)  (449 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (452 328)  (452 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (456 328)  (456 328)  LC_4 Logic Functioning bit
 (39 8)  (459 328)  (459 328)  LC_4 Logic Functioning bit
 (41 8)  (461 328)  (461 328)  LC_4 Logic Functioning bit
 (42 8)  (462 328)  (462 328)  LC_4 Logic Functioning bit
 (44 8)  (464 328)  (464 328)  LC_4 Logic Functioning bit
 (14 9)  (434 329)  (434 329)  routing T_8_20.sp12_v_b_16 <X> T_8_20.lc_trk_g2_0
 (16 9)  (436 329)  (436 329)  routing T_8_20.sp12_v_b_16 <X> T_8_20.lc_trk_g2_0
 (17 9)  (437 329)  (437 329)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (32 9)  (452 329)  (452 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (453 329)  (453 329)  routing T_8_20.lc_trk_g3_1 <X> T_8_20.input_2_4
 (34 9)  (454 329)  (454 329)  routing T_8_20.lc_trk_g3_1 <X> T_8_20.input_2_4
 (36 9)  (456 329)  (456 329)  LC_4 Logic Functioning bit
 (39 9)  (459 329)  (459 329)  LC_4 Logic Functioning bit
 (41 9)  (461 329)  (461 329)  LC_4 Logic Functioning bit
 (42 9)  (462 329)  (462 329)  LC_4 Logic Functioning bit
 (53 9)  (473 329)  (473 329)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (13 10)  (433 330)  (433 330)  routing T_8_20.sp4_v_b_8 <X> T_8_20.sp4_v_t_45
 (14 10)  (434 330)  (434 330)  routing T_8_20.sp4_v_t_17 <X> T_8_20.lc_trk_g2_4
 (27 10)  (447 330)  (447 330)  routing T_8_20.lc_trk_g1_5 <X> T_8_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (449 330)  (449 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (450 330)  (450 330)  routing T_8_20.lc_trk_g1_5 <X> T_8_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (452 330)  (452 330)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (455 330)  (455 330)  routing T_8_20.lc_trk_g3_6 <X> T_8_20.input_2_5
 (36 10)  (456 330)  (456 330)  LC_5 Logic Functioning bit
 (39 10)  (459 330)  (459 330)  LC_5 Logic Functioning bit
 (41 10)  (461 330)  (461 330)  LC_5 Logic Functioning bit
 (42 10)  (462 330)  (462 330)  LC_5 Logic Functioning bit
 (44 10)  (464 330)  (464 330)  LC_5 Logic Functioning bit
 (52 10)  (472 330)  (472 330)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (16 11)  (436 331)  (436 331)  routing T_8_20.sp4_v_t_17 <X> T_8_20.lc_trk_g2_4
 (17 11)  (437 331)  (437 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (32 11)  (452 331)  (452 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (453 331)  (453 331)  routing T_8_20.lc_trk_g3_6 <X> T_8_20.input_2_5
 (34 11)  (454 331)  (454 331)  routing T_8_20.lc_trk_g3_6 <X> T_8_20.input_2_5
 (35 11)  (455 331)  (455 331)  routing T_8_20.lc_trk_g3_6 <X> T_8_20.input_2_5
 (36 11)  (456 331)  (456 331)  LC_5 Logic Functioning bit
 (39 11)  (459 331)  (459 331)  LC_5 Logic Functioning bit
 (41 11)  (461 331)  (461 331)  LC_5 Logic Functioning bit
 (42 11)  (462 331)  (462 331)  LC_5 Logic Functioning bit
 (17 12)  (437 332)  (437 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (27 12)  (447 332)  (447 332)  routing T_8_20.lc_trk_g1_6 <X> T_8_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (449 332)  (449 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (450 332)  (450 332)  routing T_8_20.lc_trk_g1_6 <X> T_8_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (452 332)  (452 332)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (455 332)  (455 332)  routing T_8_20.lc_trk_g0_4 <X> T_8_20.input_2_6
 (36 12)  (456 332)  (456 332)  LC_6 Logic Functioning bit
 (39 12)  (459 332)  (459 332)  LC_6 Logic Functioning bit
 (41 12)  (461 332)  (461 332)  LC_6 Logic Functioning bit
 (42 12)  (462 332)  (462 332)  LC_6 Logic Functioning bit
 (44 12)  (464 332)  (464 332)  LC_6 Logic Functioning bit
 (30 13)  (450 333)  (450 333)  routing T_8_20.lc_trk_g1_6 <X> T_8_20.wire_logic_cluster/lc_6/in_1
 (32 13)  (452 333)  (452 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (456 333)  (456 333)  LC_6 Logic Functioning bit
 (39 13)  (459 333)  (459 333)  LC_6 Logic Functioning bit
 (41 13)  (461 333)  (461 333)  LC_6 Logic Functioning bit
 (42 13)  (462 333)  (462 333)  LC_6 Logic Functioning bit
 (53 13)  (473 333)  (473 333)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (4 14)  (424 334)  (424 334)  routing T_8_20.sp4_v_b_9 <X> T_8_20.sp4_v_t_44
 (25 14)  (445 334)  (445 334)  routing T_8_20.sp12_v_b_6 <X> T_8_20.lc_trk_g3_6
 (28 14)  (448 334)  (448 334)  routing T_8_20.lc_trk_g2_4 <X> T_8_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (449 334)  (449 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (450 334)  (450 334)  routing T_8_20.lc_trk_g2_4 <X> T_8_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (452 334)  (452 334)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (456 334)  (456 334)  LC_7 Logic Functioning bit
 (37 14)  (457 334)  (457 334)  LC_7 Logic Functioning bit
 (38 14)  (458 334)  (458 334)  LC_7 Logic Functioning bit
 (39 14)  (459 334)  (459 334)  LC_7 Logic Functioning bit
 (44 14)  (464 334)  (464 334)  LC_7 Logic Functioning bit
 (52 14)  (472 334)  (472 334)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (22 15)  (442 335)  (442 335)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (444 335)  (444 335)  routing T_8_20.sp12_v_b_6 <X> T_8_20.lc_trk_g3_6
 (25 15)  (445 335)  (445 335)  routing T_8_20.sp12_v_b_6 <X> T_8_20.lc_trk_g3_6
 (40 15)  (460 335)  (460 335)  LC_7 Logic Functioning bit
 (41 15)  (461 335)  (461 335)  LC_7 Logic Functioning bit
 (42 15)  (462 335)  (462 335)  LC_7 Logic Functioning bit
 (43 15)  (463 335)  (463 335)  LC_7 Logic Functioning bit


LogicTile_9_20

 (14 10)  (488 330)  (488 330)  routing T_9_20.rgt_op_4 <X> T_9_20.lc_trk_g2_4
 (15 10)  (489 330)  (489 330)  routing T_9_20.rgt_op_5 <X> T_9_20.lc_trk_g2_5
 (17 10)  (491 330)  (491 330)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (492 330)  (492 330)  routing T_9_20.rgt_op_5 <X> T_9_20.lc_trk_g2_5
 (15 11)  (489 331)  (489 331)  routing T_9_20.rgt_op_4 <X> T_9_20.lc_trk_g2_4
 (17 11)  (491 331)  (491 331)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (5 12)  (479 332)  (479 332)  routing T_9_20.sp4_v_b_3 <X> T_9_20.sp4_h_r_9
 (21 12)  (495 332)  (495 332)  routing T_9_20.rgt_op_3 <X> T_9_20.lc_trk_g3_3
 (22 12)  (496 332)  (496 332)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (498 332)  (498 332)  routing T_9_20.rgt_op_3 <X> T_9_20.lc_trk_g3_3
 (25 12)  (499 332)  (499 332)  routing T_9_20.rgt_op_2 <X> T_9_20.lc_trk_g3_2
 (4 13)  (478 333)  (478 333)  routing T_9_20.sp4_v_b_3 <X> T_9_20.sp4_h_r_9
 (6 13)  (480 333)  (480 333)  routing T_9_20.sp4_v_b_3 <X> T_9_20.sp4_h_r_9
 (22 13)  (496 333)  (496 333)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (498 333)  (498 333)  routing T_9_20.rgt_op_2 <X> T_9_20.lc_trk_g3_2
 (28 14)  (502 334)  (502 334)  routing T_9_20.lc_trk_g2_4 <X> T_9_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (503 334)  (503 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (504 334)  (504 334)  routing T_9_20.lc_trk_g2_4 <X> T_9_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (506 334)  (506 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (507 334)  (507 334)  routing T_9_20.lc_trk_g3_3 <X> T_9_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (508 334)  (508 334)  routing T_9_20.lc_trk_g3_3 <X> T_9_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (509 334)  (509 334)  routing T_9_20.lc_trk_g2_5 <X> T_9_20.input_2_7
 (38 14)  (512 334)  (512 334)  LC_7 Logic Functioning bit
 (39 14)  (513 334)  (513 334)  LC_7 Logic Functioning bit
 (40 14)  (514 334)  (514 334)  LC_7 Logic Functioning bit
 (41 14)  (515 334)  (515 334)  LC_7 Logic Functioning bit
 (42 14)  (516 334)  (516 334)  LC_7 Logic Functioning bit
 (26 15)  (500 335)  (500 335)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (501 335)  (501 335)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (502 335)  (502 335)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (503 335)  (503 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (505 335)  (505 335)  routing T_9_20.lc_trk_g3_3 <X> T_9_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (506 335)  (506 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (507 335)  (507 335)  routing T_9_20.lc_trk_g2_5 <X> T_9_20.input_2_7
 (38 15)  (512 335)  (512 335)  LC_7 Logic Functioning bit
 (39 15)  (513 335)  (513 335)  LC_7 Logic Functioning bit
 (40 15)  (514 335)  (514 335)  LC_7 Logic Functioning bit
 (41 15)  (515 335)  (515 335)  LC_7 Logic Functioning bit


LogicTile_10_20

 (27 0)  (555 320)  (555 320)  routing T_10_20.lc_trk_g3_0 <X> T_10_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (556 320)  (556 320)  routing T_10_20.lc_trk_g3_0 <X> T_10_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (557 320)  (557 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (560 320)  (560 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (564 320)  (564 320)  LC_0 Logic Functioning bit
 (37 0)  (565 320)  (565 320)  LC_0 Logic Functioning bit
 (38 0)  (566 320)  (566 320)  LC_0 Logic Functioning bit
 (39 0)  (567 320)  (567 320)  LC_0 Logic Functioning bit
 (44 0)  (572 320)  (572 320)  LC_0 Logic Functioning bit
 (45 0)  (573 320)  (573 320)  LC_0 Logic Functioning bit
 (8 1)  (536 321)  (536 321)  routing T_10_20.sp4_h_r_1 <X> T_10_20.sp4_v_b_1
 (40 1)  (568 321)  (568 321)  LC_0 Logic Functioning bit
 (41 1)  (569 321)  (569 321)  LC_0 Logic Functioning bit
 (42 1)  (570 321)  (570 321)  LC_0 Logic Functioning bit
 (43 1)  (571 321)  (571 321)  LC_0 Logic Functioning bit
 (49 1)  (577 321)  (577 321)  Carry_In_Mux bit 

 (0 2)  (528 322)  (528 322)  routing T_10_20.glb_netwk_7 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (1 2)  (529 322)  (529 322)  routing T_10_20.glb_netwk_7 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (2 2)  (530 322)  (530 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (555 322)  (555 322)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (556 322)  (556 322)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (557 322)  (557 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (560 322)  (560 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (564 322)  (564 322)  LC_1 Logic Functioning bit
 (37 2)  (565 322)  (565 322)  LC_1 Logic Functioning bit
 (38 2)  (566 322)  (566 322)  LC_1 Logic Functioning bit
 (39 2)  (567 322)  (567 322)  LC_1 Logic Functioning bit
 (44 2)  (572 322)  (572 322)  LC_1 Logic Functioning bit
 (45 2)  (573 322)  (573 322)  LC_1 Logic Functioning bit
 (0 3)  (528 323)  (528 323)  routing T_10_20.glb_netwk_7 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (40 3)  (568 323)  (568 323)  LC_1 Logic Functioning bit
 (41 3)  (569 323)  (569 323)  LC_1 Logic Functioning bit
 (42 3)  (570 323)  (570 323)  LC_1 Logic Functioning bit
 (43 3)  (571 323)  (571 323)  LC_1 Logic Functioning bit
 (21 4)  (549 324)  (549 324)  routing T_10_20.wire_logic_cluster/lc_3/out <X> T_10_20.lc_trk_g1_3
 (22 4)  (550 324)  (550 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (553 324)  (553 324)  routing T_10_20.wire_logic_cluster/lc_2/out <X> T_10_20.lc_trk_g1_2
 (27 4)  (555 324)  (555 324)  routing T_10_20.lc_trk_g1_2 <X> T_10_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (557 324)  (557 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (560 324)  (560 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (564 324)  (564 324)  LC_2 Logic Functioning bit
 (37 4)  (565 324)  (565 324)  LC_2 Logic Functioning bit
 (38 4)  (566 324)  (566 324)  LC_2 Logic Functioning bit
 (39 4)  (567 324)  (567 324)  LC_2 Logic Functioning bit
 (44 4)  (572 324)  (572 324)  LC_2 Logic Functioning bit
 (45 4)  (573 324)  (573 324)  LC_2 Logic Functioning bit
 (22 5)  (550 325)  (550 325)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (558 325)  (558 325)  routing T_10_20.lc_trk_g1_2 <X> T_10_20.wire_logic_cluster/lc_2/in_1
 (40 5)  (568 325)  (568 325)  LC_2 Logic Functioning bit
 (41 5)  (569 325)  (569 325)  LC_2 Logic Functioning bit
 (42 5)  (570 325)  (570 325)  LC_2 Logic Functioning bit
 (43 5)  (571 325)  (571 325)  LC_2 Logic Functioning bit
 (17 6)  (545 326)  (545 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (546 326)  (546 326)  routing T_10_20.wire_logic_cluster/lc_5/out <X> T_10_20.lc_trk_g1_5
 (21 6)  (549 326)  (549 326)  routing T_10_20.wire_logic_cluster/lc_7/out <X> T_10_20.lc_trk_g1_7
 (22 6)  (550 326)  (550 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (553 326)  (553 326)  routing T_10_20.wire_logic_cluster/lc_6/out <X> T_10_20.lc_trk_g1_6
 (27 6)  (555 326)  (555 326)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (557 326)  (557 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (560 326)  (560 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (564 326)  (564 326)  LC_3 Logic Functioning bit
 (37 6)  (565 326)  (565 326)  LC_3 Logic Functioning bit
 (38 6)  (566 326)  (566 326)  LC_3 Logic Functioning bit
 (39 6)  (567 326)  (567 326)  LC_3 Logic Functioning bit
 (44 6)  (572 326)  (572 326)  LC_3 Logic Functioning bit
 (45 6)  (573 326)  (573 326)  LC_3 Logic Functioning bit
 (22 7)  (550 327)  (550 327)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (558 327)  (558 327)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (40 7)  (568 327)  (568 327)  LC_3 Logic Functioning bit
 (41 7)  (569 327)  (569 327)  LC_3 Logic Functioning bit
 (42 7)  (570 327)  (570 327)  LC_3 Logic Functioning bit
 (43 7)  (571 327)  (571 327)  LC_3 Logic Functioning bit
 (27 8)  (555 328)  (555 328)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (556 328)  (556 328)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (557 328)  (557 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (558 328)  (558 328)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (560 328)  (560 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (564 328)  (564 328)  LC_4 Logic Functioning bit
 (37 8)  (565 328)  (565 328)  LC_4 Logic Functioning bit
 (38 8)  (566 328)  (566 328)  LC_4 Logic Functioning bit
 (39 8)  (567 328)  (567 328)  LC_4 Logic Functioning bit
 (44 8)  (572 328)  (572 328)  LC_4 Logic Functioning bit
 (45 8)  (573 328)  (573 328)  LC_4 Logic Functioning bit
 (40 9)  (568 329)  (568 329)  LC_4 Logic Functioning bit
 (41 9)  (569 329)  (569 329)  LC_4 Logic Functioning bit
 (42 9)  (570 329)  (570 329)  LC_4 Logic Functioning bit
 (43 9)  (571 329)  (571 329)  LC_4 Logic Functioning bit
 (27 10)  (555 330)  (555 330)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (557 330)  (557 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (558 330)  (558 330)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (560 330)  (560 330)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (564 330)  (564 330)  LC_5 Logic Functioning bit
 (37 10)  (565 330)  (565 330)  LC_5 Logic Functioning bit
 (38 10)  (566 330)  (566 330)  LC_5 Logic Functioning bit
 (39 10)  (567 330)  (567 330)  LC_5 Logic Functioning bit
 (44 10)  (572 330)  (572 330)  LC_5 Logic Functioning bit
 (45 10)  (573 330)  (573 330)  LC_5 Logic Functioning bit
 (40 11)  (568 331)  (568 331)  LC_5 Logic Functioning bit
 (41 11)  (569 331)  (569 331)  LC_5 Logic Functioning bit
 (42 11)  (570 331)  (570 331)  LC_5 Logic Functioning bit
 (43 11)  (571 331)  (571 331)  LC_5 Logic Functioning bit
 (14 12)  (542 332)  (542 332)  routing T_10_20.wire_logic_cluster/lc_0/out <X> T_10_20.lc_trk_g3_0
 (17 12)  (545 332)  (545 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (546 332)  (546 332)  routing T_10_20.wire_logic_cluster/lc_1/out <X> T_10_20.lc_trk_g3_1
 (27 12)  (555 332)  (555 332)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (557 332)  (557 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (558 332)  (558 332)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (560 332)  (560 332)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (564 332)  (564 332)  LC_6 Logic Functioning bit
 (37 12)  (565 332)  (565 332)  LC_6 Logic Functioning bit
 (38 12)  (566 332)  (566 332)  LC_6 Logic Functioning bit
 (39 12)  (567 332)  (567 332)  LC_6 Logic Functioning bit
 (44 12)  (572 332)  (572 332)  LC_6 Logic Functioning bit
 (45 12)  (573 332)  (573 332)  LC_6 Logic Functioning bit
 (17 13)  (545 333)  (545 333)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (558 333)  (558 333)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (40 13)  (568 333)  (568 333)  LC_6 Logic Functioning bit
 (41 13)  (569 333)  (569 333)  LC_6 Logic Functioning bit
 (42 13)  (570 333)  (570 333)  LC_6 Logic Functioning bit
 (43 13)  (571 333)  (571 333)  LC_6 Logic Functioning bit
 (0 14)  (528 334)  (528 334)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (529 334)  (529 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (542 334)  (542 334)  routing T_10_20.wire_logic_cluster/lc_4/out <X> T_10_20.lc_trk_g3_4
 (17 14)  (545 334)  (545 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (27 14)  (555 334)  (555 334)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (557 334)  (557 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (558 334)  (558 334)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (560 334)  (560 334)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (565 334)  (565 334)  LC_7 Logic Functioning bit
 (39 14)  (567 334)  (567 334)  LC_7 Logic Functioning bit
 (41 14)  (569 334)  (569 334)  LC_7 Logic Functioning bit
 (43 14)  (571 334)  (571 334)  LC_7 Logic Functioning bit
 (45 14)  (573 334)  (573 334)  LC_7 Logic Functioning bit
 (0 15)  (528 335)  (528 335)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (529 335)  (529 335)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_7/s_r
 (17 15)  (545 335)  (545 335)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (546 335)  (546 335)  routing T_10_20.sp4_r_v_b_45 <X> T_10_20.lc_trk_g3_5
 (30 15)  (558 335)  (558 335)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_7/in_1
 (37 15)  (565 335)  (565 335)  LC_7 Logic Functioning bit
 (39 15)  (567 335)  (567 335)  LC_7 Logic Functioning bit
 (41 15)  (569 335)  (569 335)  LC_7 Logic Functioning bit
 (43 15)  (571 335)  (571 335)  LC_7 Logic Functioning bit


LogicTile_11_20

 (0 2)  (582 322)  (582 322)  routing T_11_20.glb_netwk_7 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (1 2)  (583 322)  (583 322)  routing T_11_20.glb_netwk_7 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (2 2)  (584 322)  (584 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (582 323)  (582 323)  routing T_11_20.glb_netwk_7 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (17 6)  (599 326)  (599 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (600 327)  (600 327)  routing T_11_20.sp4_r_v_b_29 <X> T_11_20.lc_trk_g1_5
 (15 8)  (597 328)  (597 328)  routing T_11_20.sp4_h_r_33 <X> T_11_20.lc_trk_g2_1
 (16 8)  (598 328)  (598 328)  routing T_11_20.sp4_h_r_33 <X> T_11_20.lc_trk_g2_1
 (17 8)  (599 328)  (599 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (600 328)  (600 328)  routing T_11_20.sp4_h_r_33 <X> T_11_20.lc_trk_g2_1
 (25 10)  (607 330)  (607 330)  routing T_11_20.wire_logic_cluster/lc_6/out <X> T_11_20.lc_trk_g2_6
 (14 11)  (596 331)  (596 331)  routing T_11_20.sp4_h_l_17 <X> T_11_20.lc_trk_g2_4
 (15 11)  (597 331)  (597 331)  routing T_11_20.sp4_h_l_17 <X> T_11_20.lc_trk_g2_4
 (16 11)  (598 331)  (598 331)  routing T_11_20.sp4_h_l_17 <X> T_11_20.lc_trk_g2_4
 (17 11)  (599 331)  (599 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (604 331)  (604 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 12)  (608 332)  (608 332)  routing T_11_20.lc_trk_g2_4 <X> T_11_20.wire_logic_cluster/lc_6/in_0
 (28 12)  (610 332)  (610 332)  routing T_11_20.lc_trk_g2_1 <X> T_11_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (611 332)  (611 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (613 332)  (613 332)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (614 332)  (614 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (615 332)  (615 332)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (616 332)  (616 332)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (617 332)  (617 332)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.input_2_6
 (36 12)  (618 332)  (618 332)  LC_6 Logic Functioning bit
 (37 12)  (619 332)  (619 332)  LC_6 Logic Functioning bit
 (41 12)  (623 332)  (623 332)  LC_6 Logic Functioning bit
 (42 12)  (624 332)  (624 332)  LC_6 Logic Functioning bit
 (43 12)  (625 332)  (625 332)  LC_6 Logic Functioning bit
 (45 12)  (627 332)  (627 332)  LC_6 Logic Functioning bit
 (28 13)  (610 333)  (610 333)  routing T_11_20.lc_trk_g2_4 <X> T_11_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (611 333)  (611 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (613 333)  (613 333)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (614 333)  (614 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (615 333)  (615 333)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.input_2_6
 (35 13)  (617 333)  (617 333)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.input_2_6
 (36 13)  (618 333)  (618 333)  LC_6 Logic Functioning bit
 (37 13)  (619 333)  (619 333)  LC_6 Logic Functioning bit
 (43 13)  (625 333)  (625 333)  LC_6 Logic Functioning bit
 (46 13)  (628 333)  (628 333)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (583 334)  (583 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (582 335)  (582 335)  routing T_11_20.lc_trk_g1_5 <X> T_11_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (583 335)  (583 335)  routing T_11_20.lc_trk_g1_5 <X> T_11_20.wire_logic_cluster/lc_7/s_r
 (22 15)  (604 335)  (604 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (605 335)  (605 335)  routing T_11_20.sp4_v_b_46 <X> T_11_20.lc_trk_g3_6
 (24 15)  (606 335)  (606 335)  routing T_11_20.sp4_v_b_46 <X> T_11_20.lc_trk_g3_6


LogicTile_13_20

 (9 6)  (703 326)  (703 326)  routing T_13_20.sp4_v_b_4 <X> T_13_20.sp4_h_l_41


IpCon_Tile_25_20

 (36 0)  (1366 320)  (1366 320)  LC_0 Logic Functioning bit
 (37 0)  (1367 320)  (1367 320)  LC_0 Logic Functioning bit
 (42 0)  (1372 320)  (1372 320)  LC_0 Logic Functioning bit
 (43 0)  (1373 320)  (1373 320)  LC_0 Logic Functioning bit
 (50 0)  (1380 320)  (1380 320)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 321)  (1366 321)  LC_0 Logic Functioning bit
 (37 1)  (1367 321)  (1367 321)  LC_0 Logic Functioning bit
 (42 1)  (1372 321)  (1372 321)  LC_0 Logic Functioning bit
 (43 1)  (1373 321)  (1373 321)  LC_0 Logic Functioning bit
 (36 2)  (1366 322)  (1366 322)  LC_1 Logic Functioning bit
 (37 2)  (1367 322)  (1367 322)  LC_1 Logic Functioning bit
 (42 2)  (1372 322)  (1372 322)  LC_1 Logic Functioning bit
 (43 2)  (1373 322)  (1373 322)  LC_1 Logic Functioning bit
 (50 2)  (1380 322)  (1380 322)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 323)  (1366 323)  LC_1 Logic Functioning bit
 (37 3)  (1367 323)  (1367 323)  LC_1 Logic Functioning bit
 (42 3)  (1372 323)  (1372 323)  LC_1 Logic Functioning bit
 (43 3)  (1373 323)  (1373 323)  LC_1 Logic Functioning bit
 (36 4)  (1366 324)  (1366 324)  LC_2 Logic Functioning bit
 (37 4)  (1367 324)  (1367 324)  LC_2 Logic Functioning bit
 (42 4)  (1372 324)  (1372 324)  LC_2 Logic Functioning bit
 (43 4)  (1373 324)  (1373 324)  LC_2 Logic Functioning bit
 (50 4)  (1380 324)  (1380 324)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 325)  (1366 325)  LC_2 Logic Functioning bit
 (37 5)  (1367 325)  (1367 325)  LC_2 Logic Functioning bit
 (42 5)  (1372 325)  (1372 325)  LC_2 Logic Functioning bit
 (43 5)  (1373 325)  (1373 325)  LC_2 Logic Functioning bit
 (36 6)  (1366 326)  (1366 326)  LC_3 Logic Functioning bit
 (37 6)  (1367 326)  (1367 326)  LC_3 Logic Functioning bit
 (42 6)  (1372 326)  (1372 326)  LC_3 Logic Functioning bit
 (43 6)  (1373 326)  (1373 326)  LC_3 Logic Functioning bit
 (50 6)  (1380 326)  (1380 326)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 327)  (1366 327)  LC_3 Logic Functioning bit
 (37 7)  (1367 327)  (1367 327)  LC_3 Logic Functioning bit
 (42 7)  (1372 327)  (1372 327)  LC_3 Logic Functioning bit
 (43 7)  (1373 327)  (1373 327)  LC_3 Logic Functioning bit
 (36 8)  (1366 328)  (1366 328)  LC_4 Logic Functioning bit
 (37 8)  (1367 328)  (1367 328)  LC_4 Logic Functioning bit
 (42 8)  (1372 328)  (1372 328)  LC_4 Logic Functioning bit
 (43 8)  (1373 328)  (1373 328)  LC_4 Logic Functioning bit
 (50 8)  (1380 328)  (1380 328)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 329)  (1366 329)  LC_4 Logic Functioning bit
 (37 9)  (1367 329)  (1367 329)  LC_4 Logic Functioning bit
 (42 9)  (1372 329)  (1372 329)  LC_4 Logic Functioning bit
 (43 9)  (1373 329)  (1373 329)  LC_4 Logic Functioning bit
 (36 10)  (1366 330)  (1366 330)  LC_5 Logic Functioning bit
 (37 10)  (1367 330)  (1367 330)  LC_5 Logic Functioning bit
 (42 10)  (1372 330)  (1372 330)  LC_5 Logic Functioning bit
 (43 10)  (1373 330)  (1373 330)  LC_5 Logic Functioning bit
 (50 10)  (1380 330)  (1380 330)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 331)  (1366 331)  LC_5 Logic Functioning bit
 (37 11)  (1367 331)  (1367 331)  LC_5 Logic Functioning bit
 (42 11)  (1372 331)  (1372 331)  LC_5 Logic Functioning bit
 (43 11)  (1373 331)  (1373 331)  LC_5 Logic Functioning bit
 (36 12)  (1366 332)  (1366 332)  LC_6 Logic Functioning bit
 (37 12)  (1367 332)  (1367 332)  LC_6 Logic Functioning bit
 (42 12)  (1372 332)  (1372 332)  LC_6 Logic Functioning bit
 (43 12)  (1373 332)  (1373 332)  LC_6 Logic Functioning bit
 (50 12)  (1380 332)  (1380 332)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 333)  (1366 333)  LC_6 Logic Functioning bit
 (37 13)  (1367 333)  (1367 333)  LC_6 Logic Functioning bit
 (42 13)  (1372 333)  (1372 333)  LC_6 Logic Functioning bit
 (43 13)  (1373 333)  (1373 333)  LC_6 Logic Functioning bit
 (36 14)  (1366 334)  (1366 334)  LC_7 Logic Functioning bit
 (37 14)  (1367 334)  (1367 334)  LC_7 Logic Functioning bit
 (42 14)  (1372 334)  (1372 334)  LC_7 Logic Functioning bit
 (43 14)  (1373 334)  (1373 334)  LC_7 Logic Functioning bit
 (50 14)  (1380 334)  (1380 334)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 335)  (1366 335)  LC_7 Logic Functioning bit
 (37 15)  (1367 335)  (1367 335)  LC_7 Logic Functioning bit
 (42 15)  (1372 335)  (1372 335)  LC_7 Logic Functioning bit
 (43 15)  (1373 335)  (1373 335)  LC_7 Logic Functioning bit


IpCon_Tile_0_19

 (36 0)  (36 304)  (36 304)  LC_0 Logic Functioning bit
 (37 0)  (37 304)  (37 304)  LC_0 Logic Functioning bit
 (42 0)  (42 304)  (42 304)  LC_0 Logic Functioning bit
 (43 0)  (43 304)  (43 304)  LC_0 Logic Functioning bit
 (50 0)  (50 304)  (50 304)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 305)  (36 305)  LC_0 Logic Functioning bit
 (37 1)  (37 305)  (37 305)  LC_0 Logic Functioning bit
 (42 1)  (42 305)  (42 305)  LC_0 Logic Functioning bit
 (43 1)  (43 305)  (43 305)  LC_0 Logic Functioning bit
 (36 2)  (36 306)  (36 306)  LC_1 Logic Functioning bit
 (37 2)  (37 306)  (37 306)  LC_1 Logic Functioning bit
 (42 2)  (42 306)  (42 306)  LC_1 Logic Functioning bit
 (43 2)  (43 306)  (43 306)  LC_1 Logic Functioning bit
 (50 2)  (50 306)  (50 306)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 307)  (36 307)  LC_1 Logic Functioning bit
 (37 3)  (37 307)  (37 307)  LC_1 Logic Functioning bit
 (42 3)  (42 307)  (42 307)  LC_1 Logic Functioning bit
 (43 3)  (43 307)  (43 307)  LC_1 Logic Functioning bit
 (36 4)  (36 308)  (36 308)  LC_2 Logic Functioning bit
 (37 4)  (37 308)  (37 308)  LC_2 Logic Functioning bit
 (42 4)  (42 308)  (42 308)  LC_2 Logic Functioning bit
 (43 4)  (43 308)  (43 308)  LC_2 Logic Functioning bit
 (50 4)  (50 308)  (50 308)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 309)  (36 309)  LC_2 Logic Functioning bit
 (37 5)  (37 309)  (37 309)  LC_2 Logic Functioning bit
 (42 5)  (42 309)  (42 309)  LC_2 Logic Functioning bit
 (43 5)  (43 309)  (43 309)  LC_2 Logic Functioning bit
 (36 6)  (36 310)  (36 310)  LC_3 Logic Functioning bit
 (37 6)  (37 310)  (37 310)  LC_3 Logic Functioning bit
 (42 6)  (42 310)  (42 310)  LC_3 Logic Functioning bit
 (43 6)  (43 310)  (43 310)  LC_3 Logic Functioning bit
 (50 6)  (50 310)  (50 310)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 311)  (36 311)  LC_3 Logic Functioning bit
 (37 7)  (37 311)  (37 311)  LC_3 Logic Functioning bit
 (42 7)  (42 311)  (42 311)  LC_3 Logic Functioning bit
 (43 7)  (43 311)  (43 311)  LC_3 Logic Functioning bit
 (36 8)  (36 312)  (36 312)  LC_4 Logic Functioning bit
 (37 8)  (37 312)  (37 312)  LC_4 Logic Functioning bit
 (42 8)  (42 312)  (42 312)  LC_4 Logic Functioning bit
 (43 8)  (43 312)  (43 312)  LC_4 Logic Functioning bit
 (50 8)  (50 312)  (50 312)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 313)  (36 313)  LC_4 Logic Functioning bit
 (37 9)  (37 313)  (37 313)  LC_4 Logic Functioning bit
 (42 9)  (42 313)  (42 313)  LC_4 Logic Functioning bit
 (43 9)  (43 313)  (43 313)  LC_4 Logic Functioning bit
 (36 10)  (36 314)  (36 314)  LC_5 Logic Functioning bit
 (37 10)  (37 314)  (37 314)  LC_5 Logic Functioning bit
 (42 10)  (42 314)  (42 314)  LC_5 Logic Functioning bit
 (43 10)  (43 314)  (43 314)  LC_5 Logic Functioning bit
 (50 10)  (50 314)  (50 314)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 315)  (36 315)  LC_5 Logic Functioning bit
 (37 11)  (37 315)  (37 315)  LC_5 Logic Functioning bit
 (42 11)  (42 315)  (42 315)  LC_5 Logic Functioning bit
 (43 11)  (43 315)  (43 315)  LC_5 Logic Functioning bit
 (11 12)  (11 316)  (11 316)  routing T_0_19.sp4_v_t_38 <X> T_0_19.sp4_v_b_11
 (13 12)  (13 316)  (13 316)  routing T_0_19.sp4_v_t_38 <X> T_0_19.sp4_v_b_11
 (36 12)  (36 316)  (36 316)  LC_6 Logic Functioning bit
 (37 12)  (37 316)  (37 316)  LC_6 Logic Functioning bit
 (42 12)  (42 316)  (42 316)  LC_6 Logic Functioning bit
 (43 12)  (43 316)  (43 316)  LC_6 Logic Functioning bit
 (50 12)  (50 316)  (50 316)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 317)  (36 317)  LC_6 Logic Functioning bit
 (37 13)  (37 317)  (37 317)  LC_6 Logic Functioning bit
 (42 13)  (42 317)  (42 317)  LC_6 Logic Functioning bit
 (43 13)  (43 317)  (43 317)  LC_6 Logic Functioning bit
 (36 14)  (36 318)  (36 318)  LC_7 Logic Functioning bit
 (37 14)  (37 318)  (37 318)  LC_7 Logic Functioning bit
 (42 14)  (42 318)  (42 318)  LC_7 Logic Functioning bit
 (43 14)  (43 318)  (43 318)  LC_7 Logic Functioning bit
 (50 14)  (50 318)  (50 318)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 319)  (36 319)  LC_7 Logic Functioning bit
 (37 15)  (37 319)  (37 319)  LC_7 Logic Functioning bit
 (42 15)  (42 319)  (42 319)  LC_7 Logic Functioning bit
 (43 15)  (43 319)  (43 319)  LC_7 Logic Functioning bit


LogicTile_1_19

 (0 2)  (54 306)  (54 306)  routing T_1_19.glb_netwk_7 <X> T_1_19.wire_logic_cluster/lc_7/clk
 (1 2)  (55 306)  (55 306)  routing T_1_19.glb_netwk_7 <X> T_1_19.wire_logic_cluster/lc_7/clk
 (2 2)  (56 306)  (56 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (54 307)  (54 307)  routing T_1_19.glb_netwk_7 <X> T_1_19.wire_logic_cluster/lc_7/clk
 (1 4)  (55 308)  (55 308)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (26 6)  (80 310)  (80 310)  routing T_1_19.lc_trk_g1_4 <X> T_1_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (81 310)  (81 310)  routing T_1_19.lc_trk_g3_7 <X> T_1_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (82 310)  (82 310)  routing T_1_19.lc_trk_g3_7 <X> T_1_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (83 310)  (83 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (84 310)  (84 310)  routing T_1_19.lc_trk_g3_7 <X> T_1_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (85 310)  (85 310)  routing T_1_19.lc_trk_g2_4 <X> T_1_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (86 310)  (86 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (87 310)  (87 310)  routing T_1_19.lc_trk_g2_4 <X> T_1_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (90 310)  (90 310)  LC_3 Logic Functioning bit
 (37 6)  (91 310)  (91 310)  LC_3 Logic Functioning bit
 (38 6)  (92 310)  (92 310)  LC_3 Logic Functioning bit
 (39 6)  (93 310)  (93 310)  LC_3 Logic Functioning bit
 (45 6)  (99 310)  (99 310)  LC_3 Logic Functioning bit
 (53 6)  (107 310)  (107 310)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (15 7)  (69 311)  (69 311)  routing T_1_19.sp4_v_t_9 <X> T_1_19.lc_trk_g1_4
 (16 7)  (70 311)  (70 311)  routing T_1_19.sp4_v_t_9 <X> T_1_19.lc_trk_g1_4
 (17 7)  (71 311)  (71 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (27 7)  (81 311)  (81 311)  routing T_1_19.lc_trk_g1_4 <X> T_1_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (83 311)  (83 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (84 311)  (84 311)  routing T_1_19.lc_trk_g3_7 <X> T_1_19.wire_logic_cluster/lc_3/in_1
 (40 7)  (94 311)  (94 311)  LC_3 Logic Functioning bit
 (41 7)  (95 311)  (95 311)  LC_3 Logic Functioning bit
 (42 7)  (96 311)  (96 311)  LC_3 Logic Functioning bit
 (43 7)  (97 311)  (97 311)  LC_3 Logic Functioning bit
 (17 11)  (71 315)  (71 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (5 12)  (59 316)  (59 316)  routing T_1_19.sp4_v_b_3 <X> T_1_19.sp4_h_r_9
 (12 12)  (66 316)  (66 316)  routing T_1_19.sp4_v_b_5 <X> T_1_19.sp4_h_r_11
 (4 13)  (58 317)  (58 317)  routing T_1_19.sp4_v_b_3 <X> T_1_19.sp4_h_r_9
 (6 13)  (60 317)  (60 317)  routing T_1_19.sp4_v_b_3 <X> T_1_19.sp4_h_r_9
 (11 13)  (65 317)  (65 317)  routing T_1_19.sp4_v_b_5 <X> T_1_19.sp4_h_r_11
 (13 13)  (67 317)  (67 317)  routing T_1_19.sp4_v_b_5 <X> T_1_19.sp4_h_r_11
 (0 14)  (54 318)  (54 318)  routing T_1_19.glb_netwk_6 <X> T_1_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (55 318)  (55 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (76 318)  (76 318)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (77 318)  (77 318)  routing T_1_19.sp12_v_t_12 <X> T_1_19.lc_trk_g3_7
 (0 15)  (54 319)  (54 319)  routing T_1_19.glb_netwk_6 <X> T_1_19.wire_logic_cluster/lc_7/s_r


LogicTile_2_19

 (16 0)  (124 304)  (124 304)  routing T_2_19.sp4_v_b_9 <X> T_2_19.lc_trk_g0_1
 (17 0)  (125 304)  (125 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (126 304)  (126 304)  routing T_2_19.sp4_v_b_9 <X> T_2_19.lc_trk_g0_1
 (21 0)  (129 304)  (129 304)  routing T_2_19.sp4_v_b_11 <X> T_2_19.lc_trk_g0_3
 (22 0)  (130 304)  (130 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (131 304)  (131 304)  routing T_2_19.sp4_v_b_11 <X> T_2_19.lc_trk_g0_3
 (27 0)  (135 304)  (135 304)  routing T_2_19.lc_trk_g3_2 <X> T_2_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (136 304)  (136 304)  routing T_2_19.lc_trk_g3_2 <X> T_2_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 304)  (137 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (140 304)  (140 304)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (144 304)  (144 304)  LC_0 Logic Functioning bit
 (39 0)  (147 304)  (147 304)  LC_0 Logic Functioning bit
 (41 0)  (149 304)  (149 304)  LC_0 Logic Functioning bit
 (42 0)  (150 304)  (150 304)  LC_0 Logic Functioning bit
 (44 0)  (152 304)  (152 304)  LC_0 Logic Functioning bit
 (45 0)  (153 304)  (153 304)  LC_0 Logic Functioning bit
 (5 1)  (113 305)  (113 305)  routing T_2_19.sp4_h_r_0 <X> T_2_19.sp4_v_b_0
 (18 1)  (126 305)  (126 305)  routing T_2_19.sp4_v_b_9 <X> T_2_19.lc_trk_g0_1
 (21 1)  (129 305)  (129 305)  routing T_2_19.sp4_v_b_11 <X> T_2_19.lc_trk_g0_3
 (30 1)  (138 305)  (138 305)  routing T_2_19.lc_trk_g3_2 <X> T_2_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (140 305)  (140 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (142 305)  (142 305)  routing T_2_19.lc_trk_g1_3 <X> T_2_19.input_2_0
 (35 1)  (143 305)  (143 305)  routing T_2_19.lc_trk_g1_3 <X> T_2_19.input_2_0
 (36 1)  (144 305)  (144 305)  LC_0 Logic Functioning bit
 (39 1)  (147 305)  (147 305)  LC_0 Logic Functioning bit
 (41 1)  (149 305)  (149 305)  LC_0 Logic Functioning bit
 (42 1)  (150 305)  (150 305)  LC_0 Logic Functioning bit
 (49 1)  (157 305)  (157 305)  Carry_In_Mux bit 

 (0 2)  (108 306)  (108 306)  routing T_2_19.glb_netwk_7 <X> T_2_19.wire_logic_cluster/lc_7/clk
 (1 2)  (109 306)  (109 306)  routing T_2_19.glb_netwk_7 <X> T_2_19.wire_logic_cluster/lc_7/clk
 (2 2)  (110 306)  (110 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (4 2)  (112 306)  (112 306)  routing T_2_19.sp4_h_r_0 <X> T_2_19.sp4_v_t_37
 (21 2)  (129 306)  (129 306)  routing T_2_19.sp4_v_b_7 <X> T_2_19.lc_trk_g0_7
 (22 2)  (130 306)  (130 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (131 306)  (131 306)  routing T_2_19.sp4_v_b_7 <X> T_2_19.lc_trk_g0_7
 (25 2)  (133 306)  (133 306)  routing T_2_19.sp4_h_l_11 <X> T_2_19.lc_trk_g0_6
 (27 2)  (135 306)  (135 306)  routing T_2_19.lc_trk_g1_7 <X> T_2_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 306)  (137 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (138 306)  (138 306)  routing T_2_19.lc_trk_g1_7 <X> T_2_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (140 306)  (140 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (144 306)  (144 306)  LC_1 Logic Functioning bit
 (39 2)  (147 306)  (147 306)  LC_1 Logic Functioning bit
 (41 2)  (149 306)  (149 306)  LC_1 Logic Functioning bit
 (42 2)  (150 306)  (150 306)  LC_1 Logic Functioning bit
 (44 2)  (152 306)  (152 306)  LC_1 Logic Functioning bit
 (45 2)  (153 306)  (153 306)  LC_1 Logic Functioning bit
 (0 3)  (108 307)  (108 307)  routing T_2_19.glb_netwk_7 <X> T_2_19.wire_logic_cluster/lc_7/clk
 (5 3)  (113 307)  (113 307)  routing T_2_19.sp4_h_r_0 <X> T_2_19.sp4_v_t_37
 (22 3)  (130 307)  (130 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (131 307)  (131 307)  routing T_2_19.sp4_h_l_11 <X> T_2_19.lc_trk_g0_6
 (24 3)  (132 307)  (132 307)  routing T_2_19.sp4_h_l_11 <X> T_2_19.lc_trk_g0_6
 (25 3)  (133 307)  (133 307)  routing T_2_19.sp4_h_l_11 <X> T_2_19.lc_trk_g0_6
 (30 3)  (138 307)  (138 307)  routing T_2_19.lc_trk_g1_7 <X> T_2_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (140 307)  (140 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (141 307)  (141 307)  routing T_2_19.lc_trk_g2_1 <X> T_2_19.input_2_1
 (36 3)  (144 307)  (144 307)  LC_1 Logic Functioning bit
 (39 3)  (147 307)  (147 307)  LC_1 Logic Functioning bit
 (41 3)  (149 307)  (149 307)  LC_1 Logic Functioning bit
 (42 3)  (150 307)  (150 307)  LC_1 Logic Functioning bit
 (0 4)  (108 308)  (108 308)  routing T_2_19.glb_netwk_5 <X> T_2_19.wire_logic_cluster/lc_7/cen
 (1 4)  (109 308)  (109 308)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (21 4)  (129 308)  (129 308)  routing T_2_19.sp12_h_r_3 <X> T_2_19.lc_trk_g1_3
 (22 4)  (130 308)  (130 308)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (132 308)  (132 308)  routing T_2_19.sp12_h_r_3 <X> T_2_19.lc_trk_g1_3
 (29 4)  (137 308)  (137 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (138 308)  (138 308)  routing T_2_19.lc_trk_g0_7 <X> T_2_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (140 308)  (140 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (144 308)  (144 308)  LC_2 Logic Functioning bit
 (39 4)  (147 308)  (147 308)  LC_2 Logic Functioning bit
 (41 4)  (149 308)  (149 308)  LC_2 Logic Functioning bit
 (42 4)  (150 308)  (150 308)  LC_2 Logic Functioning bit
 (44 4)  (152 308)  (152 308)  LC_2 Logic Functioning bit
 (45 4)  (153 308)  (153 308)  LC_2 Logic Functioning bit
 (21 5)  (129 309)  (129 309)  routing T_2_19.sp12_h_r_3 <X> T_2_19.lc_trk_g1_3
 (30 5)  (138 309)  (138 309)  routing T_2_19.lc_trk_g0_7 <X> T_2_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (140 309)  (140 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (141 309)  (141 309)  routing T_2_19.lc_trk_g3_3 <X> T_2_19.input_2_2
 (34 5)  (142 309)  (142 309)  routing T_2_19.lc_trk_g3_3 <X> T_2_19.input_2_2
 (35 5)  (143 309)  (143 309)  routing T_2_19.lc_trk_g3_3 <X> T_2_19.input_2_2
 (36 5)  (144 309)  (144 309)  LC_2 Logic Functioning bit
 (39 5)  (147 309)  (147 309)  LC_2 Logic Functioning bit
 (41 5)  (149 309)  (149 309)  LC_2 Logic Functioning bit
 (42 5)  (150 309)  (150 309)  LC_2 Logic Functioning bit
 (16 6)  (124 310)  (124 310)  routing T_2_19.sp4_v_b_5 <X> T_2_19.lc_trk_g1_5
 (17 6)  (125 310)  (125 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (126 310)  (126 310)  routing T_2_19.sp4_v_b_5 <X> T_2_19.lc_trk_g1_5
 (22 6)  (130 310)  (130 310)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (131 310)  (131 310)  routing T_2_19.sp12_h_r_23 <X> T_2_19.lc_trk_g1_7
 (25 6)  (133 310)  (133 310)  routing T_2_19.sp4_v_t_3 <X> T_2_19.lc_trk_g1_6
 (29 6)  (137 310)  (137 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (138 310)  (138 310)  routing T_2_19.lc_trk_g0_6 <X> T_2_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (140 310)  (140 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (144 310)  (144 310)  LC_3 Logic Functioning bit
 (39 6)  (147 310)  (147 310)  LC_3 Logic Functioning bit
 (41 6)  (149 310)  (149 310)  LC_3 Logic Functioning bit
 (42 6)  (150 310)  (150 310)  LC_3 Logic Functioning bit
 (44 6)  (152 310)  (152 310)  LC_3 Logic Functioning bit
 (45 6)  (153 310)  (153 310)  LC_3 Logic Functioning bit
 (14 7)  (122 311)  (122 311)  routing T_2_19.sp4_r_v_b_28 <X> T_2_19.lc_trk_g1_4
 (17 7)  (125 311)  (125 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (21 7)  (129 311)  (129 311)  routing T_2_19.sp12_h_r_23 <X> T_2_19.lc_trk_g1_7
 (22 7)  (130 311)  (130 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (131 311)  (131 311)  routing T_2_19.sp4_v_t_3 <X> T_2_19.lc_trk_g1_6
 (25 7)  (133 311)  (133 311)  routing T_2_19.sp4_v_t_3 <X> T_2_19.lc_trk_g1_6
 (30 7)  (138 311)  (138 311)  routing T_2_19.lc_trk_g0_6 <X> T_2_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (140 311)  (140 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (143 311)  (143 311)  routing T_2_19.lc_trk_g0_3 <X> T_2_19.input_2_3
 (36 7)  (144 311)  (144 311)  LC_3 Logic Functioning bit
 (39 7)  (147 311)  (147 311)  LC_3 Logic Functioning bit
 (41 7)  (149 311)  (149 311)  LC_3 Logic Functioning bit
 (42 7)  (150 311)  (150 311)  LC_3 Logic Functioning bit
 (15 8)  (123 312)  (123 312)  routing T_2_19.sp12_v_b_1 <X> T_2_19.lc_trk_g2_1
 (17 8)  (125 312)  (125 312)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_1 lc_trk_g2_1
 (18 8)  (126 312)  (126 312)  routing T_2_19.sp12_v_b_1 <X> T_2_19.lc_trk_g2_1
 (22 8)  (130 312)  (130 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (131 312)  (131 312)  routing T_2_19.sp4_h_r_27 <X> T_2_19.lc_trk_g2_3
 (24 8)  (132 312)  (132 312)  routing T_2_19.sp4_h_r_27 <X> T_2_19.lc_trk_g2_3
 (28 8)  (136 312)  (136 312)  routing T_2_19.lc_trk_g2_3 <X> T_2_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 312)  (137 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (140 312)  (140 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (143 312)  (143 312)  routing T_2_19.lc_trk_g1_5 <X> T_2_19.input_2_4
 (36 8)  (144 312)  (144 312)  LC_4 Logic Functioning bit
 (39 8)  (147 312)  (147 312)  LC_4 Logic Functioning bit
 (41 8)  (149 312)  (149 312)  LC_4 Logic Functioning bit
 (42 8)  (150 312)  (150 312)  LC_4 Logic Functioning bit
 (44 8)  (152 312)  (152 312)  LC_4 Logic Functioning bit
 (45 8)  (153 312)  (153 312)  LC_4 Logic Functioning bit
 (18 9)  (126 313)  (126 313)  routing T_2_19.sp12_v_b_1 <X> T_2_19.lc_trk_g2_1
 (21 9)  (129 313)  (129 313)  routing T_2_19.sp4_h_r_27 <X> T_2_19.lc_trk_g2_3
 (30 9)  (138 313)  (138 313)  routing T_2_19.lc_trk_g2_3 <X> T_2_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (140 313)  (140 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (142 313)  (142 313)  routing T_2_19.lc_trk_g1_5 <X> T_2_19.input_2_4
 (36 9)  (144 313)  (144 313)  LC_4 Logic Functioning bit
 (39 9)  (147 313)  (147 313)  LC_4 Logic Functioning bit
 (41 9)  (149 313)  (149 313)  LC_4 Logic Functioning bit
 (42 9)  (150 313)  (150 313)  LC_4 Logic Functioning bit
 (25 10)  (133 314)  (133 314)  routing T_2_19.sp4_v_b_30 <X> T_2_19.lc_trk_g2_6
 (28 10)  (136 314)  (136 314)  routing T_2_19.lc_trk_g2_6 <X> T_2_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 314)  (137 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (138 314)  (138 314)  routing T_2_19.lc_trk_g2_6 <X> T_2_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (140 314)  (140 314)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (143 314)  (143 314)  routing T_2_19.lc_trk_g1_6 <X> T_2_19.input_2_5
 (36 10)  (144 314)  (144 314)  LC_5 Logic Functioning bit
 (39 10)  (147 314)  (147 314)  LC_5 Logic Functioning bit
 (41 10)  (149 314)  (149 314)  LC_5 Logic Functioning bit
 (42 10)  (150 314)  (150 314)  LC_5 Logic Functioning bit
 (44 10)  (152 314)  (152 314)  LC_5 Logic Functioning bit
 (45 10)  (153 314)  (153 314)  LC_5 Logic Functioning bit
 (22 11)  (130 315)  (130 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (131 315)  (131 315)  routing T_2_19.sp4_v_b_30 <X> T_2_19.lc_trk_g2_6
 (30 11)  (138 315)  (138 315)  routing T_2_19.lc_trk_g2_6 <X> T_2_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (140 315)  (140 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (142 315)  (142 315)  routing T_2_19.lc_trk_g1_6 <X> T_2_19.input_2_5
 (35 11)  (143 315)  (143 315)  routing T_2_19.lc_trk_g1_6 <X> T_2_19.input_2_5
 (36 11)  (144 315)  (144 315)  LC_5 Logic Functioning bit
 (39 11)  (147 315)  (147 315)  LC_5 Logic Functioning bit
 (41 11)  (149 315)  (149 315)  LC_5 Logic Functioning bit
 (42 11)  (150 315)  (150 315)  LC_5 Logic Functioning bit
 (15 12)  (123 316)  (123 316)  routing T_2_19.sp4_h_r_33 <X> T_2_19.lc_trk_g3_1
 (16 12)  (124 316)  (124 316)  routing T_2_19.sp4_h_r_33 <X> T_2_19.lc_trk_g3_1
 (17 12)  (125 316)  (125 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (126 316)  (126 316)  routing T_2_19.sp4_h_r_33 <X> T_2_19.lc_trk_g3_1
 (21 12)  (129 316)  (129 316)  routing T_2_19.sp4_h_r_35 <X> T_2_19.lc_trk_g3_3
 (22 12)  (130 316)  (130 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (131 316)  (131 316)  routing T_2_19.sp4_h_r_35 <X> T_2_19.lc_trk_g3_3
 (24 12)  (132 316)  (132 316)  routing T_2_19.sp4_h_r_35 <X> T_2_19.lc_trk_g3_3
 (25 12)  (133 316)  (133 316)  routing T_2_19.sp12_v_t_1 <X> T_2_19.lc_trk_g3_2
 (29 12)  (137 316)  (137 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (140 316)  (140 316)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (144 316)  (144 316)  LC_6 Logic Functioning bit
 (39 12)  (147 316)  (147 316)  LC_6 Logic Functioning bit
 (41 12)  (149 316)  (149 316)  LC_6 Logic Functioning bit
 (42 12)  (150 316)  (150 316)  LC_6 Logic Functioning bit
 (44 12)  (152 316)  (152 316)  LC_6 Logic Functioning bit
 (45 12)  (153 316)  (153 316)  LC_6 Logic Functioning bit
 (22 13)  (130 317)  (130 317)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (132 317)  (132 317)  routing T_2_19.sp12_v_t_1 <X> T_2_19.lc_trk_g3_2
 (25 13)  (133 317)  (133 317)  routing T_2_19.sp12_v_t_1 <X> T_2_19.lc_trk_g3_2
 (32 13)  (140 317)  (140 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (141 317)  (141 317)  routing T_2_19.lc_trk_g3_1 <X> T_2_19.input_2_6
 (34 13)  (142 317)  (142 317)  routing T_2_19.lc_trk_g3_1 <X> T_2_19.input_2_6
 (36 13)  (144 317)  (144 317)  LC_6 Logic Functioning bit
 (39 13)  (147 317)  (147 317)  LC_6 Logic Functioning bit
 (41 13)  (149 317)  (149 317)  LC_6 Logic Functioning bit
 (42 13)  (150 317)  (150 317)  LC_6 Logic Functioning bit
 (0 14)  (108 318)  (108 318)  routing T_2_19.glb_netwk_6 <X> T_2_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (109 318)  (109 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (130 318)  (130 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (131 318)  (131 318)  routing T_2_19.sp4_v_b_47 <X> T_2_19.lc_trk_g3_7
 (24 14)  (132 318)  (132 318)  routing T_2_19.sp4_v_b_47 <X> T_2_19.lc_trk_g3_7
 (26 14)  (134 318)  (134 318)  routing T_2_19.lc_trk_g1_4 <X> T_2_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (135 318)  (135 318)  routing T_2_19.lc_trk_g3_7 <X> T_2_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (136 318)  (136 318)  routing T_2_19.lc_trk_g3_7 <X> T_2_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 318)  (137 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (138 318)  (138 318)  routing T_2_19.lc_trk_g3_7 <X> T_2_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (140 318)  (140 318)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (145 318)  (145 318)  LC_7 Logic Functioning bit
 (39 14)  (147 318)  (147 318)  LC_7 Logic Functioning bit
 (41 14)  (149 318)  (149 318)  LC_7 Logic Functioning bit
 (43 14)  (151 318)  (151 318)  LC_7 Logic Functioning bit
 (45 14)  (153 318)  (153 318)  LC_7 Logic Functioning bit
 (46 14)  (154 318)  (154 318)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (51 14)  (159 318)  (159 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (108 319)  (108 319)  routing T_2_19.glb_netwk_6 <X> T_2_19.wire_logic_cluster/lc_7/s_r
 (27 15)  (135 319)  (135 319)  routing T_2_19.lc_trk_g1_4 <X> T_2_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (137 319)  (137 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (138 319)  (138 319)  routing T_2_19.lc_trk_g3_7 <X> T_2_19.wire_logic_cluster/lc_7/in_1
 (40 15)  (148 319)  (148 319)  LC_7 Logic Functioning bit
 (41 15)  (149 319)  (149 319)  LC_7 Logic Functioning bit
 (42 15)  (150 319)  (150 319)  LC_7 Logic Functioning bit
 (43 15)  (151 319)  (151 319)  LC_7 Logic Functioning bit


LogicTile_3_19

 (21 0)  (183 304)  (183 304)  routing T_3_19.sp4_v_b_11 <X> T_3_19.lc_trk_g0_3
 (22 0)  (184 304)  (184 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (185 304)  (185 304)  routing T_3_19.sp4_v_b_11 <X> T_3_19.lc_trk_g0_3
 (21 1)  (183 305)  (183 305)  routing T_3_19.sp4_v_b_11 <X> T_3_19.lc_trk_g0_3
 (6 2)  (168 306)  (168 306)  routing T_3_19.sp4_v_b_9 <X> T_3_19.sp4_v_t_37
 (11 2)  (173 306)  (173 306)  routing T_3_19.sp4_h_r_8 <X> T_3_19.sp4_v_t_39
 (13 2)  (175 306)  (175 306)  routing T_3_19.sp4_h_r_8 <X> T_3_19.sp4_v_t_39
 (21 2)  (183 306)  (183 306)  routing T_3_19.sp4_v_b_15 <X> T_3_19.lc_trk_g0_7
 (22 2)  (184 306)  (184 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (185 306)  (185 306)  routing T_3_19.sp4_v_b_15 <X> T_3_19.lc_trk_g0_7
 (25 2)  (187 306)  (187 306)  routing T_3_19.sp4_v_b_6 <X> T_3_19.lc_trk_g0_6
 (3 3)  (165 307)  (165 307)  routing T_3_19.sp12_v_b_0 <X> T_3_19.sp12_h_l_23
 (5 3)  (167 307)  (167 307)  routing T_3_19.sp4_v_b_9 <X> T_3_19.sp4_v_t_37
 (12 3)  (174 307)  (174 307)  routing T_3_19.sp4_h_r_8 <X> T_3_19.sp4_v_t_39
 (21 3)  (183 307)  (183 307)  routing T_3_19.sp4_v_b_15 <X> T_3_19.lc_trk_g0_7
 (22 3)  (184 307)  (184 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (185 307)  (185 307)  routing T_3_19.sp4_v_b_6 <X> T_3_19.lc_trk_g0_6
 (8 4)  (170 308)  (170 308)  routing T_3_19.sp4_v_b_10 <X> T_3_19.sp4_h_r_4
 (9 4)  (171 308)  (171 308)  routing T_3_19.sp4_v_b_10 <X> T_3_19.sp4_h_r_4
 (10 4)  (172 308)  (172 308)  routing T_3_19.sp4_v_b_10 <X> T_3_19.sp4_h_r_4
 (15 4)  (177 308)  (177 308)  routing T_3_19.sp4_v_b_17 <X> T_3_19.lc_trk_g1_1
 (16 4)  (178 308)  (178 308)  routing T_3_19.sp4_v_b_17 <X> T_3_19.lc_trk_g1_1
 (17 4)  (179 308)  (179 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (184 308)  (184 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (185 308)  (185 308)  routing T_3_19.sp4_v_b_19 <X> T_3_19.lc_trk_g1_3
 (24 4)  (186 308)  (186 308)  routing T_3_19.sp4_v_b_19 <X> T_3_19.lc_trk_g1_3
 (26 4)  (188 308)  (188 308)  routing T_3_19.lc_trk_g0_6 <X> T_3_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (189 308)  (189 308)  routing T_3_19.lc_trk_g3_4 <X> T_3_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (190 308)  (190 308)  routing T_3_19.lc_trk_g3_4 <X> T_3_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 308)  (191 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (192 308)  (192 308)  routing T_3_19.lc_trk_g3_4 <X> T_3_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (194 308)  (194 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (195 308)  (195 308)  routing T_3_19.lc_trk_g2_3 <X> T_3_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (199 308)  (199 308)  LC_2 Logic Functioning bit
 (38 4)  (200 308)  (200 308)  LC_2 Logic Functioning bit
 (39 4)  (201 308)  (201 308)  LC_2 Logic Functioning bit
 (40 4)  (202 308)  (202 308)  LC_2 Logic Functioning bit
 (41 4)  (203 308)  (203 308)  LC_2 Logic Functioning bit
 (42 4)  (204 308)  (204 308)  LC_2 Logic Functioning bit
 (43 4)  (205 308)  (205 308)  LC_2 Logic Functioning bit
 (26 5)  (188 309)  (188 309)  routing T_3_19.lc_trk_g0_6 <X> T_3_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (191 309)  (191 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (193 309)  (193 309)  routing T_3_19.lc_trk_g2_3 <X> T_3_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (194 309)  (194 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (195 309)  (195 309)  routing T_3_19.lc_trk_g2_2 <X> T_3_19.input_2_2
 (35 5)  (197 309)  (197 309)  routing T_3_19.lc_trk_g2_2 <X> T_3_19.input_2_2
 (36 5)  (198 309)  (198 309)  LC_2 Logic Functioning bit
 (37 5)  (199 309)  (199 309)  LC_2 Logic Functioning bit
 (38 5)  (200 309)  (200 309)  LC_2 Logic Functioning bit
 (39 5)  (201 309)  (201 309)  LC_2 Logic Functioning bit
 (40 5)  (202 309)  (202 309)  LC_2 Logic Functioning bit
 (41 5)  (203 309)  (203 309)  LC_2 Logic Functioning bit
 (42 5)  (204 309)  (204 309)  LC_2 Logic Functioning bit
 (43 5)  (205 309)  (205 309)  LC_2 Logic Functioning bit
 (14 6)  (176 310)  (176 310)  routing T_3_19.wire_logic_cluster/lc_4/out <X> T_3_19.lc_trk_g1_4
 (21 6)  (183 310)  (183 310)  routing T_3_19.sp4_v_b_7 <X> T_3_19.lc_trk_g1_7
 (22 6)  (184 310)  (184 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (185 310)  (185 310)  routing T_3_19.sp4_v_b_7 <X> T_3_19.lc_trk_g1_7
 (28 6)  (190 310)  (190 310)  routing T_3_19.lc_trk_g2_0 <X> T_3_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (191 310)  (191 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (193 310)  (193 310)  routing T_3_19.lc_trk_g1_7 <X> T_3_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (194 310)  (194 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (196 310)  (196 310)  routing T_3_19.lc_trk_g1_7 <X> T_3_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (198 310)  (198 310)  LC_3 Logic Functioning bit
 (37 6)  (199 310)  (199 310)  LC_3 Logic Functioning bit
 (39 6)  (201 310)  (201 310)  LC_3 Logic Functioning bit
 (40 6)  (202 310)  (202 310)  LC_3 Logic Functioning bit
 (41 6)  (203 310)  (203 310)  LC_3 Logic Functioning bit
 (42 6)  (204 310)  (204 310)  LC_3 Logic Functioning bit
 (43 6)  (205 310)  (205 310)  LC_3 Logic Functioning bit
 (50 6)  (212 310)  (212 310)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (214 310)  (214 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (17 7)  (179 311)  (179 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (31 7)  (193 311)  (193 311)  routing T_3_19.lc_trk_g1_7 <X> T_3_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (198 311)  (198 311)  LC_3 Logic Functioning bit
 (37 7)  (199 311)  (199 311)  LC_3 Logic Functioning bit
 (39 7)  (201 311)  (201 311)  LC_3 Logic Functioning bit
 (40 7)  (202 311)  (202 311)  LC_3 Logic Functioning bit
 (41 7)  (203 311)  (203 311)  LC_3 Logic Functioning bit
 (42 7)  (204 311)  (204 311)  LC_3 Logic Functioning bit
 (43 7)  (205 311)  (205 311)  LC_3 Logic Functioning bit
 (14 8)  (176 312)  (176 312)  routing T_3_19.bnl_op_0 <X> T_3_19.lc_trk_g2_0
 (21 8)  (183 312)  (183 312)  routing T_3_19.bnl_op_3 <X> T_3_19.lc_trk_g2_3
 (22 8)  (184 312)  (184 312)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (187 312)  (187 312)  routing T_3_19.bnl_op_2 <X> T_3_19.lc_trk_g2_2
 (29 8)  (191 312)  (191 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (192 312)  (192 312)  routing T_3_19.lc_trk_g0_7 <X> T_3_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (194 312)  (194 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (40 8)  (202 312)  (202 312)  LC_4 Logic Functioning bit
 (14 9)  (176 313)  (176 313)  routing T_3_19.bnl_op_0 <X> T_3_19.lc_trk_g2_0
 (17 9)  (179 313)  (179 313)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (21 9)  (183 313)  (183 313)  routing T_3_19.bnl_op_3 <X> T_3_19.lc_trk_g2_3
 (22 9)  (184 313)  (184 313)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (187 313)  (187 313)  routing T_3_19.bnl_op_2 <X> T_3_19.lc_trk_g2_2
 (27 9)  (189 313)  (189 313)  routing T_3_19.lc_trk_g3_1 <X> T_3_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (190 313)  (190 313)  routing T_3_19.lc_trk_g3_1 <X> T_3_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (191 313)  (191 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (192 313)  (192 313)  routing T_3_19.lc_trk_g0_7 <X> T_3_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (193 313)  (193 313)  routing T_3_19.lc_trk_g0_3 <X> T_3_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (194 313)  (194 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (196 313)  (196 313)  routing T_3_19.lc_trk_g1_1 <X> T_3_19.input_2_4
 (14 10)  (176 314)  (176 314)  routing T_3_19.rgt_op_4 <X> T_3_19.lc_trk_g2_4
 (16 10)  (178 314)  (178 314)  routing T_3_19.sp4_v_t_16 <X> T_3_19.lc_trk_g2_5
 (17 10)  (179 314)  (179 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (180 314)  (180 314)  routing T_3_19.sp4_v_t_16 <X> T_3_19.lc_trk_g2_5
 (28 10)  (190 314)  (190 314)  routing T_3_19.lc_trk_g2_0 <X> T_3_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (191 314)  (191 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (193 314)  (193 314)  routing T_3_19.lc_trk_g2_4 <X> T_3_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (194 314)  (194 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (195 314)  (195 314)  routing T_3_19.lc_trk_g2_4 <X> T_3_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (197 314)  (197 314)  routing T_3_19.lc_trk_g2_5 <X> T_3_19.input_2_5
 (37 10)  (199 314)  (199 314)  LC_5 Logic Functioning bit
 (15 11)  (177 315)  (177 315)  routing T_3_19.rgt_op_4 <X> T_3_19.lc_trk_g2_4
 (17 11)  (179 315)  (179 315)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (26 11)  (188 315)  (188 315)  routing T_3_19.lc_trk_g2_3 <X> T_3_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (190 315)  (190 315)  routing T_3_19.lc_trk_g2_3 <X> T_3_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (191 315)  (191 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (194 315)  (194 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (195 315)  (195 315)  routing T_3_19.lc_trk_g2_5 <X> T_3_19.input_2_5
 (14 12)  (176 316)  (176 316)  routing T_3_19.sp4_v_b_24 <X> T_3_19.lc_trk_g3_0
 (15 12)  (177 316)  (177 316)  routing T_3_19.rgt_op_1 <X> T_3_19.lc_trk_g3_1
 (17 12)  (179 316)  (179 316)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (180 316)  (180 316)  routing T_3_19.rgt_op_1 <X> T_3_19.lc_trk_g3_1
 (27 12)  (189 316)  (189 316)  routing T_3_19.lc_trk_g1_4 <X> T_3_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (191 316)  (191 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (192 316)  (192 316)  routing T_3_19.lc_trk_g1_4 <X> T_3_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (194 316)  (194 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (195 316)  (195 316)  routing T_3_19.lc_trk_g3_0 <X> T_3_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (196 316)  (196 316)  routing T_3_19.lc_trk_g3_0 <X> T_3_19.wire_logic_cluster/lc_6/in_3
 (50 12)  (212 316)  (212 316)  Cascade bit: LH_LC06_inmux02_5

 (16 13)  (178 317)  (178 317)  routing T_3_19.sp4_v_b_24 <X> T_3_19.lc_trk_g3_0
 (17 13)  (179 317)  (179 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (26 13)  (188 317)  (188 317)  routing T_3_19.lc_trk_g1_3 <X> T_3_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (189 317)  (189 317)  routing T_3_19.lc_trk_g1_3 <X> T_3_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (191 317)  (191 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (198 317)  (198 317)  LC_6 Logic Functioning bit
 (14 14)  (176 318)  (176 318)  routing T_3_19.bnl_op_4 <X> T_3_19.lc_trk_g3_4
 (14 15)  (176 319)  (176 319)  routing T_3_19.bnl_op_4 <X> T_3_19.lc_trk_g3_4
 (17 15)  (179 319)  (179 319)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4


LogicTile_4_19

 (6 0)  (222 304)  (222 304)  routing T_4_19.sp4_v_t_44 <X> T_4_19.sp4_v_b_0
 (5 1)  (221 305)  (221 305)  routing T_4_19.sp4_v_t_44 <X> T_4_19.sp4_v_b_0
 (0 2)  (216 306)  (216 306)  routing T_4_19.glb_netwk_7 <X> T_4_19.wire_logic_cluster/lc_7/clk
 (1 2)  (217 306)  (217 306)  routing T_4_19.glb_netwk_7 <X> T_4_19.wire_logic_cluster/lc_7/clk
 (2 2)  (218 306)  (218 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (6 2)  (222 306)  (222 306)  routing T_4_19.sp4_v_b_9 <X> T_4_19.sp4_v_t_37
 (11 2)  (227 306)  (227 306)  routing T_4_19.sp4_v_b_11 <X> T_4_19.sp4_v_t_39
 (17 2)  (233 306)  (233 306)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (22 2)  (238 306)  (238 306)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (28 2)  (244 306)  (244 306)  routing T_4_19.lc_trk_g2_4 <X> T_4_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (245 306)  (245 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (246 306)  (246 306)  routing T_4_19.lc_trk_g2_4 <X> T_4_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (248 306)  (248 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (249 306)  (249 306)  routing T_4_19.lc_trk_g3_1 <X> T_4_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (250 306)  (250 306)  routing T_4_19.lc_trk_g3_1 <X> T_4_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (253 306)  (253 306)  LC_1 Logic Functioning bit
 (38 2)  (254 306)  (254 306)  LC_1 Logic Functioning bit
 (39 2)  (255 306)  (255 306)  LC_1 Logic Functioning bit
 (41 2)  (257 306)  (257 306)  LC_1 Logic Functioning bit
 (45 2)  (261 306)  (261 306)  LC_1 Logic Functioning bit
 (0 3)  (216 307)  (216 307)  routing T_4_19.glb_netwk_7 <X> T_4_19.wire_logic_cluster/lc_7/clk
 (5 3)  (221 307)  (221 307)  routing T_4_19.sp4_v_b_9 <X> T_4_19.sp4_v_t_37
 (12 3)  (228 307)  (228 307)  routing T_4_19.sp4_v_b_11 <X> T_4_19.sp4_v_t_39
 (27 3)  (243 307)  (243 307)  routing T_4_19.lc_trk_g1_0 <X> T_4_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (245 307)  (245 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (248 307)  (248 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (250 307)  (250 307)  routing T_4_19.lc_trk_g1_2 <X> T_4_19.input_2_1
 (35 3)  (251 307)  (251 307)  routing T_4_19.lc_trk_g1_2 <X> T_4_19.input_2_1
 (36 3)  (252 307)  (252 307)  LC_1 Logic Functioning bit
 (37 3)  (253 307)  (253 307)  LC_1 Logic Functioning bit
 (38 3)  (254 307)  (254 307)  LC_1 Logic Functioning bit
 (42 3)  (258 307)  (258 307)  LC_1 Logic Functioning bit
 (51 3)  (267 307)  (267 307)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (27 4)  (243 308)  (243 308)  routing T_4_19.lc_trk_g1_0 <X> T_4_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 308)  (245 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (247 308)  (247 308)  routing T_4_19.lc_trk_g0_5 <X> T_4_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (248 308)  (248 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (252 308)  (252 308)  LC_2 Logic Functioning bit
 (37 4)  (253 308)  (253 308)  LC_2 Logic Functioning bit
 (38 4)  (254 308)  (254 308)  LC_2 Logic Functioning bit
 (39 4)  (255 308)  (255 308)  LC_2 Logic Functioning bit
 (40 4)  (256 308)  (256 308)  LC_2 Logic Functioning bit
 (42 4)  (258 308)  (258 308)  LC_2 Logic Functioning bit
 (17 5)  (233 309)  (233 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (22 5)  (238 309)  (238 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (241 309)  (241 309)  routing T_4_19.sp4_r_v_b_26 <X> T_4_19.lc_trk_g1_2
 (36 5)  (252 309)  (252 309)  LC_2 Logic Functioning bit
 (37 5)  (253 309)  (253 309)  LC_2 Logic Functioning bit
 (38 5)  (254 309)  (254 309)  LC_2 Logic Functioning bit
 (39 5)  (255 309)  (255 309)  LC_2 Logic Functioning bit
 (40 5)  (256 309)  (256 309)  LC_2 Logic Functioning bit
 (42 5)  (258 309)  (258 309)  LC_2 Logic Functioning bit
 (13 6)  (229 310)  (229 310)  routing T_4_19.sp4_v_b_5 <X> T_4_19.sp4_v_t_40
 (14 6)  (230 310)  (230 310)  routing T_4_19.bnr_op_4 <X> T_4_19.lc_trk_g1_4
 (4 7)  (220 311)  (220 311)  routing T_4_19.sp4_v_b_10 <X> T_4_19.sp4_h_l_38
 (8 7)  (224 311)  (224 311)  routing T_4_19.sp4_v_b_1 <X> T_4_19.sp4_v_t_41
 (10 7)  (226 311)  (226 311)  routing T_4_19.sp4_v_b_1 <X> T_4_19.sp4_v_t_41
 (14 7)  (230 311)  (230 311)  routing T_4_19.bnr_op_4 <X> T_4_19.lc_trk_g1_4
 (17 7)  (233 311)  (233 311)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (0 8)  (216 312)  (216 312)  routing T_4_19.glb_netwk_6 <X> T_4_19.glb2local_1
 (1 8)  (217 312)  (217 312)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (32 8)  (248 312)  (248 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (250 312)  (250 312)  routing T_4_19.lc_trk_g1_0 <X> T_4_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (252 312)  (252 312)  LC_4 Logic Functioning bit
 (37 8)  (253 312)  (253 312)  LC_4 Logic Functioning bit
 (38 8)  (254 312)  (254 312)  LC_4 Logic Functioning bit
 (39 8)  (255 312)  (255 312)  LC_4 Logic Functioning bit
 (45 8)  (261 312)  (261 312)  LC_4 Logic Functioning bit
 (46 8)  (262 312)  (262 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (1 9)  (217 313)  (217 313)  routing T_4_19.glb_netwk_6 <X> T_4_19.glb2local_1
 (36 9)  (252 313)  (252 313)  LC_4 Logic Functioning bit
 (37 9)  (253 313)  (253 313)  LC_4 Logic Functioning bit
 (38 9)  (254 313)  (254 313)  LC_4 Logic Functioning bit
 (39 9)  (255 313)  (255 313)  LC_4 Logic Functioning bit
 (52 9)  (268 313)  (268 313)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (6 10)  (222 314)  (222 314)  routing T_4_19.sp4_v_b_3 <X> T_4_19.sp4_v_t_43
 (14 10)  (230 314)  (230 314)  routing T_4_19.sp4_h_r_44 <X> T_4_19.lc_trk_g2_4
 (5 11)  (221 315)  (221 315)  routing T_4_19.sp4_v_b_3 <X> T_4_19.sp4_v_t_43
 (14 11)  (230 315)  (230 315)  routing T_4_19.sp4_h_r_44 <X> T_4_19.lc_trk_g2_4
 (15 11)  (231 315)  (231 315)  routing T_4_19.sp4_h_r_44 <X> T_4_19.lc_trk_g2_4
 (16 11)  (232 315)  (232 315)  routing T_4_19.sp4_h_r_44 <X> T_4_19.lc_trk_g2_4
 (17 11)  (233 315)  (233 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (0 12)  (216 316)  (216 316)  routing T_4_19.glb_netwk_2 <X> T_4_19.glb2local_3
 (1 12)  (217 316)  (217 316)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (17 12)  (233 316)  (233 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (234 316)  (234 316)  routing T_4_19.wire_logic_cluster/lc_1/out <X> T_4_19.lc_trk_g3_1
 (27 12)  (243 316)  (243 316)  routing T_4_19.lc_trk_g1_4 <X> T_4_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (245 316)  (245 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (246 316)  (246 316)  routing T_4_19.lc_trk_g1_4 <X> T_4_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (247 316)  (247 316)  routing T_4_19.lc_trk_g0_7 <X> T_4_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (248 316)  (248 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (252 316)  (252 316)  LC_6 Logic Functioning bit
 (37 12)  (253 316)  (253 316)  LC_6 Logic Functioning bit
 (38 12)  (254 316)  (254 316)  LC_6 Logic Functioning bit
 (39 12)  (255 316)  (255 316)  LC_6 Logic Functioning bit
 (41 12)  (257 316)  (257 316)  LC_6 Logic Functioning bit
 (43 12)  (259 316)  (259 316)  LC_6 Logic Functioning bit
 (48 12)  (264 316)  (264 316)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (31 13)  (247 317)  (247 317)  routing T_4_19.lc_trk_g0_7 <X> T_4_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (252 317)  (252 317)  LC_6 Logic Functioning bit
 (37 13)  (253 317)  (253 317)  LC_6 Logic Functioning bit
 (38 13)  (254 317)  (254 317)  LC_6 Logic Functioning bit
 (39 13)  (255 317)  (255 317)  LC_6 Logic Functioning bit
 (41 13)  (257 317)  (257 317)  LC_6 Logic Functioning bit
 (43 13)  (259 317)  (259 317)  LC_6 Logic Functioning bit
 (0 14)  (216 318)  (216 318)  routing T_4_19.glb_netwk_6 <X> T_4_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (217 318)  (217 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (221 318)  (221 318)  routing T_4_19.sp4_v_t_38 <X> T_4_19.sp4_h_l_44
 (11 14)  (227 318)  (227 318)  routing T_4_19.sp4_h_l_43 <X> T_4_19.sp4_v_t_46
 (0 15)  (216 319)  (216 319)  routing T_4_19.glb_netwk_6 <X> T_4_19.wire_logic_cluster/lc_7/s_r
 (4 15)  (220 319)  (220 319)  routing T_4_19.sp4_v_t_38 <X> T_4_19.sp4_h_l_44
 (6 15)  (222 319)  (222 319)  routing T_4_19.sp4_v_t_38 <X> T_4_19.sp4_h_l_44
 (13 15)  (229 319)  (229 319)  routing T_4_19.sp4_v_b_6 <X> T_4_19.sp4_h_l_46


LogicTile_5_19

 (14 0)  (284 304)  (284 304)  routing T_5_19.wire_logic_cluster/lc_0/out <X> T_5_19.lc_trk_g0_0
 (29 0)  (299 304)  (299 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (300 304)  (300 304)  routing T_5_19.lc_trk_g0_5 <X> T_5_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (301 304)  (301 304)  routing T_5_19.lc_trk_g1_4 <X> T_5_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (302 304)  (302 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (304 304)  (304 304)  routing T_5_19.lc_trk_g1_4 <X> T_5_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (307 304)  (307 304)  LC_0 Logic Functioning bit
 (41 0)  (311 304)  (311 304)  LC_0 Logic Functioning bit
 (42 0)  (312 304)  (312 304)  LC_0 Logic Functioning bit
 (43 0)  (313 304)  (313 304)  LC_0 Logic Functioning bit
 (45 0)  (315 304)  (315 304)  LC_0 Logic Functioning bit
 (17 1)  (287 305)  (287 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (292 305)  (292 305)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (293 305)  (293 305)  routing T_5_19.sp12_h_r_10 <X> T_5_19.lc_trk_g0_2
 (26 1)  (296 305)  (296 305)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (297 305)  (297 305)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (298 305)  (298 305)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (299 305)  (299 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (302 305)  (302 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (306 305)  (306 305)  LC_0 Logic Functioning bit
 (37 1)  (307 305)  (307 305)  LC_0 Logic Functioning bit
 (39 1)  (309 305)  (309 305)  LC_0 Logic Functioning bit
 (43 1)  (313 305)  (313 305)  LC_0 Logic Functioning bit
 (47 1)  (317 305)  (317 305)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (270 306)  (270 306)  routing T_5_19.glb_netwk_7 <X> T_5_19.wire_logic_cluster/lc_7/clk
 (1 2)  (271 306)  (271 306)  routing T_5_19.glb_netwk_7 <X> T_5_19.wire_logic_cluster/lc_7/clk
 (2 2)  (272 306)  (272 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (4 2)  (274 306)  (274 306)  routing T_5_19.sp4_v_b_4 <X> T_5_19.sp4_v_t_37
 (6 2)  (276 306)  (276 306)  routing T_5_19.sp4_v_b_4 <X> T_5_19.sp4_v_t_37
 (15 2)  (285 306)  (285 306)  routing T_5_19.sp4_v_b_21 <X> T_5_19.lc_trk_g0_5
 (16 2)  (286 306)  (286 306)  routing T_5_19.sp4_v_b_21 <X> T_5_19.lc_trk_g0_5
 (17 2)  (287 306)  (287 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (0 3)  (270 307)  (270 307)  routing T_5_19.glb_netwk_7 <X> T_5_19.wire_logic_cluster/lc_7/clk
 (27 4)  (297 308)  (297 308)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (298 308)  (298 308)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (299 308)  (299 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (300 308)  (300 308)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (302 308)  (302 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (304 308)  (304 308)  routing T_5_19.lc_trk_g1_2 <X> T_5_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (306 308)  (306 308)  LC_2 Logic Functioning bit
 (38 4)  (308 308)  (308 308)  LC_2 Logic Functioning bit
 (43 4)  (313 308)  (313 308)  LC_2 Logic Functioning bit
 (45 4)  (315 308)  (315 308)  LC_2 Logic Functioning bit
 (22 5)  (292 309)  (292 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (293 309)  (293 309)  routing T_5_19.sp4_v_b_18 <X> T_5_19.lc_trk_g1_2
 (24 5)  (294 309)  (294 309)  routing T_5_19.sp4_v_b_18 <X> T_5_19.lc_trk_g1_2
 (26 5)  (296 309)  (296 309)  routing T_5_19.lc_trk_g0_2 <X> T_5_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (299 309)  (299 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (301 309)  (301 309)  routing T_5_19.lc_trk_g1_2 <X> T_5_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (302 309)  (302 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (303 309)  (303 309)  routing T_5_19.lc_trk_g2_2 <X> T_5_19.input_2_2
 (35 5)  (305 309)  (305 309)  routing T_5_19.lc_trk_g2_2 <X> T_5_19.input_2_2
 (36 5)  (306 309)  (306 309)  LC_2 Logic Functioning bit
 (37 5)  (307 309)  (307 309)  LC_2 Logic Functioning bit
 (38 5)  (308 309)  (308 309)  LC_2 Logic Functioning bit
 (42 5)  (312 309)  (312 309)  LC_2 Logic Functioning bit
 (53 5)  (323 309)  (323 309)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (15 7)  (285 311)  (285 311)  routing T_5_19.sp4_v_t_9 <X> T_5_19.lc_trk_g1_4
 (16 7)  (286 311)  (286 311)  routing T_5_19.sp4_v_t_9 <X> T_5_19.lc_trk_g1_4
 (17 7)  (287 311)  (287 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (25 8)  (295 312)  (295 312)  routing T_5_19.wire_logic_cluster/lc_2/out <X> T_5_19.lc_trk_g2_2
 (22 9)  (292 313)  (292 313)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (22 12)  (292 316)  (292 316)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (293 316)  (293 316)  routing T_5_19.sp12_v_b_11 <X> T_5_19.lc_trk_g3_3
 (0 14)  (270 318)  (270 318)  routing T_5_19.glb_netwk_6 <X> T_5_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (271 318)  (271 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (6 14)  (276 318)  (276 318)  routing T_5_19.sp4_v_b_6 <X> T_5_19.sp4_v_t_44
 (0 15)  (270 319)  (270 319)  routing T_5_19.glb_netwk_6 <X> T_5_19.wire_logic_cluster/lc_7/s_r
 (5 15)  (275 319)  (275 319)  routing T_5_19.sp4_v_b_6 <X> T_5_19.sp4_v_t_44
 (14 15)  (284 319)  (284 319)  routing T_5_19.sp4_h_l_17 <X> T_5_19.lc_trk_g3_4
 (15 15)  (285 319)  (285 319)  routing T_5_19.sp4_h_l_17 <X> T_5_19.lc_trk_g3_4
 (16 15)  (286 319)  (286 319)  routing T_5_19.sp4_h_l_17 <X> T_5_19.lc_trk_g3_4
 (17 15)  (287 319)  (287 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


RAM_Tile_6_19

 (3 7)  (327 311)  (327 311)  routing T_6_19.sp12_h_l_23 <X> T_6_19.sp12_v_t_23


LogicTile_7_19

 (14 0)  (380 304)  (380 304)  routing T_7_19.sp4_v_b_8 <X> T_7_19.lc_trk_g0_0
 (27 0)  (393 304)  (393 304)  routing T_7_19.lc_trk_g1_0 <X> T_7_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 304)  (395 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (44 0)  (410 304)  (410 304)  LC_0 Logic Functioning bit
 (14 1)  (380 305)  (380 305)  routing T_7_19.sp4_v_b_8 <X> T_7_19.lc_trk_g0_0
 (16 1)  (382 305)  (382 305)  routing T_7_19.sp4_v_b_8 <X> T_7_19.lc_trk_g0_0
 (17 1)  (383 305)  (383 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (22 1)  (388 305)  (388 305)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (390 305)  (390 305)  routing T_7_19.bot_op_2 <X> T_7_19.lc_trk_g0_2
 (32 1)  (398 305)  (398 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (27 2)  (393 306)  (393 306)  routing T_7_19.lc_trk_g1_1 <X> T_7_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (395 306)  (395 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (398 306)  (398 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (402 306)  (402 306)  LC_1 Logic Functioning bit
 (39 2)  (405 306)  (405 306)  LC_1 Logic Functioning bit
 (41 2)  (407 306)  (407 306)  LC_1 Logic Functioning bit
 (42 2)  (408 306)  (408 306)  LC_1 Logic Functioning bit
 (44 2)  (410 306)  (410 306)  LC_1 Logic Functioning bit
 (15 3)  (381 307)  (381 307)  routing T_7_19.bot_op_4 <X> T_7_19.lc_trk_g0_4
 (17 3)  (383 307)  (383 307)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (32 3)  (398 307)  (398 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (400 307)  (400 307)  routing T_7_19.lc_trk_g1_2 <X> T_7_19.input_2_1
 (35 3)  (401 307)  (401 307)  routing T_7_19.lc_trk_g1_2 <X> T_7_19.input_2_1
 (36 3)  (402 307)  (402 307)  LC_1 Logic Functioning bit
 (39 3)  (405 307)  (405 307)  LC_1 Logic Functioning bit
 (41 3)  (407 307)  (407 307)  LC_1 Logic Functioning bit
 (42 3)  (408 307)  (408 307)  LC_1 Logic Functioning bit
 (51 3)  (417 307)  (417 307)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (381 308)  (381 308)  routing T_7_19.bot_op_1 <X> T_7_19.lc_trk_g1_1
 (17 4)  (383 308)  (383 308)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (388 308)  (388 308)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (390 308)  (390 308)  routing T_7_19.bot_op_3 <X> T_7_19.lc_trk_g1_3
 (25 4)  (391 308)  (391 308)  routing T_7_19.sp4_v_b_10 <X> T_7_19.lc_trk_g1_2
 (27 4)  (393 308)  (393 308)  routing T_7_19.lc_trk_g1_4 <X> T_7_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (395 308)  (395 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (396 308)  (396 308)  routing T_7_19.lc_trk_g1_4 <X> T_7_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (398 308)  (398 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (402 308)  (402 308)  LC_2 Logic Functioning bit
 (39 4)  (405 308)  (405 308)  LC_2 Logic Functioning bit
 (41 4)  (407 308)  (407 308)  LC_2 Logic Functioning bit
 (42 4)  (408 308)  (408 308)  LC_2 Logic Functioning bit
 (44 4)  (410 308)  (410 308)  LC_2 Logic Functioning bit
 (5 5)  (371 309)  (371 309)  routing T_7_19.sp4_h_r_3 <X> T_7_19.sp4_v_b_3
 (15 5)  (381 309)  (381 309)  routing T_7_19.bot_op_0 <X> T_7_19.lc_trk_g1_0
 (17 5)  (383 309)  (383 309)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (388 309)  (388 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (389 309)  (389 309)  routing T_7_19.sp4_v_b_10 <X> T_7_19.lc_trk_g1_2
 (25 5)  (391 309)  (391 309)  routing T_7_19.sp4_v_b_10 <X> T_7_19.lc_trk_g1_2
 (32 5)  (398 309)  (398 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (401 309)  (401 309)  routing T_7_19.lc_trk_g0_2 <X> T_7_19.input_2_2
 (36 5)  (402 309)  (402 309)  LC_2 Logic Functioning bit
 (39 5)  (405 309)  (405 309)  LC_2 Logic Functioning bit
 (41 5)  (407 309)  (407 309)  LC_2 Logic Functioning bit
 (42 5)  (408 309)  (408 309)  LC_2 Logic Functioning bit
 (51 5)  (417 309)  (417 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (380 310)  (380 310)  routing T_7_19.sp4_v_t_1 <X> T_7_19.lc_trk_g1_4
 (15 6)  (381 310)  (381 310)  routing T_7_19.bot_op_5 <X> T_7_19.lc_trk_g1_5
 (17 6)  (383 310)  (383 310)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (27 6)  (393 310)  (393 310)  routing T_7_19.lc_trk_g1_3 <X> T_7_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (395 310)  (395 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (398 310)  (398 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (402 310)  (402 310)  LC_3 Logic Functioning bit
 (39 6)  (405 310)  (405 310)  LC_3 Logic Functioning bit
 (41 6)  (407 310)  (407 310)  LC_3 Logic Functioning bit
 (42 6)  (408 310)  (408 310)  LC_3 Logic Functioning bit
 (44 6)  (410 310)  (410 310)  LC_3 Logic Functioning bit
 (14 7)  (380 311)  (380 311)  routing T_7_19.sp4_v_t_1 <X> T_7_19.lc_trk_g1_4
 (16 7)  (382 311)  (382 311)  routing T_7_19.sp4_v_t_1 <X> T_7_19.lc_trk_g1_4
 (17 7)  (383 311)  (383 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (388 311)  (388 311)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (390 311)  (390 311)  routing T_7_19.bot_op_6 <X> T_7_19.lc_trk_g1_6
 (30 7)  (396 311)  (396 311)  routing T_7_19.lc_trk_g1_3 <X> T_7_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (398 311)  (398 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (399 311)  (399 311)  routing T_7_19.lc_trk_g2_3 <X> T_7_19.input_2_3
 (35 7)  (401 311)  (401 311)  routing T_7_19.lc_trk_g2_3 <X> T_7_19.input_2_3
 (36 7)  (402 311)  (402 311)  LC_3 Logic Functioning bit
 (39 7)  (405 311)  (405 311)  LC_3 Logic Functioning bit
 (41 7)  (407 311)  (407 311)  LC_3 Logic Functioning bit
 (42 7)  (408 311)  (408 311)  LC_3 Logic Functioning bit
 (51 7)  (417 311)  (417 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (21 8)  (387 312)  (387 312)  routing T_7_19.sp12_v_t_0 <X> T_7_19.lc_trk_g2_3
 (22 8)  (388 312)  (388 312)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (390 312)  (390 312)  routing T_7_19.sp12_v_t_0 <X> T_7_19.lc_trk_g2_3
 (27 8)  (393 312)  (393 312)  routing T_7_19.lc_trk_g3_4 <X> T_7_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (394 312)  (394 312)  routing T_7_19.lc_trk_g3_4 <X> T_7_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (395 312)  (395 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (396 312)  (396 312)  routing T_7_19.lc_trk_g3_4 <X> T_7_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (398 312)  (398 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (401 312)  (401 312)  routing T_7_19.lc_trk_g0_4 <X> T_7_19.input_2_4
 (36 8)  (402 312)  (402 312)  LC_4 Logic Functioning bit
 (39 8)  (405 312)  (405 312)  LC_4 Logic Functioning bit
 (41 8)  (407 312)  (407 312)  LC_4 Logic Functioning bit
 (42 8)  (408 312)  (408 312)  LC_4 Logic Functioning bit
 (44 8)  (410 312)  (410 312)  LC_4 Logic Functioning bit
 (53 8)  (419 312)  (419 312)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (16 9)  (382 313)  (382 313)  routing T_7_19.sp12_v_b_8 <X> T_7_19.lc_trk_g2_0
 (17 9)  (383 313)  (383 313)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (21 9)  (387 313)  (387 313)  routing T_7_19.sp12_v_t_0 <X> T_7_19.lc_trk_g2_3
 (22 9)  (388 313)  (388 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (32 9)  (398 313)  (398 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (402 313)  (402 313)  LC_4 Logic Functioning bit
 (39 9)  (405 313)  (405 313)  LC_4 Logic Functioning bit
 (41 9)  (407 313)  (407 313)  LC_4 Logic Functioning bit
 (42 9)  (408 313)  (408 313)  LC_4 Logic Functioning bit
 (13 10)  (379 314)  (379 314)  routing T_7_19.sp4_v_b_8 <X> T_7_19.sp4_v_t_45
 (27 10)  (393 314)  (393 314)  routing T_7_19.lc_trk_g1_5 <X> T_7_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (395 314)  (395 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (396 314)  (396 314)  routing T_7_19.lc_trk_g1_5 <X> T_7_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (398 314)  (398 314)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (401 314)  (401 314)  routing T_7_19.lc_trk_g3_6 <X> T_7_19.input_2_5
 (36 10)  (402 314)  (402 314)  LC_5 Logic Functioning bit
 (39 10)  (405 314)  (405 314)  LC_5 Logic Functioning bit
 (41 10)  (407 314)  (407 314)  LC_5 Logic Functioning bit
 (42 10)  (408 314)  (408 314)  LC_5 Logic Functioning bit
 (44 10)  (410 314)  (410 314)  LC_5 Logic Functioning bit
 (52 10)  (418 314)  (418 314)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (32 11)  (398 315)  (398 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (399 315)  (399 315)  routing T_7_19.lc_trk_g3_6 <X> T_7_19.input_2_5
 (34 11)  (400 315)  (400 315)  routing T_7_19.lc_trk_g3_6 <X> T_7_19.input_2_5
 (35 11)  (401 315)  (401 315)  routing T_7_19.lc_trk_g3_6 <X> T_7_19.input_2_5
 (36 11)  (402 315)  (402 315)  LC_5 Logic Functioning bit
 (39 11)  (405 315)  (405 315)  LC_5 Logic Functioning bit
 (41 11)  (407 315)  (407 315)  LC_5 Logic Functioning bit
 (42 11)  (408 315)  (408 315)  LC_5 Logic Functioning bit
 (27 12)  (393 316)  (393 316)  routing T_7_19.lc_trk_g1_6 <X> T_7_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (395 316)  (395 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (396 316)  (396 316)  routing T_7_19.lc_trk_g1_6 <X> T_7_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (398 316)  (398 316)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (402 316)  (402 316)  LC_6 Logic Functioning bit
 (39 12)  (405 316)  (405 316)  LC_6 Logic Functioning bit
 (41 12)  (407 316)  (407 316)  LC_6 Logic Functioning bit
 (42 12)  (408 316)  (408 316)  LC_6 Logic Functioning bit
 (44 12)  (410 316)  (410 316)  LC_6 Logic Functioning bit
 (30 13)  (396 317)  (396 317)  routing T_7_19.lc_trk_g1_6 <X> T_7_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (398 317)  (398 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (399 317)  (399 317)  routing T_7_19.lc_trk_g2_0 <X> T_7_19.input_2_6
 (36 13)  (402 317)  (402 317)  LC_6 Logic Functioning bit
 (39 13)  (405 317)  (405 317)  LC_6 Logic Functioning bit
 (41 13)  (407 317)  (407 317)  LC_6 Logic Functioning bit
 (42 13)  (408 317)  (408 317)  LC_6 Logic Functioning bit
 (53 13)  (419 317)  (419 317)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (380 318)  (380 318)  routing T_7_19.sp12_v_t_3 <X> T_7_19.lc_trk_g3_4
 (25 14)  (391 318)  (391 318)  routing T_7_19.sp12_v_b_6 <X> T_7_19.lc_trk_g3_6
 (28 14)  (394 318)  (394 318)  routing T_7_19.lc_trk_g2_2 <X> T_7_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (395 318)  (395 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (398 318)  (398 318)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (402 318)  (402 318)  LC_7 Logic Functioning bit
 (37 14)  (403 318)  (403 318)  LC_7 Logic Functioning bit
 (38 14)  (404 318)  (404 318)  LC_7 Logic Functioning bit
 (39 14)  (405 318)  (405 318)  LC_7 Logic Functioning bit
 (44 14)  (410 318)  (410 318)  LC_7 Logic Functioning bit
 (52 14)  (418 318)  (418 318)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (380 319)  (380 319)  routing T_7_19.sp12_v_t_3 <X> T_7_19.lc_trk_g3_4
 (15 15)  (381 319)  (381 319)  routing T_7_19.sp12_v_t_3 <X> T_7_19.lc_trk_g3_4
 (17 15)  (383 319)  (383 319)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (22 15)  (388 319)  (388 319)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (390 319)  (390 319)  routing T_7_19.sp12_v_b_6 <X> T_7_19.lc_trk_g3_6
 (25 15)  (391 319)  (391 319)  routing T_7_19.sp12_v_b_6 <X> T_7_19.lc_trk_g3_6
 (30 15)  (396 319)  (396 319)  routing T_7_19.lc_trk_g2_2 <X> T_7_19.wire_logic_cluster/lc_7/in_1
 (40 15)  (406 319)  (406 319)  LC_7 Logic Functioning bit
 (41 15)  (407 319)  (407 319)  LC_7 Logic Functioning bit
 (42 15)  (408 319)  (408 319)  LC_7 Logic Functioning bit
 (43 15)  (409 319)  (409 319)  LC_7 Logic Functioning bit


LogicTile_8_19

 (32 0)  (452 304)  (452 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (454 304)  (454 304)  routing T_8_19.lc_trk_g1_0 <X> T_8_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (456 304)  (456 304)  LC_0 Logic Functioning bit
 (37 0)  (457 304)  (457 304)  LC_0 Logic Functioning bit
 (38 0)  (458 304)  (458 304)  LC_0 Logic Functioning bit
 (39 0)  (459 304)  (459 304)  LC_0 Logic Functioning bit
 (45 0)  (465 304)  (465 304)  LC_0 Logic Functioning bit
 (22 1)  (442 305)  (442 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (443 305)  (443 305)  routing T_8_19.sp4_v_b_18 <X> T_8_19.lc_trk_g0_2
 (24 1)  (444 305)  (444 305)  routing T_8_19.sp4_v_b_18 <X> T_8_19.lc_trk_g0_2
 (36 1)  (456 305)  (456 305)  LC_0 Logic Functioning bit
 (37 1)  (457 305)  (457 305)  LC_0 Logic Functioning bit
 (38 1)  (458 305)  (458 305)  LC_0 Logic Functioning bit
 (39 1)  (459 305)  (459 305)  LC_0 Logic Functioning bit
 (0 2)  (420 306)  (420 306)  routing T_8_19.glb_netwk_7 <X> T_8_19.wire_logic_cluster/lc_7/clk
 (1 2)  (421 306)  (421 306)  routing T_8_19.glb_netwk_7 <X> T_8_19.wire_logic_cluster/lc_7/clk
 (2 2)  (422 306)  (422 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (437 306)  (437 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (26 2)  (446 306)  (446 306)  routing T_8_19.lc_trk_g3_4 <X> T_8_19.wire_logic_cluster/lc_1/in_0
 (36 2)  (456 306)  (456 306)  LC_1 Logic Functioning bit
 (38 2)  (458 306)  (458 306)  LC_1 Logic Functioning bit
 (41 2)  (461 306)  (461 306)  LC_1 Logic Functioning bit
 (43 2)  (463 306)  (463 306)  LC_1 Logic Functioning bit
 (45 2)  (465 306)  (465 306)  LC_1 Logic Functioning bit
 (0 3)  (420 307)  (420 307)  routing T_8_19.glb_netwk_7 <X> T_8_19.wire_logic_cluster/lc_7/clk
 (18 3)  (438 307)  (438 307)  routing T_8_19.sp4_r_v_b_29 <X> T_8_19.lc_trk_g0_5
 (27 3)  (447 307)  (447 307)  routing T_8_19.lc_trk_g3_4 <X> T_8_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (448 307)  (448 307)  routing T_8_19.lc_trk_g3_4 <X> T_8_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (449 307)  (449 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (457 307)  (457 307)  LC_1 Logic Functioning bit
 (39 3)  (459 307)  (459 307)  LC_1 Logic Functioning bit
 (40 3)  (460 307)  (460 307)  LC_1 Logic Functioning bit
 (42 3)  (462 307)  (462 307)  LC_1 Logic Functioning bit
 (1 4)  (421 308)  (421 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (434 308)  (434 308)  routing T_8_19.sp4_v_b_0 <X> T_8_19.lc_trk_g1_0
 (1 5)  (421 309)  (421 309)  routing T_8_19.lc_trk_g0_2 <X> T_8_19.wire_logic_cluster/lc_7/cen
 (16 5)  (436 309)  (436 309)  routing T_8_19.sp4_v_b_0 <X> T_8_19.lc_trk_g1_0
 (17 5)  (437 309)  (437 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (31 8)  (451 312)  (451 312)  routing T_8_19.lc_trk_g3_6 <X> T_8_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (452 312)  (452 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (453 312)  (453 312)  routing T_8_19.lc_trk_g3_6 <X> T_8_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (454 312)  (454 312)  routing T_8_19.lc_trk_g3_6 <X> T_8_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (456 312)  (456 312)  LC_4 Logic Functioning bit
 (37 8)  (457 312)  (457 312)  LC_4 Logic Functioning bit
 (38 8)  (458 312)  (458 312)  LC_4 Logic Functioning bit
 (39 8)  (459 312)  (459 312)  LC_4 Logic Functioning bit
 (45 8)  (465 312)  (465 312)  LC_4 Logic Functioning bit
 (22 9)  (442 313)  (442 313)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (443 313)  (443 313)  routing T_8_19.sp12_v_t_9 <X> T_8_19.lc_trk_g2_2
 (31 9)  (451 313)  (451 313)  routing T_8_19.lc_trk_g3_6 <X> T_8_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (456 313)  (456 313)  LC_4 Logic Functioning bit
 (37 9)  (457 313)  (457 313)  LC_4 Logic Functioning bit
 (38 9)  (458 313)  (458 313)  LC_4 Logic Functioning bit
 (39 9)  (459 313)  (459 313)  LC_4 Logic Functioning bit
 (31 10)  (451 314)  (451 314)  routing T_8_19.lc_trk_g2_6 <X> T_8_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (452 314)  (452 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (453 314)  (453 314)  routing T_8_19.lc_trk_g2_6 <X> T_8_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (456 314)  (456 314)  LC_5 Logic Functioning bit
 (37 10)  (457 314)  (457 314)  LC_5 Logic Functioning bit
 (38 10)  (458 314)  (458 314)  LC_5 Logic Functioning bit
 (39 10)  (459 314)  (459 314)  LC_5 Logic Functioning bit
 (45 10)  (465 314)  (465 314)  LC_5 Logic Functioning bit
 (22 11)  (442 315)  (442 315)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (443 315)  (443 315)  routing T_8_19.sp12_v_b_14 <X> T_8_19.lc_trk_g2_6
 (31 11)  (451 315)  (451 315)  routing T_8_19.lc_trk_g2_6 <X> T_8_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (456 315)  (456 315)  LC_5 Logic Functioning bit
 (37 11)  (457 315)  (457 315)  LC_5 Logic Functioning bit
 (38 11)  (458 315)  (458 315)  LC_5 Logic Functioning bit
 (39 11)  (459 315)  (459 315)  LC_5 Logic Functioning bit
 (31 12)  (451 316)  (451 316)  routing T_8_19.lc_trk_g0_5 <X> T_8_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (452 316)  (452 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (456 316)  (456 316)  LC_6 Logic Functioning bit
 (37 12)  (457 316)  (457 316)  LC_6 Logic Functioning bit
 (38 12)  (458 316)  (458 316)  LC_6 Logic Functioning bit
 (39 12)  (459 316)  (459 316)  LC_6 Logic Functioning bit
 (45 12)  (465 316)  (465 316)  LC_6 Logic Functioning bit
 (36 13)  (456 317)  (456 317)  LC_6 Logic Functioning bit
 (37 13)  (457 317)  (457 317)  LC_6 Logic Functioning bit
 (38 13)  (458 317)  (458 317)  LC_6 Logic Functioning bit
 (39 13)  (459 317)  (459 317)  LC_6 Logic Functioning bit
 (0 14)  (420 318)  (420 318)  routing T_8_19.glb_netwk_6 <X> T_8_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (421 318)  (421 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (445 318)  (445 318)  routing T_8_19.sp12_v_b_6 <X> T_8_19.lc_trk_g3_6
 (32 14)  (452 318)  (452 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (453 318)  (453 318)  routing T_8_19.lc_trk_g2_2 <X> T_8_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (456 318)  (456 318)  LC_7 Logic Functioning bit
 (37 14)  (457 318)  (457 318)  LC_7 Logic Functioning bit
 (38 14)  (458 318)  (458 318)  LC_7 Logic Functioning bit
 (39 14)  (459 318)  (459 318)  LC_7 Logic Functioning bit
 (45 14)  (465 318)  (465 318)  LC_7 Logic Functioning bit
 (51 14)  (471 318)  (471 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (420 319)  (420 319)  routing T_8_19.glb_netwk_6 <X> T_8_19.wire_logic_cluster/lc_7/s_r
 (14 15)  (434 319)  (434 319)  routing T_8_19.sp4_r_v_b_44 <X> T_8_19.lc_trk_g3_4
 (17 15)  (437 319)  (437 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (442 319)  (442 319)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (444 319)  (444 319)  routing T_8_19.sp12_v_b_6 <X> T_8_19.lc_trk_g3_6
 (25 15)  (445 319)  (445 319)  routing T_8_19.sp12_v_b_6 <X> T_8_19.lc_trk_g3_6
 (31 15)  (451 319)  (451 319)  routing T_8_19.lc_trk_g2_2 <X> T_8_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (456 319)  (456 319)  LC_7 Logic Functioning bit
 (37 15)  (457 319)  (457 319)  LC_7 Logic Functioning bit
 (38 15)  (458 319)  (458 319)  LC_7 Logic Functioning bit
 (39 15)  (459 319)  (459 319)  LC_7 Logic Functioning bit
 (44 15)  (464 319)  (464 319)  LC_7 Logic Functioning bit
 (46 15)  (466 319)  (466 319)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_9_19

 (26 0)  (500 304)  (500 304)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.wire_logic_cluster/lc_0/in_0
 (28 0)  (502 304)  (502 304)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 304)  (503 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (504 304)  (504 304)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (505 304)  (505 304)  routing T_9_19.lc_trk_g1_4 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (506 304)  (506 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (508 304)  (508 304)  routing T_9_19.lc_trk_g1_4 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (511 304)  (511 304)  LC_0 Logic Functioning bit
 (39 0)  (513 304)  (513 304)  LC_0 Logic Functioning bit
 (40 0)  (514 304)  (514 304)  LC_0 Logic Functioning bit
 (42 0)  (516 304)  (516 304)  LC_0 Logic Functioning bit
 (26 1)  (500 305)  (500 305)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (502 305)  (502 305)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (503 305)  (503 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (504 305)  (504 305)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (37 1)  (511 305)  (511 305)  LC_0 Logic Functioning bit
 (39 1)  (513 305)  (513 305)  LC_0 Logic Functioning bit
 (40 1)  (514 305)  (514 305)  LC_0 Logic Functioning bit
 (41 1)  (515 305)  (515 305)  LC_0 Logic Functioning bit
 (42 1)  (516 305)  (516 305)  LC_0 Logic Functioning bit
 (43 1)  (517 305)  (517 305)  LC_0 Logic Functioning bit
 (22 2)  (496 306)  (496 306)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (498 306)  (498 306)  routing T_9_19.top_op_7 <X> T_9_19.lc_trk_g0_7
 (19 3)  (493 307)  (493 307)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (21 3)  (495 307)  (495 307)  routing T_9_19.top_op_7 <X> T_9_19.lc_trk_g0_7
 (12 4)  (486 308)  (486 308)  routing T_9_19.sp4_v_b_11 <X> T_9_19.sp4_h_r_5
 (26 4)  (500 308)  (500 308)  routing T_9_19.lc_trk_g2_4 <X> T_9_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (502 308)  (502 308)  routing T_9_19.lc_trk_g2_3 <X> T_9_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (503 308)  (503 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (505 308)  (505 308)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (506 308)  (506 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (507 308)  (507 308)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (508 308)  (508 308)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_2/in_3
 (40 4)  (514 308)  (514 308)  LC_2 Logic Functioning bit
 (42 4)  (516 308)  (516 308)  LC_2 Logic Functioning bit
 (11 5)  (485 309)  (485 309)  routing T_9_19.sp4_v_b_11 <X> T_9_19.sp4_h_r_5
 (13 5)  (487 309)  (487 309)  routing T_9_19.sp4_v_b_11 <X> T_9_19.sp4_h_r_5
 (28 5)  (502 309)  (502 309)  routing T_9_19.lc_trk_g2_4 <X> T_9_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (503 309)  (503 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (504 309)  (504 309)  routing T_9_19.lc_trk_g2_3 <X> T_9_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (505 309)  (505 309)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_2/in_3
 (14 6)  (488 310)  (488 310)  routing T_9_19.wire_logic_cluster/lc_4/out <X> T_9_19.lc_trk_g1_4
 (26 6)  (500 310)  (500 310)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_3/in_0
 (28 6)  (502 310)  (502 310)  routing T_9_19.lc_trk_g2_0 <X> T_9_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (503 310)  (503 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (505 310)  (505 310)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (506 310)  (506 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (507 310)  (507 310)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (508 310)  (508 310)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_3/in_3
 (40 6)  (514 310)  (514 310)  LC_3 Logic Functioning bit
 (17 7)  (491 311)  (491 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (501 311)  (501 311)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (502 311)  (502 311)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (503 311)  (503 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (506 311)  (506 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (507 311)  (507 311)  routing T_9_19.lc_trk_g2_1 <X> T_9_19.input_2_3
 (15 8)  (489 312)  (489 312)  routing T_9_19.tnr_op_1 <X> T_9_19.lc_trk_g2_1
 (17 8)  (491 312)  (491 312)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (496 312)  (496 312)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (498 312)  (498 312)  routing T_9_19.tnr_op_3 <X> T_9_19.lc_trk_g2_3
 (26 8)  (500 312)  (500 312)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (503 312)  (503 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (504 312)  (504 312)  routing T_9_19.lc_trk_g0_7 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (506 312)  (506 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (507 312)  (507 312)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (508 312)  (508 312)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (39 8)  (513 312)  (513 312)  LC_4 Logic Functioning bit
 (40 8)  (514 312)  (514 312)  LC_4 Logic Functioning bit
 (42 8)  (516 312)  (516 312)  LC_4 Logic Functioning bit
 (50 8)  (524 312)  (524 312)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (489 313)  (489 313)  routing T_9_19.tnr_op_0 <X> T_9_19.lc_trk_g2_0
 (17 9)  (491 313)  (491 313)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (26 9)  (500 313)  (500 313)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (501 313)  (501 313)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (502 313)  (502 313)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (503 313)  (503 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (504 313)  (504 313)  routing T_9_19.lc_trk_g0_7 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (505 313)  (505 313)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (37 9)  (511 313)  (511 313)  LC_4 Logic Functioning bit
 (39 9)  (513 313)  (513 313)  LC_4 Logic Functioning bit
 (40 9)  (514 313)  (514 313)  LC_4 Logic Functioning bit
 (42 9)  (516 313)  (516 313)  LC_4 Logic Functioning bit
 (22 10)  (496 314)  (496 314)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (498 314)  (498 314)  routing T_9_19.tnr_op_7 <X> T_9_19.lc_trk_g2_7
 (26 10)  (500 314)  (500 314)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (502 314)  (502 314)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (503 314)  (503 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (504 314)  (504 314)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (506 314)  (506 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (507 314)  (507 314)  routing T_9_19.lc_trk_g3_1 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (508 314)  (508 314)  routing T_9_19.lc_trk_g3_1 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (40 10)  (514 314)  (514 314)  LC_5 Logic Functioning bit
 (42 10)  (516 314)  (516 314)  LC_5 Logic Functioning bit
 (48 10)  (522 314)  (522 314)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (524 314)  (524 314)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (525 314)  (525 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (489 315)  (489 315)  routing T_9_19.tnr_op_4 <X> T_9_19.lc_trk_g2_4
 (17 11)  (491 315)  (491 315)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (496 315)  (496 315)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (498 315)  (498 315)  routing T_9_19.tnr_op_6 <X> T_9_19.lc_trk_g2_6
 (26 11)  (500 315)  (500 315)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (502 315)  (502 315)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (503 315)  (503 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (504 315)  (504 315)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (40 11)  (514 315)  (514 315)  LC_5 Logic Functioning bit
 (41 11)  (515 315)  (515 315)  LC_5 Logic Functioning bit
 (43 11)  (517 315)  (517 315)  LC_5 Logic Functioning bit
 (48 11)  (522 315)  (522 315)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (525 315)  (525 315)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (16 12)  (490 316)  (490 316)  routing T_9_19.sp4_v_b_33 <X> T_9_19.lc_trk_g3_1
 (17 12)  (491 316)  (491 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (492 316)  (492 316)  routing T_9_19.sp4_v_b_33 <X> T_9_19.lc_trk_g3_1
 (25 12)  (499 316)  (499 316)  routing T_9_19.wire_logic_cluster/lc_2/out <X> T_9_19.lc_trk_g3_2
 (18 13)  (492 317)  (492 317)  routing T_9_19.sp4_v_b_33 <X> T_9_19.lc_trk_g3_1
 (22 13)  (496 317)  (496 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (14 14)  (488 318)  (488 318)  routing T_9_19.rgt_op_4 <X> T_9_19.lc_trk_g3_4
 (15 14)  (489 318)  (489 318)  routing T_9_19.rgt_op_5 <X> T_9_19.lc_trk_g3_5
 (17 14)  (491 318)  (491 318)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (492 318)  (492 318)  routing T_9_19.rgt_op_5 <X> T_9_19.lc_trk_g3_5
 (21 14)  (495 318)  (495 318)  routing T_9_19.rgt_op_7 <X> T_9_19.lc_trk_g3_7
 (22 14)  (496 318)  (496 318)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (498 318)  (498 318)  routing T_9_19.rgt_op_7 <X> T_9_19.lc_trk_g3_7
 (25 14)  (499 318)  (499 318)  routing T_9_19.rgt_op_6 <X> T_9_19.lc_trk_g3_6
 (15 15)  (489 319)  (489 319)  routing T_9_19.rgt_op_4 <X> T_9_19.lc_trk_g3_4
 (17 15)  (491 319)  (491 319)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (496 319)  (496 319)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (498 319)  (498 319)  routing T_9_19.rgt_op_6 <X> T_9_19.lc_trk_g3_6


LogicTile_10_19

 (5 0)  (533 304)  (533 304)  routing T_10_19.sp4_v_b_0 <X> T_10_19.sp4_h_r_0
 (14 0)  (542 304)  (542 304)  routing T_10_19.lft_op_0 <X> T_10_19.lc_trk_g0_0
 (27 0)  (555 304)  (555 304)  routing T_10_19.lc_trk_g3_0 <X> T_10_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (556 304)  (556 304)  routing T_10_19.lc_trk_g3_0 <X> T_10_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (557 304)  (557 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (560 304)  (560 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (562 304)  (562 304)  routing T_10_19.lc_trk_g1_0 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (564 304)  (564 304)  LC_0 Logic Functioning bit
 (37 0)  (565 304)  (565 304)  LC_0 Logic Functioning bit
 (38 0)  (566 304)  (566 304)  LC_0 Logic Functioning bit
 (39 0)  (567 304)  (567 304)  LC_0 Logic Functioning bit
 (44 0)  (572 304)  (572 304)  LC_0 Logic Functioning bit
 (45 0)  (573 304)  (573 304)  LC_0 Logic Functioning bit
 (6 1)  (534 305)  (534 305)  routing T_10_19.sp4_v_b_0 <X> T_10_19.sp4_h_r_0
 (15 1)  (543 305)  (543 305)  routing T_10_19.lft_op_0 <X> T_10_19.lc_trk_g0_0
 (17 1)  (545 305)  (545 305)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (32 1)  (560 305)  (560 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (40 1)  (568 305)  (568 305)  LC_0 Logic Functioning bit
 (41 1)  (569 305)  (569 305)  LC_0 Logic Functioning bit
 (42 1)  (570 305)  (570 305)  LC_0 Logic Functioning bit
 (43 1)  (571 305)  (571 305)  LC_0 Logic Functioning bit
 (0 2)  (528 306)  (528 306)  routing T_10_19.glb_netwk_7 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (1 2)  (529 306)  (529 306)  routing T_10_19.glb_netwk_7 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (2 2)  (530 306)  (530 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (555 306)  (555 306)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (556 306)  (556 306)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (557 306)  (557 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (560 306)  (560 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (564 306)  (564 306)  LC_1 Logic Functioning bit
 (37 2)  (565 306)  (565 306)  LC_1 Logic Functioning bit
 (38 2)  (566 306)  (566 306)  LC_1 Logic Functioning bit
 (39 2)  (567 306)  (567 306)  LC_1 Logic Functioning bit
 (44 2)  (572 306)  (572 306)  LC_1 Logic Functioning bit
 (45 2)  (573 306)  (573 306)  LC_1 Logic Functioning bit
 (0 3)  (528 307)  (528 307)  routing T_10_19.glb_netwk_7 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (40 3)  (568 307)  (568 307)  LC_1 Logic Functioning bit
 (41 3)  (569 307)  (569 307)  LC_1 Logic Functioning bit
 (42 3)  (570 307)  (570 307)  LC_1 Logic Functioning bit
 (43 3)  (571 307)  (571 307)  LC_1 Logic Functioning bit
 (14 4)  (542 308)  (542 308)  routing T_10_19.lft_op_0 <X> T_10_19.lc_trk_g1_0
 (21 4)  (549 308)  (549 308)  routing T_10_19.wire_logic_cluster/lc_3/out <X> T_10_19.lc_trk_g1_3
 (22 4)  (550 308)  (550 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (553 308)  (553 308)  routing T_10_19.wire_logic_cluster/lc_2/out <X> T_10_19.lc_trk_g1_2
 (27 4)  (555 308)  (555 308)  routing T_10_19.lc_trk_g1_2 <X> T_10_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (557 308)  (557 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (560 308)  (560 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (564 308)  (564 308)  LC_2 Logic Functioning bit
 (37 4)  (565 308)  (565 308)  LC_2 Logic Functioning bit
 (38 4)  (566 308)  (566 308)  LC_2 Logic Functioning bit
 (39 4)  (567 308)  (567 308)  LC_2 Logic Functioning bit
 (44 4)  (572 308)  (572 308)  LC_2 Logic Functioning bit
 (45 4)  (573 308)  (573 308)  LC_2 Logic Functioning bit
 (15 5)  (543 309)  (543 309)  routing T_10_19.lft_op_0 <X> T_10_19.lc_trk_g1_0
 (17 5)  (545 309)  (545 309)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (550 309)  (550 309)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (558 309)  (558 309)  routing T_10_19.lc_trk_g1_2 <X> T_10_19.wire_logic_cluster/lc_2/in_1
 (40 5)  (568 309)  (568 309)  LC_2 Logic Functioning bit
 (41 5)  (569 309)  (569 309)  LC_2 Logic Functioning bit
 (42 5)  (570 309)  (570 309)  LC_2 Logic Functioning bit
 (43 5)  (571 309)  (571 309)  LC_2 Logic Functioning bit
 (17 6)  (545 310)  (545 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (546 310)  (546 310)  routing T_10_19.wire_logic_cluster/lc_5/out <X> T_10_19.lc_trk_g1_5
 (25 6)  (553 310)  (553 310)  routing T_10_19.wire_logic_cluster/lc_6/out <X> T_10_19.lc_trk_g1_6
 (27 6)  (555 310)  (555 310)  routing T_10_19.lc_trk_g1_3 <X> T_10_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (557 310)  (557 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (560 310)  (560 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (564 310)  (564 310)  LC_3 Logic Functioning bit
 (37 6)  (565 310)  (565 310)  LC_3 Logic Functioning bit
 (38 6)  (566 310)  (566 310)  LC_3 Logic Functioning bit
 (39 6)  (567 310)  (567 310)  LC_3 Logic Functioning bit
 (44 6)  (572 310)  (572 310)  LC_3 Logic Functioning bit
 (45 6)  (573 310)  (573 310)  LC_3 Logic Functioning bit
 (22 7)  (550 311)  (550 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (558 311)  (558 311)  routing T_10_19.lc_trk_g1_3 <X> T_10_19.wire_logic_cluster/lc_3/in_1
 (40 7)  (568 311)  (568 311)  LC_3 Logic Functioning bit
 (41 7)  (569 311)  (569 311)  LC_3 Logic Functioning bit
 (42 7)  (570 311)  (570 311)  LC_3 Logic Functioning bit
 (43 7)  (571 311)  (571 311)  LC_3 Logic Functioning bit
 (27 8)  (555 312)  (555 312)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (556 312)  (556 312)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (557 312)  (557 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (558 312)  (558 312)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (560 312)  (560 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (564 312)  (564 312)  LC_4 Logic Functioning bit
 (37 8)  (565 312)  (565 312)  LC_4 Logic Functioning bit
 (38 8)  (566 312)  (566 312)  LC_4 Logic Functioning bit
 (39 8)  (567 312)  (567 312)  LC_4 Logic Functioning bit
 (44 8)  (572 312)  (572 312)  LC_4 Logic Functioning bit
 (45 8)  (573 312)  (573 312)  LC_4 Logic Functioning bit
 (40 9)  (568 313)  (568 313)  LC_4 Logic Functioning bit
 (41 9)  (569 313)  (569 313)  LC_4 Logic Functioning bit
 (42 9)  (570 313)  (570 313)  LC_4 Logic Functioning bit
 (43 9)  (571 313)  (571 313)  LC_4 Logic Functioning bit
 (14 10)  (542 314)  (542 314)  routing T_10_19.sp4_h_r_44 <X> T_10_19.lc_trk_g2_4
 (27 10)  (555 314)  (555 314)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (557 314)  (557 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (558 314)  (558 314)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (560 314)  (560 314)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (564 314)  (564 314)  LC_5 Logic Functioning bit
 (37 10)  (565 314)  (565 314)  LC_5 Logic Functioning bit
 (38 10)  (566 314)  (566 314)  LC_5 Logic Functioning bit
 (39 10)  (567 314)  (567 314)  LC_5 Logic Functioning bit
 (44 10)  (572 314)  (572 314)  LC_5 Logic Functioning bit
 (45 10)  (573 314)  (573 314)  LC_5 Logic Functioning bit
 (14 11)  (542 315)  (542 315)  routing T_10_19.sp4_h_r_44 <X> T_10_19.lc_trk_g2_4
 (15 11)  (543 315)  (543 315)  routing T_10_19.sp4_h_r_44 <X> T_10_19.lc_trk_g2_4
 (16 11)  (544 315)  (544 315)  routing T_10_19.sp4_h_r_44 <X> T_10_19.lc_trk_g2_4
 (17 11)  (545 315)  (545 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (40 11)  (568 315)  (568 315)  LC_5 Logic Functioning bit
 (41 11)  (569 315)  (569 315)  LC_5 Logic Functioning bit
 (42 11)  (570 315)  (570 315)  LC_5 Logic Functioning bit
 (43 11)  (571 315)  (571 315)  LC_5 Logic Functioning bit
 (14 12)  (542 316)  (542 316)  routing T_10_19.wire_logic_cluster/lc_0/out <X> T_10_19.lc_trk_g3_0
 (17 12)  (545 316)  (545 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (546 316)  (546 316)  routing T_10_19.wire_logic_cluster/lc_1/out <X> T_10_19.lc_trk_g3_1
 (27 12)  (555 316)  (555 316)  routing T_10_19.lc_trk_g1_6 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (557 316)  (557 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (558 316)  (558 316)  routing T_10_19.lc_trk_g1_6 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (560 316)  (560 316)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (564 316)  (564 316)  LC_6 Logic Functioning bit
 (37 12)  (565 316)  (565 316)  LC_6 Logic Functioning bit
 (38 12)  (566 316)  (566 316)  LC_6 Logic Functioning bit
 (39 12)  (567 316)  (567 316)  LC_6 Logic Functioning bit
 (44 12)  (572 316)  (572 316)  LC_6 Logic Functioning bit
 (45 12)  (573 316)  (573 316)  LC_6 Logic Functioning bit
 (17 13)  (545 317)  (545 317)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (558 317)  (558 317)  routing T_10_19.lc_trk_g1_6 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (40 13)  (568 317)  (568 317)  LC_6 Logic Functioning bit
 (41 13)  (569 317)  (569 317)  LC_6 Logic Functioning bit
 (42 13)  (570 317)  (570 317)  LC_6 Logic Functioning bit
 (43 13)  (571 317)  (571 317)  LC_6 Logic Functioning bit
 (0 14)  (528 318)  (528 318)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (529 318)  (529 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (542 318)  (542 318)  routing T_10_19.wire_logic_cluster/lc_4/out <X> T_10_19.lc_trk_g3_4
 (21 14)  (549 318)  (549 318)  routing T_10_19.wire_logic_cluster/lc_7/out <X> T_10_19.lc_trk_g3_7
 (22 14)  (550 318)  (550 318)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (555 318)  (555 318)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (556 318)  (556 318)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (557 318)  (557 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (558 318)  (558 318)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (560 318)  (560 318)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (564 318)  (564 318)  LC_7 Logic Functioning bit
 (37 14)  (565 318)  (565 318)  LC_7 Logic Functioning bit
 (38 14)  (566 318)  (566 318)  LC_7 Logic Functioning bit
 (39 14)  (567 318)  (567 318)  LC_7 Logic Functioning bit
 (44 14)  (572 318)  (572 318)  LC_7 Logic Functioning bit
 (45 14)  (573 318)  (573 318)  LC_7 Logic Functioning bit
 (1 15)  (529 319)  (529 319)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_7/s_r
 (17 15)  (545 319)  (545 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (558 319)  (558 319)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (40 15)  (568 319)  (568 319)  LC_7 Logic Functioning bit
 (41 15)  (569 319)  (569 319)  LC_7 Logic Functioning bit
 (42 15)  (570 319)  (570 319)  LC_7 Logic Functioning bit
 (43 15)  (571 319)  (571 319)  LC_7 Logic Functioning bit


LogicTile_11_19

 (17 0)  (599 304)  (599 304)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (600 304)  (600 304)  routing T_11_19.wire_logic_cluster/lc_1/out <X> T_11_19.lc_trk_g0_1
 (0 2)  (582 306)  (582 306)  routing T_11_19.glb_netwk_7 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (1 2)  (583 306)  (583 306)  routing T_11_19.glb_netwk_7 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (2 2)  (584 306)  (584 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (596 306)  (596 306)  routing T_11_19.sp4_v_t_1 <X> T_11_19.lc_trk_g0_4
 (26 2)  (608 306)  (608 306)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (609 306)  (609 306)  routing T_11_19.lc_trk_g1_3 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (611 306)  (611 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (613 306)  (613 306)  routing T_11_19.lc_trk_g0_4 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (614 306)  (614 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (618 306)  (618 306)  LC_1 Logic Functioning bit
 (42 2)  (624 306)  (624 306)  LC_1 Logic Functioning bit
 (43 2)  (625 306)  (625 306)  LC_1 Logic Functioning bit
 (45 2)  (627 306)  (627 306)  LC_1 Logic Functioning bit
 (0 3)  (582 307)  (582 307)  routing T_11_19.glb_netwk_7 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (14 3)  (596 307)  (596 307)  routing T_11_19.sp4_v_t_1 <X> T_11_19.lc_trk_g0_4
 (16 3)  (598 307)  (598 307)  routing T_11_19.sp4_v_t_1 <X> T_11_19.lc_trk_g0_4
 (17 3)  (599 307)  (599 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (28 3)  (610 307)  (610 307)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (611 307)  (611 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (612 307)  (612 307)  routing T_11_19.lc_trk_g1_3 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (614 307)  (614 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (618 307)  (618 307)  LC_1 Logic Functioning bit
 (37 3)  (619 307)  (619 307)  LC_1 Logic Functioning bit
 (39 3)  (621 307)  (621 307)  LC_1 Logic Functioning bit
 (42 3)  (624 307)  (624 307)  LC_1 Logic Functioning bit
 (43 3)  (625 307)  (625 307)  LC_1 Logic Functioning bit
 (48 3)  (630 307)  (630 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (21 4)  (603 308)  (603 308)  routing T_11_19.sp4_v_b_11 <X> T_11_19.lc_trk_g1_3
 (22 4)  (604 308)  (604 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (605 308)  (605 308)  routing T_11_19.sp4_v_b_11 <X> T_11_19.lc_trk_g1_3
 (21 5)  (603 309)  (603 309)  routing T_11_19.sp4_v_b_11 <X> T_11_19.lc_trk_g1_3
 (15 6)  (597 310)  (597 310)  routing T_11_19.sp4_h_r_13 <X> T_11_19.lc_trk_g1_5
 (16 6)  (598 310)  (598 310)  routing T_11_19.sp4_h_r_13 <X> T_11_19.lc_trk_g1_5
 (17 6)  (599 310)  (599 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (600 310)  (600 310)  routing T_11_19.sp4_h_r_13 <X> T_11_19.lc_trk_g1_5
 (13 10)  (595 314)  (595 314)  routing T_11_19.sp4_v_b_8 <X> T_11_19.sp4_v_t_45
 (15 10)  (597 314)  (597 314)  routing T_11_19.sp4_h_l_16 <X> T_11_19.lc_trk_g2_5
 (16 10)  (598 314)  (598 314)  routing T_11_19.sp4_h_l_16 <X> T_11_19.lc_trk_g2_5
 (17 10)  (599 314)  (599 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (18 11)  (600 315)  (600 315)  routing T_11_19.sp4_h_l_16 <X> T_11_19.lc_trk_g2_5
 (1 14)  (583 318)  (583 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (13 14)  (595 318)  (595 318)  routing T_11_19.sp4_v_b_11 <X> T_11_19.sp4_v_t_46
 (0 15)  (582 319)  (582 319)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (583 319)  (583 319)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_7/s_r
 (4 15)  (586 319)  (586 319)  routing T_11_19.sp4_v_b_4 <X> T_11_19.sp4_h_l_44


LogicTile_13_19

 (3 3)  (697 307)  (697 307)  routing T_13_19.sp12_v_b_0 <X> T_13_19.sp12_h_l_23


IpCon_Tile_25_19

 (36 0)  (1366 304)  (1366 304)  LC_0 Logic Functioning bit
 (37 0)  (1367 304)  (1367 304)  LC_0 Logic Functioning bit
 (42 0)  (1372 304)  (1372 304)  LC_0 Logic Functioning bit
 (43 0)  (1373 304)  (1373 304)  LC_0 Logic Functioning bit
 (50 0)  (1380 304)  (1380 304)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 305)  (1366 305)  LC_0 Logic Functioning bit
 (37 1)  (1367 305)  (1367 305)  LC_0 Logic Functioning bit
 (42 1)  (1372 305)  (1372 305)  LC_0 Logic Functioning bit
 (43 1)  (1373 305)  (1373 305)  LC_0 Logic Functioning bit
 (36 2)  (1366 306)  (1366 306)  LC_1 Logic Functioning bit
 (37 2)  (1367 306)  (1367 306)  LC_1 Logic Functioning bit
 (42 2)  (1372 306)  (1372 306)  LC_1 Logic Functioning bit
 (43 2)  (1373 306)  (1373 306)  LC_1 Logic Functioning bit
 (50 2)  (1380 306)  (1380 306)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 307)  (1366 307)  LC_1 Logic Functioning bit
 (37 3)  (1367 307)  (1367 307)  LC_1 Logic Functioning bit
 (42 3)  (1372 307)  (1372 307)  LC_1 Logic Functioning bit
 (43 3)  (1373 307)  (1373 307)  LC_1 Logic Functioning bit
 (36 4)  (1366 308)  (1366 308)  LC_2 Logic Functioning bit
 (37 4)  (1367 308)  (1367 308)  LC_2 Logic Functioning bit
 (42 4)  (1372 308)  (1372 308)  LC_2 Logic Functioning bit
 (43 4)  (1373 308)  (1373 308)  LC_2 Logic Functioning bit
 (50 4)  (1380 308)  (1380 308)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 309)  (1366 309)  LC_2 Logic Functioning bit
 (37 5)  (1367 309)  (1367 309)  LC_2 Logic Functioning bit
 (42 5)  (1372 309)  (1372 309)  LC_2 Logic Functioning bit
 (43 5)  (1373 309)  (1373 309)  LC_2 Logic Functioning bit
 (36 6)  (1366 310)  (1366 310)  LC_3 Logic Functioning bit
 (37 6)  (1367 310)  (1367 310)  LC_3 Logic Functioning bit
 (42 6)  (1372 310)  (1372 310)  LC_3 Logic Functioning bit
 (43 6)  (1373 310)  (1373 310)  LC_3 Logic Functioning bit
 (50 6)  (1380 310)  (1380 310)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 311)  (1366 311)  LC_3 Logic Functioning bit
 (37 7)  (1367 311)  (1367 311)  LC_3 Logic Functioning bit
 (42 7)  (1372 311)  (1372 311)  LC_3 Logic Functioning bit
 (43 7)  (1373 311)  (1373 311)  LC_3 Logic Functioning bit
 (36 8)  (1366 312)  (1366 312)  LC_4 Logic Functioning bit
 (37 8)  (1367 312)  (1367 312)  LC_4 Logic Functioning bit
 (42 8)  (1372 312)  (1372 312)  LC_4 Logic Functioning bit
 (43 8)  (1373 312)  (1373 312)  LC_4 Logic Functioning bit
 (50 8)  (1380 312)  (1380 312)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 313)  (1366 313)  LC_4 Logic Functioning bit
 (37 9)  (1367 313)  (1367 313)  LC_4 Logic Functioning bit
 (42 9)  (1372 313)  (1372 313)  LC_4 Logic Functioning bit
 (43 9)  (1373 313)  (1373 313)  LC_4 Logic Functioning bit
 (36 10)  (1366 314)  (1366 314)  LC_5 Logic Functioning bit
 (37 10)  (1367 314)  (1367 314)  LC_5 Logic Functioning bit
 (42 10)  (1372 314)  (1372 314)  LC_5 Logic Functioning bit
 (43 10)  (1373 314)  (1373 314)  LC_5 Logic Functioning bit
 (50 10)  (1380 314)  (1380 314)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 315)  (1366 315)  LC_5 Logic Functioning bit
 (37 11)  (1367 315)  (1367 315)  LC_5 Logic Functioning bit
 (42 11)  (1372 315)  (1372 315)  LC_5 Logic Functioning bit
 (43 11)  (1373 315)  (1373 315)  LC_5 Logic Functioning bit
 (36 12)  (1366 316)  (1366 316)  LC_6 Logic Functioning bit
 (37 12)  (1367 316)  (1367 316)  LC_6 Logic Functioning bit
 (42 12)  (1372 316)  (1372 316)  LC_6 Logic Functioning bit
 (43 12)  (1373 316)  (1373 316)  LC_6 Logic Functioning bit
 (50 12)  (1380 316)  (1380 316)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 317)  (1366 317)  LC_6 Logic Functioning bit
 (37 13)  (1367 317)  (1367 317)  LC_6 Logic Functioning bit
 (42 13)  (1372 317)  (1372 317)  LC_6 Logic Functioning bit
 (43 13)  (1373 317)  (1373 317)  LC_6 Logic Functioning bit
 (36 14)  (1366 318)  (1366 318)  LC_7 Logic Functioning bit
 (37 14)  (1367 318)  (1367 318)  LC_7 Logic Functioning bit
 (42 14)  (1372 318)  (1372 318)  LC_7 Logic Functioning bit
 (43 14)  (1373 318)  (1373 318)  LC_7 Logic Functioning bit
 (50 14)  (1380 318)  (1380 318)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 319)  (1366 319)  LC_7 Logic Functioning bit
 (37 15)  (1367 319)  (1367 319)  LC_7 Logic Functioning bit
 (42 15)  (1372 319)  (1372 319)  LC_7 Logic Functioning bit
 (43 15)  (1373 319)  (1373 319)  LC_7 Logic Functioning bit


DSP_Tile_0_18

 (3 0)  (3 288)  (3 288)  routing T_0_18.sp12_h_r_0 <X> T_0_18.sp12_v_b_0
 (3 1)  (3 289)  (3 289)  routing T_0_18.sp12_h_r_0 <X> T_0_18.sp12_v_b_0
 (3 8)  (3 296)  (3 296)  routing T_0_18.sp12_h_r_1 <X> T_0_18.sp12_v_b_1
 (3 9)  (3 297)  (3 297)  routing T_0_18.sp12_h_r_1 <X> T_0_18.sp12_v_b_1


LogicTile_1_18

 (0 2)  (54 290)  (54 290)  routing T_1_18.glb_netwk_7 <X> T_1_18.wire_logic_cluster/lc_7/clk
 (1 2)  (55 290)  (55 290)  routing T_1_18.glb_netwk_7 <X> T_1_18.wire_logic_cluster/lc_7/clk
 (2 2)  (56 290)  (56 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (54 291)  (54 291)  routing T_1_18.glb_netwk_7 <X> T_1_18.wire_logic_cluster/lc_7/clk
 (17 3)  (71 291)  (71 291)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 4)  (54 292)  (54 292)  routing T_1_18.lc_trk_g2_2 <X> T_1_18.wire_logic_cluster/lc_7/cen
 (1 4)  (55 292)  (55 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (12 4)  (66 292)  (66 292)  routing T_1_18.sp4_v_b_5 <X> T_1_18.sp4_h_r_5
 (1 5)  (55 293)  (55 293)  routing T_1_18.lc_trk_g2_2 <X> T_1_18.wire_logic_cluster/lc_7/cen
 (11 5)  (65 293)  (65 293)  routing T_1_18.sp4_v_b_5 <X> T_1_18.sp4_h_r_5
 (0 6)  (54 294)  (54 294)  routing T_1_18.glb_netwk_2 <X> T_1_18.glb2local_0
 (1 6)  (55 294)  (55 294)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (15 6)  (69 294)  (69 294)  routing T_1_18.sp4_h_r_21 <X> T_1_18.lc_trk_g1_5
 (16 6)  (70 294)  (70 294)  routing T_1_18.sp4_h_r_21 <X> T_1_18.lc_trk_g1_5
 (17 6)  (71 294)  (71 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (72 294)  (72 294)  routing T_1_18.sp4_h_r_21 <X> T_1_18.lc_trk_g1_5
 (18 7)  (72 295)  (72 295)  routing T_1_18.sp4_h_r_21 <X> T_1_18.lc_trk_g1_5
 (8 8)  (62 296)  (62 296)  routing T_1_18.sp4_v_b_1 <X> T_1_18.sp4_h_r_7
 (9 8)  (63 296)  (63 296)  routing T_1_18.sp4_v_b_1 <X> T_1_18.sp4_h_r_7
 (10 8)  (64 296)  (64 296)  routing T_1_18.sp4_v_b_1 <X> T_1_18.sp4_h_r_7
 (25 8)  (79 296)  (79 296)  routing T_1_18.sp4_v_t_23 <X> T_1_18.lc_trk_g2_2
 (22 9)  (76 297)  (76 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (77 297)  (77 297)  routing T_1_18.sp4_v_t_23 <X> T_1_18.lc_trk_g2_2
 (25 9)  (79 297)  (79 297)  routing T_1_18.sp4_v_t_23 <X> T_1_18.lc_trk_g2_2
 (27 10)  (81 298)  (81 298)  routing T_1_18.lc_trk_g1_5 <X> T_1_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (83 298)  (83 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (84 298)  (84 298)  routing T_1_18.lc_trk_g1_5 <X> T_1_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (85 298)  (85 298)  routing T_1_18.lc_trk_g0_4 <X> T_1_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (86 298)  (86 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (41 10)  (95 298)  (95 298)  LC_5 Logic Functioning bit
 (43 10)  (97 298)  (97 298)  LC_5 Logic Functioning bit
 (45 10)  (99 298)  (99 298)  LC_5 Logic Functioning bit
 (47 10)  (101 298)  (101 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (41 11)  (95 299)  (95 299)  LC_5 Logic Functioning bit
 (43 11)  (97 299)  (97 299)  LC_5 Logic Functioning bit


LogicTile_2_18

 (14 0)  (122 288)  (122 288)  routing T_2_18.sp4_h_l_5 <X> T_2_18.lc_trk_g0_0
 (16 0)  (124 288)  (124 288)  routing T_2_18.sp4_v_b_9 <X> T_2_18.lc_trk_g0_1
 (17 0)  (125 288)  (125 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (126 288)  (126 288)  routing T_2_18.sp4_v_b_9 <X> T_2_18.lc_trk_g0_1
 (25 0)  (133 288)  (133 288)  routing T_2_18.sp4_h_l_7 <X> T_2_18.lc_trk_g0_2
 (29 0)  (137 288)  (137 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (140 288)  (140 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (143 288)  (143 288)  routing T_2_18.lc_trk_g3_5 <X> T_2_18.input_2_0
 (36 0)  (144 288)  (144 288)  LC_0 Logic Functioning bit
 (39 0)  (147 288)  (147 288)  LC_0 Logic Functioning bit
 (41 0)  (149 288)  (149 288)  LC_0 Logic Functioning bit
 (42 0)  (150 288)  (150 288)  LC_0 Logic Functioning bit
 (44 0)  (152 288)  (152 288)  LC_0 Logic Functioning bit
 (45 0)  (153 288)  (153 288)  LC_0 Logic Functioning bit
 (14 1)  (122 289)  (122 289)  routing T_2_18.sp4_h_l_5 <X> T_2_18.lc_trk_g0_0
 (15 1)  (123 289)  (123 289)  routing T_2_18.sp4_h_l_5 <X> T_2_18.lc_trk_g0_0
 (16 1)  (124 289)  (124 289)  routing T_2_18.sp4_h_l_5 <X> T_2_18.lc_trk_g0_0
 (17 1)  (125 289)  (125 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (18 1)  (126 289)  (126 289)  routing T_2_18.sp4_v_b_9 <X> T_2_18.lc_trk_g0_1
 (22 1)  (130 289)  (130 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (131 289)  (131 289)  routing T_2_18.sp4_h_l_7 <X> T_2_18.lc_trk_g0_2
 (24 1)  (132 289)  (132 289)  routing T_2_18.sp4_h_l_7 <X> T_2_18.lc_trk_g0_2
 (25 1)  (133 289)  (133 289)  routing T_2_18.sp4_h_l_7 <X> T_2_18.lc_trk_g0_2
 (32 1)  (140 289)  (140 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (141 289)  (141 289)  routing T_2_18.lc_trk_g3_5 <X> T_2_18.input_2_0
 (34 1)  (142 289)  (142 289)  routing T_2_18.lc_trk_g3_5 <X> T_2_18.input_2_0
 (36 1)  (144 289)  (144 289)  LC_0 Logic Functioning bit
 (39 1)  (147 289)  (147 289)  LC_0 Logic Functioning bit
 (41 1)  (149 289)  (149 289)  LC_0 Logic Functioning bit
 (42 1)  (150 289)  (150 289)  LC_0 Logic Functioning bit
 (49 1)  (157 289)  (157 289)  Carry_In_Mux bit 

 (51 1)  (159 289)  (159 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (108 290)  (108 290)  routing T_2_18.glb_netwk_7 <X> T_2_18.wire_logic_cluster/lc_7/clk
 (1 2)  (109 290)  (109 290)  routing T_2_18.glb_netwk_7 <X> T_2_18.wire_logic_cluster/lc_7/clk
 (2 2)  (110 290)  (110 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (16 2)  (124 290)  (124 290)  routing T_2_18.sp4_v_b_5 <X> T_2_18.lc_trk_g0_5
 (17 2)  (125 290)  (125 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (126 290)  (126 290)  routing T_2_18.sp4_v_b_5 <X> T_2_18.lc_trk_g0_5
 (28 2)  (136 290)  (136 290)  routing T_2_18.lc_trk_g2_0 <X> T_2_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 290)  (137 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (140 290)  (140 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (144 290)  (144 290)  LC_1 Logic Functioning bit
 (39 2)  (147 290)  (147 290)  LC_1 Logic Functioning bit
 (41 2)  (149 290)  (149 290)  LC_1 Logic Functioning bit
 (42 2)  (150 290)  (150 290)  LC_1 Logic Functioning bit
 (44 2)  (152 290)  (152 290)  LC_1 Logic Functioning bit
 (45 2)  (153 290)  (153 290)  LC_1 Logic Functioning bit
 (53 2)  (161 290)  (161 290)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (108 291)  (108 291)  routing T_2_18.glb_netwk_7 <X> T_2_18.wire_logic_cluster/lc_7/clk
 (32 3)  (140 291)  (140 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (141 291)  (141 291)  routing T_2_18.lc_trk_g3_0 <X> T_2_18.input_2_1
 (34 3)  (142 291)  (142 291)  routing T_2_18.lc_trk_g3_0 <X> T_2_18.input_2_1
 (36 3)  (144 291)  (144 291)  LC_1 Logic Functioning bit
 (39 3)  (147 291)  (147 291)  LC_1 Logic Functioning bit
 (41 3)  (149 291)  (149 291)  LC_1 Logic Functioning bit
 (42 3)  (150 291)  (150 291)  LC_1 Logic Functioning bit
 (0 4)  (108 292)  (108 292)  routing T_2_18.glb_netwk_5 <X> T_2_18.wire_logic_cluster/lc_7/cen
 (1 4)  (109 292)  (109 292)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (14 4)  (122 292)  (122 292)  routing T_2_18.sp4_v_b_0 <X> T_2_18.lc_trk_g1_0
 (16 4)  (124 292)  (124 292)  routing T_2_18.sp4_v_b_1 <X> T_2_18.lc_trk_g1_1
 (17 4)  (125 292)  (125 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (126 292)  (126 292)  routing T_2_18.sp4_v_b_1 <X> T_2_18.lc_trk_g1_1
 (21 4)  (129 292)  (129 292)  routing T_2_18.sp4_v_b_11 <X> T_2_18.lc_trk_g1_3
 (22 4)  (130 292)  (130 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (131 292)  (131 292)  routing T_2_18.sp4_v_b_11 <X> T_2_18.lc_trk_g1_3
 (27 4)  (135 292)  (135 292)  routing T_2_18.lc_trk_g3_6 <X> T_2_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (136 292)  (136 292)  routing T_2_18.lc_trk_g3_6 <X> T_2_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 292)  (137 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (138 292)  (138 292)  routing T_2_18.lc_trk_g3_6 <X> T_2_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (140 292)  (140 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (144 292)  (144 292)  LC_2 Logic Functioning bit
 (39 4)  (147 292)  (147 292)  LC_2 Logic Functioning bit
 (41 4)  (149 292)  (149 292)  LC_2 Logic Functioning bit
 (42 4)  (150 292)  (150 292)  LC_2 Logic Functioning bit
 (44 4)  (152 292)  (152 292)  LC_2 Logic Functioning bit
 (45 4)  (153 292)  (153 292)  LC_2 Logic Functioning bit
 (16 5)  (124 293)  (124 293)  routing T_2_18.sp4_v_b_0 <X> T_2_18.lc_trk_g1_0
 (17 5)  (125 293)  (125 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (21 5)  (129 293)  (129 293)  routing T_2_18.sp4_v_b_11 <X> T_2_18.lc_trk_g1_3
 (30 5)  (138 293)  (138 293)  routing T_2_18.lc_trk_g3_6 <X> T_2_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (140 293)  (140 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (142 293)  (142 293)  routing T_2_18.lc_trk_g1_3 <X> T_2_18.input_2_2
 (35 5)  (143 293)  (143 293)  routing T_2_18.lc_trk_g1_3 <X> T_2_18.input_2_2
 (36 5)  (144 293)  (144 293)  LC_2 Logic Functioning bit
 (39 5)  (147 293)  (147 293)  LC_2 Logic Functioning bit
 (41 5)  (149 293)  (149 293)  LC_2 Logic Functioning bit
 (42 5)  (150 293)  (150 293)  LC_2 Logic Functioning bit
 (51 5)  (159 293)  (159 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (125 294)  (125 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (27 6)  (135 294)  (135 294)  routing T_2_18.lc_trk_g1_5 <X> T_2_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 294)  (137 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (138 294)  (138 294)  routing T_2_18.lc_trk_g1_5 <X> T_2_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (140 294)  (140 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (144 294)  (144 294)  LC_3 Logic Functioning bit
 (39 6)  (147 294)  (147 294)  LC_3 Logic Functioning bit
 (41 6)  (149 294)  (149 294)  LC_3 Logic Functioning bit
 (42 6)  (150 294)  (150 294)  LC_3 Logic Functioning bit
 (44 6)  (152 294)  (152 294)  LC_3 Logic Functioning bit
 (45 6)  (153 294)  (153 294)  LC_3 Logic Functioning bit
 (32 7)  (140 295)  (140 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (142 295)  (142 295)  routing T_2_18.lc_trk_g1_0 <X> T_2_18.input_2_3
 (36 7)  (144 295)  (144 295)  LC_3 Logic Functioning bit
 (39 7)  (147 295)  (147 295)  LC_3 Logic Functioning bit
 (41 7)  (149 295)  (149 295)  LC_3 Logic Functioning bit
 (42 7)  (150 295)  (150 295)  LC_3 Logic Functioning bit
 (51 7)  (159 295)  (159 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (122 296)  (122 296)  routing T_2_18.sp12_v_b_0 <X> T_2_18.lc_trk_g2_0
 (16 8)  (124 296)  (124 296)  routing T_2_18.sp4_v_b_33 <X> T_2_18.lc_trk_g2_1
 (17 8)  (125 296)  (125 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (126 296)  (126 296)  routing T_2_18.sp4_v_b_33 <X> T_2_18.lc_trk_g2_1
 (22 8)  (130 296)  (130 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (28 8)  (136 296)  (136 296)  routing T_2_18.lc_trk_g2_1 <X> T_2_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 296)  (137 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (140 296)  (140 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (143 296)  (143 296)  routing T_2_18.lc_trk_g2_4 <X> T_2_18.input_2_4
 (36 8)  (144 296)  (144 296)  LC_4 Logic Functioning bit
 (39 8)  (147 296)  (147 296)  LC_4 Logic Functioning bit
 (41 8)  (149 296)  (149 296)  LC_4 Logic Functioning bit
 (42 8)  (150 296)  (150 296)  LC_4 Logic Functioning bit
 (44 8)  (152 296)  (152 296)  LC_4 Logic Functioning bit
 (45 8)  (153 296)  (153 296)  LC_4 Logic Functioning bit
 (14 9)  (122 297)  (122 297)  routing T_2_18.sp12_v_b_0 <X> T_2_18.lc_trk_g2_0
 (15 9)  (123 297)  (123 297)  routing T_2_18.sp12_v_b_0 <X> T_2_18.lc_trk_g2_0
 (17 9)  (125 297)  (125 297)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (18 9)  (126 297)  (126 297)  routing T_2_18.sp4_v_b_33 <X> T_2_18.lc_trk_g2_1
 (21 9)  (129 297)  (129 297)  routing T_2_18.sp4_r_v_b_35 <X> T_2_18.lc_trk_g2_3
 (32 9)  (140 297)  (140 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (141 297)  (141 297)  routing T_2_18.lc_trk_g2_4 <X> T_2_18.input_2_4
 (36 9)  (144 297)  (144 297)  LC_4 Logic Functioning bit
 (39 9)  (147 297)  (147 297)  LC_4 Logic Functioning bit
 (41 9)  (149 297)  (149 297)  LC_4 Logic Functioning bit
 (42 9)  (150 297)  (150 297)  LC_4 Logic Functioning bit
 (51 9)  (159 297)  (159 297)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (22 10)  (130 298)  (130 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (131 298)  (131 298)  routing T_2_18.sp4_v_b_47 <X> T_2_18.lc_trk_g2_7
 (24 10)  (132 298)  (132 298)  routing T_2_18.sp4_v_b_47 <X> T_2_18.lc_trk_g2_7
 (29 10)  (137 298)  (137 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (140 298)  (140 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (143 298)  (143 298)  routing T_2_18.lc_trk_g0_5 <X> T_2_18.input_2_5
 (36 10)  (144 298)  (144 298)  LC_5 Logic Functioning bit
 (39 10)  (147 298)  (147 298)  LC_5 Logic Functioning bit
 (41 10)  (149 298)  (149 298)  LC_5 Logic Functioning bit
 (42 10)  (150 298)  (150 298)  LC_5 Logic Functioning bit
 (44 10)  (152 298)  (152 298)  LC_5 Logic Functioning bit
 (45 10)  (153 298)  (153 298)  LC_5 Logic Functioning bit
 (51 10)  (159 298)  (159 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (53 10)  (161 298)  (161 298)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (17 11)  (125 299)  (125 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (30 11)  (138 299)  (138 299)  routing T_2_18.lc_trk_g0_2 <X> T_2_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (140 299)  (140 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (144 299)  (144 299)  LC_5 Logic Functioning bit
 (39 11)  (147 299)  (147 299)  LC_5 Logic Functioning bit
 (41 11)  (149 299)  (149 299)  LC_5 Logic Functioning bit
 (42 11)  (150 299)  (150 299)  LC_5 Logic Functioning bit
 (28 12)  (136 300)  (136 300)  routing T_2_18.lc_trk_g2_7 <X> T_2_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (137 300)  (137 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (138 300)  (138 300)  routing T_2_18.lc_trk_g2_7 <X> T_2_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (140 300)  (140 300)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (144 300)  (144 300)  LC_6 Logic Functioning bit
 (39 12)  (147 300)  (147 300)  LC_6 Logic Functioning bit
 (41 12)  (149 300)  (149 300)  LC_6 Logic Functioning bit
 (42 12)  (150 300)  (150 300)  LC_6 Logic Functioning bit
 (44 12)  (152 300)  (152 300)  LC_6 Logic Functioning bit
 (45 12)  (153 300)  (153 300)  LC_6 Logic Functioning bit
 (52 12)  (160 300)  (160 300)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (16 13)  (124 301)  (124 301)  routing T_2_18.sp12_v_b_8 <X> T_2_18.lc_trk_g3_0
 (17 13)  (125 301)  (125 301)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (30 13)  (138 301)  (138 301)  routing T_2_18.lc_trk_g2_7 <X> T_2_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (140 301)  (140 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (144 301)  (144 301)  LC_6 Logic Functioning bit
 (39 13)  (147 301)  (147 301)  LC_6 Logic Functioning bit
 (41 13)  (149 301)  (149 301)  LC_6 Logic Functioning bit
 (42 13)  (150 301)  (150 301)  LC_6 Logic Functioning bit
 (53 13)  (161 301)  (161 301)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (108 302)  (108 302)  routing T_2_18.glb_netwk_6 <X> T_2_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (109 302)  (109 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (123 302)  (123 302)  routing T_2_18.sp4_h_l_16 <X> T_2_18.lc_trk_g3_5
 (16 14)  (124 302)  (124 302)  routing T_2_18.sp4_h_l_16 <X> T_2_18.lc_trk_g3_5
 (17 14)  (125 302)  (125 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (25 14)  (133 302)  (133 302)  routing T_2_18.sp12_v_b_6 <X> T_2_18.lc_trk_g3_6
 (27 14)  (135 302)  (135 302)  routing T_2_18.lc_trk_g1_1 <X> T_2_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 302)  (137 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (140 302)  (140 302)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (144 302)  (144 302)  LC_7 Logic Functioning bit
 (39 14)  (147 302)  (147 302)  LC_7 Logic Functioning bit
 (41 14)  (149 302)  (149 302)  LC_7 Logic Functioning bit
 (42 14)  (150 302)  (150 302)  LC_7 Logic Functioning bit
 (44 14)  (152 302)  (152 302)  LC_7 Logic Functioning bit
 (45 14)  (153 302)  (153 302)  LC_7 Logic Functioning bit
 (51 14)  (159 302)  (159 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (108 303)  (108 303)  routing T_2_18.glb_netwk_6 <X> T_2_18.wire_logic_cluster/lc_7/s_r
 (18 15)  (126 303)  (126 303)  routing T_2_18.sp4_h_l_16 <X> T_2_18.lc_trk_g3_5
 (22 15)  (130 303)  (130 303)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (132 303)  (132 303)  routing T_2_18.sp12_v_b_6 <X> T_2_18.lc_trk_g3_6
 (25 15)  (133 303)  (133 303)  routing T_2_18.sp12_v_b_6 <X> T_2_18.lc_trk_g3_6
 (32 15)  (140 303)  (140 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (141 303)  (141 303)  routing T_2_18.lc_trk_g2_3 <X> T_2_18.input_2_7
 (35 15)  (143 303)  (143 303)  routing T_2_18.lc_trk_g2_3 <X> T_2_18.input_2_7
 (36 15)  (144 303)  (144 303)  LC_7 Logic Functioning bit
 (39 15)  (147 303)  (147 303)  LC_7 Logic Functioning bit
 (41 15)  (149 303)  (149 303)  LC_7 Logic Functioning bit
 (42 15)  (150 303)  (150 303)  LC_7 Logic Functioning bit


LogicTile_3_18

 (15 0)  (177 288)  (177 288)  routing T_3_18.lft_op_1 <X> T_3_18.lc_trk_g0_1
 (17 0)  (179 288)  (179 288)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (180 288)  (180 288)  routing T_3_18.lft_op_1 <X> T_3_18.lc_trk_g0_1
 (0 2)  (162 290)  (162 290)  routing T_3_18.glb_netwk_7 <X> T_3_18.wire_logic_cluster/lc_7/clk
 (1 2)  (163 290)  (163 290)  routing T_3_18.glb_netwk_7 <X> T_3_18.wire_logic_cluster/lc_7/clk
 (2 2)  (164 290)  (164 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (176 290)  (176 290)  routing T_3_18.lft_op_4 <X> T_3_18.lc_trk_g0_4
 (26 2)  (188 290)  (188 290)  routing T_3_18.lc_trk_g1_6 <X> T_3_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (189 290)  (189 290)  routing T_3_18.lc_trk_g1_5 <X> T_3_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 290)  (191 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (192 290)  (192 290)  routing T_3_18.lc_trk_g1_5 <X> T_3_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (194 290)  (194 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (195 290)  (195 290)  routing T_3_18.lc_trk_g3_3 <X> T_3_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (196 290)  (196 290)  routing T_3_18.lc_trk_g3_3 <X> T_3_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (197 290)  (197 290)  routing T_3_18.lc_trk_g2_7 <X> T_3_18.input_2_1
 (36 2)  (198 290)  (198 290)  LC_1 Logic Functioning bit
 (37 2)  (199 290)  (199 290)  LC_1 Logic Functioning bit
 (39 2)  (201 290)  (201 290)  LC_1 Logic Functioning bit
 (42 2)  (204 290)  (204 290)  LC_1 Logic Functioning bit
 (43 2)  (205 290)  (205 290)  LC_1 Logic Functioning bit
 (0 3)  (162 291)  (162 291)  routing T_3_18.glb_netwk_7 <X> T_3_18.wire_logic_cluster/lc_7/clk
 (15 3)  (177 291)  (177 291)  routing T_3_18.lft_op_4 <X> T_3_18.lc_trk_g0_4
 (17 3)  (179 291)  (179 291)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (26 3)  (188 291)  (188 291)  routing T_3_18.lc_trk_g1_6 <X> T_3_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (189 291)  (189 291)  routing T_3_18.lc_trk_g1_6 <X> T_3_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (191 291)  (191 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (193 291)  (193 291)  routing T_3_18.lc_trk_g3_3 <X> T_3_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (194 291)  (194 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (195 291)  (195 291)  routing T_3_18.lc_trk_g2_7 <X> T_3_18.input_2_1
 (35 3)  (197 291)  (197 291)  routing T_3_18.lc_trk_g2_7 <X> T_3_18.input_2_1
 (36 3)  (198 291)  (198 291)  LC_1 Logic Functioning bit
 (37 3)  (199 291)  (199 291)  LC_1 Logic Functioning bit
 (38 3)  (200 291)  (200 291)  LC_1 Logic Functioning bit
 (39 3)  (201 291)  (201 291)  LC_1 Logic Functioning bit
 (42 3)  (204 291)  (204 291)  LC_1 Logic Functioning bit
 (43 3)  (205 291)  (205 291)  LC_1 Logic Functioning bit
 (53 3)  (215 291)  (215 291)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (25 4)  (187 292)  (187 292)  routing T_3_18.lft_op_2 <X> T_3_18.lc_trk_g1_2
 (29 4)  (191 292)  (191 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (193 292)  (193 292)  routing T_3_18.lc_trk_g3_4 <X> T_3_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (194 292)  (194 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (195 292)  (195 292)  routing T_3_18.lc_trk_g3_4 <X> T_3_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (196 292)  (196 292)  routing T_3_18.lc_trk_g3_4 <X> T_3_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (198 292)  (198 292)  LC_2 Logic Functioning bit
 (38 4)  (200 292)  (200 292)  LC_2 Logic Functioning bit
 (39 4)  (201 292)  (201 292)  LC_2 Logic Functioning bit
 (41 4)  (203 292)  (203 292)  LC_2 Logic Functioning bit
 (43 4)  (205 292)  (205 292)  LC_2 Logic Functioning bit
 (45 4)  (207 292)  (207 292)  LC_2 Logic Functioning bit
 (50 4)  (212 292)  (212 292)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (184 293)  (184 293)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (186 293)  (186 293)  routing T_3_18.lft_op_2 <X> T_3_18.lc_trk_g1_2
 (26 5)  (188 293)  (188 293)  routing T_3_18.lc_trk_g2_2 <X> T_3_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (190 293)  (190 293)  routing T_3_18.lc_trk_g2_2 <X> T_3_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (191 293)  (191 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (198 293)  (198 293)  LC_2 Logic Functioning bit
 (38 5)  (200 293)  (200 293)  LC_2 Logic Functioning bit
 (39 5)  (201 293)  (201 293)  LC_2 Logic Functioning bit
 (40 5)  (202 293)  (202 293)  LC_2 Logic Functioning bit
 (42 5)  (204 293)  (204 293)  LC_2 Logic Functioning bit
 (48 5)  (210 293)  (210 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 6)  (177 294)  (177 294)  routing T_3_18.lft_op_5 <X> T_3_18.lc_trk_g1_5
 (17 6)  (179 294)  (179 294)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (180 294)  (180 294)  routing T_3_18.lft_op_5 <X> T_3_18.lc_trk_g1_5
 (25 6)  (187 294)  (187 294)  routing T_3_18.lft_op_6 <X> T_3_18.lc_trk_g1_6
 (22 7)  (184 295)  (184 295)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (186 295)  (186 295)  routing T_3_18.lft_op_6 <X> T_3_18.lc_trk_g1_6
 (25 8)  (187 296)  (187 296)  routing T_3_18.wire_logic_cluster/lc_2/out <X> T_3_18.lc_trk_g2_2
 (26 8)  (188 296)  (188 296)  routing T_3_18.lc_trk_g0_4 <X> T_3_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (191 296)  (191 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (194 296)  (194 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (196 296)  (196 296)  routing T_3_18.lc_trk_g1_2 <X> T_3_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (197 296)  (197 296)  routing T_3_18.lc_trk_g3_7 <X> T_3_18.input_2_4
 (40 8)  (202 296)  (202 296)  LC_4 Logic Functioning bit
 (51 8)  (213 296)  (213 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (184 297)  (184 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (191 297)  (191 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (193 297)  (193 297)  routing T_3_18.lc_trk_g1_2 <X> T_3_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (194 297)  (194 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (195 297)  (195 297)  routing T_3_18.lc_trk_g3_7 <X> T_3_18.input_2_4
 (34 9)  (196 297)  (196 297)  routing T_3_18.lc_trk_g3_7 <X> T_3_18.input_2_4
 (35 9)  (197 297)  (197 297)  routing T_3_18.lc_trk_g3_7 <X> T_3_18.input_2_4
 (22 10)  (184 298)  (184 298)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (186 298)  (186 298)  routing T_3_18.tnl_op_7 <X> T_3_18.lc_trk_g2_7
 (16 11)  (178 299)  (178 299)  routing T_3_18.sp12_v_b_12 <X> T_3_18.lc_trk_g2_4
 (17 11)  (179 299)  (179 299)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (21 11)  (183 299)  (183 299)  routing T_3_18.tnl_op_7 <X> T_3_18.lc_trk_g2_7
 (22 12)  (184 300)  (184 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (185 300)  (185 300)  routing T_3_18.sp4_v_t_30 <X> T_3_18.lc_trk_g3_3
 (24 12)  (186 300)  (186 300)  routing T_3_18.sp4_v_t_30 <X> T_3_18.lc_trk_g3_3
 (0 14)  (162 302)  (162 302)  routing T_3_18.lc_trk_g2_4 <X> T_3_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (163 302)  (163 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (6 14)  (168 302)  (168 302)  routing T_3_18.sp4_v_b_6 <X> T_3_18.sp4_v_t_44
 (21 14)  (183 302)  (183 302)  routing T_3_18.bnl_op_7 <X> T_3_18.lc_trk_g3_7
 (22 14)  (184 302)  (184 302)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (1 15)  (163 303)  (163 303)  routing T_3_18.lc_trk_g2_4 <X> T_3_18.wire_logic_cluster/lc_7/s_r
 (5 15)  (167 303)  (167 303)  routing T_3_18.sp4_v_b_6 <X> T_3_18.sp4_v_t_44
 (15 15)  (177 303)  (177 303)  routing T_3_18.tnr_op_4 <X> T_3_18.lc_trk_g3_4
 (17 15)  (179 303)  (179 303)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (21 15)  (183 303)  (183 303)  routing T_3_18.bnl_op_7 <X> T_3_18.lc_trk_g3_7


LogicTile_4_18

 (12 0)  (228 288)  (228 288)  routing T_4_18.sp4_v_b_8 <X> T_4_18.sp4_h_r_2
 (29 0)  (245 288)  (245 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (246 288)  (246 288)  routing T_4_18.lc_trk_g0_5 <X> T_4_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (247 288)  (247 288)  routing T_4_18.lc_trk_g0_7 <X> T_4_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (248 288)  (248 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (41 0)  (257 288)  (257 288)  LC_0 Logic Functioning bit
 (43 0)  (259 288)  (259 288)  LC_0 Logic Functioning bit
 (45 0)  (261 288)  (261 288)  LC_0 Logic Functioning bit
 (47 0)  (263 288)  (263 288)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (11 1)  (227 289)  (227 289)  routing T_4_18.sp4_v_b_8 <X> T_4_18.sp4_h_r_2
 (13 1)  (229 289)  (229 289)  routing T_4_18.sp4_v_b_8 <X> T_4_18.sp4_h_r_2
 (31 1)  (247 289)  (247 289)  routing T_4_18.lc_trk_g0_7 <X> T_4_18.wire_logic_cluster/lc_0/in_3
 (41 1)  (257 289)  (257 289)  LC_0 Logic Functioning bit
 (43 1)  (259 289)  (259 289)  LC_0 Logic Functioning bit
 (0 2)  (216 290)  (216 290)  routing T_4_18.glb_netwk_7 <X> T_4_18.wire_logic_cluster/lc_7/clk
 (1 2)  (217 290)  (217 290)  routing T_4_18.glb_netwk_7 <X> T_4_18.wire_logic_cluster/lc_7/clk
 (2 2)  (218 290)  (218 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (231 290)  (231 290)  routing T_4_18.sp4_v_b_21 <X> T_4_18.lc_trk_g0_5
 (16 2)  (232 290)  (232 290)  routing T_4_18.sp4_v_b_21 <X> T_4_18.lc_trk_g0_5
 (17 2)  (233 290)  (233 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (22 2)  (238 290)  (238 290)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (0 3)  (216 291)  (216 291)  routing T_4_18.glb_netwk_7 <X> T_4_18.wire_logic_cluster/lc_7/clk
 (0 4)  (216 292)  (216 292)  routing T_4_18.lc_trk_g2_2 <X> T_4_18.wire_logic_cluster/lc_7/cen
 (1 4)  (217 292)  (217 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (217 293)  (217 293)  routing T_4_18.lc_trk_g2_2 <X> T_4_18.wire_logic_cluster/lc_7/cen
 (12 6)  (228 294)  (228 294)  routing T_4_18.sp4_v_b_5 <X> T_4_18.sp4_h_l_40
 (4 8)  (220 296)  (220 296)  routing T_4_18.sp4_v_t_47 <X> T_4_18.sp4_v_b_6
 (6 8)  (222 296)  (222 296)  routing T_4_18.sp4_v_t_47 <X> T_4_18.sp4_v_b_6
 (22 9)  (238 297)  (238 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (241 297)  (241 297)  routing T_4_18.sp4_r_v_b_34 <X> T_4_18.lc_trk_g2_2
 (12 10)  (228 298)  (228 298)  routing T_4_18.sp4_v_b_8 <X> T_4_18.sp4_h_l_45
 (0 12)  (216 300)  (216 300)  routing T_4_18.glb_netwk_2 <X> T_4_18.glb2local_3
 (1 12)  (217 300)  (217 300)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (12 12)  (228 300)  (228 300)  routing T_4_18.sp4_v_b_11 <X> T_4_18.sp4_h_r_11
 (11 13)  (227 301)  (227 301)  routing T_4_18.sp4_v_b_11 <X> T_4_18.sp4_h_r_11


LogicTile_5_18

 (19 0)  (289 288)  (289 288)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (17 2)  (287 290)  (287 290)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (27 4)  (297 292)  (297 292)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (298 292)  (298 292)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (299 292)  (299 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (300 292)  (300 292)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (301 292)  (301 292)  routing T_5_18.lc_trk_g2_7 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (302 292)  (302 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (303 292)  (303 292)  routing T_5_18.lc_trk_g2_7 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (306 292)  (306 292)  LC_2 Logic Functioning bit
 (38 4)  (308 292)  (308 292)  LC_2 Logic Functioning bit
 (30 5)  (300 293)  (300 293)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (301 293)  (301 293)  routing T_5_18.lc_trk_g2_7 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (306 293)  (306 293)  LC_2 Logic Functioning bit
 (38 5)  (308 293)  (308 293)  LC_2 Logic Functioning bit
 (0 8)  (270 296)  (270 296)  routing T_5_18.glb_netwk_6 <X> T_5_18.glb2local_1
 (1 8)  (271 296)  (271 296)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (26 8)  (296 296)  (296 296)  routing T_5_18.lc_trk_g3_5 <X> T_5_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (297 296)  (297 296)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (298 296)  (298 296)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (299 296)  (299 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (300 296)  (300 296)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (301 296)  (301 296)  routing T_5_18.lc_trk_g0_5 <X> T_5_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (302 296)  (302 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (306 296)  (306 296)  LC_4 Logic Functioning bit
 (37 8)  (307 296)  (307 296)  LC_4 Logic Functioning bit
 (38 8)  (308 296)  (308 296)  LC_4 Logic Functioning bit
 (39 8)  (309 296)  (309 296)  LC_4 Logic Functioning bit
 (1 9)  (271 297)  (271 297)  routing T_5_18.glb_netwk_6 <X> T_5_18.glb2local_1
 (27 9)  (297 297)  (297 297)  routing T_5_18.lc_trk_g3_5 <X> T_5_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (298 297)  (298 297)  routing T_5_18.lc_trk_g3_5 <X> T_5_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (299 297)  (299 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (302 297)  (302 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (303 297)  (303 297)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.input_2_4
 (34 9)  (304 297)  (304 297)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.input_2_4
 (35 9)  (305 297)  (305 297)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.input_2_4
 (36 9)  (306 297)  (306 297)  LC_4 Logic Functioning bit
 (37 9)  (307 297)  (307 297)  LC_4 Logic Functioning bit
 (38 9)  (308 297)  (308 297)  LC_4 Logic Functioning bit
 (39 9)  (309 297)  (309 297)  LC_4 Logic Functioning bit
 (40 9)  (310 297)  (310 297)  LC_4 Logic Functioning bit
 (22 10)  (292 298)  (292 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (293 298)  (293 298)  routing T_5_18.sp4_h_r_31 <X> T_5_18.lc_trk_g2_7
 (24 10)  (294 298)  (294 298)  routing T_5_18.sp4_h_r_31 <X> T_5_18.lc_trk_g2_7
 (21 11)  (291 299)  (291 299)  routing T_5_18.sp4_h_r_31 <X> T_5_18.lc_trk_g2_7
 (21 12)  (291 300)  (291 300)  routing T_5_18.sp12_v_t_0 <X> T_5_18.lc_trk_g3_3
 (22 12)  (292 300)  (292 300)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (294 300)  (294 300)  routing T_5_18.sp12_v_t_0 <X> T_5_18.lc_trk_g3_3
 (21 13)  (291 301)  (291 301)  routing T_5_18.sp12_v_t_0 <X> T_5_18.lc_trk_g3_3
 (6 14)  (276 302)  (276 302)  routing T_5_18.sp4_v_b_6 <X> T_5_18.sp4_v_t_44
 (17 14)  (287 302)  (287 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (5 15)  (275 303)  (275 303)  routing T_5_18.sp4_v_b_6 <X> T_5_18.sp4_v_t_44
 (14 15)  (284 303)  (284 303)  routing T_5_18.tnl_op_4 <X> T_5_18.lc_trk_g3_4
 (15 15)  (285 303)  (285 303)  routing T_5_18.tnl_op_4 <X> T_5_18.lc_trk_g3_4
 (17 15)  (287 303)  (287 303)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (22 15)  (292 303)  (292 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (293 303)  (293 303)  routing T_5_18.sp4_h_r_30 <X> T_5_18.lc_trk_g3_6
 (24 15)  (294 303)  (294 303)  routing T_5_18.sp4_h_r_30 <X> T_5_18.lc_trk_g3_6
 (25 15)  (295 303)  (295 303)  routing T_5_18.sp4_h_r_30 <X> T_5_18.lc_trk_g3_6


LogicTile_7_18

 (31 0)  (397 288)  (397 288)  routing T_7_18.lc_trk_g2_7 <X> T_7_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (398 288)  (398 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (399 288)  (399 288)  routing T_7_18.lc_trk_g2_7 <X> T_7_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (402 288)  (402 288)  LC_0 Logic Functioning bit
 (37 0)  (403 288)  (403 288)  LC_0 Logic Functioning bit
 (38 0)  (404 288)  (404 288)  LC_0 Logic Functioning bit
 (39 0)  (405 288)  (405 288)  LC_0 Logic Functioning bit
 (45 0)  (411 288)  (411 288)  LC_0 Logic Functioning bit
 (52 0)  (418 288)  (418 288)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (388 289)  (388 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (389 289)  (389 289)  routing T_7_18.sp4_v_b_18 <X> T_7_18.lc_trk_g0_2
 (24 1)  (390 289)  (390 289)  routing T_7_18.sp4_v_b_18 <X> T_7_18.lc_trk_g0_2
 (31 1)  (397 289)  (397 289)  routing T_7_18.lc_trk_g2_7 <X> T_7_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (402 289)  (402 289)  LC_0 Logic Functioning bit
 (37 1)  (403 289)  (403 289)  LC_0 Logic Functioning bit
 (38 1)  (404 289)  (404 289)  LC_0 Logic Functioning bit
 (39 1)  (405 289)  (405 289)  LC_0 Logic Functioning bit
 (51 1)  (417 289)  (417 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (366 290)  (366 290)  routing T_7_18.glb_netwk_7 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (1 2)  (367 290)  (367 290)  routing T_7_18.glb_netwk_7 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (2 2)  (368 290)  (368 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (32 2)  (398 290)  (398 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (399 290)  (399 290)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (400 290)  (400 290)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (402 290)  (402 290)  LC_1 Logic Functioning bit
 (37 2)  (403 290)  (403 290)  LC_1 Logic Functioning bit
 (38 2)  (404 290)  (404 290)  LC_1 Logic Functioning bit
 (39 2)  (405 290)  (405 290)  LC_1 Logic Functioning bit
 (45 2)  (411 290)  (411 290)  LC_1 Logic Functioning bit
 (0 3)  (366 291)  (366 291)  routing T_7_18.glb_netwk_7 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (31 3)  (397 291)  (397 291)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (402 291)  (402 291)  LC_1 Logic Functioning bit
 (37 3)  (403 291)  (403 291)  LC_1 Logic Functioning bit
 (38 3)  (404 291)  (404 291)  LC_1 Logic Functioning bit
 (39 3)  (405 291)  (405 291)  LC_1 Logic Functioning bit
 (1 4)  (367 292)  (367 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (22 4)  (388 292)  (388 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (32 4)  (398 292)  (398 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (399 292)  (399 292)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (400 292)  (400 292)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (402 292)  (402 292)  LC_2 Logic Functioning bit
 (37 4)  (403 292)  (403 292)  LC_2 Logic Functioning bit
 (38 4)  (404 292)  (404 292)  LC_2 Logic Functioning bit
 (39 4)  (405 292)  (405 292)  LC_2 Logic Functioning bit
 (45 4)  (411 292)  (411 292)  LC_2 Logic Functioning bit
 (1 5)  (367 293)  (367 293)  routing T_7_18.lc_trk_g0_2 <X> T_7_18.wire_logic_cluster/lc_7/cen
 (31 5)  (397 293)  (397 293)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (402 293)  (402 293)  LC_2 Logic Functioning bit
 (37 5)  (403 293)  (403 293)  LC_2 Logic Functioning bit
 (38 5)  (404 293)  (404 293)  LC_2 Logic Functioning bit
 (39 5)  (405 293)  (405 293)  LC_2 Logic Functioning bit
 (26 6)  (392 294)  (392 294)  routing T_7_18.lc_trk_g2_5 <X> T_7_18.wire_logic_cluster/lc_3/in_0
 (36 6)  (402 294)  (402 294)  LC_3 Logic Functioning bit
 (38 6)  (404 294)  (404 294)  LC_3 Logic Functioning bit
 (41 6)  (407 294)  (407 294)  LC_3 Logic Functioning bit
 (43 6)  (409 294)  (409 294)  LC_3 Logic Functioning bit
 (45 6)  (411 294)  (411 294)  LC_3 Logic Functioning bit
 (14 7)  (380 295)  (380 295)  routing T_7_18.sp12_h_r_20 <X> T_7_18.lc_trk_g1_4
 (16 7)  (382 295)  (382 295)  routing T_7_18.sp12_h_r_20 <X> T_7_18.lc_trk_g1_4
 (17 7)  (383 295)  (383 295)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (28 7)  (394 295)  (394 295)  routing T_7_18.lc_trk_g2_5 <X> T_7_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (395 295)  (395 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (37 7)  (403 295)  (403 295)  LC_3 Logic Functioning bit
 (39 7)  (405 295)  (405 295)  LC_3 Logic Functioning bit
 (40 7)  (406 295)  (406 295)  LC_3 Logic Functioning bit
 (42 7)  (408 295)  (408 295)  LC_3 Logic Functioning bit
 (21 8)  (387 296)  (387 296)  routing T_7_18.sp4_h_r_35 <X> T_7_18.lc_trk_g2_3
 (22 8)  (388 296)  (388 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (389 296)  (389 296)  routing T_7_18.sp4_h_r_35 <X> T_7_18.lc_trk_g2_3
 (24 8)  (390 296)  (390 296)  routing T_7_18.sp4_h_r_35 <X> T_7_18.lc_trk_g2_3
 (32 8)  (398 296)  (398 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (399 296)  (399 296)  routing T_7_18.lc_trk_g2_3 <X> T_7_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (402 296)  (402 296)  LC_4 Logic Functioning bit
 (37 8)  (403 296)  (403 296)  LC_4 Logic Functioning bit
 (38 8)  (404 296)  (404 296)  LC_4 Logic Functioning bit
 (39 8)  (405 296)  (405 296)  LC_4 Logic Functioning bit
 (45 8)  (411 296)  (411 296)  LC_4 Logic Functioning bit
 (31 9)  (397 297)  (397 297)  routing T_7_18.lc_trk_g2_3 <X> T_7_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (402 297)  (402 297)  LC_4 Logic Functioning bit
 (37 9)  (403 297)  (403 297)  LC_4 Logic Functioning bit
 (38 9)  (404 297)  (404 297)  LC_4 Logic Functioning bit
 (39 9)  (405 297)  (405 297)  LC_4 Logic Functioning bit
 (5 10)  (371 298)  (371 298)  routing T_7_18.sp4_v_b_6 <X> T_7_18.sp4_h_l_43
 (10 10)  (376 298)  (376 298)  routing T_7_18.sp4_v_b_2 <X> T_7_18.sp4_h_l_42
 (17 10)  (383 298)  (383 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (387 298)  (387 298)  routing T_7_18.sp4_h_r_39 <X> T_7_18.lc_trk_g2_7
 (22 10)  (388 298)  (388 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (389 298)  (389 298)  routing T_7_18.sp4_h_r_39 <X> T_7_18.lc_trk_g2_7
 (24 10)  (390 298)  (390 298)  routing T_7_18.sp4_h_r_39 <X> T_7_18.lc_trk_g2_7
 (32 10)  (398 298)  (398 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (400 298)  (400 298)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (402 298)  (402 298)  LC_5 Logic Functioning bit
 (37 10)  (403 298)  (403 298)  LC_5 Logic Functioning bit
 (38 10)  (404 298)  (404 298)  LC_5 Logic Functioning bit
 (39 10)  (405 298)  (405 298)  LC_5 Logic Functioning bit
 (45 10)  (411 298)  (411 298)  LC_5 Logic Functioning bit
 (31 11)  (397 299)  (397 299)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (402 299)  (402 299)  LC_5 Logic Functioning bit
 (37 11)  (403 299)  (403 299)  LC_5 Logic Functioning bit
 (38 11)  (404 299)  (404 299)  LC_5 Logic Functioning bit
 (39 11)  (405 299)  (405 299)  LC_5 Logic Functioning bit
 (22 12)  (388 300)  (388 300)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (389 300)  (389 300)  routing T_7_18.sp12_v_b_19 <X> T_7_18.lc_trk_g3_3
 (25 12)  (391 300)  (391 300)  routing T_7_18.sp4_h_r_34 <X> T_7_18.lc_trk_g3_2
 (31 12)  (397 300)  (397 300)  routing T_7_18.lc_trk_g1_4 <X> T_7_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (398 300)  (398 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (400 300)  (400 300)  routing T_7_18.lc_trk_g1_4 <X> T_7_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (402 300)  (402 300)  LC_6 Logic Functioning bit
 (37 12)  (403 300)  (403 300)  LC_6 Logic Functioning bit
 (38 12)  (404 300)  (404 300)  LC_6 Logic Functioning bit
 (39 12)  (405 300)  (405 300)  LC_6 Logic Functioning bit
 (45 12)  (411 300)  (411 300)  LC_6 Logic Functioning bit
 (21 13)  (387 301)  (387 301)  routing T_7_18.sp12_v_b_19 <X> T_7_18.lc_trk_g3_3
 (22 13)  (388 301)  (388 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (389 301)  (389 301)  routing T_7_18.sp4_h_r_34 <X> T_7_18.lc_trk_g3_2
 (24 13)  (390 301)  (390 301)  routing T_7_18.sp4_h_r_34 <X> T_7_18.lc_trk_g3_2
 (36 13)  (402 301)  (402 301)  LC_6 Logic Functioning bit
 (37 13)  (403 301)  (403 301)  LC_6 Logic Functioning bit
 (38 13)  (404 301)  (404 301)  LC_6 Logic Functioning bit
 (39 13)  (405 301)  (405 301)  LC_6 Logic Functioning bit
 (0 14)  (366 302)  (366 302)  routing T_7_18.glb_netwk_6 <X> T_7_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (367 302)  (367 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (388 302)  (388 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (31 14)  (397 302)  (397 302)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (398 302)  (398 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (399 302)  (399 302)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (400 302)  (400 302)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (402 302)  (402 302)  LC_7 Logic Functioning bit
 (37 14)  (403 302)  (403 302)  LC_7 Logic Functioning bit
 (38 14)  (404 302)  (404 302)  LC_7 Logic Functioning bit
 (39 14)  (405 302)  (405 302)  LC_7 Logic Functioning bit
 (45 14)  (411 302)  (411 302)  LC_7 Logic Functioning bit
 (51 14)  (417 302)  (417 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (366 303)  (366 303)  routing T_7_18.glb_netwk_6 <X> T_7_18.wire_logic_cluster/lc_7/s_r
 (21 15)  (387 303)  (387 303)  routing T_7_18.sp4_r_v_b_47 <X> T_7_18.lc_trk_g3_7
 (31 15)  (397 303)  (397 303)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (402 303)  (402 303)  LC_7 Logic Functioning bit
 (37 15)  (403 303)  (403 303)  LC_7 Logic Functioning bit
 (38 15)  (404 303)  (404 303)  LC_7 Logic Functioning bit
 (39 15)  (405 303)  (405 303)  LC_7 Logic Functioning bit
 (44 15)  (410 303)  (410 303)  LC_7 Logic Functioning bit
 (52 15)  (418 303)  (418 303)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_8_18

 (31 0)  (451 288)  (451 288)  routing T_8_18.lc_trk_g0_7 <X> T_8_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (452 288)  (452 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (456 288)  (456 288)  LC_0 Logic Functioning bit
 (37 0)  (457 288)  (457 288)  LC_0 Logic Functioning bit
 (38 0)  (458 288)  (458 288)  LC_0 Logic Functioning bit
 (39 0)  (459 288)  (459 288)  LC_0 Logic Functioning bit
 (45 0)  (465 288)  (465 288)  LC_0 Logic Functioning bit
 (31 1)  (451 289)  (451 289)  routing T_8_18.lc_trk_g0_7 <X> T_8_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (456 289)  (456 289)  LC_0 Logic Functioning bit
 (37 1)  (457 289)  (457 289)  LC_0 Logic Functioning bit
 (38 1)  (458 289)  (458 289)  LC_0 Logic Functioning bit
 (39 1)  (459 289)  (459 289)  LC_0 Logic Functioning bit
 (51 1)  (471 289)  (471 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (420 290)  (420 290)  routing T_8_18.glb_netwk_7 <X> T_8_18.wire_logic_cluster/lc_7/clk
 (1 2)  (421 290)  (421 290)  routing T_8_18.glb_netwk_7 <X> T_8_18.wire_logic_cluster/lc_7/clk
 (2 2)  (422 290)  (422 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (441 290)  (441 290)  routing T_8_18.sp4_v_b_7 <X> T_8_18.lc_trk_g0_7
 (22 2)  (442 290)  (442 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (443 290)  (443 290)  routing T_8_18.sp4_v_b_7 <X> T_8_18.lc_trk_g0_7
 (36 2)  (456 290)  (456 290)  LC_1 Logic Functioning bit
 (38 2)  (458 290)  (458 290)  LC_1 Logic Functioning bit
 (41 2)  (461 290)  (461 290)  LC_1 Logic Functioning bit
 (43 2)  (463 290)  (463 290)  LC_1 Logic Functioning bit
 (45 2)  (465 290)  (465 290)  LC_1 Logic Functioning bit
 (0 3)  (420 291)  (420 291)  routing T_8_18.glb_netwk_7 <X> T_8_18.wire_logic_cluster/lc_7/clk
 (8 3)  (428 291)  (428 291)  routing T_8_18.sp4_v_b_10 <X> T_8_18.sp4_v_t_36
 (10 3)  (430 291)  (430 291)  routing T_8_18.sp4_v_b_10 <X> T_8_18.sp4_v_t_36
 (28 3)  (448 291)  (448 291)  routing T_8_18.lc_trk_g2_1 <X> T_8_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (449 291)  (449 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (457 291)  (457 291)  LC_1 Logic Functioning bit
 (39 3)  (459 291)  (459 291)  LC_1 Logic Functioning bit
 (40 3)  (460 291)  (460 291)  LC_1 Logic Functioning bit
 (42 3)  (462 291)  (462 291)  LC_1 Logic Functioning bit
 (51 3)  (471 291)  (471 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (420 292)  (420 292)  routing T_8_18.lc_trk_g3_3 <X> T_8_18.wire_logic_cluster/lc_7/cen
 (1 4)  (421 292)  (421 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (12 4)  (432 292)  (432 292)  routing T_8_18.sp4_v_b_5 <X> T_8_18.sp4_h_r_5
 (21 4)  (441 292)  (441 292)  routing T_8_18.sp4_v_b_3 <X> T_8_18.lc_trk_g1_3
 (22 4)  (442 292)  (442 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (443 292)  (443 292)  routing T_8_18.sp4_v_b_3 <X> T_8_18.lc_trk_g1_3
 (36 4)  (456 292)  (456 292)  LC_2 Logic Functioning bit
 (38 4)  (458 292)  (458 292)  LC_2 Logic Functioning bit
 (41 4)  (461 292)  (461 292)  LC_2 Logic Functioning bit
 (43 4)  (463 292)  (463 292)  LC_2 Logic Functioning bit
 (45 4)  (465 292)  (465 292)  LC_2 Logic Functioning bit
 (52 4)  (472 292)  (472 292)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (420 293)  (420 293)  routing T_8_18.lc_trk_g3_3 <X> T_8_18.wire_logic_cluster/lc_7/cen
 (1 5)  (421 293)  (421 293)  routing T_8_18.lc_trk_g3_3 <X> T_8_18.wire_logic_cluster/lc_7/cen
 (11 5)  (431 293)  (431 293)  routing T_8_18.sp4_v_b_5 <X> T_8_18.sp4_h_r_5
 (26 5)  (446 293)  (446 293)  routing T_8_18.lc_trk_g2_2 <X> T_8_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (448 293)  (448 293)  routing T_8_18.lc_trk_g2_2 <X> T_8_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (449 293)  (449 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (37 5)  (457 293)  (457 293)  LC_2 Logic Functioning bit
 (39 5)  (459 293)  (459 293)  LC_2 Logic Functioning bit
 (40 5)  (460 293)  (460 293)  LC_2 Logic Functioning bit
 (42 5)  (462 293)  (462 293)  LC_2 Logic Functioning bit
 (16 6)  (436 294)  (436 294)  routing T_8_18.sp4_v_b_13 <X> T_8_18.lc_trk_g1_5
 (17 6)  (437 294)  (437 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (438 294)  (438 294)  routing T_8_18.sp4_v_b_13 <X> T_8_18.lc_trk_g1_5
 (31 6)  (451 294)  (451 294)  routing T_8_18.lc_trk_g1_5 <X> T_8_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (452 294)  (452 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (454 294)  (454 294)  routing T_8_18.lc_trk_g1_5 <X> T_8_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (456 294)  (456 294)  LC_3 Logic Functioning bit
 (37 6)  (457 294)  (457 294)  LC_3 Logic Functioning bit
 (38 6)  (458 294)  (458 294)  LC_3 Logic Functioning bit
 (39 6)  (459 294)  (459 294)  LC_3 Logic Functioning bit
 (45 6)  (465 294)  (465 294)  LC_3 Logic Functioning bit
 (10 7)  (430 295)  (430 295)  routing T_8_18.sp4_h_l_46 <X> T_8_18.sp4_v_t_41
 (18 7)  (438 295)  (438 295)  routing T_8_18.sp4_v_b_13 <X> T_8_18.lc_trk_g1_5
 (36 7)  (456 295)  (456 295)  LC_3 Logic Functioning bit
 (37 7)  (457 295)  (457 295)  LC_3 Logic Functioning bit
 (38 7)  (458 295)  (458 295)  LC_3 Logic Functioning bit
 (39 7)  (459 295)  (459 295)  LC_3 Logic Functioning bit
 (51 7)  (471 295)  (471 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 8)  (437 296)  (437 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 8)  (442 296)  (442 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (32 8)  (452 296)  (452 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (453 296)  (453 296)  routing T_8_18.lc_trk_g2_3 <X> T_8_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (456 296)  (456 296)  LC_4 Logic Functioning bit
 (37 8)  (457 296)  (457 296)  LC_4 Logic Functioning bit
 (38 8)  (458 296)  (458 296)  LC_4 Logic Functioning bit
 (39 8)  (459 296)  (459 296)  LC_4 Logic Functioning bit
 (45 8)  (465 296)  (465 296)  LC_4 Logic Functioning bit
 (22 9)  (442 297)  (442 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (31 9)  (451 297)  (451 297)  routing T_8_18.lc_trk_g2_3 <X> T_8_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (456 297)  (456 297)  LC_4 Logic Functioning bit
 (37 9)  (457 297)  (457 297)  LC_4 Logic Functioning bit
 (38 9)  (458 297)  (458 297)  LC_4 Logic Functioning bit
 (39 9)  (459 297)  (459 297)  LC_4 Logic Functioning bit
 (53 9)  (473 297)  (473 297)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (32 10)  (452 298)  (452 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (454 298)  (454 298)  routing T_8_18.lc_trk_g1_3 <X> T_8_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (456 298)  (456 298)  LC_5 Logic Functioning bit
 (37 10)  (457 298)  (457 298)  LC_5 Logic Functioning bit
 (38 10)  (458 298)  (458 298)  LC_5 Logic Functioning bit
 (39 10)  (459 298)  (459 298)  LC_5 Logic Functioning bit
 (45 10)  (465 298)  (465 298)  LC_5 Logic Functioning bit
 (52 10)  (472 298)  (472 298)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (31 11)  (451 299)  (451 299)  routing T_8_18.lc_trk_g1_3 <X> T_8_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (456 299)  (456 299)  LC_5 Logic Functioning bit
 (37 11)  (457 299)  (457 299)  LC_5 Logic Functioning bit
 (38 11)  (458 299)  (458 299)  LC_5 Logic Functioning bit
 (39 11)  (459 299)  (459 299)  LC_5 Logic Functioning bit
 (22 12)  (442 300)  (442 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (32 12)  (452 300)  (452 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (453 300)  (453 300)  routing T_8_18.lc_trk_g3_0 <X> T_8_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (454 300)  (454 300)  routing T_8_18.lc_trk_g3_0 <X> T_8_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (456 300)  (456 300)  LC_6 Logic Functioning bit
 (37 12)  (457 300)  (457 300)  LC_6 Logic Functioning bit
 (38 12)  (458 300)  (458 300)  LC_6 Logic Functioning bit
 (39 12)  (459 300)  (459 300)  LC_6 Logic Functioning bit
 (45 12)  (465 300)  (465 300)  LC_6 Logic Functioning bit
 (51 12)  (471 300)  (471 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (434 301)  (434 301)  routing T_8_18.sp4_r_v_b_40 <X> T_8_18.lc_trk_g3_0
 (17 13)  (437 301)  (437 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (36 13)  (456 301)  (456 301)  LC_6 Logic Functioning bit
 (37 13)  (457 301)  (457 301)  LC_6 Logic Functioning bit
 (38 13)  (458 301)  (458 301)  LC_6 Logic Functioning bit
 (39 13)  (459 301)  (459 301)  LC_6 Logic Functioning bit
 (0 14)  (420 302)  (420 302)  routing T_8_18.glb_netwk_6 <X> T_8_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (421 302)  (421 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (16 14)  (436 302)  (436 302)  routing T_8_18.sp12_v_t_10 <X> T_8_18.lc_trk_g3_5
 (17 14)  (437 302)  (437 302)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (31 14)  (451 302)  (451 302)  routing T_8_18.lc_trk_g3_5 <X> T_8_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (452 302)  (452 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (453 302)  (453 302)  routing T_8_18.lc_trk_g3_5 <X> T_8_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (454 302)  (454 302)  routing T_8_18.lc_trk_g3_5 <X> T_8_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (456 302)  (456 302)  LC_7 Logic Functioning bit
 (37 14)  (457 302)  (457 302)  LC_7 Logic Functioning bit
 (38 14)  (458 302)  (458 302)  LC_7 Logic Functioning bit
 (39 14)  (459 302)  (459 302)  LC_7 Logic Functioning bit
 (45 14)  (465 302)  (465 302)  LC_7 Logic Functioning bit
 (51 14)  (471 302)  (471 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (420 303)  (420 303)  routing T_8_18.glb_netwk_6 <X> T_8_18.wire_logic_cluster/lc_7/s_r
 (36 15)  (456 303)  (456 303)  LC_7 Logic Functioning bit
 (37 15)  (457 303)  (457 303)  LC_7 Logic Functioning bit
 (38 15)  (458 303)  (458 303)  LC_7 Logic Functioning bit
 (39 15)  (459 303)  (459 303)  LC_7 Logic Functioning bit
 (44 15)  (464 303)  (464 303)  LC_7 Logic Functioning bit
 (48 15)  (468 303)  (468 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_9_18

 (26 2)  (500 290)  (500 290)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (501 290)  (501 290)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (502 290)  (502 290)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (503 290)  (503 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (506 290)  (506 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (508 290)  (508 290)  routing T_9_18.lc_trk_g1_1 <X> T_9_18.wire_logic_cluster/lc_1/in_3
 (40 2)  (514 290)  (514 290)  LC_1 Logic Functioning bit
 (42 2)  (516 290)  (516 290)  LC_1 Logic Functioning bit
 (48 2)  (522 290)  (522 290)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (3 3)  (477 291)  (477 291)  routing T_9_18.sp12_v_b_0 <X> T_9_18.sp12_h_l_23
 (26 3)  (500 291)  (500 291)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (502 291)  (502 291)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (503 291)  (503 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (504 291)  (504 291)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_1/in_1
 (15 4)  (489 292)  (489 292)  routing T_9_18.sp4_h_r_1 <X> T_9_18.lc_trk_g1_1
 (16 4)  (490 292)  (490 292)  routing T_9_18.sp4_h_r_1 <X> T_9_18.lc_trk_g1_1
 (17 4)  (491 292)  (491 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (18 5)  (492 293)  (492 293)  routing T_9_18.sp4_h_r_1 <X> T_9_18.lc_trk_g1_1
 (6 8)  (480 296)  (480 296)  routing T_9_18.sp4_h_r_1 <X> T_9_18.sp4_v_b_6
 (22 10)  (496 298)  (496 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (497 298)  (497 298)  routing T_9_18.sp4_v_b_47 <X> T_9_18.lc_trk_g2_7
 (24 10)  (498 298)  (498 298)  routing T_9_18.sp4_v_b_47 <X> T_9_18.lc_trk_g2_7
 (22 12)  (496 300)  (496 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (495 301)  (495 301)  routing T_9_18.sp4_r_v_b_43 <X> T_9_18.lc_trk_g3_3
 (4 14)  (478 302)  (478 302)  routing T_9_18.sp4_v_b_9 <X> T_9_18.sp4_v_t_44
 (9 14)  (483 302)  (483 302)  routing T_9_18.sp4_v_b_10 <X> T_9_18.sp4_h_l_47
 (12 14)  (486 302)  (486 302)  routing T_9_18.sp4_v_b_11 <X> T_9_18.sp4_h_l_46


LogicTile_10_18

 (11 0)  (539 288)  (539 288)  routing T_10_18.sp4_v_t_46 <X> T_10_18.sp4_v_b_2
 (12 1)  (540 289)  (540 289)  routing T_10_18.sp4_v_t_46 <X> T_10_18.sp4_v_b_2
 (22 6)  (550 294)  (550 294)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (552 294)  (552 294)  routing T_10_18.bot_op_7 <X> T_10_18.lc_trk_g1_7
 (27 6)  (555 294)  (555 294)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (556 294)  (556 294)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (557 294)  (557 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (560 294)  (560 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (561 294)  (561 294)  routing T_10_18.lc_trk_g2_0 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (48 6)  (576 294)  (576 294)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (26 7)  (554 295)  (554 295)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (555 295)  (555 295)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (556 295)  (556 295)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (557 295)  (557 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (558 295)  (558 295)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (37 7)  (565 295)  (565 295)  LC_3 Logic Functioning bit
 (39 7)  (567 295)  (567 295)  LC_3 Logic Functioning bit
 (14 8)  (542 296)  (542 296)  routing T_10_18.rgt_op_0 <X> T_10_18.lc_trk_g2_0
 (15 9)  (543 297)  (543 297)  routing T_10_18.rgt_op_0 <X> T_10_18.lc_trk_g2_0
 (17 9)  (545 297)  (545 297)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (27 10)  (555 298)  (555 298)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (557 298)  (557 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (558 298)  (558 298)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (560 298)  (560 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (561 298)  (561 298)  routing T_10_18.lc_trk_g2_0 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (564 298)  (564 298)  LC_5 Logic Functioning bit
 (38 10)  (566 298)  (566 298)  LC_5 Logic Functioning bit
 (30 11)  (558 299)  (558 299)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (36 11)  (564 299)  (564 299)  LC_5 Logic Functioning bit
 (38 11)  (566 299)  (566 299)  LC_5 Logic Functioning bit
 (21 12)  (549 300)  (549 300)  routing T_10_18.rgt_op_3 <X> T_10_18.lc_trk_g3_3
 (22 12)  (550 300)  (550 300)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (552 300)  (552 300)  routing T_10_18.rgt_op_3 <X> T_10_18.lc_trk_g3_3
 (25 12)  (553 300)  (553 300)  routing T_10_18.rgt_op_2 <X> T_10_18.lc_trk_g3_2
 (22 13)  (550 301)  (550 301)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (552 301)  (552 301)  routing T_10_18.rgt_op_2 <X> T_10_18.lc_trk_g3_2
 (27 14)  (555 302)  (555 302)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (556 302)  (556 302)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (557 302)  (557 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (560 302)  (560 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (561 302)  (561 302)  routing T_10_18.lc_trk_g2_0 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (564 302)  (564 302)  LC_7 Logic Functioning bit
 (38 14)  (566 302)  (566 302)  LC_7 Logic Functioning bit
 (26 15)  (554 303)  (554 303)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (555 303)  (555 303)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (556 303)  (556 303)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (557 303)  (557 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (558 303)  (558 303)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_7/in_1


LogicTile_11_18

 (14 0)  (596 288)  (596 288)  routing T_11_18.wire_logic_cluster/lc_0/out <X> T_11_18.lc_trk_g0_0
 (28 0)  (610 288)  (610 288)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (611 288)  (611 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (612 288)  (612 288)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (613 288)  (613 288)  routing T_11_18.lc_trk_g0_7 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (614 288)  (614 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (37 0)  (619 288)  (619 288)  LC_0 Logic Functioning bit
 (41 0)  (623 288)  (623 288)  LC_0 Logic Functioning bit
 (42 0)  (624 288)  (624 288)  LC_0 Logic Functioning bit
 (45 0)  (627 288)  (627 288)  LC_0 Logic Functioning bit
 (48 0)  (630 288)  (630 288)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (51 0)  (633 288)  (633 288)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (17 1)  (599 289)  (599 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (608 289)  (608 289)  routing T_11_18.lc_trk_g2_2 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (610 289)  (610 289)  routing T_11_18.lc_trk_g2_2 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (611 289)  (611 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (612 289)  (612 289)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (613 289)  (613 289)  routing T_11_18.lc_trk_g0_7 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (614 289)  (614 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (619 289)  (619 289)  LC_0 Logic Functioning bit
 (42 1)  (624 289)  (624 289)  LC_0 Logic Functioning bit
 (0 2)  (582 290)  (582 290)  routing T_11_18.glb_netwk_7 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (1 2)  (583 290)  (583 290)  routing T_11_18.glb_netwk_7 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (2 2)  (584 290)  (584 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (597 290)  (597 290)  routing T_11_18.lft_op_5 <X> T_11_18.lc_trk_g0_5
 (17 2)  (599 290)  (599 290)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (600 290)  (600 290)  routing T_11_18.lft_op_5 <X> T_11_18.lc_trk_g0_5
 (21 2)  (603 290)  (603 290)  routing T_11_18.lft_op_7 <X> T_11_18.lc_trk_g0_7
 (22 2)  (604 290)  (604 290)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (606 290)  (606 290)  routing T_11_18.lft_op_7 <X> T_11_18.lc_trk_g0_7
 (0 3)  (582 291)  (582 291)  routing T_11_18.glb_netwk_7 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (21 4)  (603 292)  (603 292)  routing T_11_18.wire_logic_cluster/lc_3/out <X> T_11_18.lc_trk_g1_3
 (22 4)  (604 292)  (604 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (608 292)  (608 292)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (609 292)  (609 292)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (610 292)  (610 292)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (611 292)  (611 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (613 292)  (613 292)  routing T_11_18.lc_trk_g0_5 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (614 292)  (614 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (37 4)  (619 292)  (619 292)  LC_2 Logic Functioning bit
 (45 4)  (627 292)  (627 292)  LC_2 Logic Functioning bit
 (48 4)  (630 292)  (630 292)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (51 4)  (633 292)  (633 292)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (27 5)  (609 293)  (609 293)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (611 293)  (611 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (612 293)  (612 293)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (614 293)  (614 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (616 293)  (616 293)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.input_2_2
 (35 5)  (617 293)  (617 293)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.input_2_2
 (38 5)  (620 293)  (620 293)  LC_2 Logic Functioning bit
 (41 5)  (623 293)  (623 293)  LC_2 Logic Functioning bit
 (43 5)  (625 293)  (625 293)  LC_2 Logic Functioning bit
 (15 6)  (597 294)  (597 294)  routing T_11_18.bot_op_5 <X> T_11_18.lc_trk_g1_5
 (17 6)  (599 294)  (599 294)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (27 6)  (609 294)  (609 294)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (611 294)  (611 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (613 294)  (613 294)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (614 294)  (614 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (616 294)  (616 294)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (617 294)  (617 294)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.input_2_3
 (41 6)  (623 294)  (623 294)  LC_3 Logic Functioning bit
 (45 6)  (627 294)  (627 294)  LC_3 Logic Functioning bit
 (48 6)  (630 294)  (630 294)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (51 6)  (633 294)  (633 294)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (27 7)  (609 295)  (609 295)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (610 295)  (610 295)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (611 295)  (611 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (612 295)  (612 295)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (614 295)  (614 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (615 295)  (615 295)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.input_2_3
 (35 7)  (617 295)  (617 295)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.input_2_3
 (41 7)  (623 295)  (623 295)  LC_3 Logic Functioning bit
 (42 7)  (624 295)  (624 295)  LC_3 Logic Functioning bit
 (43 7)  (625 295)  (625 295)  LC_3 Logic Functioning bit
 (22 9)  (604 297)  (604 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (605 297)  (605 297)  routing T_11_18.sp4_v_b_42 <X> T_11_18.lc_trk_g2_2
 (24 9)  (606 297)  (606 297)  routing T_11_18.sp4_v_b_42 <X> T_11_18.lc_trk_g2_2
 (21 10)  (603 298)  (603 298)  routing T_11_18.bnl_op_7 <X> T_11_18.lc_trk_g2_7
 (22 10)  (604 298)  (604 298)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (21 11)  (603 299)  (603 299)  routing T_11_18.bnl_op_7 <X> T_11_18.lc_trk_g2_7
 (14 12)  (596 300)  (596 300)  routing T_11_18.wire_logic_cluster/lc_0/out <X> T_11_18.lc_trk_g3_0
 (25 12)  (607 300)  (607 300)  routing T_11_18.wire_logic_cluster/lc_2/out <X> T_11_18.lc_trk_g3_2
 (17 13)  (599 301)  (599 301)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (604 301)  (604 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (582 302)  (582 302)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (583 302)  (583 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (582 303)  (582 303)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/s_r


LogicTile_12_18

 (0 2)  (636 290)  (636 290)  routing T_12_18.glb_netwk_7 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (1 2)  (637 290)  (637 290)  routing T_12_18.glb_netwk_7 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 2)  (638 290)  (638 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (653 290)  (653 290)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (654 290)  (654 290)  routing T_12_18.wire_logic_cluster/lc_5/out <X> T_12_18.lc_trk_g0_5
 (25 2)  (661 290)  (661 290)  routing T_12_18.sp4_v_t_3 <X> T_12_18.lc_trk_g0_6
 (0 3)  (636 291)  (636 291)  routing T_12_18.glb_netwk_7 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (22 3)  (658 291)  (658 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (659 291)  (659 291)  routing T_12_18.sp4_v_t_3 <X> T_12_18.lc_trk_g0_6
 (25 3)  (661 291)  (661 291)  routing T_12_18.sp4_v_t_3 <X> T_12_18.lc_trk_g0_6
 (15 5)  (651 293)  (651 293)  routing T_12_18.sp4_v_t_5 <X> T_12_18.lc_trk_g1_0
 (16 5)  (652 293)  (652 293)  routing T_12_18.sp4_v_t_5 <X> T_12_18.lc_trk_g1_0
 (17 5)  (653 293)  (653 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (25 6)  (661 294)  (661 294)  routing T_12_18.sp4_v_t_3 <X> T_12_18.lc_trk_g1_6
 (12 7)  (648 295)  (648 295)  routing T_12_18.sp4_h_l_40 <X> T_12_18.sp4_v_t_40
 (22 7)  (658 295)  (658 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (659 295)  (659 295)  routing T_12_18.sp4_v_t_3 <X> T_12_18.lc_trk_g1_6
 (25 7)  (661 295)  (661 295)  routing T_12_18.sp4_v_t_3 <X> T_12_18.lc_trk_g1_6
 (27 8)  (663 296)  (663 296)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (664 296)  (664 296)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (665 296)  (665 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (666 296)  (666 296)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (667 296)  (667 296)  routing T_12_18.lc_trk_g0_5 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (668 296)  (668 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (672 296)  (672 296)  LC_4 Logic Functioning bit
 (39 8)  (675 296)  (675 296)  LC_4 Logic Functioning bit
 (41 8)  (677 296)  (677 296)  LC_4 Logic Functioning bit
 (42 8)  (678 296)  (678 296)  LC_4 Logic Functioning bit
 (30 9)  (666 297)  (666 297)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (36 9)  (672 297)  (672 297)  LC_4 Logic Functioning bit
 (39 9)  (675 297)  (675 297)  LC_4 Logic Functioning bit
 (41 9)  (677 297)  (677 297)  LC_4 Logic Functioning bit
 (42 9)  (678 297)  (678 297)  LC_4 Logic Functioning bit
 (25 10)  (661 298)  (661 298)  routing T_12_18.wire_logic_cluster/lc_6/out <X> T_12_18.lc_trk_g2_6
 (29 10)  (665 298)  (665 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (666 298)  (666 298)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (668 298)  (668 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (669 298)  (669 298)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (670 298)  (670 298)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (37 10)  (673 298)  (673 298)  LC_5 Logic Functioning bit
 (45 10)  (681 298)  (681 298)  LC_5 Logic Functioning bit
 (50 10)  (686 298)  (686 298)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (658 299)  (658 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (663 299)  (663 299)  routing T_12_18.lc_trk_g1_0 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (665 299)  (665 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (666 299)  (666 299)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (37 11)  (673 299)  (673 299)  LC_5 Logic Functioning bit
 (42 11)  (678 299)  (678 299)  LC_5 Logic Functioning bit
 (15 12)  (651 300)  (651 300)  routing T_12_18.sp4_v_t_28 <X> T_12_18.lc_trk_g3_1
 (16 12)  (652 300)  (652 300)  routing T_12_18.sp4_v_t_28 <X> T_12_18.lc_trk_g3_1
 (17 12)  (653 300)  (653 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (26 12)  (662 300)  (662 300)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (663 300)  (663 300)  routing T_12_18.lc_trk_g1_0 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (665 300)  (665 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (667 300)  (667 300)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (668 300)  (668 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (670 300)  (670 300)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (42 12)  (678 300)  (678 300)  LC_6 Logic Functioning bit
 (45 12)  (681 300)  (681 300)  LC_6 Logic Functioning bit
 (26 13)  (662 301)  (662 301)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (664 301)  (664 301)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (665 301)  (665 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (667 301)  (667 301)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (668 301)  (668 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (669 301)  (669 301)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.input_2_6
 (34 13)  (670 301)  (670 301)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.input_2_6
 (41 13)  (677 301)  (677 301)  LC_6 Logic Functioning bit
 (43 13)  (679 301)  (679 301)  LC_6 Logic Functioning bit
 (25 14)  (661 302)  (661 302)  routing T_12_18.wire_logic_cluster/lc_6/out <X> T_12_18.lc_trk_g3_6
 (22 15)  (658 303)  (658 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_13_18

 (9 2)  (703 290)  (703 290)  routing T_13_18.sp4_v_b_1 <X> T_13_18.sp4_h_l_36
 (25 2)  (719 290)  (719 290)  routing T_13_18.sp4_v_t_3 <X> T_13_18.lc_trk_g0_6
 (22 3)  (716 291)  (716 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (717 291)  (717 291)  routing T_13_18.sp4_v_t_3 <X> T_13_18.lc_trk_g0_6
 (25 3)  (719 291)  (719 291)  routing T_13_18.sp4_v_t_3 <X> T_13_18.lc_trk_g0_6
 (22 7)  (716 295)  (716 295)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (718 295)  (718 295)  routing T_13_18.bot_op_6 <X> T_13_18.lc_trk_g1_6
 (22 8)  (716 296)  (716 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (26 12)  (720 300)  (720 300)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (28 12)  (722 300)  (722 300)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (723 300)  (723 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (725 300)  (725 300)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (726 300)  (726 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (728 300)  (728 300)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (26 13)  (720 301)  (720 301)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (723 301)  (723 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (724 301)  (724 301)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (725 301)  (725 301)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (40 13)  (734 301)  (734 301)  LC_6 Logic Functioning bit
 (42 13)  (736 301)  (736 301)  LC_6 Logic Functioning bit
 (51 13)  (745 301)  (745 301)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17


DSP_Tile_0_17

 (2 14)  (2 286)  (2 286)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_r_23


LogicTile_1_17

 (5 0)  (59 272)  (59 272)  routing T_1_17.sp4_v_b_0 <X> T_1_17.sp4_h_r_0
 (25 0)  (79 272)  (79 272)  routing T_1_17.sp4_v_b_10 <X> T_1_17.lc_trk_g0_2
 (28 0)  (82 272)  (82 272)  routing T_1_17.lc_trk_g2_1 <X> T_1_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 272)  (83 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (86 272)  (86 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 272)  (87 272)  routing T_1_17.lc_trk_g2_1 <X> T_1_17.wire_logic_cluster/lc_0/in_3
 (37 0)  (91 272)  (91 272)  LC_0 Logic Functioning bit
 (39 0)  (93 272)  (93 272)  LC_0 Logic Functioning bit
 (41 0)  (95 272)  (95 272)  LC_0 Logic Functioning bit
 (42 0)  (96 272)  (96 272)  LC_0 Logic Functioning bit
 (6 1)  (60 273)  (60 273)  routing T_1_17.sp4_v_b_0 <X> T_1_17.sp4_h_r_0
 (22 1)  (76 273)  (76 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (77 273)  (77 273)  routing T_1_17.sp4_v_b_10 <X> T_1_17.lc_trk_g0_2
 (25 1)  (79 273)  (79 273)  routing T_1_17.sp4_v_b_10 <X> T_1_17.lc_trk_g0_2
 (26 1)  (80 273)  (80 273)  routing T_1_17.lc_trk_g3_3 <X> T_1_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (81 273)  (81 273)  routing T_1_17.lc_trk_g3_3 <X> T_1_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (82 273)  (82 273)  routing T_1_17.lc_trk_g3_3 <X> T_1_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (83 273)  (83 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (86 273)  (86 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (87 273)  (87 273)  routing T_1_17.lc_trk_g3_3 <X> T_1_17.input_2_0
 (34 1)  (88 273)  (88 273)  routing T_1_17.lc_trk_g3_3 <X> T_1_17.input_2_0
 (35 1)  (89 273)  (89 273)  routing T_1_17.lc_trk_g3_3 <X> T_1_17.input_2_0
 (36 1)  (90 273)  (90 273)  LC_0 Logic Functioning bit
 (37 1)  (91 273)  (91 273)  LC_0 Logic Functioning bit
 (38 1)  (92 273)  (92 273)  LC_0 Logic Functioning bit
 (39 1)  (93 273)  (93 273)  LC_0 Logic Functioning bit
 (42 1)  (96 273)  (96 273)  LC_0 Logic Functioning bit
 (43 1)  (97 273)  (97 273)  LC_0 Logic Functioning bit
 (53 1)  (107 273)  (107 273)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (26 2)  (80 274)  (80 274)  routing T_1_17.lc_trk_g1_4 <X> T_1_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (81 274)  (81 274)  routing T_1_17.lc_trk_g1_3 <X> T_1_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (83 274)  (83 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (86 274)  (86 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (89 274)  (89 274)  routing T_1_17.lc_trk_g1_6 <X> T_1_17.input_2_1
 (37 2)  (91 274)  (91 274)  LC_1 Logic Functioning bit
 (39 2)  (93 274)  (93 274)  LC_1 Logic Functioning bit
 (41 2)  (95 274)  (95 274)  LC_1 Logic Functioning bit
 (43 2)  (97 274)  (97 274)  LC_1 Logic Functioning bit
 (27 3)  (81 275)  (81 275)  routing T_1_17.lc_trk_g1_4 <X> T_1_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (83 275)  (83 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (84 275)  (84 275)  routing T_1_17.lc_trk_g1_3 <X> T_1_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (85 275)  (85 275)  routing T_1_17.lc_trk_g0_2 <X> T_1_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (86 275)  (86 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (88 275)  (88 275)  routing T_1_17.lc_trk_g1_6 <X> T_1_17.input_2_1
 (35 3)  (89 275)  (89 275)  routing T_1_17.lc_trk_g1_6 <X> T_1_17.input_2_1
 (37 3)  (91 275)  (91 275)  LC_1 Logic Functioning bit
 (39 3)  (93 275)  (93 275)  LC_1 Logic Functioning bit
 (41 3)  (95 275)  (95 275)  LC_1 Logic Functioning bit
 (43 3)  (97 275)  (97 275)  LC_1 Logic Functioning bit
 (53 3)  (107 275)  (107 275)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (21 4)  (75 276)  (75 276)  routing T_1_17.sp4_h_r_11 <X> T_1_17.lc_trk_g1_3
 (22 4)  (76 276)  (76 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (77 276)  (77 276)  routing T_1_17.sp4_h_r_11 <X> T_1_17.lc_trk_g1_3
 (24 4)  (78 276)  (78 276)  routing T_1_17.sp4_h_r_11 <X> T_1_17.lc_trk_g1_3
 (27 4)  (81 276)  (81 276)  routing T_1_17.lc_trk_g3_6 <X> T_1_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (82 276)  (82 276)  routing T_1_17.lc_trk_g3_6 <X> T_1_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (83 276)  (83 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (84 276)  (84 276)  routing T_1_17.lc_trk_g3_6 <X> T_1_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (86 276)  (86 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (87 276)  (87 276)  routing T_1_17.lc_trk_g2_1 <X> T_1_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (89 276)  (89 276)  routing T_1_17.lc_trk_g3_5 <X> T_1_17.input_2_2
 (37 4)  (91 276)  (91 276)  LC_2 Logic Functioning bit
 (39 4)  (93 276)  (93 276)  LC_2 Logic Functioning bit
 (41 4)  (95 276)  (95 276)  LC_2 Logic Functioning bit
 (43 4)  (97 276)  (97 276)  LC_2 Logic Functioning bit
 (17 5)  (71 277)  (71 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (26 5)  (80 277)  (80 277)  routing T_1_17.lc_trk_g3_3 <X> T_1_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (81 277)  (81 277)  routing T_1_17.lc_trk_g3_3 <X> T_1_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (82 277)  (82 277)  routing T_1_17.lc_trk_g3_3 <X> T_1_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (83 277)  (83 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (84 277)  (84 277)  routing T_1_17.lc_trk_g3_6 <X> T_1_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (86 277)  (86 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (87 277)  (87 277)  routing T_1_17.lc_trk_g3_5 <X> T_1_17.input_2_2
 (34 5)  (88 277)  (88 277)  routing T_1_17.lc_trk_g3_5 <X> T_1_17.input_2_2
 (36 5)  (90 277)  (90 277)  LC_2 Logic Functioning bit
 (38 5)  (92 277)  (92 277)  LC_2 Logic Functioning bit
 (40 5)  (94 277)  (94 277)  LC_2 Logic Functioning bit
 (42 5)  (96 277)  (96 277)  LC_2 Logic Functioning bit
 (47 5)  (101 277)  (101 277)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (4 6)  (58 278)  (58 278)  routing T_1_17.sp4_h_r_3 <X> T_1_17.sp4_v_t_38
 (28 6)  (82 278)  (82 278)  routing T_1_17.lc_trk_g2_4 <X> T_1_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (83 278)  (83 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (84 278)  (84 278)  routing T_1_17.lc_trk_g2_4 <X> T_1_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (86 278)  (86 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (87 278)  (87 278)  routing T_1_17.lc_trk_g3_1 <X> T_1_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (88 278)  (88 278)  routing T_1_17.lc_trk_g3_1 <X> T_1_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (90 278)  (90 278)  LC_3 Logic Functioning bit
 (38 6)  (92 278)  (92 278)  LC_3 Logic Functioning bit
 (41 6)  (95 278)  (95 278)  LC_3 Logic Functioning bit
 (43 6)  (97 278)  (97 278)  LC_3 Logic Functioning bit
 (46 6)  (100 278)  (100 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (5 7)  (59 279)  (59 279)  routing T_1_17.sp4_h_r_3 <X> T_1_17.sp4_v_t_38
 (17 7)  (71 279)  (71 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (22 7)  (76 279)  (76 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (77 279)  (77 279)  routing T_1_17.sp4_v_b_22 <X> T_1_17.lc_trk_g1_6
 (24 7)  (78 279)  (78 279)  routing T_1_17.sp4_v_b_22 <X> T_1_17.lc_trk_g1_6
 (26 7)  (80 279)  (80 279)  routing T_1_17.lc_trk_g3_2 <X> T_1_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (81 279)  (81 279)  routing T_1_17.lc_trk_g3_2 <X> T_1_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (82 279)  (82 279)  routing T_1_17.lc_trk_g3_2 <X> T_1_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (83 279)  (83 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (36 7)  (90 279)  (90 279)  LC_3 Logic Functioning bit
 (37 7)  (91 279)  (91 279)  LC_3 Logic Functioning bit
 (38 7)  (92 279)  (92 279)  LC_3 Logic Functioning bit
 (39 7)  (93 279)  (93 279)  LC_3 Logic Functioning bit
 (15 8)  (69 280)  (69 280)  routing T_1_17.sp12_v_b_1 <X> T_1_17.lc_trk_g2_1
 (17 8)  (71 280)  (71 280)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_1 lc_trk_g2_1
 (18 8)  (72 280)  (72 280)  routing T_1_17.sp12_v_b_1 <X> T_1_17.lc_trk_g2_1
 (21 8)  (75 280)  (75 280)  routing T_1_17.sp12_v_t_0 <X> T_1_17.lc_trk_g2_3
 (22 8)  (76 280)  (76 280)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (78 280)  (78 280)  routing T_1_17.sp12_v_t_0 <X> T_1_17.lc_trk_g2_3
 (26 8)  (80 280)  (80 280)  routing T_1_17.lc_trk_g3_7 <X> T_1_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (82 280)  (82 280)  routing T_1_17.lc_trk_g2_3 <X> T_1_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (83 280)  (83 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (86 280)  (86 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (88 280)  (88 280)  routing T_1_17.lc_trk_g1_0 <X> T_1_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (90 280)  (90 280)  LC_4 Logic Functioning bit
 (37 8)  (91 280)  (91 280)  LC_4 Logic Functioning bit
 (38 8)  (92 280)  (92 280)  LC_4 Logic Functioning bit
 (39 8)  (93 280)  (93 280)  LC_4 Logic Functioning bit
 (50 8)  (104 280)  (104 280)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (72 281)  (72 281)  routing T_1_17.sp12_v_b_1 <X> T_1_17.lc_trk_g2_1
 (21 9)  (75 281)  (75 281)  routing T_1_17.sp12_v_t_0 <X> T_1_17.lc_trk_g2_3
 (26 9)  (80 281)  (80 281)  routing T_1_17.lc_trk_g3_7 <X> T_1_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (81 281)  (81 281)  routing T_1_17.lc_trk_g3_7 <X> T_1_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (82 281)  (82 281)  routing T_1_17.lc_trk_g3_7 <X> T_1_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (83 281)  (83 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (84 281)  (84 281)  routing T_1_17.lc_trk_g2_3 <X> T_1_17.wire_logic_cluster/lc_4/in_1
 (40 9)  (94 281)  (94 281)  LC_4 Logic Functioning bit
 (41 9)  (95 281)  (95 281)  LC_4 Logic Functioning bit
 (42 9)  (96 281)  (96 281)  LC_4 Logic Functioning bit
 (43 9)  (97 281)  (97 281)  LC_4 Logic Functioning bit
 (14 10)  (68 282)  (68 282)  routing T_1_17.sp12_v_t_3 <X> T_1_17.lc_trk_g2_4
 (15 10)  (69 282)  (69 282)  routing T_1_17.sp12_v_t_2 <X> T_1_17.lc_trk_g2_5
 (17 10)  (71 282)  (71 282)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (72 282)  (72 282)  routing T_1_17.sp12_v_t_2 <X> T_1_17.lc_trk_g2_5
 (3 11)  (57 283)  (57 283)  routing T_1_17.sp12_v_b_1 <X> T_1_17.sp12_h_l_22
 (14 11)  (68 283)  (68 283)  routing T_1_17.sp12_v_t_3 <X> T_1_17.lc_trk_g2_4
 (15 11)  (69 283)  (69 283)  routing T_1_17.sp12_v_t_3 <X> T_1_17.lc_trk_g2_4
 (17 11)  (71 283)  (71 283)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (18 11)  (72 283)  (72 283)  routing T_1_17.sp12_v_t_2 <X> T_1_17.lc_trk_g2_5
 (19 11)  (73 283)  (73 283)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (16 12)  (70 284)  (70 284)  routing T_1_17.sp12_v_t_6 <X> T_1_17.lc_trk_g3_1
 (17 12)  (71 284)  (71 284)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (22 12)  (76 284)  (76 284)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (77 284)  (77 284)  routing T_1_17.sp12_v_b_11 <X> T_1_17.lc_trk_g3_3
 (25 12)  (79 284)  (79 284)  routing T_1_17.sp12_v_t_1 <X> T_1_17.lc_trk_g3_2
 (28 12)  (82 284)  (82 284)  routing T_1_17.lc_trk_g2_5 <X> T_1_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 284)  (83 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (84 284)  (84 284)  routing T_1_17.lc_trk_g2_5 <X> T_1_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (85 284)  (85 284)  routing T_1_17.lc_trk_g3_6 <X> T_1_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (86 284)  (86 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (87 284)  (87 284)  routing T_1_17.lc_trk_g3_6 <X> T_1_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (88 284)  (88 284)  routing T_1_17.lc_trk_g3_6 <X> T_1_17.wire_logic_cluster/lc_6/in_3
 (37 12)  (91 284)  (91 284)  LC_6 Logic Functioning bit
 (39 12)  (93 284)  (93 284)  LC_6 Logic Functioning bit
 (41 12)  (95 284)  (95 284)  LC_6 Logic Functioning bit
 (43 12)  (97 284)  (97 284)  LC_6 Logic Functioning bit
 (53 12)  (107 284)  (107 284)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (22 13)  (76 285)  (76 285)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (78 285)  (78 285)  routing T_1_17.sp12_v_t_1 <X> T_1_17.lc_trk_g3_2
 (25 13)  (79 285)  (79 285)  routing T_1_17.sp12_v_t_1 <X> T_1_17.lc_trk_g3_2
 (26 13)  (80 285)  (80 285)  routing T_1_17.lc_trk_g0_2 <X> T_1_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (83 285)  (83 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (85 285)  (85 285)  routing T_1_17.lc_trk_g3_6 <X> T_1_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (86 285)  (86 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (88 285)  (88 285)  routing T_1_17.lc_trk_g1_3 <X> T_1_17.input_2_6
 (35 13)  (89 285)  (89 285)  routing T_1_17.lc_trk_g1_3 <X> T_1_17.input_2_6
 (37 13)  (91 285)  (91 285)  LC_6 Logic Functioning bit
 (39 13)  (93 285)  (93 285)  LC_6 Logic Functioning bit
 (41 13)  (95 285)  (95 285)  LC_6 Logic Functioning bit
 (43 13)  (97 285)  (97 285)  LC_6 Logic Functioning bit
 (15 14)  (69 286)  (69 286)  routing T_1_17.sp12_v_t_2 <X> T_1_17.lc_trk_g3_5
 (17 14)  (71 286)  (71 286)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (72 286)  (72 286)  routing T_1_17.sp12_v_t_2 <X> T_1_17.lc_trk_g3_5
 (22 14)  (76 286)  (76 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (79 286)  (79 286)  routing T_1_17.sp12_v_b_6 <X> T_1_17.lc_trk_g3_6
 (18 15)  (72 287)  (72 287)  routing T_1_17.sp12_v_t_2 <X> T_1_17.lc_trk_g3_5
 (22 15)  (76 287)  (76 287)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (78 287)  (78 287)  routing T_1_17.sp12_v_b_6 <X> T_1_17.lc_trk_g3_6
 (25 15)  (79 287)  (79 287)  routing T_1_17.sp12_v_b_6 <X> T_1_17.lc_trk_g3_6


LogicTile_2_17

 (8 0)  (116 272)  (116 272)  routing T_2_17.sp4_v_b_7 <X> T_2_17.sp4_h_r_1
 (9 0)  (117 272)  (117 272)  routing T_2_17.sp4_v_b_7 <X> T_2_17.sp4_h_r_1
 (10 0)  (118 272)  (118 272)  routing T_2_17.sp4_v_b_7 <X> T_2_17.sp4_h_r_1
 (21 0)  (129 272)  (129 272)  routing T_2_17.sp4_v_b_3 <X> T_2_17.lc_trk_g0_3
 (22 0)  (130 272)  (130 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (131 272)  (131 272)  routing T_2_17.sp4_v_b_3 <X> T_2_17.lc_trk_g0_3
 (29 0)  (137 272)  (137 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (138 272)  (138 272)  routing T_2_17.lc_trk_g0_7 <X> T_2_17.wire_logic_cluster/lc_0/in_1
 (44 0)  (152 272)  (152 272)  LC_0 Logic Functioning bit
 (30 1)  (138 273)  (138 273)  routing T_2_17.lc_trk_g0_7 <X> T_2_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (140 273)  (140 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (142 273)  (142 273)  routing T_2_17.lc_trk_g1_1 <X> T_2_17.input_2_0
 (0 2)  (108 274)  (108 274)  routing T_2_17.glb_netwk_7 <X> T_2_17.wire_logic_cluster/lc_7/clk
 (1 2)  (109 274)  (109 274)  routing T_2_17.glb_netwk_7 <X> T_2_17.wire_logic_cluster/lc_7/clk
 (2 2)  (110 274)  (110 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (123 274)  (123 274)  routing T_2_17.sp4_h_r_13 <X> T_2_17.lc_trk_g0_5
 (16 2)  (124 274)  (124 274)  routing T_2_17.sp4_h_r_13 <X> T_2_17.lc_trk_g0_5
 (17 2)  (125 274)  (125 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (126 274)  (126 274)  routing T_2_17.sp4_h_r_13 <X> T_2_17.lc_trk_g0_5
 (21 2)  (129 274)  (129 274)  routing T_2_17.sp4_v_b_7 <X> T_2_17.lc_trk_g0_7
 (22 2)  (130 274)  (130 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (131 274)  (131 274)  routing T_2_17.sp4_v_b_7 <X> T_2_17.lc_trk_g0_7
 (28 2)  (136 274)  (136 274)  routing T_2_17.lc_trk_g2_2 <X> T_2_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 274)  (137 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (140 274)  (140 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (144 274)  (144 274)  LC_1 Logic Functioning bit
 (39 2)  (147 274)  (147 274)  LC_1 Logic Functioning bit
 (41 2)  (149 274)  (149 274)  LC_1 Logic Functioning bit
 (42 2)  (150 274)  (150 274)  LC_1 Logic Functioning bit
 (44 2)  (152 274)  (152 274)  LC_1 Logic Functioning bit
 (45 2)  (153 274)  (153 274)  LC_1 Logic Functioning bit
 (52 2)  (160 274)  (160 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (108 275)  (108 275)  routing T_2_17.glb_netwk_7 <X> T_2_17.wire_logic_cluster/lc_7/clk
 (30 3)  (138 275)  (138 275)  routing T_2_17.lc_trk_g2_2 <X> T_2_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (140 275)  (140 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (141 275)  (141 275)  routing T_2_17.lc_trk_g3_2 <X> T_2_17.input_2_1
 (34 3)  (142 275)  (142 275)  routing T_2_17.lc_trk_g3_2 <X> T_2_17.input_2_1
 (35 3)  (143 275)  (143 275)  routing T_2_17.lc_trk_g3_2 <X> T_2_17.input_2_1
 (36 3)  (144 275)  (144 275)  LC_1 Logic Functioning bit
 (39 3)  (147 275)  (147 275)  LC_1 Logic Functioning bit
 (41 3)  (149 275)  (149 275)  LC_1 Logic Functioning bit
 (42 3)  (150 275)  (150 275)  LC_1 Logic Functioning bit
 (53 3)  (161 275)  (161 275)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (108 276)  (108 276)  routing T_2_17.glb_netwk_5 <X> T_2_17.wire_logic_cluster/lc_7/cen
 (1 4)  (109 276)  (109 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (8 4)  (116 276)  (116 276)  routing T_2_17.sp4_v_b_10 <X> T_2_17.sp4_h_r_4
 (9 4)  (117 276)  (117 276)  routing T_2_17.sp4_v_b_10 <X> T_2_17.sp4_h_r_4
 (10 4)  (118 276)  (118 276)  routing T_2_17.sp4_v_b_10 <X> T_2_17.sp4_h_r_4
 (15 4)  (123 276)  (123 276)  routing T_2_17.sp4_h_r_1 <X> T_2_17.lc_trk_g1_1
 (16 4)  (124 276)  (124 276)  routing T_2_17.sp4_h_r_1 <X> T_2_17.lc_trk_g1_1
 (17 4)  (125 276)  (125 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (22 4)  (130 276)  (130 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (131 276)  (131 276)  routing T_2_17.sp4_v_b_19 <X> T_2_17.lc_trk_g1_3
 (24 4)  (132 276)  (132 276)  routing T_2_17.sp4_v_b_19 <X> T_2_17.lc_trk_g1_3
 (28 4)  (136 276)  (136 276)  routing T_2_17.lc_trk_g2_3 <X> T_2_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 276)  (137 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (140 276)  (140 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (144 276)  (144 276)  LC_2 Logic Functioning bit
 (37 4)  (145 276)  (145 276)  LC_2 Logic Functioning bit
 (38 4)  (146 276)  (146 276)  LC_2 Logic Functioning bit
 (39 4)  (147 276)  (147 276)  LC_2 Logic Functioning bit
 (44 4)  (152 276)  (152 276)  LC_2 Logic Functioning bit
 (46 4)  (154 276)  (154 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (18 5)  (126 277)  (126 277)  routing T_2_17.sp4_h_r_1 <X> T_2_17.lc_trk_g1_1
 (30 5)  (138 277)  (138 277)  routing T_2_17.lc_trk_g2_3 <X> T_2_17.wire_logic_cluster/lc_2/in_1
 (36 5)  (144 277)  (144 277)  LC_2 Logic Functioning bit
 (37 5)  (145 277)  (145 277)  LC_2 Logic Functioning bit
 (38 5)  (146 277)  (146 277)  LC_2 Logic Functioning bit
 (39 5)  (147 277)  (147 277)  LC_2 Logic Functioning bit
 (14 6)  (122 278)  (122 278)  routing T_2_17.lft_op_4 <X> T_2_17.lc_trk_g1_4
 (15 6)  (123 278)  (123 278)  routing T_2_17.sp4_v_b_21 <X> T_2_17.lc_trk_g1_5
 (16 6)  (124 278)  (124 278)  routing T_2_17.sp4_v_b_21 <X> T_2_17.lc_trk_g1_5
 (17 6)  (125 278)  (125 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (129 278)  (129 278)  routing T_2_17.sp4_v_b_15 <X> T_2_17.lc_trk_g1_7
 (22 6)  (130 278)  (130 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (131 278)  (131 278)  routing T_2_17.sp4_v_b_15 <X> T_2_17.lc_trk_g1_7
 (27 6)  (135 278)  (135 278)  routing T_2_17.lc_trk_g3_5 <X> T_2_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (136 278)  (136 278)  routing T_2_17.lc_trk_g3_5 <X> T_2_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 278)  (137 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (138 278)  (138 278)  routing T_2_17.lc_trk_g3_5 <X> T_2_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (140 278)  (140 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (143 278)  (143 278)  routing T_2_17.lc_trk_g3_6 <X> T_2_17.input_2_3
 (36 6)  (144 278)  (144 278)  LC_3 Logic Functioning bit
 (39 6)  (147 278)  (147 278)  LC_3 Logic Functioning bit
 (41 6)  (149 278)  (149 278)  LC_3 Logic Functioning bit
 (42 6)  (150 278)  (150 278)  LC_3 Logic Functioning bit
 (44 6)  (152 278)  (152 278)  LC_3 Logic Functioning bit
 (45 6)  (153 278)  (153 278)  LC_3 Logic Functioning bit
 (15 7)  (123 279)  (123 279)  routing T_2_17.lft_op_4 <X> T_2_17.lc_trk_g1_4
 (17 7)  (125 279)  (125 279)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (21 7)  (129 279)  (129 279)  routing T_2_17.sp4_v_b_15 <X> T_2_17.lc_trk_g1_7
 (32 7)  (140 279)  (140 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (141 279)  (141 279)  routing T_2_17.lc_trk_g3_6 <X> T_2_17.input_2_3
 (34 7)  (142 279)  (142 279)  routing T_2_17.lc_trk_g3_6 <X> T_2_17.input_2_3
 (35 7)  (143 279)  (143 279)  routing T_2_17.lc_trk_g3_6 <X> T_2_17.input_2_3
 (36 7)  (144 279)  (144 279)  LC_3 Logic Functioning bit
 (39 7)  (147 279)  (147 279)  LC_3 Logic Functioning bit
 (41 7)  (149 279)  (149 279)  LC_3 Logic Functioning bit
 (42 7)  (150 279)  (150 279)  LC_3 Logic Functioning bit
 (53 7)  (161 279)  (161 279)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (12 8)  (120 280)  (120 280)  routing T_2_17.sp4_v_b_8 <X> T_2_17.sp4_h_r_8
 (21 8)  (129 280)  (129 280)  routing T_2_17.bnl_op_3 <X> T_2_17.lc_trk_g2_3
 (22 8)  (130 280)  (130 280)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (133 280)  (133 280)  routing T_2_17.bnl_op_2 <X> T_2_17.lc_trk_g2_2
 (28 8)  (136 280)  (136 280)  routing T_2_17.lc_trk_g2_7 <X> T_2_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 280)  (137 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (138 280)  (138 280)  routing T_2_17.lc_trk_g2_7 <X> T_2_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (140 280)  (140 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (143 280)  (143 280)  routing T_2_17.lc_trk_g1_5 <X> T_2_17.input_2_4
 (36 8)  (144 280)  (144 280)  LC_4 Logic Functioning bit
 (39 8)  (147 280)  (147 280)  LC_4 Logic Functioning bit
 (41 8)  (149 280)  (149 280)  LC_4 Logic Functioning bit
 (42 8)  (150 280)  (150 280)  LC_4 Logic Functioning bit
 (44 8)  (152 280)  (152 280)  LC_4 Logic Functioning bit
 (45 8)  (153 280)  (153 280)  LC_4 Logic Functioning bit
 (11 9)  (119 281)  (119 281)  routing T_2_17.sp4_v_b_8 <X> T_2_17.sp4_h_r_8
 (21 9)  (129 281)  (129 281)  routing T_2_17.bnl_op_3 <X> T_2_17.lc_trk_g2_3
 (22 9)  (130 281)  (130 281)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (133 281)  (133 281)  routing T_2_17.bnl_op_2 <X> T_2_17.lc_trk_g2_2
 (30 9)  (138 281)  (138 281)  routing T_2_17.lc_trk_g2_7 <X> T_2_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (140 281)  (140 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (142 281)  (142 281)  routing T_2_17.lc_trk_g1_5 <X> T_2_17.input_2_4
 (36 9)  (144 281)  (144 281)  LC_4 Logic Functioning bit
 (39 9)  (147 281)  (147 281)  LC_4 Logic Functioning bit
 (41 9)  (149 281)  (149 281)  LC_4 Logic Functioning bit
 (42 9)  (150 281)  (150 281)  LC_4 Logic Functioning bit
 (53 9)  (161 281)  (161 281)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (6 10)  (114 282)  (114 282)  routing T_2_17.sp4_h_l_36 <X> T_2_17.sp4_v_t_43
 (21 10)  (129 282)  (129 282)  routing T_2_17.bnl_op_7 <X> T_2_17.lc_trk_g2_7
 (22 10)  (130 282)  (130 282)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (27 10)  (135 282)  (135 282)  routing T_2_17.lc_trk_g1_7 <X> T_2_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 282)  (137 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (138 282)  (138 282)  routing T_2_17.lc_trk_g1_7 <X> T_2_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (140 282)  (140 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (143 282)  (143 282)  routing T_2_17.lc_trk_g0_5 <X> T_2_17.input_2_5
 (36 10)  (144 282)  (144 282)  LC_5 Logic Functioning bit
 (39 10)  (147 282)  (147 282)  LC_5 Logic Functioning bit
 (41 10)  (149 282)  (149 282)  LC_5 Logic Functioning bit
 (42 10)  (150 282)  (150 282)  LC_5 Logic Functioning bit
 (44 10)  (152 282)  (152 282)  LC_5 Logic Functioning bit
 (45 10)  (153 282)  (153 282)  LC_5 Logic Functioning bit
 (51 10)  (159 282)  (159 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (21 11)  (129 283)  (129 283)  routing T_2_17.bnl_op_7 <X> T_2_17.lc_trk_g2_7
 (30 11)  (138 283)  (138 283)  routing T_2_17.lc_trk_g1_7 <X> T_2_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (140 283)  (140 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (144 283)  (144 283)  LC_5 Logic Functioning bit
 (39 11)  (147 283)  (147 283)  LC_5 Logic Functioning bit
 (41 11)  (149 283)  (149 283)  LC_5 Logic Functioning bit
 (42 11)  (150 283)  (150 283)  LC_5 Logic Functioning bit
 (53 11)  (161 283)  (161 283)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (21 12)  (129 284)  (129 284)  routing T_2_17.sp4_h_r_35 <X> T_2_17.lc_trk_g3_3
 (22 12)  (130 284)  (130 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (131 284)  (131 284)  routing T_2_17.sp4_h_r_35 <X> T_2_17.lc_trk_g3_3
 (24 12)  (132 284)  (132 284)  routing T_2_17.sp4_h_r_35 <X> T_2_17.lc_trk_g3_3
 (25 12)  (133 284)  (133 284)  routing T_2_17.sp4_v_t_23 <X> T_2_17.lc_trk_g3_2
 (29 12)  (137 284)  (137 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (140 284)  (140 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (144 284)  (144 284)  LC_6 Logic Functioning bit
 (39 12)  (147 284)  (147 284)  LC_6 Logic Functioning bit
 (41 12)  (149 284)  (149 284)  LC_6 Logic Functioning bit
 (42 12)  (150 284)  (150 284)  LC_6 Logic Functioning bit
 (44 12)  (152 284)  (152 284)  LC_6 Logic Functioning bit
 (45 12)  (153 284)  (153 284)  LC_6 Logic Functioning bit
 (52 12)  (160 284)  (160 284)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (130 285)  (130 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (131 285)  (131 285)  routing T_2_17.sp4_v_t_23 <X> T_2_17.lc_trk_g3_2
 (25 13)  (133 285)  (133 285)  routing T_2_17.sp4_v_t_23 <X> T_2_17.lc_trk_g3_2
 (30 13)  (138 285)  (138 285)  routing T_2_17.lc_trk_g0_3 <X> T_2_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (140 285)  (140 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (142 285)  (142 285)  routing T_2_17.lc_trk_g1_3 <X> T_2_17.input_2_6
 (35 13)  (143 285)  (143 285)  routing T_2_17.lc_trk_g1_3 <X> T_2_17.input_2_6
 (36 13)  (144 285)  (144 285)  LC_6 Logic Functioning bit
 (39 13)  (147 285)  (147 285)  LC_6 Logic Functioning bit
 (41 13)  (149 285)  (149 285)  LC_6 Logic Functioning bit
 (42 13)  (150 285)  (150 285)  LC_6 Logic Functioning bit
 (53 13)  (161 285)  (161 285)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (108 286)  (108 286)  routing T_2_17.glb_netwk_6 <X> T_2_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (109 286)  (109 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (125 286)  (125 286)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (126 286)  (126 286)  routing T_2_17.bnl_op_5 <X> T_2_17.lc_trk_g3_5
 (25 14)  (133 286)  (133 286)  routing T_2_17.bnl_op_6 <X> T_2_17.lc_trk_g3_6
 (27 14)  (135 286)  (135 286)  routing T_2_17.lc_trk_g3_3 <X> T_2_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (136 286)  (136 286)  routing T_2_17.lc_trk_g3_3 <X> T_2_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 286)  (137 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (140 286)  (140 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (143 286)  (143 286)  routing T_2_17.lc_trk_g1_4 <X> T_2_17.input_2_7
 (36 14)  (144 286)  (144 286)  LC_7 Logic Functioning bit
 (39 14)  (147 286)  (147 286)  LC_7 Logic Functioning bit
 (41 14)  (149 286)  (149 286)  LC_7 Logic Functioning bit
 (42 14)  (150 286)  (150 286)  LC_7 Logic Functioning bit
 (44 14)  (152 286)  (152 286)  LC_7 Logic Functioning bit
 (45 14)  (153 286)  (153 286)  LC_7 Logic Functioning bit
 (53 14)  (161 286)  (161 286)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (0 15)  (108 287)  (108 287)  routing T_2_17.glb_netwk_6 <X> T_2_17.wire_logic_cluster/lc_7/s_r
 (9 15)  (117 287)  (117 287)  routing T_2_17.sp4_v_b_2 <X> T_2_17.sp4_v_t_47
 (10 15)  (118 287)  (118 287)  routing T_2_17.sp4_v_b_2 <X> T_2_17.sp4_v_t_47
 (18 15)  (126 287)  (126 287)  routing T_2_17.bnl_op_5 <X> T_2_17.lc_trk_g3_5
 (22 15)  (130 287)  (130 287)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (133 287)  (133 287)  routing T_2_17.bnl_op_6 <X> T_2_17.lc_trk_g3_6
 (30 15)  (138 287)  (138 287)  routing T_2_17.lc_trk_g3_3 <X> T_2_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (140 287)  (140 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (142 287)  (142 287)  routing T_2_17.lc_trk_g1_4 <X> T_2_17.input_2_7
 (36 15)  (144 287)  (144 287)  LC_7 Logic Functioning bit
 (39 15)  (147 287)  (147 287)  LC_7 Logic Functioning bit
 (41 15)  (149 287)  (149 287)  LC_7 Logic Functioning bit
 (42 15)  (150 287)  (150 287)  LC_7 Logic Functioning bit
 (46 15)  (154 287)  (154 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_3_17

 (15 0)  (177 272)  (177 272)  routing T_3_17.bot_op_1 <X> T_3_17.lc_trk_g0_1
 (17 0)  (179 272)  (179 272)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (183 272)  (183 272)  routing T_3_17.sp4_v_b_11 <X> T_3_17.lc_trk_g0_3
 (22 0)  (184 272)  (184 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (185 272)  (185 272)  routing T_3_17.sp4_v_b_11 <X> T_3_17.lc_trk_g0_3
 (25 0)  (187 272)  (187 272)  routing T_3_17.sp4_v_b_10 <X> T_3_17.lc_trk_g0_2
 (27 0)  (189 272)  (189 272)  routing T_3_17.lc_trk_g3_0 <X> T_3_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (190 272)  (190 272)  routing T_3_17.lc_trk_g3_0 <X> T_3_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 272)  (191 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (193 272)  (193 272)  routing T_3_17.lc_trk_g0_7 <X> T_3_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (194 272)  (194 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (197 272)  (197 272)  routing T_3_17.lc_trk_g0_6 <X> T_3_17.input_2_0
 (40 0)  (202 272)  (202 272)  LC_0 Logic Functioning bit
 (46 0)  (208 272)  (208 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (21 1)  (183 273)  (183 273)  routing T_3_17.sp4_v_b_11 <X> T_3_17.lc_trk_g0_3
 (22 1)  (184 273)  (184 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (185 273)  (185 273)  routing T_3_17.sp4_v_b_10 <X> T_3_17.lc_trk_g0_2
 (25 1)  (187 273)  (187 273)  routing T_3_17.sp4_v_b_10 <X> T_3_17.lc_trk_g0_2
 (26 1)  (188 273)  (188 273)  routing T_3_17.lc_trk_g1_3 <X> T_3_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (189 273)  (189 273)  routing T_3_17.lc_trk_g1_3 <X> T_3_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (191 273)  (191 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (193 273)  (193 273)  routing T_3_17.lc_trk_g0_7 <X> T_3_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (194 273)  (194 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (197 273)  (197 273)  routing T_3_17.lc_trk_g0_6 <X> T_3_17.input_2_0
 (0 2)  (162 274)  (162 274)  routing T_3_17.glb_netwk_7 <X> T_3_17.wire_logic_cluster/lc_7/clk
 (1 2)  (163 274)  (163 274)  routing T_3_17.glb_netwk_7 <X> T_3_17.wire_logic_cluster/lc_7/clk
 (2 2)  (164 274)  (164 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (176 274)  (176 274)  routing T_3_17.wire_logic_cluster/lc_4/out <X> T_3_17.lc_trk_g0_4
 (16 2)  (178 274)  (178 274)  routing T_3_17.sp4_v_b_13 <X> T_3_17.lc_trk_g0_5
 (17 2)  (179 274)  (179 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (180 274)  (180 274)  routing T_3_17.sp4_v_b_13 <X> T_3_17.lc_trk_g0_5
 (22 2)  (184 274)  (184 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (185 274)  (185 274)  routing T_3_17.sp4_h_r_7 <X> T_3_17.lc_trk_g0_7
 (24 2)  (186 274)  (186 274)  routing T_3_17.sp4_h_r_7 <X> T_3_17.lc_trk_g0_7
 (26 2)  (188 274)  (188 274)  routing T_3_17.lc_trk_g1_4 <X> T_3_17.wire_logic_cluster/lc_1/in_0
 (36 2)  (198 274)  (198 274)  LC_1 Logic Functioning bit
 (43 2)  (205 274)  (205 274)  LC_1 Logic Functioning bit
 (50 2)  (212 274)  (212 274)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (162 275)  (162 275)  routing T_3_17.glb_netwk_7 <X> T_3_17.wire_logic_cluster/lc_7/clk
 (17 3)  (179 275)  (179 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (180 275)  (180 275)  routing T_3_17.sp4_v_b_13 <X> T_3_17.lc_trk_g0_5
 (21 3)  (183 275)  (183 275)  routing T_3_17.sp4_h_r_7 <X> T_3_17.lc_trk_g0_7
 (22 3)  (184 275)  (184 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (185 275)  (185 275)  routing T_3_17.sp4_h_r_6 <X> T_3_17.lc_trk_g0_6
 (24 3)  (186 275)  (186 275)  routing T_3_17.sp4_h_r_6 <X> T_3_17.lc_trk_g0_6
 (25 3)  (187 275)  (187 275)  routing T_3_17.sp4_h_r_6 <X> T_3_17.lc_trk_g0_6
 (27 3)  (189 275)  (189 275)  routing T_3_17.lc_trk_g1_4 <X> T_3_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (191 275)  (191 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (199 275)  (199 275)  LC_1 Logic Functioning bit
 (42 3)  (204 275)  (204 275)  LC_1 Logic Functioning bit
 (51 3)  (213 275)  (213 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (6 4)  (168 276)  (168 276)  routing T_3_17.sp4_h_r_10 <X> T_3_17.sp4_v_b_3
 (21 4)  (183 276)  (183 276)  routing T_3_17.sp4_h_r_11 <X> T_3_17.lc_trk_g1_3
 (22 4)  (184 276)  (184 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (185 276)  (185 276)  routing T_3_17.sp4_h_r_11 <X> T_3_17.lc_trk_g1_3
 (24 4)  (186 276)  (186 276)  routing T_3_17.sp4_h_r_11 <X> T_3_17.lc_trk_g1_3
 (8 5)  (170 277)  (170 277)  routing T_3_17.sp4_h_l_47 <X> T_3_17.sp4_v_b_4
 (9 5)  (171 277)  (171 277)  routing T_3_17.sp4_h_l_47 <X> T_3_17.sp4_v_b_4
 (10 5)  (172 277)  (172 277)  routing T_3_17.sp4_h_l_47 <X> T_3_17.sp4_v_b_4
 (17 6)  (179 278)  (179 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (180 278)  (180 278)  routing T_3_17.wire_logic_cluster/lc_5/out <X> T_3_17.lc_trk_g1_5
 (22 6)  (184 278)  (184 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (185 278)  (185 278)  routing T_3_17.sp4_v_b_23 <X> T_3_17.lc_trk_g1_7
 (24 6)  (186 278)  (186 278)  routing T_3_17.sp4_v_b_23 <X> T_3_17.lc_trk_g1_7
 (25 6)  (187 278)  (187 278)  routing T_3_17.wire_logic_cluster/lc_6/out <X> T_3_17.lc_trk_g1_6
 (26 6)  (188 278)  (188 278)  routing T_3_17.lc_trk_g1_6 <X> T_3_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (189 278)  (189 278)  routing T_3_17.lc_trk_g1_5 <X> T_3_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (191 278)  (191 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (192 278)  (192 278)  routing T_3_17.lc_trk_g1_5 <X> T_3_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (193 278)  (193 278)  routing T_3_17.lc_trk_g0_4 <X> T_3_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (194 278)  (194 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (202 278)  (202 278)  LC_3 Logic Functioning bit
 (9 7)  (171 279)  (171 279)  routing T_3_17.sp4_v_b_4 <X> T_3_17.sp4_v_t_41
 (14 7)  (176 279)  (176 279)  routing T_3_17.sp4_h_r_4 <X> T_3_17.lc_trk_g1_4
 (15 7)  (177 279)  (177 279)  routing T_3_17.sp4_h_r_4 <X> T_3_17.lc_trk_g1_4
 (16 7)  (178 279)  (178 279)  routing T_3_17.sp4_h_r_4 <X> T_3_17.lc_trk_g1_4
 (17 7)  (179 279)  (179 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (184 279)  (184 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (188 279)  (188 279)  routing T_3_17.lc_trk_g1_6 <X> T_3_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (189 279)  (189 279)  routing T_3_17.lc_trk_g1_6 <X> T_3_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (191 279)  (191 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (194 279)  (194 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (22 8)  (184 280)  (184 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (26 8)  (188 280)  (188 280)  routing T_3_17.lc_trk_g0_4 <X> T_3_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (191 280)  (191 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (194 280)  (194 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (195 280)  (195 280)  routing T_3_17.lc_trk_g2_3 <X> T_3_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (197 280)  (197 280)  routing T_3_17.lc_trk_g2_6 <X> T_3_17.input_2_4
 (37 8)  (199 280)  (199 280)  LC_4 Logic Functioning bit
 (38 8)  (200 280)  (200 280)  LC_4 Logic Functioning bit
 (41 8)  (203 280)  (203 280)  LC_4 Logic Functioning bit
 (43 8)  (205 280)  (205 280)  LC_4 Logic Functioning bit
 (45 8)  (207 280)  (207 280)  LC_4 Logic Functioning bit
 (14 9)  (176 281)  (176 281)  routing T_3_17.sp12_v_b_16 <X> T_3_17.lc_trk_g2_0
 (16 9)  (178 281)  (178 281)  routing T_3_17.sp12_v_b_16 <X> T_3_17.lc_trk_g2_0
 (17 9)  (179 281)  (179 281)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (29 9)  (191 281)  (191 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (192 281)  (192 281)  routing T_3_17.lc_trk_g0_3 <X> T_3_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (193 281)  (193 281)  routing T_3_17.lc_trk_g2_3 <X> T_3_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (194 281)  (194 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (195 281)  (195 281)  routing T_3_17.lc_trk_g2_6 <X> T_3_17.input_2_4
 (35 9)  (197 281)  (197 281)  routing T_3_17.lc_trk_g2_6 <X> T_3_17.input_2_4
 (37 9)  (199 281)  (199 281)  LC_4 Logic Functioning bit
 (38 9)  (200 281)  (200 281)  LC_4 Logic Functioning bit
 (40 9)  (202 281)  (202 281)  LC_4 Logic Functioning bit
 (42 9)  (204 281)  (204 281)  LC_4 Logic Functioning bit
 (29 10)  (191 282)  (191 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (193 282)  (193 282)  routing T_3_17.lc_trk_g1_5 <X> T_3_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (194 282)  (194 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (196 282)  (196 282)  routing T_3_17.lc_trk_g1_5 <X> T_3_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (197 282)  (197 282)  routing T_3_17.lc_trk_g0_5 <X> T_3_17.input_2_5
 (37 10)  (199 282)  (199 282)  LC_5 Logic Functioning bit
 (38 10)  (200 282)  (200 282)  LC_5 Logic Functioning bit
 (39 10)  (201 282)  (201 282)  LC_5 Logic Functioning bit
 (41 10)  (203 282)  (203 282)  LC_5 Logic Functioning bit
 (45 10)  (207 282)  (207 282)  LC_5 Logic Functioning bit
 (22 11)  (184 283)  (184 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (188 283)  (188 283)  routing T_3_17.lc_trk_g2_3 <X> T_3_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (190 283)  (190 283)  routing T_3_17.lc_trk_g2_3 <X> T_3_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (191 283)  (191 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (192 283)  (192 283)  routing T_3_17.lc_trk_g0_2 <X> T_3_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (194 283)  (194 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (198 283)  (198 283)  LC_5 Logic Functioning bit
 (37 11)  (199 283)  (199 283)  LC_5 Logic Functioning bit
 (38 11)  (200 283)  (200 283)  LC_5 Logic Functioning bit
 (42 11)  (204 283)  (204 283)  LC_5 Logic Functioning bit
 (28 12)  (190 284)  (190 284)  routing T_3_17.lc_trk_g2_3 <X> T_3_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (191 284)  (191 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (193 284)  (193 284)  routing T_3_17.lc_trk_g1_6 <X> T_3_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (194 284)  (194 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (196 284)  (196 284)  routing T_3_17.lc_trk_g1_6 <X> T_3_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (197 284)  (197 284)  routing T_3_17.lc_trk_g1_7 <X> T_3_17.input_2_6
 (37 12)  (199 284)  (199 284)  LC_6 Logic Functioning bit
 (38 12)  (200 284)  (200 284)  LC_6 Logic Functioning bit
 (39 12)  (201 284)  (201 284)  LC_6 Logic Functioning bit
 (41 12)  (203 284)  (203 284)  LC_6 Logic Functioning bit
 (45 12)  (207 284)  (207 284)  LC_6 Logic Functioning bit
 (14 13)  (176 285)  (176 285)  routing T_3_17.sp4_r_v_b_40 <X> T_3_17.lc_trk_g3_0
 (17 13)  (179 285)  (179 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (28 13)  (190 285)  (190 285)  routing T_3_17.lc_trk_g2_0 <X> T_3_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (191 285)  (191 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (192 285)  (192 285)  routing T_3_17.lc_trk_g2_3 <X> T_3_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (193 285)  (193 285)  routing T_3_17.lc_trk_g1_6 <X> T_3_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (194 285)  (194 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (196 285)  (196 285)  routing T_3_17.lc_trk_g1_7 <X> T_3_17.input_2_6
 (35 13)  (197 285)  (197 285)  routing T_3_17.lc_trk_g1_7 <X> T_3_17.input_2_6
 (36 13)  (198 285)  (198 285)  LC_6 Logic Functioning bit
 (37 13)  (199 285)  (199 285)  LC_6 Logic Functioning bit
 (39 13)  (201 285)  (201 285)  LC_6 Logic Functioning bit
 (43 13)  (205 285)  (205 285)  LC_6 Logic Functioning bit
 (0 14)  (162 286)  (162 286)  routing T_3_17.glb_netwk_6 <X> T_3_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (163 286)  (163 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (11 14)  (173 286)  (173 286)  routing T_3_17.sp4_h_r_5 <X> T_3_17.sp4_v_t_46
 (13 14)  (175 286)  (175 286)  routing T_3_17.sp4_h_r_5 <X> T_3_17.sp4_v_t_46
 (0 15)  (162 287)  (162 287)  routing T_3_17.glb_netwk_6 <X> T_3_17.wire_logic_cluster/lc_7/s_r
 (12 15)  (174 287)  (174 287)  routing T_3_17.sp4_h_r_5 <X> T_3_17.sp4_v_t_46


LogicTile_4_17

 (27 0)  (243 272)  (243 272)  routing T_4_17.lc_trk_g3_0 <X> T_4_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (244 272)  (244 272)  routing T_4_17.lc_trk_g3_0 <X> T_4_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 272)  (245 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (248 272)  (248 272)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (251 272)  (251 272)  routing T_4_17.lc_trk_g2_4 <X> T_4_17.input_2_0
 (36 0)  (252 272)  (252 272)  LC_0 Logic Functioning bit
 (39 0)  (255 272)  (255 272)  LC_0 Logic Functioning bit
 (41 0)  (257 272)  (257 272)  LC_0 Logic Functioning bit
 (42 0)  (258 272)  (258 272)  LC_0 Logic Functioning bit
 (44 0)  (260 272)  (260 272)  LC_0 Logic Functioning bit
 (45 0)  (261 272)  (261 272)  LC_0 Logic Functioning bit
 (46 0)  (262 272)  (262 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (32 1)  (248 273)  (248 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (249 273)  (249 273)  routing T_4_17.lc_trk_g2_4 <X> T_4_17.input_2_0
 (36 1)  (252 273)  (252 273)  LC_0 Logic Functioning bit
 (39 1)  (255 273)  (255 273)  LC_0 Logic Functioning bit
 (41 1)  (257 273)  (257 273)  LC_0 Logic Functioning bit
 (42 1)  (258 273)  (258 273)  LC_0 Logic Functioning bit
 (49 1)  (265 273)  (265 273)  Carry_In_Mux bit 

 (0 2)  (216 274)  (216 274)  routing T_4_17.glb_netwk_7 <X> T_4_17.wire_logic_cluster/lc_7/clk
 (1 2)  (217 274)  (217 274)  routing T_4_17.glb_netwk_7 <X> T_4_17.wire_logic_cluster/lc_7/clk
 (2 2)  (218 274)  (218 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (32 2)  (248 274)  (248 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (252 274)  (252 274)  LC_1 Logic Functioning bit
 (37 2)  (253 274)  (253 274)  LC_1 Logic Functioning bit
 (38 2)  (254 274)  (254 274)  LC_1 Logic Functioning bit
 (39 2)  (255 274)  (255 274)  LC_1 Logic Functioning bit
 (45 2)  (261 274)  (261 274)  LC_1 Logic Functioning bit
 (53 2)  (269 274)  (269 274)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (216 275)  (216 275)  routing T_4_17.glb_netwk_7 <X> T_4_17.wire_logic_cluster/lc_7/clk
 (36 3)  (252 275)  (252 275)  LC_1 Logic Functioning bit
 (37 3)  (253 275)  (253 275)  LC_1 Logic Functioning bit
 (38 3)  (254 275)  (254 275)  LC_1 Logic Functioning bit
 (39 3)  (255 275)  (255 275)  LC_1 Logic Functioning bit
 (1 4)  (217 276)  (217 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (4 4)  (220 276)  (220 276)  routing T_4_17.sp4_v_t_38 <X> T_4_17.sp4_v_b_3
 (19 5)  (235 277)  (235 277)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (11 10)  (227 282)  (227 282)  routing T_4_17.sp4_v_b_0 <X> T_4_17.sp4_v_t_45
 (13 10)  (229 282)  (229 282)  routing T_4_17.sp4_v_b_0 <X> T_4_17.sp4_v_t_45
 (14 11)  (230 283)  (230 283)  routing T_4_17.sp4_h_l_17 <X> T_4_17.lc_trk_g2_4
 (15 11)  (231 283)  (231 283)  routing T_4_17.sp4_h_l_17 <X> T_4_17.lc_trk_g2_4
 (16 11)  (232 283)  (232 283)  routing T_4_17.sp4_h_l_17 <X> T_4_17.lc_trk_g2_4
 (17 11)  (233 283)  (233 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (14 12)  (230 284)  (230 284)  routing T_4_17.sp4_h_l_21 <X> T_4_17.lc_trk_g3_0
 (15 13)  (231 285)  (231 285)  routing T_4_17.sp4_h_l_21 <X> T_4_17.lc_trk_g3_0
 (16 13)  (232 285)  (232 285)  routing T_4_17.sp4_h_l_21 <X> T_4_17.lc_trk_g3_0
 (17 13)  (233 285)  (233 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (0 14)  (216 286)  (216 286)  routing T_4_17.glb_netwk_6 <X> T_4_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (217 286)  (217 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (216 287)  (216 287)  routing T_4_17.glb_netwk_6 <X> T_4_17.wire_logic_cluster/lc_7/s_r


LogicTile_5_17

 (14 0)  (284 272)  (284 272)  routing T_5_17.sp4_v_b_8 <X> T_5_17.lc_trk_g0_0
 (12 1)  (282 273)  (282 273)  routing T_5_17.sp4_h_r_2 <X> T_5_17.sp4_v_b_2
 (14 1)  (284 273)  (284 273)  routing T_5_17.sp4_v_b_8 <X> T_5_17.lc_trk_g0_0
 (16 1)  (286 273)  (286 273)  routing T_5_17.sp4_v_b_8 <X> T_5_17.lc_trk_g0_0
 (17 1)  (287 273)  (287 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (22 1)  (292 273)  (292 273)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (294 273)  (294 273)  routing T_5_17.top_op_2 <X> T_5_17.lc_trk_g0_2
 (25 1)  (295 273)  (295 273)  routing T_5_17.top_op_2 <X> T_5_17.lc_trk_g0_2
 (0 2)  (270 274)  (270 274)  routing T_5_17.glb_netwk_7 <X> T_5_17.wire_logic_cluster/lc_7/clk
 (1 2)  (271 274)  (271 274)  routing T_5_17.glb_netwk_7 <X> T_5_17.wire_logic_cluster/lc_7/clk
 (2 2)  (272 274)  (272 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (11 2)  (281 274)  (281 274)  routing T_5_17.sp4_h_l_44 <X> T_5_17.sp4_v_t_39
 (15 2)  (285 274)  (285 274)  routing T_5_17.bot_op_5 <X> T_5_17.lc_trk_g0_5
 (17 2)  (287 274)  (287 274)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (25 2)  (295 274)  (295 274)  routing T_5_17.wire_logic_cluster/lc_6/out <X> T_5_17.lc_trk_g0_6
 (0 3)  (270 275)  (270 275)  routing T_5_17.glb_netwk_7 <X> T_5_17.wire_logic_cluster/lc_7/clk
 (22 3)  (292 275)  (292 275)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (15 4)  (285 276)  (285 276)  routing T_5_17.sp4_h_r_9 <X> T_5_17.lc_trk_g1_1
 (16 4)  (286 276)  (286 276)  routing T_5_17.sp4_h_r_9 <X> T_5_17.lc_trk_g1_1
 (17 4)  (287 276)  (287 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (288 276)  (288 276)  routing T_5_17.sp4_h_r_9 <X> T_5_17.lc_trk_g1_1
 (27 4)  (297 276)  (297 276)  routing T_5_17.lc_trk_g1_4 <X> T_5_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (299 276)  (299 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (300 276)  (300 276)  routing T_5_17.lc_trk_g1_4 <X> T_5_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (301 276)  (301 276)  routing T_5_17.lc_trk_g2_5 <X> T_5_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (302 276)  (302 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (303 276)  (303 276)  routing T_5_17.lc_trk_g2_5 <X> T_5_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (306 276)  (306 276)  LC_2 Logic Functioning bit
 (38 4)  (308 276)  (308 276)  LC_2 Logic Functioning bit
 (22 5)  (292 277)  (292 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (293 277)  (293 277)  routing T_5_17.sp4_h_r_2 <X> T_5_17.lc_trk_g1_2
 (24 5)  (294 277)  (294 277)  routing T_5_17.sp4_h_r_2 <X> T_5_17.lc_trk_g1_2
 (25 5)  (295 277)  (295 277)  routing T_5_17.sp4_h_r_2 <X> T_5_17.lc_trk_g1_2
 (28 5)  (298 277)  (298 277)  routing T_5_17.lc_trk_g2_0 <X> T_5_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (299 277)  (299 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (302 277)  (302 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (306 277)  (306 277)  LC_2 Logic Functioning bit
 (37 5)  (307 277)  (307 277)  LC_2 Logic Functioning bit
 (38 5)  (308 277)  (308 277)  LC_2 Logic Functioning bit
 (14 6)  (284 278)  (284 278)  routing T_5_17.wire_logic_cluster/lc_4/out <X> T_5_17.lc_trk_g1_4
 (27 6)  (297 278)  (297 278)  routing T_5_17.lc_trk_g3_3 <X> T_5_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (298 278)  (298 278)  routing T_5_17.lc_trk_g3_3 <X> T_5_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (299 278)  (299 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (301 278)  (301 278)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (302 278)  (302 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (303 278)  (303 278)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (304 278)  (304 278)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (306 278)  (306 278)  LC_3 Logic Functioning bit
 (38 6)  (308 278)  (308 278)  LC_3 Logic Functioning bit
 (17 7)  (287 279)  (287 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (30 7)  (300 279)  (300 279)  routing T_5_17.lc_trk_g3_3 <X> T_5_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (301 279)  (301 279)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (306 279)  (306 279)  LC_3 Logic Functioning bit
 (38 7)  (308 279)  (308 279)  LC_3 Logic Functioning bit
 (14 8)  (284 280)  (284 280)  routing T_5_17.sp4_h_r_40 <X> T_5_17.lc_trk_g2_0
 (15 8)  (285 280)  (285 280)  routing T_5_17.sp4_h_r_33 <X> T_5_17.lc_trk_g2_1
 (16 8)  (286 280)  (286 280)  routing T_5_17.sp4_h_r_33 <X> T_5_17.lc_trk_g2_1
 (17 8)  (287 280)  (287 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (288 280)  (288 280)  routing T_5_17.sp4_h_r_33 <X> T_5_17.lc_trk_g2_1
 (21 8)  (291 280)  (291 280)  routing T_5_17.sp4_h_r_35 <X> T_5_17.lc_trk_g2_3
 (22 8)  (292 280)  (292 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (293 280)  (293 280)  routing T_5_17.sp4_h_r_35 <X> T_5_17.lc_trk_g2_3
 (24 8)  (294 280)  (294 280)  routing T_5_17.sp4_h_r_35 <X> T_5_17.lc_trk_g2_3
 (26 8)  (296 280)  (296 280)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (299 280)  (299 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (300 280)  (300 280)  routing T_5_17.lc_trk_g0_5 <X> T_5_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (302 280)  (302 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (303 280)  (303 280)  routing T_5_17.lc_trk_g2_3 <X> T_5_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (306 280)  (306 280)  LC_4 Logic Functioning bit
 (50 8)  (320 280)  (320 280)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (284 281)  (284 281)  routing T_5_17.sp4_h_r_40 <X> T_5_17.lc_trk_g2_0
 (15 9)  (285 281)  (285 281)  routing T_5_17.sp4_h_r_40 <X> T_5_17.lc_trk_g2_0
 (16 9)  (286 281)  (286 281)  routing T_5_17.sp4_h_r_40 <X> T_5_17.lc_trk_g2_0
 (17 9)  (287 281)  (287 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (26 9)  (296 281)  (296 281)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (298 281)  (298 281)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (299 281)  (299 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (301 281)  (301 281)  routing T_5_17.lc_trk_g2_3 <X> T_5_17.wire_logic_cluster/lc_4/in_3
 (17 10)  (287 282)  (287 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (288 282)  (288 282)  routing T_5_17.wire_logic_cluster/lc_5/out <X> T_5_17.lc_trk_g2_5
 (27 10)  (297 282)  (297 282)  routing T_5_17.lc_trk_g1_1 <X> T_5_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (299 282)  (299 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (302 282)  (302 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (306 282)  (306 282)  LC_5 Logic Functioning bit
 (51 10)  (321 282)  (321 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (292 283)  (292 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (293 283)  (293 283)  routing T_5_17.sp4_h_r_30 <X> T_5_17.lc_trk_g2_6
 (24 11)  (294 283)  (294 283)  routing T_5_17.sp4_h_r_30 <X> T_5_17.lc_trk_g2_6
 (25 11)  (295 283)  (295 283)  routing T_5_17.sp4_h_r_30 <X> T_5_17.lc_trk_g2_6
 (26 11)  (296 283)  (296 283)  routing T_5_17.lc_trk_g3_2 <X> T_5_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (297 283)  (297 283)  routing T_5_17.lc_trk_g3_2 <X> T_5_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (298 283)  (298 283)  routing T_5_17.lc_trk_g3_2 <X> T_5_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (299 283)  (299 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (301 283)  (301 283)  routing T_5_17.lc_trk_g0_2 <X> T_5_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (302 283)  (302 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (303 283)  (303 283)  routing T_5_17.lc_trk_g2_1 <X> T_5_17.input_2_5
 (12 12)  (282 284)  (282 284)  routing T_5_17.sp4_v_b_5 <X> T_5_17.sp4_h_r_11
 (22 12)  (292 284)  (292 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (293 284)  (293 284)  routing T_5_17.sp4_v_t_30 <X> T_5_17.lc_trk_g3_3
 (24 12)  (294 284)  (294 284)  routing T_5_17.sp4_v_t_30 <X> T_5_17.lc_trk_g3_3
 (25 12)  (295 284)  (295 284)  routing T_5_17.sp4_h_r_34 <X> T_5_17.lc_trk_g3_2
 (26 12)  (296 284)  (296 284)  routing T_5_17.lc_trk_g0_6 <X> T_5_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (297 284)  (297 284)  routing T_5_17.lc_trk_g1_4 <X> T_5_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (299 284)  (299 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (300 284)  (300 284)  routing T_5_17.lc_trk_g1_4 <X> T_5_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (302 284)  (302 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (304 284)  (304 284)  routing T_5_17.lc_trk_g1_2 <X> T_5_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (306 284)  (306 284)  LC_6 Logic Functioning bit
 (38 12)  (308 284)  (308 284)  LC_6 Logic Functioning bit
 (43 12)  (313 284)  (313 284)  LC_6 Logic Functioning bit
 (45 12)  (315 284)  (315 284)  LC_6 Logic Functioning bit
 (46 12)  (316 284)  (316 284)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (320 284)  (320 284)  Cascade bit: LH_LC06_inmux02_5

 (11 13)  (281 285)  (281 285)  routing T_5_17.sp4_v_b_5 <X> T_5_17.sp4_h_r_11
 (13 13)  (283 285)  (283 285)  routing T_5_17.sp4_v_b_5 <X> T_5_17.sp4_h_r_11
 (22 13)  (292 285)  (292 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (293 285)  (293 285)  routing T_5_17.sp4_h_r_34 <X> T_5_17.lc_trk_g3_2
 (24 13)  (294 285)  (294 285)  routing T_5_17.sp4_h_r_34 <X> T_5_17.lc_trk_g3_2
 (26 13)  (296 285)  (296 285)  routing T_5_17.lc_trk_g0_6 <X> T_5_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (299 285)  (299 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (301 285)  (301 285)  routing T_5_17.lc_trk_g1_2 <X> T_5_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (306 285)  (306 285)  LC_6 Logic Functioning bit
 (37 13)  (307 285)  (307 285)  LC_6 Logic Functioning bit
 (39 13)  (309 285)  (309 285)  LC_6 Logic Functioning bit
 (43 13)  (313 285)  (313 285)  LC_6 Logic Functioning bit
 (48 13)  (318 285)  (318 285)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (270 286)  (270 286)  routing T_5_17.glb_netwk_6 <X> T_5_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (271 286)  (271 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (12 14)  (282 286)  (282 286)  routing T_5_17.sp4_v_b_11 <X> T_5_17.sp4_h_l_46
 (22 14)  (292 286)  (292 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (293 286)  (293 286)  routing T_5_17.sp4_h_r_31 <X> T_5_17.lc_trk_g3_7
 (24 14)  (294 286)  (294 286)  routing T_5_17.sp4_h_r_31 <X> T_5_17.lc_trk_g3_7
 (0 15)  (270 287)  (270 287)  routing T_5_17.glb_netwk_6 <X> T_5_17.wire_logic_cluster/lc_7/s_r
 (21 15)  (291 287)  (291 287)  routing T_5_17.sp4_h_r_31 <X> T_5_17.lc_trk_g3_7


LogicTile_7_17

 (32 0)  (398 272)  (398 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (399 272)  (399 272)  routing T_7_17.lc_trk_g3_2 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (400 272)  (400 272)  routing T_7_17.lc_trk_g3_2 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (402 272)  (402 272)  LC_0 Logic Functioning bit
 (37 0)  (403 272)  (403 272)  LC_0 Logic Functioning bit
 (38 0)  (404 272)  (404 272)  LC_0 Logic Functioning bit
 (39 0)  (405 272)  (405 272)  LC_0 Logic Functioning bit
 (45 0)  (411 272)  (411 272)  LC_0 Logic Functioning bit
 (31 1)  (397 273)  (397 273)  routing T_7_17.lc_trk_g3_2 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (402 273)  (402 273)  LC_0 Logic Functioning bit
 (37 1)  (403 273)  (403 273)  LC_0 Logic Functioning bit
 (38 1)  (404 273)  (404 273)  LC_0 Logic Functioning bit
 (39 1)  (405 273)  (405 273)  LC_0 Logic Functioning bit
 (51 1)  (417 273)  (417 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (366 274)  (366 274)  routing T_7_17.glb_netwk_7 <X> T_7_17.wire_logic_cluster/lc_7/clk
 (1 2)  (367 274)  (367 274)  routing T_7_17.glb_netwk_7 <X> T_7_17.wire_logic_cluster/lc_7/clk
 (2 2)  (368 274)  (368 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (13 2)  (379 274)  (379 274)  routing T_7_17.sp4_v_b_2 <X> T_7_17.sp4_v_t_39
 (31 2)  (397 274)  (397 274)  routing T_7_17.lc_trk_g2_4 <X> T_7_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (398 274)  (398 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (399 274)  (399 274)  routing T_7_17.lc_trk_g2_4 <X> T_7_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (402 274)  (402 274)  LC_1 Logic Functioning bit
 (37 2)  (403 274)  (403 274)  LC_1 Logic Functioning bit
 (38 2)  (404 274)  (404 274)  LC_1 Logic Functioning bit
 (39 2)  (405 274)  (405 274)  LC_1 Logic Functioning bit
 (45 2)  (411 274)  (411 274)  LC_1 Logic Functioning bit
 (0 3)  (366 275)  (366 275)  routing T_7_17.glb_netwk_7 <X> T_7_17.wire_logic_cluster/lc_7/clk
 (36 3)  (402 275)  (402 275)  LC_1 Logic Functioning bit
 (37 3)  (403 275)  (403 275)  LC_1 Logic Functioning bit
 (38 3)  (404 275)  (404 275)  LC_1 Logic Functioning bit
 (39 3)  (405 275)  (405 275)  LC_1 Logic Functioning bit
 (51 3)  (417 275)  (417 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (366 276)  (366 276)  routing T_7_17.lc_trk_g3_3 <X> T_7_17.wire_logic_cluster/lc_7/cen
 (1 4)  (367 276)  (367 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (31 4)  (397 276)  (397 276)  routing T_7_17.lc_trk_g1_6 <X> T_7_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (398 276)  (398 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (400 276)  (400 276)  routing T_7_17.lc_trk_g1_6 <X> T_7_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (402 276)  (402 276)  LC_2 Logic Functioning bit
 (37 4)  (403 276)  (403 276)  LC_2 Logic Functioning bit
 (38 4)  (404 276)  (404 276)  LC_2 Logic Functioning bit
 (39 4)  (405 276)  (405 276)  LC_2 Logic Functioning bit
 (45 4)  (411 276)  (411 276)  LC_2 Logic Functioning bit
 (0 5)  (366 277)  (366 277)  routing T_7_17.lc_trk_g3_3 <X> T_7_17.wire_logic_cluster/lc_7/cen
 (1 5)  (367 277)  (367 277)  routing T_7_17.lc_trk_g3_3 <X> T_7_17.wire_logic_cluster/lc_7/cen
 (31 5)  (397 277)  (397 277)  routing T_7_17.lc_trk_g1_6 <X> T_7_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (402 277)  (402 277)  LC_2 Logic Functioning bit
 (37 5)  (403 277)  (403 277)  LC_2 Logic Functioning bit
 (38 5)  (404 277)  (404 277)  LC_2 Logic Functioning bit
 (39 5)  (405 277)  (405 277)  LC_2 Logic Functioning bit
 (51 5)  (417 277)  (417 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 7)  (388 279)  (388 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (10 8)  (376 280)  (376 280)  routing T_7_17.sp4_v_t_39 <X> T_7_17.sp4_h_r_7
 (21 8)  (387 280)  (387 280)  routing T_7_17.sp4_h_r_35 <X> T_7_17.lc_trk_g2_3
 (22 8)  (388 280)  (388 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (389 280)  (389 280)  routing T_7_17.sp4_h_r_35 <X> T_7_17.lc_trk_g2_3
 (24 8)  (390 280)  (390 280)  routing T_7_17.sp4_h_r_35 <X> T_7_17.lc_trk_g2_3
 (32 8)  (398 280)  (398 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (399 280)  (399 280)  routing T_7_17.lc_trk_g2_3 <X> T_7_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (402 280)  (402 280)  LC_4 Logic Functioning bit
 (37 8)  (403 280)  (403 280)  LC_4 Logic Functioning bit
 (38 8)  (404 280)  (404 280)  LC_4 Logic Functioning bit
 (39 8)  (405 280)  (405 280)  LC_4 Logic Functioning bit
 (45 8)  (411 280)  (411 280)  LC_4 Logic Functioning bit
 (52 8)  (418 280)  (418 280)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (22 9)  (388 281)  (388 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (31 9)  (397 281)  (397 281)  routing T_7_17.lc_trk_g2_3 <X> T_7_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (402 281)  (402 281)  LC_4 Logic Functioning bit
 (37 9)  (403 281)  (403 281)  LC_4 Logic Functioning bit
 (38 9)  (404 281)  (404 281)  LC_4 Logic Functioning bit
 (39 9)  (405 281)  (405 281)  LC_4 Logic Functioning bit
 (9 10)  (375 282)  (375 282)  routing T_7_17.sp4_v_b_7 <X> T_7_17.sp4_h_l_42
 (15 10)  (381 282)  (381 282)  routing T_7_17.sp4_h_l_16 <X> T_7_17.lc_trk_g2_5
 (16 10)  (382 282)  (382 282)  routing T_7_17.sp4_h_l_16 <X> T_7_17.lc_trk_g2_5
 (17 10)  (383 282)  (383 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (31 10)  (397 282)  (397 282)  routing T_7_17.lc_trk_g2_6 <X> T_7_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (398 282)  (398 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (399 282)  (399 282)  routing T_7_17.lc_trk_g2_6 <X> T_7_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (402 282)  (402 282)  LC_5 Logic Functioning bit
 (37 10)  (403 282)  (403 282)  LC_5 Logic Functioning bit
 (38 10)  (404 282)  (404 282)  LC_5 Logic Functioning bit
 (39 10)  (405 282)  (405 282)  LC_5 Logic Functioning bit
 (45 10)  (411 282)  (411 282)  LC_5 Logic Functioning bit
 (52 10)  (418 282)  (418 282)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (4 11)  (370 283)  (370 283)  routing T_7_17.sp4_v_b_1 <X> T_7_17.sp4_h_l_43
 (14 11)  (380 283)  (380 283)  routing T_7_17.sp12_v_b_20 <X> T_7_17.lc_trk_g2_4
 (16 11)  (382 283)  (382 283)  routing T_7_17.sp12_v_b_20 <X> T_7_17.lc_trk_g2_4
 (17 11)  (383 283)  (383 283)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (18 11)  (384 283)  (384 283)  routing T_7_17.sp4_h_l_16 <X> T_7_17.lc_trk_g2_5
 (22 11)  (388 283)  (388 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (31 11)  (397 283)  (397 283)  routing T_7_17.lc_trk_g2_6 <X> T_7_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (402 283)  (402 283)  LC_5 Logic Functioning bit
 (37 11)  (403 283)  (403 283)  LC_5 Logic Functioning bit
 (38 11)  (404 283)  (404 283)  LC_5 Logic Functioning bit
 (39 11)  (405 283)  (405 283)  LC_5 Logic Functioning bit
 (22 12)  (388 284)  (388 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (31 12)  (397 284)  (397 284)  routing T_7_17.lc_trk_g2_5 <X> T_7_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (398 284)  (398 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (399 284)  (399 284)  routing T_7_17.lc_trk_g2_5 <X> T_7_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (402 284)  (402 284)  LC_6 Logic Functioning bit
 (37 12)  (403 284)  (403 284)  LC_6 Logic Functioning bit
 (38 12)  (404 284)  (404 284)  LC_6 Logic Functioning bit
 (39 12)  (405 284)  (405 284)  LC_6 Logic Functioning bit
 (45 12)  (411 284)  (411 284)  LC_6 Logic Functioning bit
 (52 12)  (418 284)  (418 284)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (388 285)  (388 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (36 13)  (402 285)  (402 285)  LC_6 Logic Functioning bit
 (37 13)  (403 285)  (403 285)  LC_6 Logic Functioning bit
 (38 13)  (404 285)  (404 285)  LC_6 Logic Functioning bit
 (39 13)  (405 285)  (405 285)  LC_6 Logic Functioning bit
 (0 14)  (366 286)  (366 286)  routing T_7_17.glb_netwk_6 <X> T_7_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (367 286)  (367 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (371 286)  (371 286)  routing T_7_17.sp4_v_b_9 <X> T_7_17.sp4_h_l_44
 (10 14)  (376 286)  (376 286)  routing T_7_17.sp4_v_b_5 <X> T_7_17.sp4_h_l_47
 (12 14)  (378 286)  (378 286)  routing T_7_17.sp4_v_b_11 <X> T_7_17.sp4_h_l_46
 (32 14)  (398 286)  (398 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (399 286)  (399 286)  routing T_7_17.lc_trk_g2_2 <X> T_7_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (402 286)  (402 286)  LC_7 Logic Functioning bit
 (37 14)  (403 286)  (403 286)  LC_7 Logic Functioning bit
 (38 14)  (404 286)  (404 286)  LC_7 Logic Functioning bit
 (39 14)  (405 286)  (405 286)  LC_7 Logic Functioning bit
 (45 14)  (411 286)  (411 286)  LC_7 Logic Functioning bit
 (51 14)  (417 286)  (417 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (366 287)  (366 287)  routing T_7_17.glb_netwk_6 <X> T_7_17.wire_logic_cluster/lc_7/s_r
 (31 15)  (397 287)  (397 287)  routing T_7_17.lc_trk_g2_2 <X> T_7_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (402 287)  (402 287)  LC_7 Logic Functioning bit
 (37 15)  (403 287)  (403 287)  LC_7 Logic Functioning bit
 (38 15)  (404 287)  (404 287)  LC_7 Logic Functioning bit
 (39 15)  (405 287)  (405 287)  LC_7 Logic Functioning bit
 (44 15)  (410 287)  (410 287)  LC_7 Logic Functioning bit
 (52 15)  (418 287)  (418 287)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_8_17

 (25 0)  (445 272)  (445 272)  routing T_8_17.sp4_h_l_7 <X> T_8_17.lc_trk_g0_2
 (22 1)  (442 273)  (442 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (443 273)  (443 273)  routing T_8_17.sp4_h_l_7 <X> T_8_17.lc_trk_g0_2
 (24 1)  (444 273)  (444 273)  routing T_8_17.sp4_h_l_7 <X> T_8_17.lc_trk_g0_2
 (25 1)  (445 273)  (445 273)  routing T_8_17.sp4_h_l_7 <X> T_8_17.lc_trk_g0_2
 (0 2)  (420 274)  (420 274)  routing T_8_17.glb_netwk_7 <X> T_8_17.wire_logic_cluster/lc_7/clk
 (1 2)  (421 274)  (421 274)  routing T_8_17.glb_netwk_7 <X> T_8_17.wire_logic_cluster/lc_7/clk
 (2 2)  (422 274)  (422 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (420 275)  (420 275)  routing T_8_17.glb_netwk_7 <X> T_8_17.wire_logic_cluster/lc_7/clk
 (1 4)  (421 276)  (421 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (421 277)  (421 277)  routing T_8_17.lc_trk_g0_2 <X> T_8_17.wire_logic_cluster/lc_7/cen
 (22 5)  (442 277)  (442 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (443 277)  (443 277)  routing T_8_17.sp4_v_b_18 <X> T_8_17.lc_trk_g1_2
 (24 5)  (444 277)  (444 277)  routing T_8_17.sp4_v_b_18 <X> T_8_17.lc_trk_g1_2
 (32 12)  (452 284)  (452 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (454 284)  (454 284)  routing T_8_17.lc_trk_g1_2 <X> T_8_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (456 284)  (456 284)  LC_6 Logic Functioning bit
 (37 12)  (457 284)  (457 284)  LC_6 Logic Functioning bit
 (38 12)  (458 284)  (458 284)  LC_6 Logic Functioning bit
 (39 12)  (459 284)  (459 284)  LC_6 Logic Functioning bit
 (45 12)  (465 284)  (465 284)  LC_6 Logic Functioning bit
 (51 12)  (471 284)  (471 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (31 13)  (451 285)  (451 285)  routing T_8_17.lc_trk_g1_2 <X> T_8_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (456 285)  (456 285)  LC_6 Logic Functioning bit
 (37 13)  (457 285)  (457 285)  LC_6 Logic Functioning bit
 (38 13)  (458 285)  (458 285)  LC_6 Logic Functioning bit
 (39 13)  (459 285)  (459 285)  LC_6 Logic Functioning bit
 (0 14)  (420 286)  (420 286)  routing T_8_17.glb_netwk_6 <X> T_8_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (421 286)  (421 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (420 287)  (420 287)  routing T_8_17.glb_netwk_6 <X> T_8_17.wire_logic_cluster/lc_7/s_r
 (9 15)  (429 287)  (429 287)  routing T_8_17.sp4_v_b_10 <X> T_8_17.sp4_v_t_47


LogicTile_9_17

 (21 0)  (495 272)  (495 272)  routing T_9_17.wire_logic_cluster/lc_3/out <X> T_9_17.lc_trk_g0_3
 (22 0)  (496 272)  (496 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (474 274)  (474 274)  routing T_9_17.glb_netwk_7 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (1 2)  (475 274)  (475 274)  routing T_9_17.glb_netwk_7 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (2 2)  (476 274)  (476 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (12 2)  (486 274)  (486 274)  routing T_9_17.sp4_v_t_39 <X> T_9_17.sp4_h_l_39
 (0 3)  (474 275)  (474 275)  routing T_9_17.glb_netwk_7 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (11 3)  (485 275)  (485 275)  routing T_9_17.sp4_v_t_39 <X> T_9_17.sp4_h_l_39
 (17 3)  (491 275)  (491 275)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (8 5)  (482 277)  (482 277)  routing T_9_17.sp4_h_r_4 <X> T_9_17.sp4_v_b_4
 (0 6)  (474 278)  (474 278)  routing T_9_17.glb_netwk_6 <X> T_9_17.glb2local_0
 (1 6)  (475 278)  (475 278)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (12 6)  (486 278)  (486 278)  routing T_9_17.sp4_v_b_5 <X> T_9_17.sp4_h_l_40
 (13 6)  (487 278)  (487 278)  routing T_9_17.sp4_v_b_5 <X> T_9_17.sp4_v_t_40
 (15 6)  (489 278)  (489 278)  routing T_9_17.sp4_h_r_5 <X> T_9_17.lc_trk_g1_5
 (16 6)  (490 278)  (490 278)  routing T_9_17.sp4_h_r_5 <X> T_9_17.lc_trk_g1_5
 (17 6)  (491 278)  (491 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (27 6)  (501 278)  (501 278)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (502 278)  (502 278)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (503 278)  (503 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (505 278)  (505 278)  routing T_9_17.lc_trk_g2_4 <X> T_9_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (506 278)  (506 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (507 278)  (507 278)  routing T_9_17.lc_trk_g2_4 <X> T_9_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (510 278)  (510 278)  LC_3 Logic Functioning bit
 (37 6)  (511 278)  (511 278)  LC_3 Logic Functioning bit
 (41 6)  (515 278)  (515 278)  LC_3 Logic Functioning bit
 (42 6)  (516 278)  (516 278)  LC_3 Logic Functioning bit
 (43 6)  (517 278)  (517 278)  LC_3 Logic Functioning bit
 (45 6)  (519 278)  (519 278)  LC_3 Logic Functioning bit
 (48 6)  (522 278)  (522 278)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (1 7)  (475 279)  (475 279)  routing T_9_17.glb_netwk_6 <X> T_9_17.glb2local_0
 (18 7)  (492 279)  (492 279)  routing T_9_17.sp4_h_r_5 <X> T_9_17.lc_trk_g1_5
 (28 7)  (502 279)  (502 279)  routing T_9_17.lc_trk_g2_1 <X> T_9_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (503 279)  (503 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (504 279)  (504 279)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (506 279)  (506 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (509 279)  (509 279)  routing T_9_17.lc_trk_g0_3 <X> T_9_17.input_2_3
 (36 7)  (510 279)  (510 279)  LC_3 Logic Functioning bit
 (37 7)  (511 279)  (511 279)  LC_3 Logic Functioning bit
 (43 7)  (517 279)  (517 279)  LC_3 Logic Functioning bit
 (15 8)  (489 280)  (489 280)  routing T_9_17.rgt_op_1 <X> T_9_17.lc_trk_g2_1
 (17 8)  (491 280)  (491 280)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (492 280)  (492 280)  routing T_9_17.rgt_op_1 <X> T_9_17.lc_trk_g2_1
 (26 8)  (500 280)  (500 280)  routing T_9_17.lc_trk_g2_4 <X> T_9_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (501 280)  (501 280)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (502 280)  (502 280)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (503 280)  (503 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (504 280)  (504 280)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (505 280)  (505 280)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (506 280)  (506 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (507 280)  (507 280)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (510 280)  (510 280)  LC_4 Logic Functioning bit
 (37 8)  (511 280)  (511 280)  LC_4 Logic Functioning bit
 (38 8)  (512 280)  (512 280)  LC_4 Logic Functioning bit
 (41 8)  (515 280)  (515 280)  LC_4 Logic Functioning bit
 (43 8)  (517 280)  (517 280)  LC_4 Logic Functioning bit
 (45 8)  (519 280)  (519 280)  LC_4 Logic Functioning bit
 (17 9)  (491 281)  (491 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (28 9)  (502 281)  (502 281)  routing T_9_17.lc_trk_g2_4 <X> T_9_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (503 281)  (503 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (505 281)  (505 281)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (506 281)  (506 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (507 281)  (507 281)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.input_2_4
 (34 9)  (508 281)  (508 281)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.input_2_4
 (35 9)  (509 281)  (509 281)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.input_2_4
 (36 9)  (510 281)  (510 281)  LC_4 Logic Functioning bit
 (41 9)  (515 281)  (515 281)  LC_4 Logic Functioning bit
 (43 9)  (517 281)  (517 281)  LC_4 Logic Functioning bit
 (48 9)  (522 281)  (522 281)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (22 10)  (496 282)  (496 282)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (498 282)  (498 282)  routing T_9_17.tnr_op_7 <X> T_9_17.lc_trk_g2_7
 (17 11)  (491 283)  (491 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 12)  (495 284)  (495 284)  routing T_9_17.sp4_h_r_35 <X> T_9_17.lc_trk_g3_3
 (22 12)  (496 284)  (496 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (497 284)  (497 284)  routing T_9_17.sp4_h_r_35 <X> T_9_17.lc_trk_g3_3
 (24 12)  (498 284)  (498 284)  routing T_9_17.sp4_h_r_35 <X> T_9_17.lc_trk_g3_3
 (9 13)  (483 285)  (483 285)  routing T_9_17.sp4_v_t_39 <X> T_9_17.sp4_v_b_10
 (10 13)  (484 285)  (484 285)  routing T_9_17.sp4_v_t_39 <X> T_9_17.sp4_v_b_10
 (1 14)  (475 286)  (475 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (4 14)  (478 286)  (478 286)  routing T_9_17.sp4_v_b_9 <X> T_9_17.sp4_v_t_44
 (5 14)  (479 286)  (479 286)  routing T_9_17.sp4_v_b_9 <X> T_9_17.sp4_h_l_44
 (14 14)  (488 286)  (488 286)  routing T_9_17.wire_logic_cluster/lc_4/out <X> T_9_17.lc_trk_g3_4
 (28 14)  (502 286)  (502 286)  routing T_9_17.lc_trk_g2_0 <X> T_9_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (503 286)  (503 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (505 286)  (505 286)  routing T_9_17.lc_trk_g0_4 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (506 286)  (506 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (510 286)  (510 286)  LC_7 Logic Functioning bit
 (37 14)  (511 286)  (511 286)  LC_7 Logic Functioning bit
 (38 14)  (512 286)  (512 286)  LC_7 Logic Functioning bit
 (39 14)  (513 286)  (513 286)  LC_7 Logic Functioning bit
 (41 14)  (515 286)  (515 286)  LC_7 Logic Functioning bit
 (43 14)  (517 286)  (517 286)  LC_7 Logic Functioning bit
 (0 15)  (474 287)  (474 287)  routing T_9_17.lc_trk_g1_5 <X> T_9_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (475 287)  (475 287)  routing T_9_17.lc_trk_g1_5 <X> T_9_17.wire_logic_cluster/lc_7/s_r
 (8 15)  (482 287)  (482 287)  routing T_9_17.sp4_h_r_4 <X> T_9_17.sp4_v_t_47
 (9 15)  (483 287)  (483 287)  routing T_9_17.sp4_h_r_4 <X> T_9_17.sp4_v_t_47
 (10 15)  (484 287)  (484 287)  routing T_9_17.sp4_h_r_4 <X> T_9_17.sp4_v_t_47
 (17 15)  (491 287)  (491 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (36 15)  (510 287)  (510 287)  LC_7 Logic Functioning bit
 (37 15)  (511 287)  (511 287)  LC_7 Logic Functioning bit
 (38 15)  (512 287)  (512 287)  LC_7 Logic Functioning bit
 (39 15)  (513 287)  (513 287)  LC_7 Logic Functioning bit
 (41 15)  (515 287)  (515 287)  LC_7 Logic Functioning bit
 (43 15)  (517 287)  (517 287)  LC_7 Logic Functioning bit
 (51 15)  (525 287)  (525 287)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_10_17

 (26 0)  (554 272)  (554 272)  routing T_10_17.lc_trk_g1_5 <X> T_10_17.wire_logic_cluster/lc_0/in_0
 (31 0)  (559 272)  (559 272)  routing T_10_17.lc_trk_g0_5 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (560 272)  (560 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (564 272)  (564 272)  LC_0 Logic Functioning bit
 (37 0)  (565 272)  (565 272)  LC_0 Logic Functioning bit
 (38 0)  (566 272)  (566 272)  LC_0 Logic Functioning bit
 (39 0)  (567 272)  (567 272)  LC_0 Logic Functioning bit
 (40 0)  (568 272)  (568 272)  LC_0 Logic Functioning bit
 (46 0)  (574 272)  (574 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (580 272)  (580 272)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (27 1)  (555 273)  (555 273)  routing T_10_17.lc_trk_g1_5 <X> T_10_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (557 273)  (557 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (560 273)  (560 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (561 273)  (561 273)  routing T_10_17.lc_trk_g2_0 <X> T_10_17.input_2_0
 (36 1)  (564 273)  (564 273)  LC_0 Logic Functioning bit
 (37 1)  (565 273)  (565 273)  LC_0 Logic Functioning bit
 (38 1)  (566 273)  (566 273)  LC_0 Logic Functioning bit
 (39 1)  (567 273)  (567 273)  LC_0 Logic Functioning bit
 (41 1)  (569 273)  (569 273)  LC_0 Logic Functioning bit
 (53 1)  (581 273)  (581 273)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (17 2)  (545 274)  (545 274)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (22 2)  (550 274)  (550 274)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (551 274)  (551 274)  routing T_10_17.sp12_h_l_12 <X> T_10_17.lc_trk_g0_7
 (28 2)  (556 274)  (556 274)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (557 274)  (557 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (560 274)  (560 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (561 274)  (561 274)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (562 274)  (562 274)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (27 3)  (555 275)  (555 275)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (556 275)  (556 275)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (557 275)  (557 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (558 275)  (558 275)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (559 275)  (559 275)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (564 275)  (564 275)  LC_1 Logic Functioning bit
 (38 3)  (566 275)  (566 275)  LC_1 Logic Functioning bit
 (15 4)  (543 276)  (543 276)  routing T_10_17.sp4_h_l_4 <X> T_10_17.lc_trk_g1_1
 (16 4)  (544 276)  (544 276)  routing T_10_17.sp4_h_l_4 <X> T_10_17.lc_trk_g1_1
 (17 4)  (545 276)  (545 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (546 276)  (546 276)  routing T_10_17.sp4_h_l_4 <X> T_10_17.lc_trk_g1_1
 (28 4)  (556 276)  (556 276)  routing T_10_17.lc_trk_g2_3 <X> T_10_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (557 276)  (557 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (560 276)  (560 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (561 276)  (561 276)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (562 276)  (562 276)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (565 276)  (565 276)  LC_2 Logic Functioning bit
 (39 4)  (567 276)  (567 276)  LC_2 Logic Functioning bit
 (53 4)  (581 276)  (581 276)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (18 5)  (546 277)  (546 277)  routing T_10_17.sp4_h_l_4 <X> T_10_17.lc_trk_g1_1
 (26 5)  (554 277)  (554 277)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (556 277)  (556 277)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (557 277)  (557 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (558 277)  (558 277)  routing T_10_17.lc_trk_g2_3 <X> T_10_17.wire_logic_cluster/lc_2/in_1
 (16 6)  (544 278)  (544 278)  routing T_10_17.sp4_v_b_5 <X> T_10_17.lc_trk_g1_5
 (17 6)  (545 278)  (545 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (546 278)  (546 278)  routing T_10_17.sp4_v_b_5 <X> T_10_17.lc_trk_g1_5
 (22 6)  (550 278)  (550 278)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (552 278)  (552 278)  routing T_10_17.top_op_7 <X> T_10_17.lc_trk_g1_7
 (28 6)  (556 278)  (556 278)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (557 278)  (557 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (560 278)  (560 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (561 278)  (561 278)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (562 278)  (562 278)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (14 7)  (542 279)  (542 279)  routing T_10_17.sp4_h_r_4 <X> T_10_17.lc_trk_g1_4
 (15 7)  (543 279)  (543 279)  routing T_10_17.sp4_h_r_4 <X> T_10_17.lc_trk_g1_4
 (16 7)  (544 279)  (544 279)  routing T_10_17.sp4_h_r_4 <X> T_10_17.lc_trk_g1_4
 (17 7)  (545 279)  (545 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (21 7)  (549 279)  (549 279)  routing T_10_17.top_op_7 <X> T_10_17.lc_trk_g1_7
 (22 7)  (550 279)  (550 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (551 279)  (551 279)  routing T_10_17.sp4_h_r_6 <X> T_10_17.lc_trk_g1_6
 (24 7)  (552 279)  (552 279)  routing T_10_17.sp4_h_r_6 <X> T_10_17.lc_trk_g1_6
 (25 7)  (553 279)  (553 279)  routing T_10_17.sp4_h_r_6 <X> T_10_17.lc_trk_g1_6
 (27 7)  (555 279)  (555 279)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (556 279)  (556 279)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (557 279)  (557 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (558 279)  (558 279)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (559 279)  (559 279)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (41 7)  (569 279)  (569 279)  LC_3 Logic Functioning bit
 (43 7)  (571 279)  (571 279)  LC_3 Logic Functioning bit
 (48 7)  (576 279)  (576 279)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (0 8)  (528 280)  (528 280)  routing T_10_17.glb_netwk_6 <X> T_10_17.glb2local_1
 (1 8)  (529 280)  (529 280)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (14 8)  (542 280)  (542 280)  routing T_10_17.rgt_op_0 <X> T_10_17.lc_trk_g2_0
 (22 8)  (550 280)  (550 280)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (552 280)  (552 280)  routing T_10_17.tnr_op_3 <X> T_10_17.lc_trk_g2_3
 (1 9)  (529 281)  (529 281)  routing T_10_17.glb_netwk_6 <X> T_10_17.glb2local_1
 (15 9)  (543 281)  (543 281)  routing T_10_17.rgt_op_0 <X> T_10_17.lc_trk_g2_0
 (17 9)  (545 281)  (545 281)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (550 281)  (550 281)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (552 281)  (552 281)  routing T_10_17.tnr_op_2 <X> T_10_17.lc_trk_g2_2
 (4 10)  (532 282)  (532 282)  routing T_10_17.sp4_h_r_6 <X> T_10_17.sp4_v_t_43
 (21 10)  (549 282)  (549 282)  routing T_10_17.rgt_op_7 <X> T_10_17.lc_trk_g2_7
 (22 10)  (550 282)  (550 282)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (552 282)  (552 282)  routing T_10_17.rgt_op_7 <X> T_10_17.lc_trk_g2_7
 (26 10)  (554 282)  (554 282)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_5/in_0
 (31 10)  (559 282)  (559 282)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (560 282)  (560 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (562 282)  (562 282)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (563 282)  (563 282)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.input_2_5
 (36 10)  (564 282)  (564 282)  LC_5 Logic Functioning bit
 (5 11)  (533 283)  (533 283)  routing T_10_17.sp4_h_r_6 <X> T_10_17.sp4_v_t_43
 (26 11)  (554 283)  (554 283)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (556 283)  (556 283)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (557 283)  (557 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (559 283)  (559 283)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (560 283)  (560 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (562 283)  (562 283)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.input_2_5
 (37 11)  (565 283)  (565 283)  LC_5 Logic Functioning bit
 (52 11)  (580 283)  (580 283)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (22 12)  (550 284)  (550 284)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (552 284)  (552 284)  routing T_10_17.tnr_op_3 <X> T_10_17.lc_trk_g3_3
 (27 12)  (555 284)  (555 284)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (557 284)  (557 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (558 284)  (558 284)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (559 284)  (559 284)  routing T_10_17.lc_trk_g0_7 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (560 284)  (560 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (37 12)  (565 284)  (565 284)  LC_6 Logic Functioning bit
 (39 12)  (567 284)  (567 284)  LC_6 Logic Functioning bit
 (51 12)  (579 284)  (579 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (543 285)  (543 285)  routing T_10_17.tnr_op_0 <X> T_10_17.lc_trk_g3_0
 (17 13)  (545 285)  (545 285)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (27 13)  (555 285)  (555 285)  routing T_10_17.lc_trk_g1_1 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (557 285)  (557 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (558 285)  (558 285)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (559 285)  (559 285)  routing T_10_17.lc_trk_g0_7 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (26 14)  (554 286)  (554 286)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_7/in_0
 (28 14)  (556 286)  (556 286)  routing T_10_17.lc_trk_g2_0 <X> T_10_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (557 286)  (557 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (559 286)  (559 286)  routing T_10_17.lc_trk_g1_5 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (560 286)  (560 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (562 286)  (562 286)  routing T_10_17.lc_trk_g1_5 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (563 286)  (563 286)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.input_2_7
 (40 14)  (568 286)  (568 286)  LC_7 Logic Functioning bit
 (42 14)  (570 286)  (570 286)  LC_7 Logic Functioning bit
 (26 15)  (554 287)  (554 287)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (556 287)  (556 287)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (557 287)  (557 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (560 287)  (560 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (562 287)  (562 287)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.input_2_7
 (37 15)  (565 287)  (565 287)  LC_7 Logic Functioning bit
 (40 15)  (568 287)  (568 287)  LC_7 Logic Functioning bit
 (42 15)  (570 287)  (570 287)  LC_7 Logic Functioning bit


LogicTile_11_17

 (21 0)  (603 272)  (603 272)  routing T_11_17.sp4_h_r_19 <X> T_11_17.lc_trk_g0_3
 (22 0)  (604 272)  (604 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (605 272)  (605 272)  routing T_11_17.sp4_h_r_19 <X> T_11_17.lc_trk_g0_3
 (24 0)  (606 272)  (606 272)  routing T_11_17.sp4_h_r_19 <X> T_11_17.lc_trk_g0_3
 (26 0)  (608 272)  (608 272)  routing T_11_17.lc_trk_g0_4 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (29 0)  (611 272)  (611 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (612 272)  (612 272)  routing T_11_17.lc_trk_g0_5 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (613 272)  (613 272)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (614 272)  (614 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (616 272)  (616 272)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (618 272)  (618 272)  LC_0 Logic Functioning bit
 (37 0)  (619 272)  (619 272)  LC_0 Logic Functioning bit
 (38 0)  (620 272)  (620 272)  LC_0 Logic Functioning bit
 (39 0)  (621 272)  (621 272)  LC_0 Logic Functioning bit
 (41 0)  (623 272)  (623 272)  LC_0 Logic Functioning bit
 (45 0)  (627 272)  (627 272)  LC_0 Logic Functioning bit
 (21 1)  (603 273)  (603 273)  routing T_11_17.sp4_h_r_19 <X> T_11_17.lc_trk_g0_3
 (29 1)  (611 273)  (611 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (614 273)  (614 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (616 273)  (616 273)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.input_2_0
 (35 1)  (617 273)  (617 273)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.input_2_0
 (36 1)  (618 273)  (618 273)  LC_0 Logic Functioning bit
 (37 1)  (619 273)  (619 273)  LC_0 Logic Functioning bit
 (38 1)  (620 273)  (620 273)  LC_0 Logic Functioning bit
 (39 1)  (621 273)  (621 273)  LC_0 Logic Functioning bit
 (48 1)  (630 273)  (630 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (582 274)  (582 274)  routing T_11_17.glb_netwk_7 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (1 2)  (583 274)  (583 274)  routing T_11_17.glb_netwk_7 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (2 2)  (584 274)  (584 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (596 274)  (596 274)  routing T_11_17.sp4_v_b_4 <X> T_11_17.lc_trk_g0_4
 (15 2)  (597 274)  (597 274)  routing T_11_17.lft_op_5 <X> T_11_17.lc_trk_g0_5
 (17 2)  (599 274)  (599 274)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (600 274)  (600 274)  routing T_11_17.lft_op_5 <X> T_11_17.lc_trk_g0_5
 (21 2)  (603 274)  (603 274)  routing T_11_17.lft_op_7 <X> T_11_17.lc_trk_g0_7
 (22 2)  (604 274)  (604 274)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (606 274)  (606 274)  routing T_11_17.lft_op_7 <X> T_11_17.lc_trk_g0_7
 (26 2)  (608 274)  (608 274)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (609 274)  (609 274)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (611 274)  (611 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (612 274)  (612 274)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (614 274)  (614 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (615 274)  (615 274)  routing T_11_17.lc_trk_g2_0 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (617 274)  (617 274)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.input_2_1
 (36 2)  (618 274)  (618 274)  LC_1 Logic Functioning bit
 (37 2)  (619 274)  (619 274)  LC_1 Logic Functioning bit
 (38 2)  (620 274)  (620 274)  LC_1 Logic Functioning bit
 (48 2)  (630 274)  (630 274)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (582 275)  (582 275)  routing T_11_17.glb_netwk_7 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (16 3)  (598 275)  (598 275)  routing T_11_17.sp4_v_b_4 <X> T_11_17.lc_trk_g0_4
 (17 3)  (599 275)  (599 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (26 3)  (608 275)  (608 275)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (610 275)  (610 275)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (611 275)  (611 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (612 275)  (612 275)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (614 275)  (614 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (615 275)  (615 275)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.input_2_1
 (34 3)  (616 275)  (616 275)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.input_2_1
 (35 3)  (617 275)  (617 275)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.input_2_1
 (36 3)  (618 275)  (618 275)  LC_1 Logic Functioning bit
 (37 3)  (619 275)  (619 275)  LC_1 Logic Functioning bit
 (48 3)  (630 275)  (630 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (633 275)  (633 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (596 276)  (596 276)  routing T_11_17.sp12_h_r_0 <X> T_11_17.lc_trk_g1_0
 (22 4)  (604 276)  (604 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (26 4)  (608 276)  (608 276)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (29 4)  (611 276)  (611 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (614 276)  (614 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (616 276)  (616 276)  routing T_11_17.lc_trk_g1_0 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (618 276)  (618 276)  LC_2 Logic Functioning bit
 (38 4)  (620 276)  (620 276)  LC_2 Logic Functioning bit
 (46 4)  (628 276)  (628 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (14 5)  (596 277)  (596 277)  routing T_11_17.sp12_h_r_0 <X> T_11_17.lc_trk_g1_0
 (15 5)  (597 277)  (597 277)  routing T_11_17.sp12_h_r_0 <X> T_11_17.lc_trk_g1_0
 (17 5)  (599 277)  (599 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (21 5)  (603 277)  (603 277)  routing T_11_17.sp4_r_v_b_27 <X> T_11_17.lc_trk_g1_3
 (28 5)  (610 277)  (610 277)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (611 277)  (611 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (612 277)  (612 277)  routing T_11_17.lc_trk_g0_3 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (48 5)  (630 277)  (630 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (633 277)  (633 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (596 278)  (596 278)  routing T_11_17.bnr_op_4 <X> T_11_17.lc_trk_g1_4
 (21 6)  (603 278)  (603 278)  routing T_11_17.wire_logic_cluster/lc_7/out <X> T_11_17.lc_trk_g1_7
 (22 6)  (604 278)  (604 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (14 7)  (596 279)  (596 279)  routing T_11_17.bnr_op_4 <X> T_11_17.lc_trk_g1_4
 (17 7)  (599 279)  (599 279)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (14 8)  (596 280)  (596 280)  routing T_11_17.wire_logic_cluster/lc_0/out <X> T_11_17.lc_trk_g2_0
 (25 8)  (607 280)  (607 280)  routing T_11_17.rgt_op_2 <X> T_11_17.lc_trk_g2_2
 (17 9)  (599 281)  (599 281)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (604 281)  (604 281)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (606 281)  (606 281)  routing T_11_17.rgt_op_2 <X> T_11_17.lc_trk_g2_2
 (21 10)  (603 282)  (603 282)  routing T_11_17.rgt_op_7 <X> T_11_17.lc_trk_g2_7
 (22 10)  (604 282)  (604 282)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (606 282)  (606 282)  routing T_11_17.rgt_op_7 <X> T_11_17.lc_trk_g2_7
 (26 10)  (608 282)  (608 282)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (611 282)  (611 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (612 282)  (612 282)  routing T_11_17.lc_trk_g0_4 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (613 282)  (613 282)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (614 282)  (614 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (615 282)  (615 282)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (616 282)  (616 282)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (618 282)  (618 282)  LC_5 Logic Functioning bit
 (38 10)  (620 282)  (620 282)  LC_5 Logic Functioning bit
 (8 11)  (590 283)  (590 283)  routing T_11_17.sp4_v_b_4 <X> T_11_17.sp4_v_t_42
 (10 11)  (592 283)  (592 283)  routing T_11_17.sp4_v_b_4 <X> T_11_17.sp4_v_t_42
 (14 11)  (596 283)  (596 283)  routing T_11_17.sp4_h_l_17 <X> T_11_17.lc_trk_g2_4
 (15 11)  (597 283)  (597 283)  routing T_11_17.sp4_h_l_17 <X> T_11_17.lc_trk_g2_4
 (16 11)  (598 283)  (598 283)  routing T_11_17.sp4_h_l_17 <X> T_11_17.lc_trk_g2_4
 (17 11)  (599 283)  (599 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (26 11)  (608 283)  (608 283)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (611 283)  (611 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (613 283)  (613 283)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (37 11)  (619 283)  (619 283)  LC_5 Logic Functioning bit
 (39 11)  (621 283)  (621 283)  LC_5 Logic Functioning bit
 (40 11)  (622 283)  (622 283)  LC_5 Logic Functioning bit
 (42 11)  (624 283)  (624 283)  LC_5 Logic Functioning bit
 (14 13)  (596 285)  (596 285)  routing T_11_17.sp4_r_v_b_40 <X> T_11_17.lc_trk_g3_0
 (17 13)  (599 285)  (599 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (15 14)  (597 286)  (597 286)  routing T_11_17.sp4_h_r_45 <X> T_11_17.lc_trk_g3_5
 (16 14)  (598 286)  (598 286)  routing T_11_17.sp4_h_r_45 <X> T_11_17.lc_trk_g3_5
 (17 14)  (599 286)  (599 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (600 286)  (600 286)  routing T_11_17.sp4_h_r_45 <X> T_11_17.lc_trk_g3_5
 (22 14)  (604 286)  (604 286)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (606 286)  (606 286)  routing T_11_17.tnl_op_7 <X> T_11_17.lc_trk_g3_7
 (25 14)  (607 286)  (607 286)  routing T_11_17.rgt_op_6 <X> T_11_17.lc_trk_g3_6
 (27 14)  (609 286)  (609 286)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (610 286)  (610 286)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (611 286)  (611 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (612 286)  (612 286)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (614 286)  (614 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (615 286)  (615 286)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (617 286)  (617 286)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.input_2_7
 (37 14)  (619 286)  (619 286)  LC_7 Logic Functioning bit
 (45 14)  (627 286)  (627 286)  LC_7 Logic Functioning bit
 (52 14)  (634 286)  (634 286)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (13 15)  (595 287)  (595 287)  routing T_11_17.sp4_v_b_6 <X> T_11_17.sp4_h_l_46
 (18 15)  (600 287)  (600 287)  routing T_11_17.sp4_h_r_45 <X> T_11_17.lc_trk_g3_5
 (21 15)  (603 287)  (603 287)  routing T_11_17.tnl_op_7 <X> T_11_17.lc_trk_g3_7
 (22 15)  (604 287)  (604 287)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (606 287)  (606 287)  routing T_11_17.rgt_op_6 <X> T_11_17.lc_trk_g3_6
 (27 15)  (609 287)  (609 287)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (610 287)  (610 287)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (611 287)  (611 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (613 287)  (613 287)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (614 287)  (614 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (616 287)  (616 287)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.input_2_7
 (36 15)  (618 287)  (618 287)  LC_7 Logic Functioning bit
 (38 15)  (620 287)  (620 287)  LC_7 Logic Functioning bit


LogicTile_12_17

 (21 0)  (657 272)  (657 272)  routing T_12_17.wire_logic_cluster/lc_3/out <X> T_12_17.lc_trk_g0_3
 (22 0)  (658 272)  (658 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (662 272)  (662 272)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (29 0)  (665 272)  (665 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (666 272)  (666 272)  routing T_12_17.lc_trk_g0_5 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (35 0)  (671 272)  (671 272)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.input_2_0
 (37 0)  (673 272)  (673 272)  LC_0 Logic Functioning bit
 (39 0)  (675 272)  (675 272)  LC_0 Logic Functioning bit
 (40 0)  (676 272)  (676 272)  LC_0 Logic Functioning bit
 (42 0)  (678 272)  (678 272)  LC_0 Logic Functioning bit
 (44 0)  (680 272)  (680 272)  LC_0 Logic Functioning bit
 (26 1)  (662 273)  (662 273)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (665 273)  (665 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (668 273)  (668 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (671 273)  (671 273)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.input_2_0
 (51 1)  (687 273)  (687 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (636 274)  (636 274)  routing T_12_17.glb_netwk_7 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (1 2)  (637 274)  (637 274)  routing T_12_17.glb_netwk_7 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 2)  (638 274)  (638 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (651 274)  (651 274)  routing T_12_17.top_op_5 <X> T_12_17.lc_trk_g0_5
 (17 2)  (653 274)  (653 274)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (21 2)  (657 274)  (657 274)  routing T_12_17.lft_op_7 <X> T_12_17.lc_trk_g0_7
 (22 2)  (658 274)  (658 274)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (660 274)  (660 274)  routing T_12_17.lft_op_7 <X> T_12_17.lc_trk_g0_7
 (32 2)  (668 274)  (668 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (671 274)  (671 274)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.input_2_1
 (36 2)  (672 274)  (672 274)  LC_1 Logic Functioning bit
 (39 2)  (675 274)  (675 274)  LC_1 Logic Functioning bit
 (41 2)  (677 274)  (677 274)  LC_1 Logic Functioning bit
 (42 2)  (678 274)  (678 274)  LC_1 Logic Functioning bit
 (44 2)  (680 274)  (680 274)  LC_1 Logic Functioning bit
 (0 3)  (636 275)  (636 275)  routing T_12_17.glb_netwk_7 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (15 3)  (651 275)  (651 275)  routing T_12_17.bot_op_4 <X> T_12_17.lc_trk_g0_4
 (17 3)  (653 275)  (653 275)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (654 275)  (654 275)  routing T_12_17.top_op_5 <X> T_12_17.lc_trk_g0_5
 (22 3)  (658 275)  (658 275)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (660 275)  (660 275)  routing T_12_17.top_op_6 <X> T_12_17.lc_trk_g0_6
 (25 3)  (661 275)  (661 275)  routing T_12_17.top_op_6 <X> T_12_17.lc_trk_g0_6
 (32 3)  (668 275)  (668 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (669 275)  (669 275)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.input_2_1
 (35 3)  (671 275)  (671 275)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.input_2_1
 (37 3)  (673 275)  (673 275)  LC_1 Logic Functioning bit
 (38 3)  (674 275)  (674 275)  LC_1 Logic Functioning bit
 (40 3)  (676 275)  (676 275)  LC_1 Logic Functioning bit
 (43 3)  (679 275)  (679 275)  LC_1 Logic Functioning bit
 (14 4)  (650 276)  (650 276)  routing T_12_17.sp4_v_b_8 <X> T_12_17.lc_trk_g1_0
 (29 4)  (665 276)  (665 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (666 276)  (666 276)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (668 276)  (668 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (672 276)  (672 276)  LC_2 Logic Functioning bit
 (37 4)  (673 276)  (673 276)  LC_2 Logic Functioning bit
 (38 4)  (674 276)  (674 276)  LC_2 Logic Functioning bit
 (39 4)  (675 276)  (675 276)  LC_2 Logic Functioning bit
 (44 4)  (680 276)  (680 276)  LC_2 Logic Functioning bit
 (14 5)  (650 277)  (650 277)  routing T_12_17.sp4_v_b_8 <X> T_12_17.lc_trk_g1_0
 (16 5)  (652 277)  (652 277)  routing T_12_17.sp4_v_b_8 <X> T_12_17.lc_trk_g1_0
 (17 5)  (653 277)  (653 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (30 5)  (666 277)  (666 277)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (40 5)  (676 277)  (676 277)  LC_2 Logic Functioning bit
 (41 5)  (677 277)  (677 277)  LC_2 Logic Functioning bit
 (42 5)  (678 277)  (678 277)  LC_2 Logic Functioning bit
 (43 5)  (679 277)  (679 277)  LC_2 Logic Functioning bit
 (28 6)  (664 278)  (664 278)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (665 278)  (665 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (666 278)  (666 278)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (668 278)  (668 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (673 278)  (673 278)  LC_3 Logic Functioning bit
 (39 6)  (675 278)  (675 278)  LC_3 Logic Functioning bit
 (41 6)  (677 278)  (677 278)  LC_3 Logic Functioning bit
 (43 6)  (679 278)  (679 278)  LC_3 Logic Functioning bit
 (9 7)  (645 279)  (645 279)  routing T_12_17.sp4_v_b_8 <X> T_12_17.sp4_v_t_41
 (10 7)  (646 279)  (646 279)  routing T_12_17.sp4_v_b_8 <X> T_12_17.sp4_v_t_41
 (30 7)  (666 279)  (666 279)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (37 7)  (673 279)  (673 279)  LC_3 Logic Functioning bit
 (39 7)  (675 279)  (675 279)  LC_3 Logic Functioning bit
 (41 7)  (677 279)  (677 279)  LC_3 Logic Functioning bit
 (43 7)  (679 279)  (679 279)  LC_3 Logic Functioning bit
 (17 8)  (653 280)  (653 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (654 280)  (654 280)  routing T_12_17.wire_logic_cluster/lc_1/out <X> T_12_17.lc_trk_g2_1
 (29 8)  (665 280)  (665 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (666 280)  (666 280)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (667 280)  (667 280)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (668 280)  (668 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (669 280)  (669 280)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (672 280)  (672 280)  LC_4 Logic Functioning bit
 (38 8)  (674 280)  (674 280)  LC_4 Logic Functioning bit
 (30 9)  (666 281)  (666 281)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (667 281)  (667 281)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (672 281)  (672 281)  LC_4 Logic Functioning bit
 (38 9)  (674 281)  (674 281)  LC_4 Logic Functioning bit
 (51 9)  (687 281)  (687 281)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (12 10)  (648 282)  (648 282)  routing T_12_17.sp4_v_b_8 <X> T_12_17.sp4_h_l_45
 (21 10)  (657 282)  (657 282)  routing T_12_17.wire_logic_cluster/lc_7/out <X> T_12_17.lc_trk_g2_7
 (22 10)  (658 282)  (658 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (661 282)  (661 282)  routing T_12_17.wire_logic_cluster/lc_6/out <X> T_12_17.lc_trk_g2_6
 (22 11)  (658 283)  (658 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (21 12)  (657 284)  (657 284)  routing T_12_17.sp4_v_t_14 <X> T_12_17.lc_trk_g3_3
 (22 12)  (658 284)  (658 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (659 284)  (659 284)  routing T_12_17.sp4_v_t_14 <X> T_12_17.lc_trk_g3_3
 (27 12)  (663 284)  (663 284)  routing T_12_17.lc_trk_g1_0 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (665 284)  (665 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (668 284)  (668 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (671 284)  (671 284)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.input_2_6
 (37 12)  (673 284)  (673 284)  LC_6 Logic Functioning bit
 (45 12)  (681 284)  (681 284)  LC_6 Logic Functioning bit
 (46 12)  (682 284)  (682 284)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (26 13)  (662 285)  (662 285)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (663 285)  (663 285)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (664 285)  (664 285)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (665 285)  (665 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (667 285)  (667 285)  routing T_12_17.lc_trk_g0_3 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (668 285)  (668 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (672 285)  (672 285)  LC_6 Logic Functioning bit
 (38 13)  (674 285)  (674 285)  LC_6 Logic Functioning bit
 (48 13)  (684 285)  (684 285)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (29 14)  (665 286)  (665 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (666 286)  (666 286)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (668 286)  (668 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (669 286)  (669 286)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (670 286)  (670 286)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (41 14)  (677 286)  (677 286)  LC_7 Logic Functioning bit
 (43 14)  (679 286)  (679 286)  LC_7 Logic Functioning bit
 (45 14)  (681 286)  (681 286)  LC_7 Logic Functioning bit
 (28 15)  (664 287)  (664 287)  routing T_12_17.lc_trk_g2_1 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (665 287)  (665 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (667 287)  (667 287)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (668 287)  (668 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (670 287)  (670 287)  routing T_12_17.lc_trk_g1_0 <X> T_12_17.input_2_7
 (42 15)  (678 287)  (678 287)  LC_7 Logic Functioning bit


LogicTile_13_17

 (0 2)  (694 274)  (694 274)  routing T_13_17.glb_netwk_7 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (695 274)  (695 274)  routing T_13_17.glb_netwk_7 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (696 274)  (696 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (716 274)  (716 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (717 274)  (717 274)  routing T_13_17.sp4_v_b_23 <X> T_13_17.lc_trk_g0_7
 (24 2)  (718 274)  (718 274)  routing T_13_17.sp4_v_b_23 <X> T_13_17.lc_trk_g0_7
 (0 3)  (694 275)  (694 275)  routing T_13_17.glb_netwk_7 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (13 4)  (707 276)  (707 276)  routing T_13_17.sp4_h_l_40 <X> T_13_17.sp4_v_b_5
 (12 5)  (706 277)  (706 277)  routing T_13_17.sp4_h_l_40 <X> T_13_17.sp4_v_b_5
 (10 6)  (704 278)  (704 278)  routing T_13_17.sp4_v_b_11 <X> T_13_17.sp4_h_l_41
 (14 10)  (708 282)  (708 282)  routing T_13_17.sp4_h_r_44 <X> T_13_17.lc_trk_g2_4
 (25 10)  (719 282)  (719 282)  routing T_13_17.wire_logic_cluster/lc_6/out <X> T_13_17.lc_trk_g2_6
 (14 11)  (708 283)  (708 283)  routing T_13_17.sp4_h_r_44 <X> T_13_17.lc_trk_g2_4
 (15 11)  (709 283)  (709 283)  routing T_13_17.sp4_h_r_44 <X> T_13_17.lc_trk_g2_4
 (16 11)  (710 283)  (710 283)  routing T_13_17.sp4_h_r_44 <X> T_13_17.lc_trk_g2_4
 (17 11)  (711 283)  (711 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (716 283)  (716 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 12)  (720 284)  (720 284)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (29 12)  (723 284)  (723 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (724 284)  (724 284)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (725 284)  (725 284)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (726 284)  (726 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (727 284)  (727 284)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (728 284)  (728 284)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (729 284)  (729 284)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.input_2_6
 (37 12)  (731 284)  (731 284)  LC_6 Logic Functioning bit
 (42 12)  (736 284)  (736 284)  LC_6 Logic Functioning bit
 (45 12)  (739 284)  (739 284)  LC_6 Logic Functioning bit
 (47 12)  (741 284)  (741 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (48 12)  (742 284)  (742 284)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (28 13)  (722 285)  (722 285)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (723 285)  (723 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (724 285)  (724 285)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (726 285)  (726 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (727 285)  (727 285)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.input_2_6
 (35 13)  (729 285)  (729 285)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.input_2_6
 (37 13)  (731 285)  (731 285)  LC_6 Logic Functioning bit
 (38 13)  (732 285)  (732 285)  LC_6 Logic Functioning bit
 (42 13)  (736 285)  (736 285)  LC_6 Logic Functioning bit
 (48 13)  (742 285)  (742 285)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (694 286)  (694 286)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (695 286)  (695 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (694 287)  (694 287)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (14 15)  (708 287)  (708 287)  routing T_13_17.sp4_r_v_b_44 <X> T_13_17.lc_trk_g3_4
 (17 15)  (711 287)  (711 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_14_17

 (8 5)  (756 277)  (756 277)  routing T_14_17.sp4_h_l_41 <X> T_14_17.sp4_v_b_4
 (9 5)  (757 277)  (757 277)  routing T_14_17.sp4_h_l_41 <X> T_14_17.sp4_v_b_4
 (5 10)  (753 282)  (753 282)  routing T_14_17.sp4_v_b_6 <X> T_14_17.sp4_h_l_43


LogicTile_1_16

 (14 0)  (68 256)  (68 256)  routing T_1_16.sp4_h_r_8 <X> T_1_16.lc_trk_g0_0
 (15 0)  (69 256)  (69 256)  routing T_1_16.bot_op_1 <X> T_1_16.lc_trk_g0_1
 (17 0)  (71 256)  (71 256)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (26 0)  (80 256)  (80 256)  routing T_1_16.lc_trk_g3_5 <X> T_1_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (83 256)  (83 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (86 256)  (86 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 256)  (87 256)  routing T_1_16.lc_trk_g2_1 <X> T_1_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (89 256)  (89 256)  routing T_1_16.lc_trk_g0_6 <X> T_1_16.input_2_0
 (36 0)  (90 256)  (90 256)  LC_0 Logic Functioning bit
 (37 0)  (91 256)  (91 256)  LC_0 Logic Functioning bit
 (43 0)  (97 256)  (97 256)  LC_0 Logic Functioning bit
 (45 0)  (99 256)  (99 256)  LC_0 Logic Functioning bit
 (8 1)  (62 257)  (62 257)  routing T_1_16.sp4_h_r_1 <X> T_1_16.sp4_v_b_1
 (15 1)  (69 257)  (69 257)  routing T_1_16.sp4_h_r_8 <X> T_1_16.lc_trk_g0_0
 (16 1)  (70 257)  (70 257)  routing T_1_16.sp4_h_r_8 <X> T_1_16.lc_trk_g0_0
 (17 1)  (71 257)  (71 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (27 1)  (81 257)  (81 257)  routing T_1_16.lc_trk_g3_5 <X> T_1_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (82 257)  (82 257)  routing T_1_16.lc_trk_g3_5 <X> T_1_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (83 257)  (83 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (86 257)  (86 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (89 257)  (89 257)  routing T_1_16.lc_trk_g0_6 <X> T_1_16.input_2_0
 (36 1)  (90 257)  (90 257)  LC_0 Logic Functioning bit
 (48 1)  (102 257)  (102 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (54 258)  (54 258)  routing T_1_16.glb_netwk_7 <X> T_1_16.wire_logic_cluster/lc_7/clk
 (1 2)  (55 258)  (55 258)  routing T_1_16.glb_netwk_7 <X> T_1_16.wire_logic_cluster/lc_7/clk
 (2 2)  (56 258)  (56 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (80 258)  (80 258)  routing T_1_16.lc_trk_g1_4 <X> T_1_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (81 258)  (81 258)  routing T_1_16.lc_trk_g1_7 <X> T_1_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (83 258)  (83 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (84 258)  (84 258)  routing T_1_16.lc_trk_g1_7 <X> T_1_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (86 258)  (86 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (87 258)  (87 258)  routing T_1_16.lc_trk_g2_0 <X> T_1_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (90 258)  (90 258)  LC_1 Logic Functioning bit
 (38 2)  (92 258)  (92 258)  LC_1 Logic Functioning bit
 (41 2)  (95 258)  (95 258)  LC_1 Logic Functioning bit
 (43 2)  (97 258)  (97 258)  LC_1 Logic Functioning bit
 (0 3)  (54 259)  (54 259)  routing T_1_16.glb_netwk_7 <X> T_1_16.wire_logic_cluster/lc_7/clk
 (14 3)  (68 259)  (68 259)  routing T_1_16.sp4_r_v_b_28 <X> T_1_16.lc_trk_g0_4
 (17 3)  (71 259)  (71 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (76 259)  (76 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (77 259)  (77 259)  routing T_1_16.sp4_v_b_22 <X> T_1_16.lc_trk_g0_6
 (24 3)  (78 259)  (78 259)  routing T_1_16.sp4_v_b_22 <X> T_1_16.lc_trk_g0_6
 (27 3)  (81 259)  (81 259)  routing T_1_16.lc_trk_g1_4 <X> T_1_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (83 259)  (83 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (84 259)  (84 259)  routing T_1_16.lc_trk_g1_7 <X> T_1_16.wire_logic_cluster/lc_1/in_1
 (37 3)  (91 259)  (91 259)  LC_1 Logic Functioning bit
 (39 3)  (93 259)  (93 259)  LC_1 Logic Functioning bit
 (41 3)  (95 259)  (95 259)  LC_1 Logic Functioning bit
 (43 3)  (97 259)  (97 259)  LC_1 Logic Functioning bit
 (1 4)  (55 260)  (55 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (68 260)  (68 260)  routing T_1_16.wire_logic_cluster/lc_0/out <X> T_1_16.lc_trk_g1_0
 (15 4)  (69 260)  (69 260)  routing T_1_16.bot_op_1 <X> T_1_16.lc_trk_g1_1
 (17 4)  (71 260)  (71 260)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (76 260)  (76 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (77 260)  (77 260)  routing T_1_16.sp4_h_r_3 <X> T_1_16.lc_trk_g1_3
 (24 4)  (78 260)  (78 260)  routing T_1_16.sp4_h_r_3 <X> T_1_16.lc_trk_g1_3
 (29 4)  (83 260)  (83 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (85 260)  (85 260)  routing T_1_16.lc_trk_g2_5 <X> T_1_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (86 260)  (86 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (87 260)  (87 260)  routing T_1_16.lc_trk_g2_5 <X> T_1_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (90 260)  (90 260)  LC_2 Logic Functioning bit
 (38 4)  (92 260)  (92 260)  LC_2 Logic Functioning bit
 (43 4)  (97 260)  (97 260)  LC_2 Logic Functioning bit
 (45 4)  (99 260)  (99 260)  LC_2 Logic Functioning bit
 (46 4)  (100 260)  (100 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (104 260)  (104 260)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (54 261)  (54 261)  routing T_1_16.lc_trk_g1_3 <X> T_1_16.wire_logic_cluster/lc_7/cen
 (1 5)  (55 261)  (55 261)  routing T_1_16.lc_trk_g1_3 <X> T_1_16.wire_logic_cluster/lc_7/cen
 (17 5)  (71 261)  (71 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (75 261)  (75 261)  routing T_1_16.sp4_h_r_3 <X> T_1_16.lc_trk_g1_3
 (29 5)  (83 261)  (83 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (42 5)  (96 261)  (96 261)  LC_2 Logic Functioning bit
 (14 6)  (68 262)  (68 262)  routing T_1_16.sp4_v_t_1 <X> T_1_16.lc_trk_g1_4
 (22 6)  (76 262)  (76 262)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (78 262)  (78 262)  routing T_1_16.bot_op_7 <X> T_1_16.lc_trk_g1_7
 (27 6)  (81 262)  (81 262)  routing T_1_16.lc_trk_g3_1 <X> T_1_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (82 262)  (82 262)  routing T_1_16.lc_trk_g3_1 <X> T_1_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (83 262)  (83 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (86 262)  (86 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (87 262)  (87 262)  routing T_1_16.lc_trk_g3_3 <X> T_1_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (88 262)  (88 262)  routing T_1_16.lc_trk_g3_3 <X> T_1_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (90 262)  (90 262)  LC_3 Logic Functioning bit
 (37 6)  (91 262)  (91 262)  LC_3 Logic Functioning bit
 (38 6)  (92 262)  (92 262)  LC_3 Logic Functioning bit
 (39 6)  (93 262)  (93 262)  LC_3 Logic Functioning bit
 (14 7)  (68 263)  (68 263)  routing T_1_16.sp4_v_t_1 <X> T_1_16.lc_trk_g1_4
 (16 7)  (70 263)  (70 263)  routing T_1_16.sp4_v_t_1 <X> T_1_16.lc_trk_g1_4
 (17 7)  (71 263)  (71 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (27 7)  (81 263)  (81 263)  routing T_1_16.lc_trk_g1_0 <X> T_1_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (83 263)  (83 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (85 263)  (85 263)  routing T_1_16.lc_trk_g3_3 <X> T_1_16.wire_logic_cluster/lc_3/in_3
 (40 7)  (94 263)  (94 263)  LC_3 Logic Functioning bit
 (41 7)  (95 263)  (95 263)  LC_3 Logic Functioning bit
 (42 7)  (96 263)  (96 263)  LC_3 Logic Functioning bit
 (43 7)  (97 263)  (97 263)  LC_3 Logic Functioning bit
 (51 7)  (105 263)  (105 263)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (68 264)  (68 264)  routing T_1_16.rgt_op_0 <X> T_1_16.lc_trk_g2_0
 (17 8)  (71 264)  (71 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (72 264)  (72 264)  routing T_1_16.wire_logic_cluster/lc_1/out <X> T_1_16.lc_trk_g2_1
 (28 8)  (82 264)  (82 264)  routing T_1_16.lc_trk_g2_1 <X> T_1_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (83 264)  (83 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (85 264)  (85 264)  routing T_1_16.lc_trk_g3_6 <X> T_1_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (86 264)  (86 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (87 264)  (87 264)  routing T_1_16.lc_trk_g3_6 <X> T_1_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (88 264)  (88 264)  routing T_1_16.lc_trk_g3_6 <X> T_1_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (89 264)  (89 264)  routing T_1_16.lc_trk_g3_5 <X> T_1_16.input_2_4
 (36 8)  (90 264)  (90 264)  LC_4 Logic Functioning bit
 (38 8)  (92 264)  (92 264)  LC_4 Logic Functioning bit
 (45 8)  (99 264)  (99 264)  LC_4 Logic Functioning bit
 (46 8)  (100 264)  (100 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (5 9)  (59 265)  (59 265)  routing T_1_16.sp4_h_r_6 <X> T_1_16.sp4_v_b_6
 (6 9)  (60 265)  (60 265)  routing T_1_16.sp4_h_l_43 <X> T_1_16.sp4_h_r_6
 (15 9)  (69 265)  (69 265)  routing T_1_16.rgt_op_0 <X> T_1_16.lc_trk_g2_0
 (17 9)  (71 265)  (71 265)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (27 9)  (81 265)  (81 265)  routing T_1_16.lc_trk_g1_1 <X> T_1_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (83 265)  (83 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (85 265)  (85 265)  routing T_1_16.lc_trk_g3_6 <X> T_1_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (86 265)  (86 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (87 265)  (87 265)  routing T_1_16.lc_trk_g3_5 <X> T_1_16.input_2_4
 (34 9)  (88 265)  (88 265)  routing T_1_16.lc_trk_g3_5 <X> T_1_16.input_2_4
 (37 9)  (91 265)  (91 265)  LC_4 Logic Functioning bit
 (38 9)  (92 265)  (92 265)  LC_4 Logic Functioning bit
 (5 10)  (59 266)  (59 266)  routing T_1_16.sp4_h_r_3 <X> T_1_16.sp4_h_l_43
 (15 10)  (69 266)  (69 266)  routing T_1_16.sp4_h_l_16 <X> T_1_16.lc_trk_g2_5
 (16 10)  (70 266)  (70 266)  routing T_1_16.sp4_h_l_16 <X> T_1_16.lc_trk_g2_5
 (17 10)  (71 266)  (71 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (27 10)  (81 266)  (81 266)  routing T_1_16.lc_trk_g3_1 <X> T_1_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (82 266)  (82 266)  routing T_1_16.lc_trk_g3_1 <X> T_1_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (83 266)  (83 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (86 266)  (86 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (87 266)  (87 266)  routing T_1_16.lc_trk_g3_3 <X> T_1_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (88 266)  (88 266)  routing T_1_16.lc_trk_g3_3 <X> T_1_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (90 266)  (90 266)  LC_5 Logic Functioning bit
 (38 10)  (92 266)  (92 266)  LC_5 Logic Functioning bit
 (41 10)  (95 266)  (95 266)  LC_5 Logic Functioning bit
 (43 10)  (97 266)  (97 266)  LC_5 Logic Functioning bit
 (4 11)  (58 267)  (58 267)  routing T_1_16.sp4_h_r_3 <X> T_1_16.sp4_h_l_43
 (15 11)  (69 267)  (69 267)  routing T_1_16.sp4_v_t_33 <X> T_1_16.lc_trk_g2_4
 (16 11)  (70 267)  (70 267)  routing T_1_16.sp4_v_t_33 <X> T_1_16.lc_trk_g2_4
 (17 11)  (71 267)  (71 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (72 267)  (72 267)  routing T_1_16.sp4_h_l_16 <X> T_1_16.lc_trk_g2_5
 (27 11)  (81 267)  (81 267)  routing T_1_16.lc_trk_g1_0 <X> T_1_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (83 267)  (83 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (85 267)  (85 267)  routing T_1_16.lc_trk_g3_3 <X> T_1_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (90 267)  (90 267)  LC_5 Logic Functioning bit
 (37 11)  (91 267)  (91 267)  LC_5 Logic Functioning bit
 (38 11)  (92 267)  (92 267)  LC_5 Logic Functioning bit
 (39 11)  (93 267)  (93 267)  LC_5 Logic Functioning bit
 (14 12)  (68 268)  (68 268)  routing T_1_16.sp12_v_b_0 <X> T_1_16.lc_trk_g3_0
 (15 12)  (69 268)  (69 268)  routing T_1_16.sp12_v_b_1 <X> T_1_16.lc_trk_g3_1
 (17 12)  (71 268)  (71 268)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_b_1 lc_trk_g3_1
 (18 12)  (72 268)  (72 268)  routing T_1_16.sp12_v_b_1 <X> T_1_16.lc_trk_g3_1
 (22 12)  (76 268)  (76 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (77 268)  (77 268)  routing T_1_16.sp12_v_b_11 <X> T_1_16.lc_trk_g3_3
 (26 12)  (80 268)  (80 268)  routing T_1_16.lc_trk_g2_4 <X> T_1_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (81 268)  (81 268)  routing T_1_16.lc_trk_g3_4 <X> T_1_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (82 268)  (82 268)  routing T_1_16.lc_trk_g3_4 <X> T_1_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 268)  (83 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (84 268)  (84 268)  routing T_1_16.lc_trk_g3_4 <X> T_1_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (86 268)  (86 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (87 268)  (87 268)  routing T_1_16.lc_trk_g3_0 <X> T_1_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (88 268)  (88 268)  routing T_1_16.lc_trk_g3_0 <X> T_1_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (90 268)  (90 268)  LC_6 Logic Functioning bit
 (37 12)  (91 268)  (91 268)  LC_6 Logic Functioning bit
 (38 12)  (92 268)  (92 268)  LC_6 Logic Functioning bit
 (39 12)  (93 268)  (93 268)  LC_6 Logic Functioning bit
 (50 12)  (104 268)  (104 268)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (68 269)  (68 269)  routing T_1_16.sp12_v_b_0 <X> T_1_16.lc_trk_g3_0
 (15 13)  (69 269)  (69 269)  routing T_1_16.sp12_v_b_0 <X> T_1_16.lc_trk_g3_0
 (17 13)  (71 269)  (71 269)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (18 13)  (72 269)  (72 269)  routing T_1_16.sp12_v_b_1 <X> T_1_16.lc_trk_g3_1
 (28 13)  (82 269)  (82 269)  routing T_1_16.lc_trk_g2_4 <X> T_1_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (83 269)  (83 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (40 13)  (94 269)  (94 269)  LC_6 Logic Functioning bit
 (41 13)  (95 269)  (95 269)  LC_6 Logic Functioning bit
 (42 13)  (96 269)  (96 269)  LC_6 Logic Functioning bit
 (43 13)  (97 269)  (97 269)  LC_6 Logic Functioning bit
 (1 14)  (55 270)  (55 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (58 270)  (58 270)  routing T_1_16.sp4_h_r_9 <X> T_1_16.sp4_v_t_44
 (14 14)  (68 270)  (68 270)  routing T_1_16.wire_logic_cluster/lc_4/out <X> T_1_16.lc_trk_g3_4
 (15 14)  (69 270)  (69 270)  routing T_1_16.sp4_h_l_16 <X> T_1_16.lc_trk_g3_5
 (16 14)  (70 270)  (70 270)  routing T_1_16.sp4_h_l_16 <X> T_1_16.lc_trk_g3_5
 (17 14)  (71 270)  (71 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (31 14)  (85 270)  (85 270)  routing T_1_16.lc_trk_g2_4 <X> T_1_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (86 270)  (86 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (87 270)  (87 270)  routing T_1_16.lc_trk_g2_4 <X> T_1_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (89 270)  (89 270)  routing T_1_16.lc_trk_g3_4 <X> T_1_16.input_2_7
 (36 14)  (90 270)  (90 270)  LC_7 Logic Functioning bit
 (37 14)  (91 270)  (91 270)  LC_7 Logic Functioning bit
 (38 14)  (92 270)  (92 270)  LC_7 Logic Functioning bit
 (43 14)  (97 270)  (97 270)  LC_7 Logic Functioning bit
 (1 15)  (55 271)  (55 271)  routing T_1_16.lc_trk_g0_4 <X> T_1_16.wire_logic_cluster/lc_7/s_r
 (5 15)  (59 271)  (59 271)  routing T_1_16.sp4_h_r_9 <X> T_1_16.sp4_v_t_44
 (8 15)  (62 271)  (62 271)  routing T_1_16.sp4_h_r_4 <X> T_1_16.sp4_v_t_47
 (9 15)  (63 271)  (63 271)  routing T_1_16.sp4_h_r_4 <X> T_1_16.sp4_v_t_47
 (10 15)  (64 271)  (64 271)  routing T_1_16.sp4_h_r_4 <X> T_1_16.sp4_v_t_47
 (17 15)  (71 271)  (71 271)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (72 271)  (72 271)  routing T_1_16.sp4_h_l_16 <X> T_1_16.lc_trk_g3_5
 (22 15)  (76 271)  (76 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (77 271)  (77 271)  routing T_1_16.sp4_h_r_30 <X> T_1_16.lc_trk_g3_6
 (24 15)  (78 271)  (78 271)  routing T_1_16.sp4_h_r_30 <X> T_1_16.lc_trk_g3_6
 (25 15)  (79 271)  (79 271)  routing T_1_16.sp4_h_r_30 <X> T_1_16.lc_trk_g3_6
 (27 15)  (81 271)  (81 271)  routing T_1_16.lc_trk_g3_0 <X> T_1_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (82 271)  (82 271)  routing T_1_16.lc_trk_g3_0 <X> T_1_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (83 271)  (83 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (86 271)  (86 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (87 271)  (87 271)  routing T_1_16.lc_trk_g3_4 <X> T_1_16.input_2_7
 (34 15)  (88 271)  (88 271)  routing T_1_16.lc_trk_g3_4 <X> T_1_16.input_2_7
 (36 15)  (90 271)  (90 271)  LC_7 Logic Functioning bit
 (37 15)  (91 271)  (91 271)  LC_7 Logic Functioning bit
 (39 15)  (93 271)  (93 271)  LC_7 Logic Functioning bit
 (42 15)  (96 271)  (96 271)  LC_7 Logic Functioning bit


LogicTile_2_16

 (5 0)  (113 256)  (113 256)  routing T_2_16.sp4_v_b_6 <X> T_2_16.sp4_h_r_0
 (12 0)  (120 256)  (120 256)  routing T_2_16.sp4_v_b_2 <X> T_2_16.sp4_h_r_2
 (26 0)  (134 256)  (134 256)  routing T_2_16.lc_trk_g1_7 <X> T_2_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (136 256)  (136 256)  routing T_2_16.lc_trk_g2_1 <X> T_2_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 256)  (137 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (140 256)  (140 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (141 256)  (141 256)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (142 256)  (142 256)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (144 256)  (144 256)  LC_0 Logic Functioning bit
 (38 0)  (146 256)  (146 256)  LC_0 Logic Functioning bit
 (41 0)  (149 256)  (149 256)  LC_0 Logic Functioning bit
 (43 0)  (151 256)  (151 256)  LC_0 Logic Functioning bit
 (51 0)  (159 256)  (159 256)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (4 1)  (112 257)  (112 257)  routing T_2_16.sp4_v_b_6 <X> T_2_16.sp4_h_r_0
 (6 1)  (114 257)  (114 257)  routing T_2_16.sp4_v_b_6 <X> T_2_16.sp4_h_r_0
 (11 1)  (119 257)  (119 257)  routing T_2_16.sp4_v_b_2 <X> T_2_16.sp4_h_r_2
 (26 1)  (134 257)  (134 257)  routing T_2_16.lc_trk_g1_7 <X> T_2_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (135 257)  (135 257)  routing T_2_16.lc_trk_g1_7 <X> T_2_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (137 257)  (137 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (139 257)  (139 257)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (140 257)  (140 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (141 257)  (141 257)  routing T_2_16.lc_trk_g3_1 <X> T_2_16.input_2_0
 (34 1)  (142 257)  (142 257)  routing T_2_16.lc_trk_g3_1 <X> T_2_16.input_2_0
 (37 1)  (145 257)  (145 257)  LC_0 Logic Functioning bit
 (38 1)  (146 257)  (146 257)  LC_0 Logic Functioning bit
 (39 1)  (147 257)  (147 257)  LC_0 Logic Functioning bit
 (40 1)  (148 257)  (148 257)  LC_0 Logic Functioning bit
 (41 1)  (149 257)  (149 257)  LC_0 Logic Functioning bit
 (42 1)  (150 257)  (150 257)  LC_0 Logic Functioning bit
 (43 1)  (151 257)  (151 257)  LC_0 Logic Functioning bit
 (53 1)  (161 257)  (161 257)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (108 258)  (108 258)  routing T_2_16.glb_netwk_7 <X> T_2_16.wire_logic_cluster/lc_7/clk
 (1 2)  (109 258)  (109 258)  routing T_2_16.glb_netwk_7 <X> T_2_16.wire_logic_cluster/lc_7/clk
 (2 2)  (110 258)  (110 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (122 258)  (122 258)  routing T_2_16.sp4_h_l_1 <X> T_2_16.lc_trk_g0_4
 (17 2)  (125 258)  (125 258)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (126 258)  (126 258)  routing T_2_16.bnr_op_5 <X> T_2_16.lc_trk_g0_5
 (27 2)  (135 258)  (135 258)  routing T_2_16.lc_trk_g3_3 <X> T_2_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (136 258)  (136 258)  routing T_2_16.lc_trk_g3_3 <X> T_2_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 258)  (137 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (140 258)  (140 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (141 258)  (141 258)  routing T_2_16.lc_trk_g2_2 <X> T_2_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (143 258)  (143 258)  routing T_2_16.lc_trk_g3_4 <X> T_2_16.input_2_1
 (0 3)  (108 259)  (108 259)  routing T_2_16.glb_netwk_7 <X> T_2_16.wire_logic_cluster/lc_7/clk
 (8 3)  (116 259)  (116 259)  routing T_2_16.sp4_v_b_10 <X> T_2_16.sp4_v_t_36
 (10 3)  (118 259)  (118 259)  routing T_2_16.sp4_v_b_10 <X> T_2_16.sp4_v_t_36
 (15 3)  (123 259)  (123 259)  routing T_2_16.sp4_h_l_1 <X> T_2_16.lc_trk_g0_4
 (16 3)  (124 259)  (124 259)  routing T_2_16.sp4_h_l_1 <X> T_2_16.lc_trk_g0_4
 (17 3)  (125 259)  (125 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (126 259)  (126 259)  routing T_2_16.bnr_op_5 <X> T_2_16.lc_trk_g0_5
 (26 3)  (134 259)  (134 259)  routing T_2_16.lc_trk_g2_3 <X> T_2_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (136 259)  (136 259)  routing T_2_16.lc_trk_g2_3 <X> T_2_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (137 259)  (137 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (138 259)  (138 259)  routing T_2_16.lc_trk_g3_3 <X> T_2_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (139 259)  (139 259)  routing T_2_16.lc_trk_g2_2 <X> T_2_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (140 259)  (140 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (141 259)  (141 259)  routing T_2_16.lc_trk_g3_4 <X> T_2_16.input_2_1
 (34 3)  (142 259)  (142 259)  routing T_2_16.lc_trk_g3_4 <X> T_2_16.input_2_1
 (40 3)  (148 259)  (148 259)  LC_1 Logic Functioning bit
 (1 4)  (109 260)  (109 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (8 4)  (116 260)  (116 260)  routing T_2_16.sp4_v_b_10 <X> T_2_16.sp4_h_r_4
 (9 4)  (117 260)  (117 260)  routing T_2_16.sp4_v_b_10 <X> T_2_16.sp4_h_r_4
 (10 4)  (118 260)  (118 260)  routing T_2_16.sp4_v_b_10 <X> T_2_16.sp4_h_r_4
 (16 4)  (124 260)  (124 260)  routing T_2_16.sp4_v_b_9 <X> T_2_16.lc_trk_g1_1
 (17 4)  (125 260)  (125 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (126 260)  (126 260)  routing T_2_16.sp4_v_b_9 <X> T_2_16.lc_trk_g1_1
 (21 4)  (129 260)  (129 260)  routing T_2_16.sp4_h_r_19 <X> T_2_16.lc_trk_g1_3
 (22 4)  (130 260)  (130 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (131 260)  (131 260)  routing T_2_16.sp4_h_r_19 <X> T_2_16.lc_trk_g1_3
 (24 4)  (132 260)  (132 260)  routing T_2_16.sp4_h_r_19 <X> T_2_16.lc_trk_g1_3
 (29 4)  (137 260)  (137 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (138 260)  (138 260)  routing T_2_16.lc_trk_g0_5 <X> T_2_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (140 260)  (140 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (141 260)  (141 260)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (142 260)  (142 260)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (144 260)  (144 260)  LC_2 Logic Functioning bit
 (37 4)  (145 260)  (145 260)  LC_2 Logic Functioning bit
 (38 4)  (146 260)  (146 260)  LC_2 Logic Functioning bit
 (39 4)  (147 260)  (147 260)  LC_2 Logic Functioning bit
 (40 4)  (148 260)  (148 260)  LC_2 Logic Functioning bit
 (45 4)  (153 260)  (153 260)  LC_2 Logic Functioning bit
 (50 4)  (158 260)  (158 260)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (161 260)  (161 260)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (0 5)  (108 261)  (108 261)  routing T_2_16.lc_trk_g1_3 <X> T_2_16.wire_logic_cluster/lc_7/cen
 (1 5)  (109 261)  (109 261)  routing T_2_16.lc_trk_g1_3 <X> T_2_16.wire_logic_cluster/lc_7/cen
 (18 5)  (126 261)  (126 261)  routing T_2_16.sp4_v_b_9 <X> T_2_16.lc_trk_g1_1
 (21 5)  (129 261)  (129 261)  routing T_2_16.sp4_h_r_19 <X> T_2_16.lc_trk_g1_3
 (31 5)  (139 261)  (139 261)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (144 261)  (144 261)  LC_2 Logic Functioning bit
 (37 5)  (145 261)  (145 261)  LC_2 Logic Functioning bit
 (38 5)  (146 261)  (146 261)  LC_2 Logic Functioning bit
 (39 5)  (147 261)  (147 261)  LC_2 Logic Functioning bit
 (40 5)  (148 261)  (148 261)  LC_2 Logic Functioning bit
 (51 5)  (159 261)  (159 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (4 6)  (112 262)  (112 262)  routing T_2_16.sp4_v_b_3 <X> T_2_16.sp4_v_t_38
 (16 6)  (124 262)  (124 262)  routing T_2_16.sp4_v_b_5 <X> T_2_16.lc_trk_g1_5
 (17 6)  (125 262)  (125 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (126 262)  (126 262)  routing T_2_16.sp4_v_b_5 <X> T_2_16.lc_trk_g1_5
 (22 6)  (130 262)  (130 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (134 262)  (134 262)  routing T_2_16.lc_trk_g3_4 <X> T_2_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (135 262)  (135 262)  routing T_2_16.lc_trk_g3_3 <X> T_2_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (136 262)  (136 262)  routing T_2_16.lc_trk_g3_3 <X> T_2_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 262)  (137 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (140 262)  (140 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (141 262)  (141 262)  routing T_2_16.lc_trk_g2_2 <X> T_2_16.wire_logic_cluster/lc_3/in_3
 (40 6)  (148 262)  (148 262)  LC_3 Logic Functioning bit
 (42 6)  (150 262)  (150 262)  LC_3 Logic Functioning bit
 (21 7)  (129 263)  (129 263)  routing T_2_16.sp4_r_v_b_31 <X> T_2_16.lc_trk_g1_7
 (27 7)  (135 263)  (135 263)  routing T_2_16.lc_trk_g3_4 <X> T_2_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (136 263)  (136 263)  routing T_2_16.lc_trk_g3_4 <X> T_2_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (137 263)  (137 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (138 263)  (138 263)  routing T_2_16.lc_trk_g3_3 <X> T_2_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (139 263)  (139 263)  routing T_2_16.lc_trk_g2_2 <X> T_2_16.wire_logic_cluster/lc_3/in_3
 (17 8)  (125 264)  (125 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (126 264)  (126 264)  routing T_2_16.wire_logic_cluster/lc_1/out <X> T_2_16.lc_trk_g2_1
 (22 8)  (130 264)  (130 264)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (132 264)  (132 264)  routing T_2_16.tnr_op_3 <X> T_2_16.lc_trk_g2_3
 (25 8)  (133 264)  (133 264)  routing T_2_16.rgt_op_2 <X> T_2_16.lc_trk_g2_2
 (26 8)  (134 264)  (134 264)  routing T_2_16.lc_trk_g1_7 <X> T_2_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (135 264)  (135 264)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (136 264)  (136 264)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 264)  (137 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (140 264)  (140 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (141 264)  (141 264)  routing T_2_16.lc_trk_g2_3 <X> T_2_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (144 264)  (144 264)  LC_4 Logic Functioning bit
 (37 8)  (145 264)  (145 264)  LC_4 Logic Functioning bit
 (38 8)  (146 264)  (146 264)  LC_4 Logic Functioning bit
 (41 8)  (149 264)  (149 264)  LC_4 Logic Functioning bit
 (43 8)  (151 264)  (151 264)  LC_4 Logic Functioning bit
 (50 8)  (158 264)  (158 264)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (130 265)  (130 265)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (132 265)  (132 265)  routing T_2_16.rgt_op_2 <X> T_2_16.lc_trk_g2_2
 (26 9)  (134 265)  (134 265)  routing T_2_16.lc_trk_g1_7 <X> T_2_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (135 265)  (135 265)  routing T_2_16.lc_trk_g1_7 <X> T_2_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (137 265)  (137 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (138 265)  (138 265)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (139 265)  (139 265)  routing T_2_16.lc_trk_g2_3 <X> T_2_16.wire_logic_cluster/lc_4/in_3
 (37 9)  (145 265)  (145 265)  LC_4 Logic Functioning bit
 (39 9)  (147 265)  (147 265)  LC_4 Logic Functioning bit
 (40 9)  (148 265)  (148 265)  LC_4 Logic Functioning bit
 (42 9)  (150 265)  (150 265)  LC_4 Logic Functioning bit
 (48 9)  (156 265)  (156 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (16 10)  (124 266)  (124 266)  routing T_2_16.sp4_v_b_37 <X> T_2_16.lc_trk_g2_5
 (17 10)  (125 266)  (125 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (126 266)  (126 266)  routing T_2_16.sp4_v_b_37 <X> T_2_16.lc_trk_g2_5
 (26 10)  (134 266)  (134 266)  routing T_2_16.lc_trk_g0_5 <X> T_2_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (135 266)  (135 266)  routing T_2_16.lc_trk_g1_1 <X> T_2_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 266)  (137 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (139 266)  (139 266)  routing T_2_16.lc_trk_g1_5 <X> T_2_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (140 266)  (140 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (142 266)  (142 266)  routing T_2_16.lc_trk_g1_5 <X> T_2_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (144 266)  (144 266)  LC_5 Logic Functioning bit
 (41 10)  (149 266)  (149 266)  LC_5 Logic Functioning bit
 (43 10)  (151 266)  (151 266)  LC_5 Logic Functioning bit
 (50 10)  (158 266)  (158 266)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (126 267)  (126 267)  routing T_2_16.sp4_v_b_37 <X> T_2_16.lc_trk_g2_5
 (29 11)  (137 267)  (137 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (144 267)  (144 267)  LC_5 Logic Functioning bit
 (37 11)  (145 267)  (145 267)  LC_5 Logic Functioning bit
 (39 11)  (147 267)  (147 267)  LC_5 Logic Functioning bit
 (40 11)  (148 267)  (148 267)  LC_5 Logic Functioning bit
 (42 11)  (150 267)  (150 267)  LC_5 Logic Functioning bit
 (8 12)  (116 268)  (116 268)  routing T_2_16.sp4_v_b_4 <X> T_2_16.sp4_h_r_10
 (9 12)  (117 268)  (117 268)  routing T_2_16.sp4_v_b_4 <X> T_2_16.sp4_h_r_10
 (10 12)  (118 268)  (118 268)  routing T_2_16.sp4_v_b_4 <X> T_2_16.sp4_h_r_10
 (15 12)  (123 268)  (123 268)  routing T_2_16.sp4_h_r_25 <X> T_2_16.lc_trk_g3_1
 (16 12)  (124 268)  (124 268)  routing T_2_16.sp4_h_r_25 <X> T_2_16.lc_trk_g3_1
 (17 12)  (125 268)  (125 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (129 268)  (129 268)  routing T_2_16.rgt_op_3 <X> T_2_16.lc_trk_g3_3
 (22 12)  (130 268)  (130 268)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (132 268)  (132 268)  routing T_2_16.rgt_op_3 <X> T_2_16.lc_trk_g3_3
 (28 12)  (136 268)  (136 268)  routing T_2_16.lc_trk_g2_5 <X> T_2_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (137 268)  (137 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (138 268)  (138 268)  routing T_2_16.lc_trk_g2_5 <X> T_2_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (139 268)  (139 268)  routing T_2_16.lc_trk_g3_6 <X> T_2_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (140 268)  (140 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (141 268)  (141 268)  routing T_2_16.lc_trk_g3_6 <X> T_2_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (142 268)  (142 268)  routing T_2_16.lc_trk_g3_6 <X> T_2_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (144 268)  (144 268)  LC_6 Logic Functioning bit
 (37 12)  (145 268)  (145 268)  LC_6 Logic Functioning bit
 (38 12)  (146 268)  (146 268)  LC_6 Logic Functioning bit
 (39 12)  (147 268)  (147 268)  LC_6 Logic Functioning bit
 (43 12)  (151 268)  (151 268)  LC_6 Logic Functioning bit
 (50 12)  (158 268)  (158 268)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (126 269)  (126 269)  routing T_2_16.sp4_h_r_25 <X> T_2_16.lc_trk_g3_1
 (22 13)  (130 269)  (130 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (31 13)  (139 269)  (139 269)  routing T_2_16.lc_trk_g3_6 <X> T_2_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (144 269)  (144 269)  LC_6 Logic Functioning bit
 (37 13)  (145 269)  (145 269)  LC_6 Logic Functioning bit
 (38 13)  (146 269)  (146 269)  LC_6 Logic Functioning bit
 (39 13)  (147 269)  (147 269)  LC_6 Logic Functioning bit
 (43 13)  (151 269)  (151 269)  LC_6 Logic Functioning bit
 (46 13)  (154 269)  (154 269)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (156 269)  (156 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (159 269)  (159 269)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (1 14)  (109 270)  (109 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (112 270)  (112 270)  routing T_2_16.sp4_v_b_1 <X> T_2_16.sp4_v_t_44
 (6 14)  (114 270)  (114 270)  routing T_2_16.sp4_v_b_1 <X> T_2_16.sp4_v_t_44
 (14 14)  (122 270)  (122 270)  routing T_2_16.rgt_op_4 <X> T_2_16.lc_trk_g3_4
 (26 14)  (134 270)  (134 270)  routing T_2_16.lc_trk_g2_5 <X> T_2_16.wire_logic_cluster/lc_7/in_0
 (36 14)  (144 270)  (144 270)  LC_7 Logic Functioning bit
 (37 14)  (145 270)  (145 270)  LC_7 Logic Functioning bit
 (38 14)  (146 270)  (146 270)  LC_7 Logic Functioning bit
 (41 14)  (149 270)  (149 270)  LC_7 Logic Functioning bit
 (42 14)  (150 270)  (150 270)  LC_7 Logic Functioning bit
 (43 14)  (151 270)  (151 270)  LC_7 Logic Functioning bit
 (50 14)  (158 270)  (158 270)  Cascade bit: LH_LC07_inmux02_5

 (1 15)  (109 271)  (109 271)  routing T_2_16.lc_trk_g0_4 <X> T_2_16.wire_logic_cluster/lc_7/s_r
 (15 15)  (123 271)  (123 271)  routing T_2_16.rgt_op_4 <X> T_2_16.lc_trk_g3_4
 (17 15)  (125 271)  (125 271)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (130 271)  (130 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (131 271)  (131 271)  routing T_2_16.sp4_h_r_30 <X> T_2_16.lc_trk_g3_6
 (24 15)  (132 271)  (132 271)  routing T_2_16.sp4_h_r_30 <X> T_2_16.lc_trk_g3_6
 (25 15)  (133 271)  (133 271)  routing T_2_16.sp4_h_r_30 <X> T_2_16.lc_trk_g3_6
 (28 15)  (136 271)  (136 271)  routing T_2_16.lc_trk_g2_5 <X> T_2_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (137 271)  (137 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (144 271)  (144 271)  LC_7 Logic Functioning bit
 (37 15)  (145 271)  (145 271)  LC_7 Logic Functioning bit
 (39 15)  (147 271)  (147 271)  LC_7 Logic Functioning bit
 (40 15)  (148 271)  (148 271)  LC_7 Logic Functioning bit
 (42 15)  (150 271)  (150 271)  LC_7 Logic Functioning bit
 (43 15)  (151 271)  (151 271)  LC_7 Logic Functioning bit
 (46 15)  (154 271)  (154 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_3_16

 (15 0)  (177 256)  (177 256)  routing T_3_16.sp4_v_b_17 <X> T_3_16.lc_trk_g0_1
 (16 0)  (178 256)  (178 256)  routing T_3_16.sp4_v_b_17 <X> T_3_16.lc_trk_g0_1
 (17 0)  (179 256)  (179 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 0)  (184 256)  (184 256)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (186 256)  (186 256)  routing T_3_16.bot_op_3 <X> T_3_16.lc_trk_g0_3
 (26 0)  (188 256)  (188 256)  routing T_3_16.lc_trk_g3_7 <X> T_3_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (189 256)  (189 256)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (190 256)  (190 256)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 256)  (191 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (192 256)  (192 256)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (194 256)  (194 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (196 256)  (196 256)  routing T_3_16.lc_trk_g1_0 <X> T_3_16.wire_logic_cluster/lc_0/in_3
 (37 0)  (199 256)  (199 256)  LC_0 Logic Functioning bit
 (38 0)  (200 256)  (200 256)  LC_0 Logic Functioning bit
 (39 0)  (201 256)  (201 256)  LC_0 Logic Functioning bit
 (41 0)  (203 256)  (203 256)  LC_0 Logic Functioning bit
 (45 0)  (207 256)  (207 256)  LC_0 Logic Functioning bit
 (15 1)  (177 257)  (177 257)  routing T_3_16.bot_op_0 <X> T_3_16.lc_trk_g0_0
 (17 1)  (179 257)  (179 257)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (184 257)  (184 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (187 257)  (187 257)  routing T_3_16.sp4_r_v_b_33 <X> T_3_16.lc_trk_g0_2
 (26 1)  (188 257)  (188 257)  routing T_3_16.lc_trk_g3_7 <X> T_3_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (189 257)  (189 257)  routing T_3_16.lc_trk_g3_7 <X> T_3_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (190 257)  (190 257)  routing T_3_16.lc_trk_g3_7 <X> T_3_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (191 257)  (191 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (192 257)  (192 257)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (194 257)  (194 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (196 257)  (196 257)  routing T_3_16.lc_trk_g1_1 <X> T_3_16.input_2_0
 (36 1)  (198 257)  (198 257)  LC_0 Logic Functioning bit
 (37 1)  (199 257)  (199 257)  LC_0 Logic Functioning bit
 (39 1)  (201 257)  (201 257)  LC_0 Logic Functioning bit
 (43 1)  (205 257)  (205 257)  LC_0 Logic Functioning bit
 (47 1)  (209 257)  (209 257)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (213 257)  (213 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (162 258)  (162 258)  routing T_3_16.glb_netwk_7 <X> T_3_16.wire_logic_cluster/lc_7/clk
 (1 2)  (163 258)  (163 258)  routing T_3_16.glb_netwk_7 <X> T_3_16.wire_logic_cluster/lc_7/clk
 (2 2)  (164 258)  (164 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (176 258)  (176 258)  routing T_3_16.wire_logic_cluster/lc_4/out <X> T_3_16.lc_trk_g0_4
 (26 2)  (188 258)  (188 258)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (189 258)  (189 258)  routing T_3_16.lc_trk_g1_5 <X> T_3_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 258)  (191 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (192 258)  (192 258)  routing T_3_16.lc_trk_g1_5 <X> T_3_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (194 258)  (194 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (195 258)  (195 258)  routing T_3_16.lc_trk_g3_1 <X> T_3_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (196 258)  (196 258)  routing T_3_16.lc_trk_g3_1 <X> T_3_16.wire_logic_cluster/lc_1/in_3
 (37 2)  (199 258)  (199 258)  LC_1 Logic Functioning bit
 (38 2)  (200 258)  (200 258)  LC_1 Logic Functioning bit
 (39 2)  (201 258)  (201 258)  LC_1 Logic Functioning bit
 (41 2)  (203 258)  (203 258)  LC_1 Logic Functioning bit
 (45 2)  (207 258)  (207 258)  LC_1 Logic Functioning bit
 (0 3)  (162 259)  (162 259)  routing T_3_16.glb_netwk_7 <X> T_3_16.wire_logic_cluster/lc_7/clk
 (17 3)  (179 259)  (179 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (184 259)  (184 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (187 259)  (187 259)  routing T_3_16.sp4_r_v_b_30 <X> T_3_16.lc_trk_g0_6
 (26 3)  (188 259)  (188 259)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (189 259)  (189 259)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (190 259)  (190 259)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (191 259)  (191 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (194 259)  (194 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (198 259)  (198 259)  LC_1 Logic Functioning bit
 (37 3)  (199 259)  (199 259)  LC_1 Logic Functioning bit
 (38 3)  (200 259)  (200 259)  LC_1 Logic Functioning bit
 (42 3)  (204 259)  (204 259)  LC_1 Logic Functioning bit
 (14 4)  (176 260)  (176 260)  routing T_3_16.wire_logic_cluster/lc_0/out <X> T_3_16.lc_trk_g1_0
 (17 4)  (179 260)  (179 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (25 4)  (187 260)  (187 260)  routing T_3_16.wire_logic_cluster/lc_2/out <X> T_3_16.lc_trk_g1_2
 (26 4)  (188 260)  (188 260)  routing T_3_16.lc_trk_g3_5 <X> T_3_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (189 260)  (189 260)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (190 260)  (190 260)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 260)  (191 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (192 260)  (192 260)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (194 260)  (194 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (196 260)  (196 260)  routing T_3_16.lc_trk_g1_2 <X> T_3_16.wire_logic_cluster/lc_2/in_3
 (37 4)  (199 260)  (199 260)  LC_2 Logic Functioning bit
 (38 4)  (200 260)  (200 260)  LC_2 Logic Functioning bit
 (39 4)  (201 260)  (201 260)  LC_2 Logic Functioning bit
 (41 4)  (203 260)  (203 260)  LC_2 Logic Functioning bit
 (45 4)  (207 260)  (207 260)  LC_2 Logic Functioning bit
 (17 5)  (179 261)  (179 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (180 261)  (180 261)  routing T_3_16.sp4_r_v_b_25 <X> T_3_16.lc_trk_g1_1
 (22 5)  (184 261)  (184 261)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (189 261)  (189 261)  routing T_3_16.lc_trk_g3_5 <X> T_3_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (190 261)  (190 261)  routing T_3_16.lc_trk_g3_5 <X> T_3_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (191 261)  (191 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (192 261)  (192 261)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (193 261)  (193 261)  routing T_3_16.lc_trk_g1_2 <X> T_3_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (194 261)  (194 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (195 261)  (195 261)  routing T_3_16.lc_trk_g2_0 <X> T_3_16.input_2_2
 (36 5)  (198 261)  (198 261)  LC_2 Logic Functioning bit
 (37 5)  (199 261)  (199 261)  LC_2 Logic Functioning bit
 (39 5)  (201 261)  (201 261)  LC_2 Logic Functioning bit
 (43 5)  (205 261)  (205 261)  LC_2 Logic Functioning bit
 (12 6)  (174 262)  (174 262)  routing T_3_16.sp4_v_b_5 <X> T_3_16.sp4_h_l_40
 (16 6)  (178 262)  (178 262)  routing T_3_16.sp4_v_b_13 <X> T_3_16.lc_trk_g1_5
 (17 6)  (179 262)  (179 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (180 262)  (180 262)  routing T_3_16.sp4_v_b_13 <X> T_3_16.lc_trk_g1_5
 (26 6)  (188 262)  (188 262)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.wire_logic_cluster/lc_3/in_0
 (29 6)  (191 262)  (191 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (194 262)  (194 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (199 262)  (199 262)  LC_3 Logic Functioning bit
 (41 6)  (203 262)  (203 262)  LC_3 Logic Functioning bit
 (42 6)  (204 262)  (204 262)  LC_3 Logic Functioning bit
 (43 6)  (205 262)  (205 262)  LC_3 Logic Functioning bit
 (45 6)  (207 262)  (207 262)  LC_3 Logic Functioning bit
 (18 7)  (180 263)  (180 263)  routing T_3_16.sp4_v_b_13 <X> T_3_16.lc_trk_g1_5
 (22 7)  (184 263)  (184 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (185 263)  (185 263)  routing T_3_16.sp4_h_r_6 <X> T_3_16.lc_trk_g1_6
 (24 7)  (186 263)  (186 263)  routing T_3_16.sp4_h_r_6 <X> T_3_16.lc_trk_g1_6
 (25 7)  (187 263)  (187 263)  routing T_3_16.sp4_h_r_6 <X> T_3_16.lc_trk_g1_6
 (26 7)  (188 263)  (188 263)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (189 263)  (189 263)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (190 263)  (190 263)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (191 263)  (191 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (193 263)  (193 263)  routing T_3_16.lc_trk_g0_2 <X> T_3_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (194 263)  (194 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (195 263)  (195 263)  routing T_3_16.lc_trk_g2_3 <X> T_3_16.input_2_3
 (35 7)  (197 263)  (197 263)  routing T_3_16.lc_trk_g2_3 <X> T_3_16.input_2_3
 (36 7)  (198 263)  (198 263)  LC_3 Logic Functioning bit
 (37 7)  (199 263)  (199 263)  LC_3 Logic Functioning bit
 (39 7)  (201 263)  (201 263)  LC_3 Logic Functioning bit
 (43 7)  (205 263)  (205 263)  LC_3 Logic Functioning bit
 (4 8)  (166 264)  (166 264)  routing T_3_16.sp4_h_l_37 <X> T_3_16.sp4_v_b_6
 (6 8)  (168 264)  (168 264)  routing T_3_16.sp4_h_l_37 <X> T_3_16.sp4_v_b_6
 (21 8)  (183 264)  (183 264)  routing T_3_16.wire_logic_cluster/lc_3/out <X> T_3_16.lc_trk_g2_3
 (22 8)  (184 264)  (184 264)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (27 8)  (189 264)  (189 264)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (190 264)  (190 264)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (191 264)  (191 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (192 264)  (192 264)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (194 264)  (194 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (197 264)  (197 264)  routing T_3_16.lc_trk_g0_4 <X> T_3_16.input_2_4
 (37 8)  (199 264)  (199 264)  LC_4 Logic Functioning bit
 (41 8)  (203 264)  (203 264)  LC_4 Logic Functioning bit
 (42 8)  (204 264)  (204 264)  LC_4 Logic Functioning bit
 (43 8)  (205 264)  (205 264)  LC_4 Logic Functioning bit
 (45 8)  (207 264)  (207 264)  LC_4 Logic Functioning bit
 (5 9)  (167 265)  (167 265)  routing T_3_16.sp4_h_l_37 <X> T_3_16.sp4_v_b_6
 (16 9)  (178 265)  (178 265)  routing T_3_16.sp12_v_b_8 <X> T_3_16.lc_trk_g2_0
 (17 9)  (179 265)  (179 265)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (26 9)  (188 265)  (188 265)  routing T_3_16.lc_trk_g3_3 <X> T_3_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (189 265)  (189 265)  routing T_3_16.lc_trk_g3_3 <X> T_3_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (190 265)  (190 265)  routing T_3_16.lc_trk_g3_3 <X> T_3_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (191 265)  (191 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (192 265)  (192 265)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (193 265)  (193 265)  routing T_3_16.lc_trk_g0_3 <X> T_3_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (194 265)  (194 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (198 265)  (198 265)  LC_4 Logic Functioning bit
 (37 9)  (199 265)  (199 265)  LC_4 Logic Functioning bit
 (38 9)  (200 265)  (200 265)  LC_4 Logic Functioning bit
 (42 9)  (204 265)  (204 265)  LC_4 Logic Functioning bit
 (17 10)  (179 266)  (179 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (188 266)  (188 266)  routing T_3_16.lc_trk_g3_4 <X> T_3_16.wire_logic_cluster/lc_5/in_0
 (32 10)  (194 266)  (194 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (198 266)  (198 266)  LC_5 Logic Functioning bit
 (38 10)  (200 266)  (200 266)  LC_5 Logic Functioning bit
 (4 11)  (166 267)  (166 267)  routing T_3_16.sp4_v_b_1 <X> T_3_16.sp4_h_l_43
 (16 11)  (178 267)  (178 267)  routing T_3_16.sp12_v_b_12 <X> T_3_16.lc_trk_g2_4
 (17 11)  (179 267)  (179 267)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (18 11)  (180 267)  (180 267)  routing T_3_16.sp4_r_v_b_37 <X> T_3_16.lc_trk_g2_5
 (22 11)  (184 267)  (184 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (189 267)  (189 267)  routing T_3_16.lc_trk_g3_4 <X> T_3_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (190 267)  (190 267)  routing T_3_16.lc_trk_g3_4 <X> T_3_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (191 267)  (191 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (193 267)  (193 267)  routing T_3_16.lc_trk_g0_2 <X> T_3_16.wire_logic_cluster/lc_5/in_3
 (37 11)  (199 267)  (199 267)  LC_5 Logic Functioning bit
 (39 11)  (201 267)  (201 267)  LC_5 Logic Functioning bit
 (53 11)  (215 267)  (215 267)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (8 12)  (170 268)  (170 268)  routing T_3_16.sp4_v_b_4 <X> T_3_16.sp4_h_r_10
 (9 12)  (171 268)  (171 268)  routing T_3_16.sp4_v_b_4 <X> T_3_16.sp4_h_r_10
 (10 12)  (172 268)  (172 268)  routing T_3_16.sp4_v_b_4 <X> T_3_16.sp4_h_r_10
 (17 12)  (179 268)  (179 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (180 268)  (180 268)  routing T_3_16.wire_logic_cluster/lc_1/out <X> T_3_16.lc_trk_g3_1
 (22 12)  (184 268)  (184 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (188 268)  (188 268)  routing T_3_16.lc_trk_g0_6 <X> T_3_16.wire_logic_cluster/lc_6/in_0
 (28 12)  (190 268)  (190 268)  routing T_3_16.lc_trk_g2_5 <X> T_3_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (191 268)  (191 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (192 268)  (192 268)  routing T_3_16.lc_trk_g2_5 <X> T_3_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (193 268)  (193 268)  routing T_3_16.lc_trk_g1_6 <X> T_3_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (194 268)  (194 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (196 268)  (196 268)  routing T_3_16.lc_trk_g1_6 <X> T_3_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (198 268)  (198 268)  LC_6 Logic Functioning bit
 (38 12)  (200 268)  (200 268)  LC_6 Logic Functioning bit
 (26 13)  (188 269)  (188 269)  routing T_3_16.lc_trk_g0_6 <X> T_3_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (191 269)  (191 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (193 269)  (193 269)  routing T_3_16.lc_trk_g1_6 <X> T_3_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (198 269)  (198 269)  LC_6 Logic Functioning bit
 (37 13)  (199 269)  (199 269)  LC_6 Logic Functioning bit
 (38 13)  (200 269)  (200 269)  LC_6 Logic Functioning bit
 (39 13)  (201 269)  (201 269)  LC_6 Logic Functioning bit
 (52 13)  (214 269)  (214 269)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (162 270)  (162 270)  routing T_3_16.glb_netwk_6 <X> T_3_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (163 270)  (163 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (3 14)  (165 270)  (165 270)  routing T_3_16.sp12_h_r_1 <X> T_3_16.sp12_v_t_22
 (11 14)  (173 270)  (173 270)  routing T_3_16.sp4_v_b_3 <X> T_3_16.sp4_v_t_46
 (13 14)  (175 270)  (175 270)  routing T_3_16.sp4_v_b_3 <X> T_3_16.sp4_v_t_46
 (14 14)  (176 270)  (176 270)  routing T_3_16.sp12_v_t_3 <X> T_3_16.lc_trk_g3_4
 (17 14)  (179 270)  (179 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (183 270)  (183 270)  routing T_3_16.sp4_h_r_39 <X> T_3_16.lc_trk_g3_7
 (22 14)  (184 270)  (184 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (185 270)  (185 270)  routing T_3_16.sp4_h_r_39 <X> T_3_16.lc_trk_g3_7
 (24 14)  (186 270)  (186 270)  routing T_3_16.sp4_h_r_39 <X> T_3_16.lc_trk_g3_7
 (26 14)  (188 270)  (188 270)  routing T_3_16.lc_trk_g2_5 <X> T_3_16.wire_logic_cluster/lc_7/in_0
 (28 14)  (190 270)  (190 270)  routing T_3_16.lc_trk_g2_6 <X> T_3_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (191 270)  (191 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (192 270)  (192 270)  routing T_3_16.lc_trk_g2_6 <X> T_3_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (193 270)  (193 270)  routing T_3_16.lc_trk_g2_4 <X> T_3_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (194 270)  (194 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (195 270)  (195 270)  routing T_3_16.lc_trk_g2_4 <X> T_3_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (198 270)  (198 270)  LC_7 Logic Functioning bit
 (37 14)  (199 270)  (199 270)  LC_7 Logic Functioning bit
 (38 14)  (200 270)  (200 270)  LC_7 Logic Functioning bit
 (39 14)  (201 270)  (201 270)  LC_7 Logic Functioning bit
 (41 14)  (203 270)  (203 270)  LC_7 Logic Functioning bit
 (43 14)  (205 270)  (205 270)  LC_7 Logic Functioning bit
 (0 15)  (162 271)  (162 271)  routing T_3_16.glb_netwk_6 <X> T_3_16.wire_logic_cluster/lc_7/s_r
 (3 15)  (165 271)  (165 271)  routing T_3_16.sp12_h_r_1 <X> T_3_16.sp12_v_t_22
 (14 15)  (176 271)  (176 271)  routing T_3_16.sp12_v_t_3 <X> T_3_16.lc_trk_g3_4
 (15 15)  (177 271)  (177 271)  routing T_3_16.sp12_v_t_3 <X> T_3_16.lc_trk_g3_4
 (17 15)  (179 271)  (179 271)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (22 15)  (184 271)  (184 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (28 15)  (190 271)  (190 271)  routing T_3_16.lc_trk_g2_5 <X> T_3_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (191 271)  (191 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (192 271)  (192 271)  routing T_3_16.lc_trk_g2_6 <X> T_3_16.wire_logic_cluster/lc_7/in_1
 (36 15)  (198 271)  (198 271)  LC_7 Logic Functioning bit
 (38 15)  (200 271)  (200 271)  LC_7 Logic Functioning bit
 (51 15)  (213 271)  (213 271)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_4_16

 (27 0)  (243 256)  (243 256)  routing T_4_16.lc_trk_g1_2 <X> T_4_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 256)  (245 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (35 0)  (251 256)  (251 256)  routing T_4_16.lc_trk_g2_4 <X> T_4_16.input_2_0
 (44 0)  (260 256)  (260 256)  LC_0 Logic Functioning bit
 (22 1)  (238 257)  (238 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (30 1)  (246 257)  (246 257)  routing T_4_16.lc_trk_g1_2 <X> T_4_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (248 257)  (248 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (249 257)  (249 257)  routing T_4_16.lc_trk_g2_4 <X> T_4_16.input_2_0
 (0 2)  (216 258)  (216 258)  routing T_4_16.glb_netwk_7 <X> T_4_16.wire_logic_cluster/lc_7/clk
 (1 2)  (217 258)  (217 258)  routing T_4_16.glb_netwk_7 <X> T_4_16.wire_logic_cluster/lc_7/clk
 (2 2)  (218 258)  (218 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (9 2)  (225 258)  (225 258)  routing T_4_16.sp4_v_b_1 <X> T_4_16.sp4_h_l_36
 (29 2)  (245 258)  (245 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (248 258)  (248 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (251 258)  (251 258)  routing T_4_16.lc_trk_g3_4 <X> T_4_16.input_2_1
 (36 2)  (252 258)  (252 258)  LC_1 Logic Functioning bit
 (39 2)  (255 258)  (255 258)  LC_1 Logic Functioning bit
 (41 2)  (257 258)  (257 258)  LC_1 Logic Functioning bit
 (42 2)  (258 258)  (258 258)  LC_1 Logic Functioning bit
 (44 2)  (260 258)  (260 258)  LC_1 Logic Functioning bit
 (45 2)  (261 258)  (261 258)  LC_1 Logic Functioning bit
 (52 2)  (268 258)  (268 258)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (216 259)  (216 259)  routing T_4_16.glb_netwk_7 <X> T_4_16.wire_logic_cluster/lc_7/clk
 (13 3)  (229 259)  (229 259)  routing T_4_16.sp4_v_b_9 <X> T_4_16.sp4_h_l_39
 (30 3)  (246 259)  (246 259)  routing T_4_16.lc_trk_g0_2 <X> T_4_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (248 259)  (248 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (249 259)  (249 259)  routing T_4_16.lc_trk_g3_4 <X> T_4_16.input_2_1
 (34 3)  (250 259)  (250 259)  routing T_4_16.lc_trk_g3_4 <X> T_4_16.input_2_1
 (36 3)  (252 259)  (252 259)  LC_1 Logic Functioning bit
 (39 3)  (255 259)  (255 259)  LC_1 Logic Functioning bit
 (41 3)  (257 259)  (257 259)  LC_1 Logic Functioning bit
 (42 3)  (258 259)  (258 259)  LC_1 Logic Functioning bit
 (1 4)  (217 260)  (217 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (27 4)  (243 260)  (243 260)  routing T_4_16.lc_trk_g1_4 <X> T_4_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 260)  (245 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (246 260)  (246 260)  routing T_4_16.lc_trk_g1_4 <X> T_4_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (248 260)  (248 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (252 260)  (252 260)  LC_2 Logic Functioning bit
 (39 4)  (255 260)  (255 260)  LC_2 Logic Functioning bit
 (41 4)  (257 260)  (257 260)  LC_2 Logic Functioning bit
 (42 4)  (258 260)  (258 260)  LC_2 Logic Functioning bit
 (44 4)  (260 260)  (260 260)  LC_2 Logic Functioning bit
 (45 4)  (261 260)  (261 260)  LC_2 Logic Functioning bit
 (22 5)  (238 261)  (238 261)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (240 261)  (240 261)  routing T_4_16.bot_op_2 <X> T_4_16.lc_trk_g1_2
 (32 5)  (248 261)  (248 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (251 261)  (251 261)  routing T_4_16.lc_trk_g0_2 <X> T_4_16.input_2_2
 (36 5)  (252 261)  (252 261)  LC_2 Logic Functioning bit
 (39 5)  (255 261)  (255 261)  LC_2 Logic Functioning bit
 (41 5)  (257 261)  (257 261)  LC_2 Logic Functioning bit
 (42 5)  (258 261)  (258 261)  LC_2 Logic Functioning bit
 (51 5)  (267 261)  (267 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (13 6)  (229 262)  (229 262)  routing T_4_16.sp4_h_r_5 <X> T_4_16.sp4_v_t_40
 (21 6)  (237 262)  (237 262)  routing T_4_16.sp4_h_l_10 <X> T_4_16.lc_trk_g1_7
 (22 6)  (238 262)  (238 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (239 262)  (239 262)  routing T_4_16.sp4_h_l_10 <X> T_4_16.lc_trk_g1_7
 (24 6)  (240 262)  (240 262)  routing T_4_16.sp4_h_l_10 <X> T_4_16.lc_trk_g1_7
 (28 6)  (244 262)  (244 262)  routing T_4_16.lc_trk_g2_0 <X> T_4_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (245 262)  (245 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (248 262)  (248 262)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (251 262)  (251 262)  routing T_4_16.lc_trk_g1_4 <X> T_4_16.input_2_3
 (36 6)  (252 262)  (252 262)  LC_3 Logic Functioning bit
 (39 6)  (255 262)  (255 262)  LC_3 Logic Functioning bit
 (41 6)  (257 262)  (257 262)  LC_3 Logic Functioning bit
 (42 6)  (258 262)  (258 262)  LC_3 Logic Functioning bit
 (44 6)  (260 262)  (260 262)  LC_3 Logic Functioning bit
 (45 6)  (261 262)  (261 262)  LC_3 Logic Functioning bit
 (12 7)  (228 263)  (228 263)  routing T_4_16.sp4_h_r_5 <X> T_4_16.sp4_v_t_40
 (14 7)  (230 263)  (230 263)  routing T_4_16.sp4_r_v_b_28 <X> T_4_16.lc_trk_g1_4
 (17 7)  (233 263)  (233 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (21 7)  (237 263)  (237 263)  routing T_4_16.sp4_h_l_10 <X> T_4_16.lc_trk_g1_7
 (32 7)  (248 263)  (248 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (250 263)  (250 263)  routing T_4_16.lc_trk_g1_4 <X> T_4_16.input_2_3
 (36 7)  (252 263)  (252 263)  LC_3 Logic Functioning bit
 (39 7)  (255 263)  (255 263)  LC_3 Logic Functioning bit
 (41 7)  (257 263)  (257 263)  LC_3 Logic Functioning bit
 (42 7)  (258 263)  (258 263)  LC_3 Logic Functioning bit
 (51 7)  (267 263)  (267 263)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (230 264)  (230 264)  routing T_4_16.sp4_v_b_24 <X> T_4_16.lc_trk_g2_0
 (25 8)  (241 264)  (241 264)  routing T_4_16.sp4_h_r_34 <X> T_4_16.lc_trk_g2_2
 (27 8)  (243 264)  (243 264)  routing T_4_16.lc_trk_g3_2 <X> T_4_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (244 264)  (244 264)  routing T_4_16.lc_trk_g3_2 <X> T_4_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 264)  (245 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (248 264)  (248 264)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (252 264)  (252 264)  LC_4 Logic Functioning bit
 (39 8)  (255 264)  (255 264)  LC_4 Logic Functioning bit
 (41 8)  (257 264)  (257 264)  LC_4 Logic Functioning bit
 (42 8)  (258 264)  (258 264)  LC_4 Logic Functioning bit
 (44 8)  (260 264)  (260 264)  LC_4 Logic Functioning bit
 (45 8)  (261 264)  (261 264)  LC_4 Logic Functioning bit
 (51 8)  (267 264)  (267 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (16 9)  (232 265)  (232 265)  routing T_4_16.sp4_v_b_24 <X> T_4_16.lc_trk_g2_0
 (17 9)  (233 265)  (233 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (238 265)  (238 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (239 265)  (239 265)  routing T_4_16.sp4_h_r_34 <X> T_4_16.lc_trk_g2_2
 (24 9)  (240 265)  (240 265)  routing T_4_16.sp4_h_r_34 <X> T_4_16.lc_trk_g2_2
 (30 9)  (246 265)  (246 265)  routing T_4_16.lc_trk_g3_2 <X> T_4_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (248 265)  (248 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (249 265)  (249 265)  routing T_4_16.lc_trk_g2_0 <X> T_4_16.input_2_4
 (36 9)  (252 265)  (252 265)  LC_4 Logic Functioning bit
 (39 9)  (255 265)  (255 265)  LC_4 Logic Functioning bit
 (41 9)  (257 265)  (257 265)  LC_4 Logic Functioning bit
 (42 9)  (258 265)  (258 265)  LC_4 Logic Functioning bit
 (53 9)  (269 265)  (269 265)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (28 10)  (244 266)  (244 266)  routing T_4_16.lc_trk_g2_2 <X> T_4_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 266)  (245 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (248 266)  (248 266)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (252 266)  (252 266)  LC_5 Logic Functioning bit
 (39 10)  (255 266)  (255 266)  LC_5 Logic Functioning bit
 (41 10)  (257 266)  (257 266)  LC_5 Logic Functioning bit
 (42 10)  (258 266)  (258 266)  LC_5 Logic Functioning bit
 (44 10)  (260 266)  (260 266)  LC_5 Logic Functioning bit
 (45 10)  (261 266)  (261 266)  LC_5 Logic Functioning bit
 (47 10)  (263 266)  (263 266)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (4 11)  (220 267)  (220 267)  routing T_4_16.sp4_h_r_10 <X> T_4_16.sp4_h_l_43
 (6 11)  (222 267)  (222 267)  routing T_4_16.sp4_h_r_10 <X> T_4_16.sp4_h_l_43
 (14 11)  (230 267)  (230 267)  routing T_4_16.sp4_h_l_17 <X> T_4_16.lc_trk_g2_4
 (15 11)  (231 267)  (231 267)  routing T_4_16.sp4_h_l_17 <X> T_4_16.lc_trk_g2_4
 (16 11)  (232 267)  (232 267)  routing T_4_16.sp4_h_l_17 <X> T_4_16.lc_trk_g2_4
 (17 11)  (233 267)  (233 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (30 11)  (246 267)  (246 267)  routing T_4_16.lc_trk_g2_2 <X> T_4_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (248 267)  (248 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (249 267)  (249 267)  routing T_4_16.lc_trk_g3_2 <X> T_4_16.input_2_5
 (34 11)  (250 267)  (250 267)  routing T_4_16.lc_trk_g3_2 <X> T_4_16.input_2_5
 (35 11)  (251 267)  (251 267)  routing T_4_16.lc_trk_g3_2 <X> T_4_16.input_2_5
 (36 11)  (252 267)  (252 267)  LC_5 Logic Functioning bit
 (39 11)  (255 267)  (255 267)  LC_5 Logic Functioning bit
 (41 11)  (257 267)  (257 267)  LC_5 Logic Functioning bit
 (42 11)  (258 267)  (258 267)  LC_5 Logic Functioning bit
 (53 11)  (269 267)  (269 267)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (4 12)  (220 268)  (220 268)  routing T_4_16.sp4_h_l_44 <X> T_4_16.sp4_v_b_9
 (27 12)  (243 268)  (243 268)  routing T_4_16.lc_trk_g3_0 <X> T_4_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (244 268)  (244 268)  routing T_4_16.lc_trk_g3_0 <X> T_4_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (245 268)  (245 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (248 268)  (248 268)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (252 268)  (252 268)  LC_6 Logic Functioning bit
 (39 12)  (255 268)  (255 268)  LC_6 Logic Functioning bit
 (41 12)  (257 268)  (257 268)  LC_6 Logic Functioning bit
 (42 12)  (258 268)  (258 268)  LC_6 Logic Functioning bit
 (44 12)  (260 268)  (260 268)  LC_6 Logic Functioning bit
 (45 12)  (261 268)  (261 268)  LC_6 Logic Functioning bit
 (51 12)  (267 268)  (267 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (268 268)  (268 268)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (5 13)  (221 269)  (221 269)  routing T_4_16.sp4_h_l_44 <X> T_4_16.sp4_v_b_9
 (14 13)  (230 269)  (230 269)  routing T_4_16.sp4_h_r_24 <X> T_4_16.lc_trk_g3_0
 (15 13)  (231 269)  (231 269)  routing T_4_16.sp4_h_r_24 <X> T_4_16.lc_trk_g3_0
 (16 13)  (232 269)  (232 269)  routing T_4_16.sp4_h_r_24 <X> T_4_16.lc_trk_g3_0
 (17 13)  (233 269)  (233 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (238 269)  (238 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (239 269)  (239 269)  routing T_4_16.sp4_h_l_15 <X> T_4_16.lc_trk_g3_2
 (24 13)  (240 269)  (240 269)  routing T_4_16.sp4_h_l_15 <X> T_4_16.lc_trk_g3_2
 (25 13)  (241 269)  (241 269)  routing T_4_16.sp4_h_l_15 <X> T_4_16.lc_trk_g3_2
 (32 13)  (248 269)  (248 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (249 269)  (249 269)  routing T_4_16.lc_trk_g2_2 <X> T_4_16.input_2_6
 (35 13)  (251 269)  (251 269)  routing T_4_16.lc_trk_g2_2 <X> T_4_16.input_2_6
 (36 13)  (252 269)  (252 269)  LC_6 Logic Functioning bit
 (39 13)  (255 269)  (255 269)  LC_6 Logic Functioning bit
 (41 13)  (257 269)  (257 269)  LC_6 Logic Functioning bit
 (42 13)  (258 269)  (258 269)  LC_6 Logic Functioning bit
 (0 14)  (216 270)  (216 270)  routing T_4_16.glb_netwk_6 <X> T_4_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (217 270)  (217 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (27 14)  (243 270)  (243 270)  routing T_4_16.lc_trk_g1_7 <X> T_4_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 270)  (245 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (246 270)  (246 270)  routing T_4_16.lc_trk_g1_7 <X> T_4_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (248 270)  (248 270)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (252 270)  (252 270)  LC_7 Logic Functioning bit
 (39 14)  (255 270)  (255 270)  LC_7 Logic Functioning bit
 (41 14)  (257 270)  (257 270)  LC_7 Logic Functioning bit
 (42 14)  (258 270)  (258 270)  LC_7 Logic Functioning bit
 (44 14)  (260 270)  (260 270)  LC_7 Logic Functioning bit
 (45 14)  (261 270)  (261 270)  LC_7 Logic Functioning bit
 (51 14)  (267 270)  (267 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (268 270)  (268 270)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (216 271)  (216 271)  routing T_4_16.glb_netwk_6 <X> T_4_16.wire_logic_cluster/lc_7/s_r
 (8 15)  (224 271)  (224 271)  routing T_4_16.sp4_h_r_10 <X> T_4_16.sp4_v_t_47
 (9 15)  (225 271)  (225 271)  routing T_4_16.sp4_h_r_10 <X> T_4_16.sp4_v_t_47
 (14 15)  (230 271)  (230 271)  routing T_4_16.sp4_h_l_17 <X> T_4_16.lc_trk_g3_4
 (15 15)  (231 271)  (231 271)  routing T_4_16.sp4_h_l_17 <X> T_4_16.lc_trk_g3_4
 (16 15)  (232 271)  (232 271)  routing T_4_16.sp4_h_l_17 <X> T_4_16.lc_trk_g3_4
 (17 15)  (233 271)  (233 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (30 15)  (246 271)  (246 271)  routing T_4_16.lc_trk_g1_7 <X> T_4_16.wire_logic_cluster/lc_7/in_1
 (32 15)  (248 271)  (248 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (249 271)  (249 271)  routing T_4_16.lc_trk_g3_0 <X> T_4_16.input_2_7
 (34 15)  (250 271)  (250 271)  routing T_4_16.lc_trk_g3_0 <X> T_4_16.input_2_7
 (36 15)  (252 271)  (252 271)  LC_7 Logic Functioning bit
 (39 15)  (255 271)  (255 271)  LC_7 Logic Functioning bit
 (41 15)  (257 271)  (257 271)  LC_7 Logic Functioning bit
 (42 15)  (258 271)  (258 271)  LC_7 Logic Functioning bit


LogicTile_5_16

 (14 0)  (284 256)  (284 256)  routing T_5_16.wire_logic_cluster/lc_0/out <X> T_5_16.lc_trk_g0_0
 (27 0)  (297 256)  (297 256)  routing T_5_16.lc_trk_g1_2 <X> T_5_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (299 256)  (299 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (302 256)  (302 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (303 256)  (303 256)  routing T_5_16.lc_trk_g3_0 <X> T_5_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (304 256)  (304 256)  routing T_5_16.lc_trk_g3_0 <X> T_5_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (305 256)  (305 256)  routing T_5_16.lc_trk_g1_5 <X> T_5_16.input_2_0
 (36 0)  (306 256)  (306 256)  LC_0 Logic Functioning bit
 (37 0)  (307 256)  (307 256)  LC_0 Logic Functioning bit
 (38 0)  (308 256)  (308 256)  LC_0 Logic Functioning bit
 (41 0)  (311 256)  (311 256)  LC_0 Logic Functioning bit
 (42 0)  (312 256)  (312 256)  LC_0 Logic Functioning bit
 (43 0)  (313 256)  (313 256)  LC_0 Logic Functioning bit
 (45 0)  (315 256)  (315 256)  LC_0 Logic Functioning bit
 (47 0)  (317 256)  (317 256)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (322 256)  (322 256)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (5 1)  (275 257)  (275 257)  routing T_5_16.sp4_h_r_0 <X> T_5_16.sp4_v_b_0
 (17 1)  (287 257)  (287 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (292 257)  (292 257)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (294 257)  (294 257)  routing T_5_16.top_op_2 <X> T_5_16.lc_trk_g0_2
 (25 1)  (295 257)  (295 257)  routing T_5_16.top_op_2 <X> T_5_16.lc_trk_g0_2
 (29 1)  (299 257)  (299 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (300 257)  (300 257)  routing T_5_16.lc_trk_g1_2 <X> T_5_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (302 257)  (302 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (304 257)  (304 257)  routing T_5_16.lc_trk_g1_5 <X> T_5_16.input_2_0
 (36 1)  (306 257)  (306 257)  LC_0 Logic Functioning bit
 (37 1)  (307 257)  (307 257)  LC_0 Logic Functioning bit
 (38 1)  (308 257)  (308 257)  LC_0 Logic Functioning bit
 (42 1)  (312 257)  (312 257)  LC_0 Logic Functioning bit
 (0 2)  (270 258)  (270 258)  routing T_5_16.glb_netwk_7 <X> T_5_16.wire_logic_cluster/lc_7/clk
 (1 2)  (271 258)  (271 258)  routing T_5_16.glb_netwk_7 <X> T_5_16.wire_logic_cluster/lc_7/clk
 (2 2)  (272 258)  (272 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (270 259)  (270 259)  routing T_5_16.glb_netwk_7 <X> T_5_16.wire_logic_cluster/lc_7/clk
 (25 4)  (295 260)  (295 260)  routing T_5_16.sp4_h_l_7 <X> T_5_16.lc_trk_g1_2
 (22 5)  (292 261)  (292 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (293 261)  (293 261)  routing T_5_16.sp4_h_l_7 <X> T_5_16.lc_trk_g1_2
 (24 5)  (294 261)  (294 261)  routing T_5_16.sp4_h_l_7 <X> T_5_16.lc_trk_g1_2
 (25 5)  (295 261)  (295 261)  routing T_5_16.sp4_h_l_7 <X> T_5_16.lc_trk_g1_2
 (8 6)  (278 262)  (278 262)  routing T_5_16.sp4_v_t_47 <X> T_5_16.sp4_h_l_41
 (9 6)  (279 262)  (279 262)  routing T_5_16.sp4_v_t_47 <X> T_5_16.sp4_h_l_41
 (10 6)  (280 262)  (280 262)  routing T_5_16.sp4_v_t_47 <X> T_5_16.sp4_h_l_41
 (16 6)  (286 262)  (286 262)  routing T_5_16.sp12_h_r_13 <X> T_5_16.lc_trk_g1_5
 (17 6)  (287 262)  (287 262)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (21 6)  (291 262)  (291 262)  routing T_5_16.sp4_v_b_15 <X> T_5_16.lc_trk_g1_7
 (22 6)  (292 262)  (292 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (293 262)  (293 262)  routing T_5_16.sp4_v_b_15 <X> T_5_16.lc_trk_g1_7
 (15 7)  (285 263)  (285 263)  routing T_5_16.sp4_v_t_9 <X> T_5_16.lc_trk_g1_4
 (16 7)  (286 263)  (286 263)  routing T_5_16.sp4_v_t_9 <X> T_5_16.lc_trk_g1_4
 (17 7)  (287 263)  (287 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (21 7)  (291 263)  (291 263)  routing T_5_16.sp4_v_b_15 <X> T_5_16.lc_trk_g1_7
 (22 7)  (292 263)  (292 263)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (294 263)  (294 263)  routing T_5_16.bot_op_6 <X> T_5_16.lc_trk_g1_6
 (4 10)  (274 266)  (274 266)  routing T_5_16.sp4_h_r_0 <X> T_5_16.sp4_v_t_43
 (6 10)  (276 266)  (276 266)  routing T_5_16.sp4_h_r_0 <X> T_5_16.sp4_v_t_43
 (13 10)  (283 266)  (283 266)  routing T_5_16.sp4_v_b_8 <X> T_5_16.sp4_v_t_45
 (17 10)  (287 266)  (287 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (288 266)  (288 266)  routing T_5_16.wire_logic_cluster/lc_5/out <X> T_5_16.lc_trk_g2_5
 (26 10)  (296 266)  (296 266)  routing T_5_16.lc_trk_g2_5 <X> T_5_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (297 266)  (297 266)  routing T_5_16.lc_trk_g1_7 <X> T_5_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (299 266)  (299 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (300 266)  (300 266)  routing T_5_16.lc_trk_g1_7 <X> T_5_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (302 266)  (302 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (305 266)  (305 266)  routing T_5_16.lc_trk_g1_6 <X> T_5_16.input_2_5
 (40 10)  (310 266)  (310 266)  LC_5 Logic Functioning bit
 (41 10)  (311 266)  (311 266)  LC_5 Logic Functioning bit
 (45 10)  (315 266)  (315 266)  LC_5 Logic Functioning bit
 (5 11)  (275 267)  (275 267)  routing T_5_16.sp4_h_r_0 <X> T_5_16.sp4_v_t_43
 (22 11)  (292 267)  (292 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (295 267)  (295 267)  routing T_5_16.sp4_r_v_b_38 <X> T_5_16.lc_trk_g2_6
 (28 11)  (298 267)  (298 267)  routing T_5_16.lc_trk_g2_5 <X> T_5_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (299 267)  (299 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (300 267)  (300 267)  routing T_5_16.lc_trk_g1_7 <X> T_5_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (301 267)  (301 267)  routing T_5_16.lc_trk_g0_2 <X> T_5_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (302 267)  (302 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (304 267)  (304 267)  routing T_5_16.lc_trk_g1_6 <X> T_5_16.input_2_5
 (35 11)  (305 267)  (305 267)  routing T_5_16.lc_trk_g1_6 <X> T_5_16.input_2_5
 (40 11)  (310 267)  (310 267)  LC_5 Logic Functioning bit
 (44 11)  (314 267)  (314 267)  LC_5 Logic Functioning bit
 (26 12)  (296 268)  (296 268)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (297 268)  (297 268)  routing T_5_16.lc_trk_g1_4 <X> T_5_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (299 268)  (299 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (300 268)  (300 268)  routing T_5_16.lc_trk_g1_4 <X> T_5_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (301 268)  (301 268)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (302 268)  (302 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (303 268)  (303 268)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (304 268)  (304 268)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (306 268)  (306 268)  LC_6 Logic Functioning bit
 (38 12)  (308 268)  (308 268)  LC_6 Logic Functioning bit
 (41 12)  (311 268)  (311 268)  LC_6 Logic Functioning bit
 (43 12)  (313 268)  (313 268)  LC_6 Logic Functioning bit
 (45 12)  (315 268)  (315 268)  LC_6 Logic Functioning bit
 (52 12)  (322 268)  (322 268)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (284 269)  (284 269)  routing T_5_16.sp4_r_v_b_40 <X> T_5_16.lc_trk_g3_0
 (17 13)  (287 269)  (287 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (26 13)  (296 269)  (296 269)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (298 269)  (298 269)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (299 269)  (299 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (301 269)  (301 269)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (306 269)  (306 269)  LC_6 Logic Functioning bit
 (38 13)  (308 269)  (308 269)  LC_6 Logic Functioning bit
 (53 13)  (323 269)  (323 269)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (270 270)  (270 270)  routing T_5_16.glb_netwk_6 <X> T_5_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (271 270)  (271 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (274 270)  (274 270)  routing T_5_16.sp4_v_b_9 <X> T_5_16.sp4_v_t_44
 (5 14)  (275 270)  (275 270)  routing T_5_16.sp4_v_b_9 <X> T_5_16.sp4_h_l_44
 (25 14)  (295 270)  (295 270)  routing T_5_16.wire_logic_cluster/lc_6/out <X> T_5_16.lc_trk_g3_6
 (0 15)  (270 271)  (270 271)  routing T_5_16.glb_netwk_6 <X> T_5_16.wire_logic_cluster/lc_7/s_r
 (8 15)  (278 271)  (278 271)  routing T_5_16.sp4_v_b_7 <X> T_5_16.sp4_v_t_47
 (10 15)  (280 271)  (280 271)  routing T_5_16.sp4_v_b_7 <X> T_5_16.sp4_v_t_47
 (22 15)  (292 271)  (292 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_7_16

 (25 0)  (391 256)  (391 256)  routing T_7_16.sp12_h_r_2 <X> T_7_16.lc_trk_g0_2
 (32 0)  (398 256)  (398 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (399 256)  (399 256)  routing T_7_16.lc_trk_g3_0 <X> T_7_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (400 256)  (400 256)  routing T_7_16.lc_trk_g3_0 <X> T_7_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (402 256)  (402 256)  LC_0 Logic Functioning bit
 (37 0)  (403 256)  (403 256)  LC_0 Logic Functioning bit
 (38 0)  (404 256)  (404 256)  LC_0 Logic Functioning bit
 (39 0)  (405 256)  (405 256)  LC_0 Logic Functioning bit
 (45 0)  (411 256)  (411 256)  LC_0 Logic Functioning bit
 (22 1)  (388 257)  (388 257)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (390 257)  (390 257)  routing T_7_16.sp12_h_r_2 <X> T_7_16.lc_trk_g0_2
 (25 1)  (391 257)  (391 257)  routing T_7_16.sp12_h_r_2 <X> T_7_16.lc_trk_g0_2
 (36 1)  (402 257)  (402 257)  LC_0 Logic Functioning bit
 (37 1)  (403 257)  (403 257)  LC_0 Logic Functioning bit
 (38 1)  (404 257)  (404 257)  LC_0 Logic Functioning bit
 (39 1)  (405 257)  (405 257)  LC_0 Logic Functioning bit
 (48 1)  (414 257)  (414 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (419 257)  (419 257)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (366 258)  (366 258)  routing T_7_16.glb_netwk_7 <X> T_7_16.wire_logic_cluster/lc_7/clk
 (1 2)  (367 258)  (367 258)  routing T_7_16.glb_netwk_7 <X> T_7_16.wire_logic_cluster/lc_7/clk
 (2 2)  (368 258)  (368 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (380 258)  (380 258)  routing T_7_16.sp4_h_l_1 <X> T_7_16.lc_trk_g0_4
 (32 2)  (398 258)  (398 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (399 258)  (399 258)  routing T_7_16.lc_trk_g3_1 <X> T_7_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (400 258)  (400 258)  routing T_7_16.lc_trk_g3_1 <X> T_7_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (402 258)  (402 258)  LC_1 Logic Functioning bit
 (37 2)  (403 258)  (403 258)  LC_1 Logic Functioning bit
 (38 2)  (404 258)  (404 258)  LC_1 Logic Functioning bit
 (39 2)  (405 258)  (405 258)  LC_1 Logic Functioning bit
 (45 2)  (411 258)  (411 258)  LC_1 Logic Functioning bit
 (0 3)  (366 259)  (366 259)  routing T_7_16.glb_netwk_7 <X> T_7_16.wire_logic_cluster/lc_7/clk
 (15 3)  (381 259)  (381 259)  routing T_7_16.sp4_h_l_1 <X> T_7_16.lc_trk_g0_4
 (16 3)  (382 259)  (382 259)  routing T_7_16.sp4_h_l_1 <X> T_7_16.lc_trk_g0_4
 (17 3)  (383 259)  (383 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (36 3)  (402 259)  (402 259)  LC_1 Logic Functioning bit
 (37 3)  (403 259)  (403 259)  LC_1 Logic Functioning bit
 (38 3)  (404 259)  (404 259)  LC_1 Logic Functioning bit
 (39 3)  (405 259)  (405 259)  LC_1 Logic Functioning bit
 (48 3)  (414 259)  (414 259)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (419 259)  (419 259)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (367 260)  (367 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (25 4)  (391 260)  (391 260)  routing T_7_16.sp4_h_l_7 <X> T_7_16.lc_trk_g1_2
 (32 4)  (398 260)  (398 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (399 260)  (399 260)  routing T_7_16.lc_trk_g3_2 <X> T_7_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (400 260)  (400 260)  routing T_7_16.lc_trk_g3_2 <X> T_7_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (402 260)  (402 260)  LC_2 Logic Functioning bit
 (37 4)  (403 260)  (403 260)  LC_2 Logic Functioning bit
 (38 4)  (404 260)  (404 260)  LC_2 Logic Functioning bit
 (39 4)  (405 260)  (405 260)  LC_2 Logic Functioning bit
 (45 4)  (411 260)  (411 260)  LC_2 Logic Functioning bit
 (48 4)  (414 260)  (414 260)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (1 5)  (367 261)  (367 261)  routing T_7_16.lc_trk_g0_2 <X> T_7_16.wire_logic_cluster/lc_7/cen
 (22 5)  (388 261)  (388 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (389 261)  (389 261)  routing T_7_16.sp4_h_l_7 <X> T_7_16.lc_trk_g1_2
 (24 5)  (390 261)  (390 261)  routing T_7_16.sp4_h_l_7 <X> T_7_16.lc_trk_g1_2
 (25 5)  (391 261)  (391 261)  routing T_7_16.sp4_h_l_7 <X> T_7_16.lc_trk_g1_2
 (31 5)  (397 261)  (397 261)  routing T_7_16.lc_trk_g3_2 <X> T_7_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (402 261)  (402 261)  LC_2 Logic Functioning bit
 (37 5)  (403 261)  (403 261)  LC_2 Logic Functioning bit
 (38 5)  (404 261)  (404 261)  LC_2 Logic Functioning bit
 (39 5)  (405 261)  (405 261)  LC_2 Logic Functioning bit
 (48 5)  (414 261)  (414 261)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (417 261)  (417 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 6)  (388 262)  (388 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (389 262)  (389 262)  routing T_7_16.sp4_h_r_7 <X> T_7_16.lc_trk_g1_7
 (24 6)  (390 262)  (390 262)  routing T_7_16.sp4_h_r_7 <X> T_7_16.lc_trk_g1_7
 (32 6)  (398 262)  (398 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (399 262)  (399 262)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (400 262)  (400 262)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (402 262)  (402 262)  LC_3 Logic Functioning bit
 (37 6)  (403 262)  (403 262)  LC_3 Logic Functioning bit
 (38 6)  (404 262)  (404 262)  LC_3 Logic Functioning bit
 (39 6)  (405 262)  (405 262)  LC_3 Logic Functioning bit
 (45 6)  (411 262)  (411 262)  LC_3 Logic Functioning bit
 (48 6)  (414 262)  (414 262)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (21 7)  (387 263)  (387 263)  routing T_7_16.sp4_h_r_7 <X> T_7_16.lc_trk_g1_7
 (31 7)  (397 263)  (397 263)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (402 263)  (402 263)  LC_3 Logic Functioning bit
 (37 7)  (403 263)  (403 263)  LC_3 Logic Functioning bit
 (38 7)  (404 263)  (404 263)  LC_3 Logic Functioning bit
 (39 7)  (405 263)  (405 263)  LC_3 Logic Functioning bit
 (48 7)  (414 263)  (414 263)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (52 7)  (418 263)  (418 263)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (32 8)  (398 264)  (398 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (400 264)  (400 264)  routing T_7_16.lc_trk_g1_2 <X> T_7_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (402 264)  (402 264)  LC_4 Logic Functioning bit
 (37 8)  (403 264)  (403 264)  LC_4 Logic Functioning bit
 (38 8)  (404 264)  (404 264)  LC_4 Logic Functioning bit
 (39 8)  (405 264)  (405 264)  LC_4 Logic Functioning bit
 (45 8)  (411 264)  (411 264)  LC_4 Logic Functioning bit
 (46 8)  (412 264)  (412 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (31 9)  (397 265)  (397 265)  routing T_7_16.lc_trk_g1_2 <X> T_7_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (402 265)  (402 265)  LC_4 Logic Functioning bit
 (37 9)  (403 265)  (403 265)  LC_4 Logic Functioning bit
 (38 9)  (404 265)  (404 265)  LC_4 Logic Functioning bit
 (39 9)  (405 265)  (405 265)  LC_4 Logic Functioning bit
 (47 9)  (413 265)  (413 265)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (48 9)  (414 265)  (414 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (5 10)  (371 266)  (371 266)  routing T_7_16.sp4_v_t_43 <X> T_7_16.sp4_h_l_43
 (31 10)  (397 266)  (397 266)  routing T_7_16.lc_trk_g3_5 <X> T_7_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (398 266)  (398 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (399 266)  (399 266)  routing T_7_16.lc_trk_g3_5 <X> T_7_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (400 266)  (400 266)  routing T_7_16.lc_trk_g3_5 <X> T_7_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (402 266)  (402 266)  LC_5 Logic Functioning bit
 (37 10)  (403 266)  (403 266)  LC_5 Logic Functioning bit
 (38 10)  (404 266)  (404 266)  LC_5 Logic Functioning bit
 (39 10)  (405 266)  (405 266)  LC_5 Logic Functioning bit
 (45 10)  (411 266)  (411 266)  LC_5 Logic Functioning bit
 (6 11)  (372 267)  (372 267)  routing T_7_16.sp4_v_t_43 <X> T_7_16.sp4_h_l_43
 (36 11)  (402 267)  (402 267)  LC_5 Logic Functioning bit
 (37 11)  (403 267)  (403 267)  LC_5 Logic Functioning bit
 (38 11)  (404 267)  (404 267)  LC_5 Logic Functioning bit
 (39 11)  (405 267)  (405 267)  LC_5 Logic Functioning bit
 (48 11)  (414 267)  (414 267)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (417 267)  (417 267)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (380 268)  (380 268)  routing T_7_16.rgt_op_0 <X> T_7_16.lc_trk_g3_0
 (15 12)  (381 268)  (381 268)  routing T_7_16.rgt_op_1 <X> T_7_16.lc_trk_g3_1
 (17 12)  (383 268)  (383 268)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (384 268)  (384 268)  routing T_7_16.rgt_op_1 <X> T_7_16.lc_trk_g3_1
 (21 12)  (387 268)  (387 268)  routing T_7_16.rgt_op_3 <X> T_7_16.lc_trk_g3_3
 (22 12)  (388 268)  (388 268)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (390 268)  (390 268)  routing T_7_16.rgt_op_3 <X> T_7_16.lc_trk_g3_3
 (25 12)  (391 268)  (391 268)  routing T_7_16.rgt_op_2 <X> T_7_16.lc_trk_g3_2
 (31 12)  (397 268)  (397 268)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (398 268)  (398 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (399 268)  (399 268)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (400 268)  (400 268)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (402 268)  (402 268)  LC_6 Logic Functioning bit
 (37 12)  (403 268)  (403 268)  LC_6 Logic Functioning bit
 (38 12)  (404 268)  (404 268)  LC_6 Logic Functioning bit
 (39 12)  (405 268)  (405 268)  LC_6 Logic Functioning bit
 (45 12)  (411 268)  (411 268)  LC_6 Logic Functioning bit
 (51 12)  (417 268)  (417 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (418 268)  (418 268)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (381 269)  (381 269)  routing T_7_16.rgt_op_0 <X> T_7_16.lc_trk_g3_0
 (17 13)  (383 269)  (383 269)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (388 269)  (388 269)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (390 269)  (390 269)  routing T_7_16.rgt_op_2 <X> T_7_16.lc_trk_g3_2
 (31 13)  (397 269)  (397 269)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (402 269)  (402 269)  LC_6 Logic Functioning bit
 (37 13)  (403 269)  (403 269)  LC_6 Logic Functioning bit
 (38 13)  (404 269)  (404 269)  LC_6 Logic Functioning bit
 (39 13)  (405 269)  (405 269)  LC_6 Logic Functioning bit
 (48 13)  (414 269)  (414 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (367 270)  (367 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (381 270)  (381 270)  routing T_7_16.rgt_op_5 <X> T_7_16.lc_trk_g3_5
 (17 14)  (383 270)  (383 270)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (384 270)  (384 270)  routing T_7_16.rgt_op_5 <X> T_7_16.lc_trk_g3_5
 (25 14)  (391 270)  (391 270)  routing T_7_16.rgt_op_6 <X> T_7_16.lc_trk_g3_6
 (31 14)  (397 270)  (397 270)  routing T_7_16.lc_trk_g1_7 <X> T_7_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (398 270)  (398 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (400 270)  (400 270)  routing T_7_16.lc_trk_g1_7 <X> T_7_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (402 270)  (402 270)  LC_7 Logic Functioning bit
 (37 14)  (403 270)  (403 270)  LC_7 Logic Functioning bit
 (38 14)  (404 270)  (404 270)  LC_7 Logic Functioning bit
 (39 14)  (405 270)  (405 270)  LC_7 Logic Functioning bit
 (45 14)  (411 270)  (411 270)  LC_7 Logic Functioning bit
 (52 14)  (418 270)  (418 270)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (1 15)  (367 271)  (367 271)  routing T_7_16.lc_trk_g0_4 <X> T_7_16.wire_logic_cluster/lc_7/s_r
 (22 15)  (388 271)  (388 271)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (390 271)  (390 271)  routing T_7_16.rgt_op_6 <X> T_7_16.lc_trk_g3_6
 (31 15)  (397 271)  (397 271)  routing T_7_16.lc_trk_g1_7 <X> T_7_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (402 271)  (402 271)  LC_7 Logic Functioning bit
 (37 15)  (403 271)  (403 271)  LC_7 Logic Functioning bit
 (38 15)  (404 271)  (404 271)  LC_7 Logic Functioning bit
 (39 15)  (405 271)  (405 271)  LC_7 Logic Functioning bit
 (48 15)  (414 271)  (414 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (417 271)  (417 271)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_8_16

 (3 0)  (423 256)  (423 256)  routing T_8_16.sp12_h_r_0 <X> T_8_16.sp12_v_b_0
 (14 0)  (434 256)  (434 256)  routing T_8_16.wire_logic_cluster/lc_0/out <X> T_8_16.lc_trk_g0_0
 (27 0)  (447 256)  (447 256)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (448 256)  (448 256)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (449 256)  (449 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (450 256)  (450 256)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (452 256)  (452 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (453 256)  (453 256)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (454 256)  (454 256)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (456 256)  (456 256)  LC_0 Logic Functioning bit
 (37 0)  (457 256)  (457 256)  LC_0 Logic Functioning bit
 (41 0)  (461 256)  (461 256)  LC_0 Logic Functioning bit
 (42 0)  (462 256)  (462 256)  LC_0 Logic Functioning bit
 (43 0)  (463 256)  (463 256)  LC_0 Logic Functioning bit
 (45 0)  (465 256)  (465 256)  LC_0 Logic Functioning bit
 (3 1)  (423 257)  (423 257)  routing T_8_16.sp12_h_r_0 <X> T_8_16.sp12_v_b_0
 (17 1)  (437 257)  (437 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (442 257)  (442 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (446 257)  (446 257)  routing T_8_16.lc_trk_g0_2 <X> T_8_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (449 257)  (449 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (450 257)  (450 257)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (451 257)  (451 257)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (452 257)  (452 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (456 257)  (456 257)  LC_0 Logic Functioning bit
 (37 1)  (457 257)  (457 257)  LC_0 Logic Functioning bit
 (43 1)  (463 257)  (463 257)  LC_0 Logic Functioning bit
 (0 2)  (420 258)  (420 258)  routing T_8_16.glb_netwk_7 <X> T_8_16.wire_logic_cluster/lc_7/clk
 (1 2)  (421 258)  (421 258)  routing T_8_16.glb_netwk_7 <X> T_8_16.wire_logic_cluster/lc_7/clk
 (2 2)  (422 258)  (422 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (445 258)  (445 258)  routing T_8_16.wire_logic_cluster/lc_6/out <X> T_8_16.lc_trk_g0_6
 (27 2)  (447 258)  (447 258)  routing T_8_16.lc_trk_g1_1 <X> T_8_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 258)  (449 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (452 258)  (452 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (453 258)  (453 258)  routing T_8_16.lc_trk_g3_1 <X> T_8_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (454 258)  (454 258)  routing T_8_16.lc_trk_g3_1 <X> T_8_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (455 258)  (455 258)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.input_2_1
 (36 2)  (456 258)  (456 258)  LC_1 Logic Functioning bit
 (37 2)  (457 258)  (457 258)  LC_1 Logic Functioning bit
 (38 2)  (458 258)  (458 258)  LC_1 Logic Functioning bit
 (41 2)  (461 258)  (461 258)  LC_1 Logic Functioning bit
 (43 2)  (463 258)  (463 258)  LC_1 Logic Functioning bit
 (45 2)  (465 258)  (465 258)  LC_1 Logic Functioning bit
 (0 3)  (420 259)  (420 259)  routing T_8_16.glb_netwk_7 <X> T_8_16.wire_logic_cluster/lc_7/clk
 (15 3)  (435 259)  (435 259)  routing T_8_16.bot_op_4 <X> T_8_16.lc_trk_g0_4
 (17 3)  (437 259)  (437 259)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (442 259)  (442 259)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (446 259)  (446 259)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (447 259)  (447 259)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (448 259)  (448 259)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (449 259)  (449 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (452 259)  (452 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (453 259)  (453 259)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.input_2_1
 (34 3)  (454 259)  (454 259)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.input_2_1
 (35 3)  (455 259)  (455 259)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.input_2_1
 (36 3)  (456 259)  (456 259)  LC_1 Logic Functioning bit
 (41 3)  (461 259)  (461 259)  LC_1 Logic Functioning bit
 (43 3)  (463 259)  (463 259)  LC_1 Logic Functioning bit
 (17 4)  (437 260)  (437 260)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (438 260)  (438 260)  routing T_8_16.wire_logic_cluster/lc_1/out <X> T_8_16.lc_trk_g1_1
 (21 4)  (441 260)  (441 260)  routing T_8_16.wire_logic_cluster/lc_3/out <X> T_8_16.lc_trk_g1_3
 (22 4)  (442 260)  (442 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (447 260)  (447 260)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (448 260)  (448 260)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 260)  (449 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (450 260)  (450 260)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (452 260)  (452 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (453 260)  (453 260)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (454 260)  (454 260)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (455 260)  (455 260)  routing T_8_16.lc_trk_g2_4 <X> T_8_16.input_2_2
 (36 4)  (456 260)  (456 260)  LC_2 Logic Functioning bit
 (37 4)  (457 260)  (457 260)  LC_2 Logic Functioning bit
 (41 4)  (461 260)  (461 260)  LC_2 Logic Functioning bit
 (42 4)  (462 260)  (462 260)  LC_2 Logic Functioning bit
 (43 4)  (463 260)  (463 260)  LC_2 Logic Functioning bit
 (45 4)  (465 260)  (465 260)  LC_2 Logic Functioning bit
 (26 5)  (446 261)  (446 261)  routing T_8_16.lc_trk_g2_2 <X> T_8_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (448 261)  (448 261)  routing T_8_16.lc_trk_g2_2 <X> T_8_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (449 261)  (449 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (450 261)  (450 261)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (451 261)  (451 261)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (452 261)  (452 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (453 261)  (453 261)  routing T_8_16.lc_trk_g2_4 <X> T_8_16.input_2_2
 (36 5)  (456 261)  (456 261)  LC_2 Logic Functioning bit
 (37 5)  (457 261)  (457 261)  LC_2 Logic Functioning bit
 (43 5)  (463 261)  (463 261)  LC_2 Logic Functioning bit
 (51 5)  (471 261)  (471 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (4 6)  (424 262)  (424 262)  routing T_8_16.sp4_h_r_9 <X> T_8_16.sp4_v_t_38
 (6 6)  (426 262)  (426 262)  routing T_8_16.sp4_h_r_9 <X> T_8_16.sp4_v_t_38
 (17 6)  (437 262)  (437 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (438 262)  (438 262)  routing T_8_16.wire_logic_cluster/lc_5/out <X> T_8_16.lc_trk_g1_5
 (27 6)  (447 262)  (447 262)  routing T_8_16.lc_trk_g1_3 <X> T_8_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 262)  (449 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (451 262)  (451 262)  routing T_8_16.lc_trk_g2_6 <X> T_8_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (452 262)  (452 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (453 262)  (453 262)  routing T_8_16.lc_trk_g2_6 <X> T_8_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (455 262)  (455 262)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.input_2_3
 (36 6)  (456 262)  (456 262)  LC_3 Logic Functioning bit
 (37 6)  (457 262)  (457 262)  LC_3 Logic Functioning bit
 (38 6)  (458 262)  (458 262)  LC_3 Logic Functioning bit
 (41 6)  (461 262)  (461 262)  LC_3 Logic Functioning bit
 (43 6)  (463 262)  (463 262)  LC_3 Logic Functioning bit
 (45 6)  (465 262)  (465 262)  LC_3 Logic Functioning bit
 (5 7)  (425 263)  (425 263)  routing T_8_16.sp4_h_r_9 <X> T_8_16.sp4_v_t_38
 (26 7)  (446 263)  (446 263)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (447 263)  (447 263)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (448 263)  (448 263)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (449 263)  (449 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (450 263)  (450 263)  routing T_8_16.lc_trk_g1_3 <X> T_8_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (451 263)  (451 263)  routing T_8_16.lc_trk_g2_6 <X> T_8_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (452 263)  (452 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (453 263)  (453 263)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.input_2_3
 (34 7)  (454 263)  (454 263)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.input_2_3
 (35 7)  (455 263)  (455 263)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.input_2_3
 (36 7)  (456 263)  (456 263)  LC_3 Logic Functioning bit
 (41 7)  (461 263)  (461 263)  LC_3 Logic Functioning bit
 (43 7)  (463 263)  (463 263)  LC_3 Logic Functioning bit
 (12 8)  (432 264)  (432 264)  routing T_8_16.sp4_v_b_2 <X> T_8_16.sp4_h_r_8
 (25 8)  (445 264)  (445 264)  routing T_8_16.rgt_op_2 <X> T_8_16.lc_trk_g2_2
 (11 9)  (431 265)  (431 265)  routing T_8_16.sp4_v_b_2 <X> T_8_16.sp4_h_r_8
 (13 9)  (433 265)  (433 265)  routing T_8_16.sp4_v_b_2 <X> T_8_16.sp4_h_r_8
 (22 9)  (442 265)  (442 265)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (444 265)  (444 265)  routing T_8_16.rgt_op_2 <X> T_8_16.lc_trk_g2_2
 (10 10)  (430 266)  (430 266)  routing T_8_16.sp4_v_b_2 <X> T_8_16.sp4_h_l_42
 (14 10)  (434 266)  (434 266)  routing T_8_16.sp4_v_b_36 <X> T_8_16.lc_trk_g2_4
 (25 10)  (445 266)  (445 266)  routing T_8_16.rgt_op_6 <X> T_8_16.lc_trk_g2_6
 (27 10)  (447 266)  (447 266)  routing T_8_16.lc_trk_g1_5 <X> T_8_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (449 266)  (449 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (450 266)  (450 266)  routing T_8_16.lc_trk_g1_5 <X> T_8_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (451 266)  (451 266)  routing T_8_16.lc_trk_g3_5 <X> T_8_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (452 266)  (452 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (453 266)  (453 266)  routing T_8_16.lc_trk_g3_5 <X> T_8_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (454 266)  (454 266)  routing T_8_16.lc_trk_g3_5 <X> T_8_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (455 266)  (455 266)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.input_2_5
 (36 10)  (456 266)  (456 266)  LC_5 Logic Functioning bit
 (37 10)  (457 266)  (457 266)  LC_5 Logic Functioning bit
 (38 10)  (458 266)  (458 266)  LC_5 Logic Functioning bit
 (41 10)  (461 266)  (461 266)  LC_5 Logic Functioning bit
 (43 10)  (463 266)  (463 266)  LC_5 Logic Functioning bit
 (45 10)  (465 266)  (465 266)  LC_5 Logic Functioning bit
 (8 11)  (428 267)  (428 267)  routing T_8_16.sp4_v_b_4 <X> T_8_16.sp4_v_t_42
 (10 11)  (430 267)  (430 267)  routing T_8_16.sp4_v_b_4 <X> T_8_16.sp4_v_t_42
 (14 11)  (434 267)  (434 267)  routing T_8_16.sp4_v_b_36 <X> T_8_16.lc_trk_g2_4
 (16 11)  (436 267)  (436 267)  routing T_8_16.sp4_v_b_36 <X> T_8_16.lc_trk_g2_4
 (17 11)  (437 267)  (437 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (442 267)  (442 267)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (444 267)  (444 267)  routing T_8_16.rgt_op_6 <X> T_8_16.lc_trk_g2_6
 (26 11)  (446 267)  (446 267)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (447 267)  (447 267)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (448 267)  (448 267)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (449 267)  (449 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (452 267)  (452 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (453 267)  (453 267)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.input_2_5
 (34 11)  (454 267)  (454 267)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.input_2_5
 (35 11)  (455 267)  (455 267)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.input_2_5
 (36 11)  (456 267)  (456 267)  LC_5 Logic Functioning bit
 (41 11)  (461 267)  (461 267)  LC_5 Logic Functioning bit
 (43 11)  (463 267)  (463 267)  LC_5 Logic Functioning bit
 (15 12)  (435 268)  (435 268)  routing T_8_16.sp4_h_r_33 <X> T_8_16.lc_trk_g3_1
 (16 12)  (436 268)  (436 268)  routing T_8_16.sp4_h_r_33 <X> T_8_16.lc_trk_g3_1
 (17 12)  (437 268)  (437 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (438 268)  (438 268)  routing T_8_16.sp4_h_r_33 <X> T_8_16.lc_trk_g3_1
 (21 12)  (441 268)  (441 268)  routing T_8_16.rgt_op_3 <X> T_8_16.lc_trk_g3_3
 (22 12)  (442 268)  (442 268)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (444 268)  (444 268)  routing T_8_16.rgt_op_3 <X> T_8_16.lc_trk_g3_3
 (27 12)  (447 268)  (447 268)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (448 268)  (448 268)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (449 268)  (449 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (450 268)  (450 268)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (452 268)  (452 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (453 268)  (453 268)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (454 268)  (454 268)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (455 268)  (455 268)  routing T_8_16.lc_trk_g0_6 <X> T_8_16.input_2_6
 (36 12)  (456 268)  (456 268)  LC_6 Logic Functioning bit
 (37 12)  (457 268)  (457 268)  LC_6 Logic Functioning bit
 (41 12)  (461 268)  (461 268)  LC_6 Logic Functioning bit
 (42 12)  (462 268)  (462 268)  LC_6 Logic Functioning bit
 (43 12)  (463 268)  (463 268)  LC_6 Logic Functioning bit
 (45 12)  (465 268)  (465 268)  LC_6 Logic Functioning bit
 (22 13)  (442 269)  (442 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (446 269)  (446 269)  routing T_8_16.lc_trk_g3_3 <X> T_8_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (447 269)  (447 269)  routing T_8_16.lc_trk_g3_3 <X> T_8_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (448 269)  (448 269)  routing T_8_16.lc_trk_g3_3 <X> T_8_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (449 269)  (449 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (450 269)  (450 269)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (451 269)  (451 269)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (452 269)  (452 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (455 269)  (455 269)  routing T_8_16.lc_trk_g0_6 <X> T_8_16.input_2_6
 (36 13)  (456 269)  (456 269)  LC_6 Logic Functioning bit
 (37 13)  (457 269)  (457 269)  LC_6 Logic Functioning bit
 (43 13)  (463 269)  (463 269)  LC_6 Logic Functioning bit
 (1 14)  (421 270)  (421 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (428 270)  (428 270)  routing T_8_16.sp4_h_r_2 <X> T_8_16.sp4_h_l_47
 (10 14)  (430 270)  (430 270)  routing T_8_16.sp4_h_r_2 <X> T_8_16.sp4_h_l_47
 (15 14)  (435 270)  (435 270)  routing T_8_16.rgt_op_5 <X> T_8_16.lc_trk_g3_5
 (17 14)  (437 270)  (437 270)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (438 270)  (438 270)  routing T_8_16.rgt_op_5 <X> T_8_16.lc_trk_g3_5
 (1 15)  (421 271)  (421 271)  routing T_8_16.lc_trk_g0_4 <X> T_8_16.wire_logic_cluster/lc_7/s_r
 (22 15)  (442 271)  (442 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (445 271)  (445 271)  routing T_8_16.sp4_r_v_b_46 <X> T_8_16.lc_trk_g3_6


LogicTile_9_16

 (22 1)  (496 257)  (496 257)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (498 257)  (498 257)  routing T_9_16.bot_op_2 <X> T_9_16.lc_trk_g0_2
 (15 4)  (489 260)  (489 260)  routing T_9_16.sp4_v_b_17 <X> T_9_16.lc_trk_g1_1
 (16 4)  (490 260)  (490 260)  routing T_9_16.sp4_v_b_17 <X> T_9_16.lc_trk_g1_1
 (17 4)  (491 260)  (491 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (495 260)  (495 260)  routing T_9_16.sp4_v_b_11 <X> T_9_16.lc_trk_g1_3
 (22 4)  (496 260)  (496 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (497 260)  (497 260)  routing T_9_16.sp4_v_b_11 <X> T_9_16.lc_trk_g1_3
 (25 4)  (499 260)  (499 260)  routing T_9_16.sp12_h_r_2 <X> T_9_16.lc_trk_g1_2
 (27 4)  (501 260)  (501 260)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (503 260)  (503 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (505 260)  (505 260)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (506 260)  (506 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (507 260)  (507 260)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (508 260)  (508 260)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (21 5)  (495 261)  (495 261)  routing T_9_16.sp4_v_b_11 <X> T_9_16.lc_trk_g1_3
 (22 5)  (496 261)  (496 261)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (498 261)  (498 261)  routing T_9_16.sp12_h_r_2 <X> T_9_16.lc_trk_g1_2
 (25 5)  (499 261)  (499 261)  routing T_9_16.sp12_h_r_2 <X> T_9_16.lc_trk_g1_2
 (27 5)  (501 261)  (501 261)  routing T_9_16.lc_trk_g1_1 <X> T_9_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (503 261)  (503 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (504 261)  (504 261)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (505 261)  (505 261)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (41 5)  (515 261)  (515 261)  LC_2 Logic Functioning bit
 (43 5)  (517 261)  (517 261)  LC_2 Logic Functioning bit
 (26 6)  (500 262)  (500 262)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_3/in_0
 (32 6)  (506 262)  (506 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (508 262)  (508 262)  routing T_9_16.lc_trk_g1_1 <X> T_9_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (511 262)  (511 262)  LC_3 Logic Functioning bit
 (26 7)  (500 263)  (500 263)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (501 263)  (501 263)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (502 263)  (502 263)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (503 263)  (503 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (506 263)  (506 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (508 263)  (508 263)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.input_2_3
 (35 7)  (509 263)  (509 263)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.input_2_3
 (36 7)  (510 263)  (510 263)  LC_3 Logic Functioning bit
 (2 8)  (476 264)  (476 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (26 10)  (500 266)  (500 266)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_5/in_0
 (32 10)  (506 266)  (506 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (508 266)  (508 266)  routing T_9_16.lc_trk_g1_1 <X> T_9_16.wire_logic_cluster/lc_5/in_3
 (38 10)  (512 266)  (512 266)  LC_5 Logic Functioning bit
 (26 11)  (500 267)  (500 267)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (501 267)  (501 267)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (502 267)  (502 267)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (503 267)  (503 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (506 267)  (506 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (508 267)  (508 267)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.input_2_5
 (35 11)  (509 267)  (509 267)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.input_2_5
 (39 11)  (513 267)  (513 267)  LC_5 Logic Functioning bit
 (27 12)  (501 268)  (501 268)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (503 268)  (503 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (505 268)  (505 268)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (506 268)  (506 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (507 268)  (507 268)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (508 268)  (508 268)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (27 13)  (501 269)  (501 269)  routing T_9_16.lc_trk_g1_1 <X> T_9_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (503 269)  (503 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (504 269)  (504 269)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (505 269)  (505 269)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (510 269)  (510 269)  LC_6 Logic Functioning bit
 (38 13)  (512 269)  (512 269)  LC_6 Logic Functioning bit
 (25 14)  (499 270)  (499 270)  routing T_9_16.sp4_v_b_30 <X> T_9_16.lc_trk_g3_6
 (29 14)  (503 270)  (503 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (506 270)  (506 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (508 270)  (508 270)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (510 270)  (510 270)  LC_7 Logic Functioning bit
 (37 14)  (511 270)  (511 270)  LC_7 Logic Functioning bit
 (38 14)  (512 270)  (512 270)  LC_7 Logic Functioning bit
 (39 14)  (513 270)  (513 270)  LC_7 Logic Functioning bit
 (41 14)  (515 270)  (515 270)  LC_7 Logic Functioning bit
 (43 14)  (517 270)  (517 270)  LC_7 Logic Functioning bit
 (47 14)  (521 270)  (521 270)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (22 15)  (496 271)  (496 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (497 271)  (497 271)  routing T_9_16.sp4_v_b_30 <X> T_9_16.lc_trk_g3_6
 (30 15)  (504 271)  (504 271)  routing T_9_16.lc_trk_g0_2 <X> T_9_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (505 271)  (505 271)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (510 271)  (510 271)  LC_7 Logic Functioning bit
 (37 15)  (511 271)  (511 271)  LC_7 Logic Functioning bit
 (38 15)  (512 271)  (512 271)  LC_7 Logic Functioning bit
 (39 15)  (513 271)  (513 271)  LC_7 Logic Functioning bit
 (41 15)  (515 271)  (515 271)  LC_7 Logic Functioning bit
 (43 15)  (517 271)  (517 271)  LC_7 Logic Functioning bit


LogicTile_10_16

 (25 0)  (553 256)  (553 256)  routing T_10_16.wire_logic_cluster/lc_2/out <X> T_10_16.lc_trk_g0_2
 (29 0)  (557 256)  (557 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (558 256)  (558 256)  routing T_10_16.lc_trk_g0_5 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (559 256)  (559 256)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (560 256)  (560 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (562 256)  (562 256)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (40 0)  (568 256)  (568 256)  LC_0 Logic Functioning bit
 (22 1)  (550 257)  (550 257)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (28 1)  (556 257)  (556 257)  routing T_10_16.lc_trk_g2_0 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (557 257)  (557 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (560 257)  (560 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (561 257)  (561 257)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.input_2_0
 (34 1)  (562 257)  (562 257)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.input_2_0
 (0 2)  (528 258)  (528 258)  routing T_10_16.glb_netwk_7 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (1 2)  (529 258)  (529 258)  routing T_10_16.glb_netwk_7 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (2 2)  (530 258)  (530 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (10 2)  (538 258)  (538 258)  routing T_10_16.sp4_v_b_8 <X> T_10_16.sp4_h_l_36
 (17 2)  (545 258)  (545 258)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (546 258)  (546 258)  routing T_10_16.bnr_op_5 <X> T_10_16.lc_trk_g0_5
 (25 2)  (553 258)  (553 258)  routing T_10_16.bnr_op_6 <X> T_10_16.lc_trk_g0_6
 (29 2)  (557 258)  (557 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (558 258)  (558 258)  routing T_10_16.lc_trk_g0_6 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (559 258)  (559 258)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (560 258)  (560 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (561 258)  (561 258)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (40 2)  (568 258)  (568 258)  LC_1 Logic Functioning bit
 (42 2)  (570 258)  (570 258)  LC_1 Logic Functioning bit
 (0 3)  (528 259)  (528 259)  routing T_10_16.glb_netwk_7 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (18 3)  (546 259)  (546 259)  routing T_10_16.bnr_op_5 <X> T_10_16.lc_trk_g0_5
 (22 3)  (550 259)  (550 259)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (553 259)  (553 259)  routing T_10_16.bnr_op_6 <X> T_10_16.lc_trk_g0_6
 (26 3)  (554 259)  (554 259)  routing T_10_16.lc_trk_g2_3 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (556 259)  (556 259)  routing T_10_16.lc_trk_g2_3 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (557 259)  (557 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (558 259)  (558 259)  routing T_10_16.lc_trk_g0_6 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (8 4)  (536 260)  (536 260)  routing T_10_16.sp4_v_b_4 <X> T_10_16.sp4_h_r_4
 (9 4)  (537 260)  (537 260)  routing T_10_16.sp4_v_b_4 <X> T_10_16.sp4_h_r_4
 (14 4)  (542 260)  (542 260)  routing T_10_16.wire_logic_cluster/lc_0/out <X> T_10_16.lc_trk_g1_0
 (26 4)  (554 260)  (554 260)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (555 260)  (555 260)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (556 260)  (556 260)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (557 260)  (557 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (558 260)  (558 260)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (560 260)  (560 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (562 260)  (562 260)  routing T_10_16.lc_trk_g1_0 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (39 4)  (567 260)  (567 260)  LC_2 Logic Functioning bit
 (40 4)  (568 260)  (568 260)  LC_2 Logic Functioning bit
 (42 4)  (570 260)  (570 260)  LC_2 Logic Functioning bit
 (50 4)  (578 260)  (578 260)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (545 261)  (545 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (554 261)  (554 261)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (555 261)  (555 261)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (557 261)  (557 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (37 5)  (565 261)  (565 261)  LC_2 Logic Functioning bit
 (39 5)  (567 261)  (567 261)  LC_2 Logic Functioning bit
 (40 5)  (568 261)  (568 261)  LC_2 Logic Functioning bit
 (42 5)  (570 261)  (570 261)  LC_2 Logic Functioning bit
 (14 6)  (542 262)  (542 262)  routing T_10_16.bnr_op_4 <X> T_10_16.lc_trk_g1_4
 (21 6)  (549 262)  (549 262)  routing T_10_16.bnr_op_7 <X> T_10_16.lc_trk_g1_7
 (22 6)  (550 262)  (550 262)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (26 6)  (554 262)  (554 262)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_3/in_0
 (28 6)  (556 262)  (556 262)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (557 262)  (557 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (558 262)  (558 262)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (559 262)  (559 262)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (560 262)  (560 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (561 262)  (561 262)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (562 262)  (562 262)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (39 6)  (567 262)  (567 262)  LC_3 Logic Functioning bit
 (40 6)  (568 262)  (568 262)  LC_3 Logic Functioning bit
 (42 6)  (570 262)  (570 262)  LC_3 Logic Functioning bit
 (50 6)  (578 262)  (578 262)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (542 263)  (542 263)  routing T_10_16.bnr_op_4 <X> T_10_16.lc_trk_g1_4
 (17 7)  (545 263)  (545 263)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (21 7)  (549 263)  (549 263)  routing T_10_16.bnr_op_7 <X> T_10_16.lc_trk_g1_7
 (26 7)  (554 263)  (554 263)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (556 263)  (556 263)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (557 263)  (557 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (558 263)  (558 263)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (559 263)  (559 263)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (41 7)  (569 263)  (569 263)  LC_3 Logic Functioning bit
 (43 7)  (571 263)  (571 263)  LC_3 Logic Functioning bit
 (14 8)  (542 264)  (542 264)  routing T_10_16.rgt_op_0 <X> T_10_16.lc_trk_g2_0
 (21 8)  (549 264)  (549 264)  routing T_10_16.rgt_op_3 <X> T_10_16.lc_trk_g2_3
 (22 8)  (550 264)  (550 264)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (552 264)  (552 264)  routing T_10_16.rgt_op_3 <X> T_10_16.lc_trk_g2_3
 (26 8)  (554 264)  (554 264)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_4/in_0
 (28 8)  (556 264)  (556 264)  routing T_10_16.lc_trk_g2_3 <X> T_10_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (557 264)  (557 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (560 264)  (560 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (561 264)  (561 264)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (562 264)  (562 264)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (563 264)  (563 264)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.input_2_4
 (38 8)  (566 264)  (566 264)  LC_4 Logic Functioning bit
 (39 8)  (567 264)  (567 264)  LC_4 Logic Functioning bit
 (40 8)  (568 264)  (568 264)  LC_4 Logic Functioning bit
 (41 8)  (569 264)  (569 264)  LC_4 Logic Functioning bit
 (42 8)  (570 264)  (570 264)  LC_4 Logic Functioning bit
 (15 9)  (543 265)  (543 265)  routing T_10_16.rgt_op_0 <X> T_10_16.lc_trk_g2_0
 (17 9)  (545 265)  (545 265)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (28 9)  (556 265)  (556 265)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (557 265)  (557 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (558 265)  (558 265)  routing T_10_16.lc_trk_g2_3 <X> T_10_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (559 265)  (559 265)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (560 265)  (560 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (561 265)  (561 265)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.input_2_4
 (34 9)  (562 265)  (562 265)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.input_2_4
 (38 9)  (566 265)  (566 265)  LC_4 Logic Functioning bit
 (39 9)  (567 265)  (567 265)  LC_4 Logic Functioning bit
 (40 9)  (568 265)  (568 265)  LC_4 Logic Functioning bit
 (41 9)  (569 265)  (569 265)  LC_4 Logic Functioning bit
 (8 10)  (536 266)  (536 266)  routing T_10_16.sp4_v_t_36 <X> T_10_16.sp4_h_l_42
 (9 10)  (537 266)  (537 266)  routing T_10_16.sp4_v_t_36 <X> T_10_16.sp4_h_l_42
 (10 10)  (538 266)  (538 266)  routing T_10_16.sp4_v_t_36 <X> T_10_16.sp4_h_l_42
 (14 10)  (542 266)  (542 266)  routing T_10_16.rgt_op_4 <X> T_10_16.lc_trk_g2_4
 (21 10)  (549 266)  (549 266)  routing T_10_16.wire_logic_cluster/lc_7/out <X> T_10_16.lc_trk_g2_7
 (22 10)  (550 266)  (550 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (553 266)  (553 266)  routing T_10_16.rgt_op_6 <X> T_10_16.lc_trk_g2_6
 (26 10)  (554 266)  (554 266)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (555 266)  (555 266)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (556 266)  (556 266)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (557 266)  (557 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (558 266)  (558 266)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (560 266)  (560 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (38 10)  (566 266)  (566 266)  LC_5 Logic Functioning bit
 (41 10)  (569 266)  (569 266)  LC_5 Logic Functioning bit
 (15 11)  (543 267)  (543 267)  routing T_10_16.rgt_op_4 <X> T_10_16.lc_trk_g2_4
 (17 11)  (545 267)  (545 267)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (550 267)  (550 267)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (552 267)  (552 267)  routing T_10_16.rgt_op_6 <X> T_10_16.lc_trk_g2_6
 (26 11)  (554 267)  (554 267)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (555 267)  (555 267)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (556 267)  (556 267)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (557 267)  (557 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (558 267)  (558 267)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (559 267)  (559 267)  routing T_10_16.lc_trk_g0_2 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (560 267)  (560 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (561 267)  (561 267)  routing T_10_16.lc_trk_g3_0 <X> T_10_16.input_2_5
 (34 11)  (562 267)  (562 267)  routing T_10_16.lc_trk_g3_0 <X> T_10_16.input_2_5
 (38 11)  (566 267)  (566 267)  LC_5 Logic Functioning bit
 (48 11)  (576 267)  (576 267)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (542 268)  (542 268)  routing T_10_16.sp4_h_l_21 <X> T_10_16.lc_trk_g3_0
 (15 12)  (543 268)  (543 268)  routing T_10_16.rgt_op_1 <X> T_10_16.lc_trk_g3_1
 (17 12)  (545 268)  (545 268)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (546 268)  (546 268)  routing T_10_16.rgt_op_1 <X> T_10_16.lc_trk_g3_1
 (25 12)  (553 268)  (553 268)  routing T_10_16.rgt_op_2 <X> T_10_16.lc_trk_g3_2
 (27 12)  (555 268)  (555 268)  routing T_10_16.lc_trk_g3_0 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (556 268)  (556 268)  routing T_10_16.lc_trk_g3_0 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (557 268)  (557 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (559 268)  (559 268)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (560 268)  (560 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (561 268)  (561 268)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (562 268)  (562 268)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (563 268)  (563 268)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.input_2_6
 (39 12)  (567 268)  (567 268)  LC_6 Logic Functioning bit
 (40 12)  (568 268)  (568 268)  LC_6 Logic Functioning bit
 (42 12)  (570 268)  (570 268)  LC_6 Logic Functioning bit
 (47 12)  (575 268)  (575 268)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (15 13)  (543 269)  (543 269)  routing T_10_16.sp4_h_l_21 <X> T_10_16.lc_trk_g3_0
 (16 13)  (544 269)  (544 269)  routing T_10_16.sp4_h_l_21 <X> T_10_16.lc_trk_g3_0
 (17 13)  (545 269)  (545 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (550 269)  (550 269)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (552 269)  (552 269)  routing T_10_16.rgt_op_2 <X> T_10_16.lc_trk_g3_2
 (26 13)  (554 269)  (554 269)  routing T_10_16.lc_trk_g0_2 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (557 269)  (557 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (559 269)  (559 269)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (560 269)  (560 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (561 269)  (561 269)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.input_2_6
 (34 13)  (562 269)  (562 269)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.input_2_6
 (35 13)  (563 269)  (563 269)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.input_2_6
 (39 13)  (567 269)  (567 269)  LC_6 Logic Functioning bit
 (40 13)  (568 269)  (568 269)  LC_6 Logic Functioning bit
 (48 13)  (576 269)  (576 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (579 269)  (579 269)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (528 270)  (528 270)  routing T_10_16.glb_netwk_6 <X> T_10_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (529 270)  (529 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (533 270)  (533 270)  routing T_10_16.sp4_v_t_44 <X> T_10_16.sp4_h_l_44
 (14 14)  (542 270)  (542 270)  routing T_10_16.wire_logic_cluster/lc_4/out <X> T_10_16.lc_trk_g3_4
 (15 14)  (543 270)  (543 270)  routing T_10_16.rgt_op_5 <X> T_10_16.lc_trk_g3_5
 (17 14)  (545 270)  (545 270)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (546 270)  (546 270)  routing T_10_16.rgt_op_5 <X> T_10_16.lc_trk_g3_5
 (21 14)  (549 270)  (549 270)  routing T_10_16.rgt_op_7 <X> T_10_16.lc_trk_g3_7
 (22 14)  (550 270)  (550 270)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (552 270)  (552 270)  routing T_10_16.rgt_op_7 <X> T_10_16.lc_trk_g3_7
 (25 14)  (553 270)  (553 270)  routing T_10_16.rgt_op_6 <X> T_10_16.lc_trk_g3_6
 (26 14)  (554 270)  (554 270)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_7/in_0
 (36 14)  (564 270)  (564 270)  LC_7 Logic Functioning bit
 (43 14)  (571 270)  (571 270)  LC_7 Logic Functioning bit
 (45 14)  (573 270)  (573 270)  LC_7 Logic Functioning bit
 (48 14)  (576 270)  (576 270)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (0 15)  (528 271)  (528 271)  routing T_10_16.glb_netwk_6 <X> T_10_16.wire_logic_cluster/lc_7/s_r
 (6 15)  (534 271)  (534 271)  routing T_10_16.sp4_v_t_44 <X> T_10_16.sp4_h_l_44
 (17 15)  (545 271)  (545 271)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (550 271)  (550 271)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (552 271)  (552 271)  routing T_10_16.rgt_op_6 <X> T_10_16.lc_trk_g3_6
 (26 15)  (554 271)  (554 271)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (556 271)  (556 271)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (557 271)  (557 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (560 271)  (560 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (561 271)  (561 271)  routing T_10_16.lc_trk_g3_0 <X> T_10_16.input_2_7
 (34 15)  (562 271)  (562 271)  routing T_10_16.lc_trk_g3_0 <X> T_10_16.input_2_7
 (37 15)  (565 271)  (565 271)  LC_7 Logic Functioning bit
 (42 15)  (570 271)  (570 271)  LC_7 Logic Functioning bit
 (44 15)  (572 271)  (572 271)  LC_7 Logic Functioning bit


LogicTile_11_16

 (27 0)  (609 256)  (609 256)  routing T_11_16.lc_trk_g3_0 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (610 256)  (610 256)  routing T_11_16.lc_trk_g3_0 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (611 256)  (611 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (614 256)  (614 256)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (618 256)  (618 256)  LC_0 Logic Functioning bit
 (37 0)  (619 256)  (619 256)  LC_0 Logic Functioning bit
 (38 0)  (620 256)  (620 256)  LC_0 Logic Functioning bit
 (39 0)  (621 256)  (621 256)  LC_0 Logic Functioning bit
 (44 0)  (626 256)  (626 256)  LC_0 Logic Functioning bit
 (45 0)  (627 256)  (627 256)  LC_0 Logic Functioning bit
 (40 1)  (622 257)  (622 257)  LC_0 Logic Functioning bit
 (41 1)  (623 257)  (623 257)  LC_0 Logic Functioning bit
 (42 1)  (624 257)  (624 257)  LC_0 Logic Functioning bit
 (43 1)  (625 257)  (625 257)  LC_0 Logic Functioning bit
 (49 1)  (631 257)  (631 257)  Carry_In_Mux bit 

 (0 2)  (582 258)  (582 258)  routing T_11_16.glb_netwk_7 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (1 2)  (583 258)  (583 258)  routing T_11_16.glb_netwk_7 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (2 2)  (584 258)  (584 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (609 258)  (609 258)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (610 258)  (610 258)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (611 258)  (611 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (614 258)  (614 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (618 258)  (618 258)  LC_1 Logic Functioning bit
 (37 2)  (619 258)  (619 258)  LC_1 Logic Functioning bit
 (38 2)  (620 258)  (620 258)  LC_1 Logic Functioning bit
 (39 2)  (621 258)  (621 258)  LC_1 Logic Functioning bit
 (44 2)  (626 258)  (626 258)  LC_1 Logic Functioning bit
 (45 2)  (627 258)  (627 258)  LC_1 Logic Functioning bit
 (0 3)  (582 259)  (582 259)  routing T_11_16.glb_netwk_7 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (40 3)  (622 259)  (622 259)  LC_1 Logic Functioning bit
 (41 3)  (623 259)  (623 259)  LC_1 Logic Functioning bit
 (42 3)  (624 259)  (624 259)  LC_1 Logic Functioning bit
 (43 3)  (625 259)  (625 259)  LC_1 Logic Functioning bit
 (21 4)  (603 260)  (603 260)  routing T_11_16.wire_logic_cluster/lc_3/out <X> T_11_16.lc_trk_g1_3
 (22 4)  (604 260)  (604 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (607 260)  (607 260)  routing T_11_16.wire_logic_cluster/lc_2/out <X> T_11_16.lc_trk_g1_2
 (27 4)  (609 260)  (609 260)  routing T_11_16.lc_trk_g1_2 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (611 260)  (611 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (614 260)  (614 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (618 260)  (618 260)  LC_2 Logic Functioning bit
 (37 4)  (619 260)  (619 260)  LC_2 Logic Functioning bit
 (38 4)  (620 260)  (620 260)  LC_2 Logic Functioning bit
 (39 4)  (621 260)  (621 260)  LC_2 Logic Functioning bit
 (44 4)  (626 260)  (626 260)  LC_2 Logic Functioning bit
 (45 4)  (627 260)  (627 260)  LC_2 Logic Functioning bit
 (22 5)  (604 261)  (604 261)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (612 261)  (612 261)  routing T_11_16.lc_trk_g1_2 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (40 5)  (622 261)  (622 261)  LC_2 Logic Functioning bit
 (41 5)  (623 261)  (623 261)  LC_2 Logic Functioning bit
 (42 5)  (624 261)  (624 261)  LC_2 Logic Functioning bit
 (43 5)  (625 261)  (625 261)  LC_2 Logic Functioning bit
 (17 6)  (599 262)  (599 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (600 262)  (600 262)  routing T_11_16.wire_logic_cluster/lc_5/out <X> T_11_16.lc_trk_g1_5
 (21 6)  (603 262)  (603 262)  routing T_11_16.wire_logic_cluster/lc_7/out <X> T_11_16.lc_trk_g1_7
 (22 6)  (604 262)  (604 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (607 262)  (607 262)  routing T_11_16.wire_logic_cluster/lc_6/out <X> T_11_16.lc_trk_g1_6
 (27 6)  (609 262)  (609 262)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (611 262)  (611 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (614 262)  (614 262)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (618 262)  (618 262)  LC_3 Logic Functioning bit
 (37 6)  (619 262)  (619 262)  LC_3 Logic Functioning bit
 (38 6)  (620 262)  (620 262)  LC_3 Logic Functioning bit
 (39 6)  (621 262)  (621 262)  LC_3 Logic Functioning bit
 (44 6)  (626 262)  (626 262)  LC_3 Logic Functioning bit
 (45 6)  (627 262)  (627 262)  LC_3 Logic Functioning bit
 (22 7)  (604 263)  (604 263)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (612 263)  (612 263)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (40 7)  (622 263)  (622 263)  LC_3 Logic Functioning bit
 (41 7)  (623 263)  (623 263)  LC_3 Logic Functioning bit
 (42 7)  (624 263)  (624 263)  LC_3 Logic Functioning bit
 (43 7)  (625 263)  (625 263)  LC_3 Logic Functioning bit
 (27 8)  (609 264)  (609 264)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (610 264)  (610 264)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (611 264)  (611 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (612 264)  (612 264)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (614 264)  (614 264)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (618 264)  (618 264)  LC_4 Logic Functioning bit
 (37 8)  (619 264)  (619 264)  LC_4 Logic Functioning bit
 (38 8)  (620 264)  (620 264)  LC_4 Logic Functioning bit
 (39 8)  (621 264)  (621 264)  LC_4 Logic Functioning bit
 (44 8)  (626 264)  (626 264)  LC_4 Logic Functioning bit
 (45 8)  (627 264)  (627 264)  LC_4 Logic Functioning bit
 (4 9)  (586 265)  (586 265)  routing T_11_16.sp4_v_t_36 <X> T_11_16.sp4_h_r_6
 (19 9)  (601 265)  (601 265)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (40 9)  (622 265)  (622 265)  LC_4 Logic Functioning bit
 (41 9)  (623 265)  (623 265)  LC_4 Logic Functioning bit
 (42 9)  (624 265)  (624 265)  LC_4 Logic Functioning bit
 (43 9)  (625 265)  (625 265)  LC_4 Logic Functioning bit
 (8 10)  (590 266)  (590 266)  routing T_11_16.sp4_v_t_42 <X> T_11_16.sp4_h_l_42
 (9 10)  (591 266)  (591 266)  routing T_11_16.sp4_v_t_42 <X> T_11_16.sp4_h_l_42
 (27 10)  (609 266)  (609 266)  routing T_11_16.lc_trk_g1_5 <X> T_11_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (611 266)  (611 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (612 266)  (612 266)  routing T_11_16.lc_trk_g1_5 <X> T_11_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (614 266)  (614 266)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (618 266)  (618 266)  LC_5 Logic Functioning bit
 (37 10)  (619 266)  (619 266)  LC_5 Logic Functioning bit
 (38 10)  (620 266)  (620 266)  LC_5 Logic Functioning bit
 (39 10)  (621 266)  (621 266)  LC_5 Logic Functioning bit
 (44 10)  (626 266)  (626 266)  LC_5 Logic Functioning bit
 (45 10)  (627 266)  (627 266)  LC_5 Logic Functioning bit
 (40 11)  (622 267)  (622 267)  LC_5 Logic Functioning bit
 (41 11)  (623 267)  (623 267)  LC_5 Logic Functioning bit
 (42 11)  (624 267)  (624 267)  LC_5 Logic Functioning bit
 (43 11)  (625 267)  (625 267)  LC_5 Logic Functioning bit
 (5 12)  (587 268)  (587 268)  routing T_11_16.sp4_v_b_9 <X> T_11_16.sp4_h_r_9
 (14 12)  (596 268)  (596 268)  routing T_11_16.wire_logic_cluster/lc_0/out <X> T_11_16.lc_trk_g3_0
 (17 12)  (599 268)  (599 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (600 268)  (600 268)  routing T_11_16.wire_logic_cluster/lc_1/out <X> T_11_16.lc_trk_g3_1
 (27 12)  (609 268)  (609 268)  routing T_11_16.lc_trk_g1_6 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (611 268)  (611 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (612 268)  (612 268)  routing T_11_16.lc_trk_g1_6 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (614 268)  (614 268)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (618 268)  (618 268)  LC_6 Logic Functioning bit
 (37 12)  (619 268)  (619 268)  LC_6 Logic Functioning bit
 (38 12)  (620 268)  (620 268)  LC_6 Logic Functioning bit
 (39 12)  (621 268)  (621 268)  LC_6 Logic Functioning bit
 (44 12)  (626 268)  (626 268)  LC_6 Logic Functioning bit
 (45 12)  (627 268)  (627 268)  LC_6 Logic Functioning bit
 (6 13)  (588 269)  (588 269)  routing T_11_16.sp4_v_b_9 <X> T_11_16.sp4_h_r_9
 (17 13)  (599 269)  (599 269)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (612 269)  (612 269)  routing T_11_16.lc_trk_g1_6 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (40 13)  (622 269)  (622 269)  LC_6 Logic Functioning bit
 (41 13)  (623 269)  (623 269)  LC_6 Logic Functioning bit
 (42 13)  (624 269)  (624 269)  LC_6 Logic Functioning bit
 (43 13)  (625 269)  (625 269)  LC_6 Logic Functioning bit
 (0 14)  (582 270)  (582 270)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (583 270)  (583 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (596 270)  (596 270)  routing T_11_16.wire_logic_cluster/lc_4/out <X> T_11_16.lc_trk_g3_4
 (16 14)  (598 270)  (598 270)  routing T_11_16.sp4_v_b_37 <X> T_11_16.lc_trk_g3_5
 (17 14)  (599 270)  (599 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (600 270)  (600 270)  routing T_11_16.sp4_v_b_37 <X> T_11_16.lc_trk_g3_5
 (27 14)  (609 270)  (609 270)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (611 270)  (611 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (612 270)  (612 270)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (614 270)  (614 270)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (619 270)  (619 270)  LC_7 Logic Functioning bit
 (39 14)  (621 270)  (621 270)  LC_7 Logic Functioning bit
 (41 14)  (623 270)  (623 270)  LC_7 Logic Functioning bit
 (43 14)  (625 270)  (625 270)  LC_7 Logic Functioning bit
 (45 14)  (627 270)  (627 270)  LC_7 Logic Functioning bit
 (0 15)  (582 271)  (582 271)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (583 271)  (583 271)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_7/s_r
 (17 15)  (599 271)  (599 271)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (600 271)  (600 271)  routing T_11_16.sp4_v_b_37 <X> T_11_16.lc_trk_g3_5
 (30 15)  (612 271)  (612 271)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_7/in_1
 (37 15)  (619 271)  (619 271)  LC_7 Logic Functioning bit
 (39 15)  (621 271)  (621 271)  LC_7 Logic Functioning bit
 (41 15)  (623 271)  (623 271)  LC_7 Logic Functioning bit
 (43 15)  (625 271)  (625 271)  LC_7 Logic Functioning bit


LogicTile_12_16

 (21 0)  (657 256)  (657 256)  routing T_12_16.sp4_v_b_3 <X> T_12_16.lc_trk_g0_3
 (22 0)  (658 256)  (658 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (659 256)  (659 256)  routing T_12_16.sp4_v_b_3 <X> T_12_16.lc_trk_g0_3
 (0 2)  (636 258)  (636 258)  routing T_12_16.glb_netwk_7 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (1 2)  (637 258)  (637 258)  routing T_12_16.glb_netwk_7 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (638 258)  (638 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (650 258)  (650 258)  routing T_12_16.sp4_h_l_9 <X> T_12_16.lc_trk_g0_4
 (22 2)  (658 258)  (658 258)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (28 2)  (664 258)  (664 258)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (665 258)  (665 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (666 258)  (666 258)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (667 258)  (667 258)  routing T_12_16.lc_trk_g0_4 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (668 258)  (668 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (672 258)  (672 258)  LC_1 Logic Functioning bit
 (38 2)  (674 258)  (674 258)  LC_1 Logic Functioning bit
 (0 3)  (636 259)  (636 259)  routing T_12_16.glb_netwk_7 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (13 3)  (649 259)  (649 259)  routing T_12_16.sp4_v_b_9 <X> T_12_16.sp4_h_l_39
 (14 3)  (650 259)  (650 259)  routing T_12_16.sp4_h_l_9 <X> T_12_16.lc_trk_g0_4
 (15 3)  (651 259)  (651 259)  routing T_12_16.sp4_h_l_9 <X> T_12_16.lc_trk_g0_4
 (16 3)  (652 259)  (652 259)  routing T_12_16.sp4_h_l_9 <X> T_12_16.lc_trk_g0_4
 (17 3)  (653 259)  (653 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (658 259)  (658 259)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (660 259)  (660 259)  routing T_12_16.top_op_6 <X> T_12_16.lc_trk_g0_6
 (25 3)  (661 259)  (661 259)  routing T_12_16.top_op_6 <X> T_12_16.lc_trk_g0_6
 (30 3)  (666 259)  (666 259)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (36 3)  (672 259)  (672 259)  LC_1 Logic Functioning bit
 (38 3)  (674 259)  (674 259)  LC_1 Logic Functioning bit
 (11 6)  (647 262)  (647 262)  routing T_12_16.sp4_v_b_9 <X> T_12_16.sp4_v_t_40
 (13 6)  (649 262)  (649 262)  routing T_12_16.sp4_v_b_9 <X> T_12_16.sp4_v_t_40
 (21 6)  (657 262)  (657 262)  routing T_12_16.wire_logic_cluster/lc_7/out <X> T_12_16.lc_trk_g1_7
 (22 6)  (658 262)  (658 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 8)  (662 264)  (662 264)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (663 264)  (663 264)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (664 264)  (664 264)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (665 264)  (665 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (667 264)  (667 264)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (668 264)  (668 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (669 264)  (669 264)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (670 264)  (670 264)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (671 264)  (671 264)  routing T_12_16.lc_trk_g0_6 <X> T_12_16.input_2_4
 (51 8)  (687 264)  (687 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (27 9)  (663 265)  (663 265)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (664 265)  (664 265)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (665 265)  (665 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (667 265)  (667 265)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (668 265)  (668 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (671 265)  (671 265)  routing T_12_16.lc_trk_g0_6 <X> T_12_16.input_2_4
 (41 9)  (677 265)  (677 265)  LC_4 Logic Functioning bit
 (22 11)  (658 267)  (658 267)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (660 267)  (660 267)  routing T_12_16.tnr_op_6 <X> T_12_16.lc_trk_g2_6
 (0 12)  (636 268)  (636 268)  routing T_12_16.glb_netwk_6 <X> T_12_16.glb2local_3
 (1 12)  (637 268)  (637 268)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_6 glb2local_3
 (26 12)  (662 268)  (662 268)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (29 12)  (665 268)  (665 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (667 268)  (667 268)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (668 268)  (668 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (40 12)  (676 268)  (676 268)  LC_6 Logic Functioning bit
 (41 12)  (677 268)  (677 268)  LC_6 Logic Functioning bit
 (42 12)  (678 268)  (678 268)  LC_6 Logic Functioning bit
 (43 12)  (679 268)  (679 268)  LC_6 Logic Functioning bit
 (1 13)  (637 269)  (637 269)  routing T_12_16.glb_netwk_6 <X> T_12_16.glb2local_3
 (14 13)  (650 269)  (650 269)  routing T_12_16.tnl_op_0 <X> T_12_16.lc_trk_g3_0
 (15 13)  (651 269)  (651 269)  routing T_12_16.tnl_op_0 <X> T_12_16.lc_trk_g3_0
 (17 13)  (653 269)  (653 269)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (26 13)  (662 269)  (662 269)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (663 269)  (663 269)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (665 269)  (665 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (666 269)  (666 269)  routing T_12_16.lc_trk_g0_3 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (667 269)  (667 269)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (41 13)  (677 269)  (677 269)  LC_6 Logic Functioning bit
 (43 13)  (679 269)  (679 269)  LC_6 Logic Functioning bit
 (16 14)  (652 270)  (652 270)  routing T_12_16.sp4_v_b_37 <X> T_12_16.lc_trk_g3_5
 (17 14)  (653 270)  (653 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (654 270)  (654 270)  routing T_12_16.sp4_v_b_37 <X> T_12_16.lc_trk_g3_5
 (25 14)  (661 270)  (661 270)  routing T_12_16.sp4_v_b_38 <X> T_12_16.lc_trk_g3_6
 (29 14)  (665 270)  (665 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (666 270)  (666 270)  routing T_12_16.lc_trk_g0_6 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (667 270)  (667 270)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (668 270)  (668 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (669 270)  (669 270)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (670 270)  (670 270)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (672 270)  (672 270)  LC_7 Logic Functioning bit
 (38 14)  (674 270)  (674 270)  LC_7 Logic Functioning bit
 (39 14)  (675 270)  (675 270)  LC_7 Logic Functioning bit
 (40 14)  (676 270)  (676 270)  LC_7 Logic Functioning bit
 (41 14)  (677 270)  (677 270)  LC_7 Logic Functioning bit
 (43 14)  (679 270)  (679 270)  LC_7 Logic Functioning bit
 (45 14)  (681 270)  (681 270)  LC_7 Logic Functioning bit
 (50 14)  (686 270)  (686 270)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (687 270)  (687 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (18 15)  (654 271)  (654 271)  routing T_12_16.sp4_v_b_37 <X> T_12_16.lc_trk_g3_5
 (22 15)  (658 271)  (658 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (659 271)  (659 271)  routing T_12_16.sp4_v_b_38 <X> T_12_16.lc_trk_g3_6
 (25 15)  (661 271)  (661 271)  routing T_12_16.sp4_v_b_38 <X> T_12_16.lc_trk_g3_6
 (27 15)  (663 271)  (663 271)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (664 271)  (664 271)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (665 271)  (665 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (666 271)  (666 271)  routing T_12_16.lc_trk_g0_6 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (37 15)  (673 271)  (673 271)  LC_7 Logic Functioning bit
 (38 15)  (674 271)  (674 271)  LC_7 Logic Functioning bit
 (39 15)  (675 271)  (675 271)  LC_7 Logic Functioning bit
 (40 15)  (676 271)  (676 271)  LC_7 Logic Functioning bit
 (41 15)  (677 271)  (677 271)  LC_7 Logic Functioning bit


LogicTile_13_16

 (17 0)  (711 256)  (711 256)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (712 256)  (712 256)  routing T_13_16.wire_logic_cluster/lc_1/out <X> T_13_16.lc_trk_g0_1
 (27 0)  (721 256)  (721 256)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (722 256)  (722 256)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (723 256)  (723 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (724 256)  (724 256)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (726 256)  (726 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (727 256)  (727 256)  routing T_13_16.lc_trk_g2_1 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (730 256)  (730 256)  LC_0 Logic Functioning bit
 (38 0)  (732 256)  (732 256)  LC_0 Logic Functioning bit
 (41 0)  (735 256)  (735 256)  LC_0 Logic Functioning bit
 (43 0)  (737 256)  (737 256)  LC_0 Logic Functioning bit
 (27 1)  (721 257)  (721 257)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (722 257)  (722 257)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (723 257)  (723 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (724 257)  (724 257)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (40 1)  (734 257)  (734 257)  LC_0 Logic Functioning bit
 (42 1)  (736 257)  (736 257)  LC_0 Logic Functioning bit
 (0 2)  (694 258)  (694 258)  routing T_13_16.glb_netwk_7 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (1 2)  (695 258)  (695 258)  routing T_13_16.glb_netwk_7 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (696 258)  (696 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (29 2)  (723 258)  (723 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (724 258)  (724 258)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (726 258)  (726 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (727 258)  (727 258)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (728 258)  (728 258)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (41 2)  (735 258)  (735 258)  LC_1 Logic Functioning bit
 (45 2)  (739 258)  (739 258)  LC_1 Logic Functioning bit
 (47 2)  (741 258)  (741 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (744 258)  (744 258)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (747 258)  (747 258)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (694 259)  (694 259)  routing T_13_16.glb_netwk_7 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (22 3)  (716 259)  (716 259)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (718 259)  (718 259)  routing T_13_16.top_op_6 <X> T_13_16.lc_trk_g0_6
 (25 3)  (719 259)  (719 259)  routing T_13_16.top_op_6 <X> T_13_16.lc_trk_g0_6
 (29 3)  (723 259)  (723 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (724 259)  (724 259)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (38 3)  (732 259)  (732 259)  LC_1 Logic Functioning bit
 (39 3)  (733 259)  (733 259)  LC_1 Logic Functioning bit
 (40 3)  (734 259)  (734 259)  LC_1 Logic Functioning bit
 (53 3)  (747 259)  (747 259)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 4)  (708 260)  (708 260)  routing T_13_16.wire_logic_cluster/lc_0/out <X> T_13_16.lc_trk_g1_0
 (15 4)  (709 260)  (709 260)  routing T_13_16.lft_op_1 <X> T_13_16.lc_trk_g1_1
 (17 4)  (711 260)  (711 260)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (712 260)  (712 260)  routing T_13_16.lft_op_1 <X> T_13_16.lc_trk_g1_1
 (21 4)  (715 260)  (715 260)  routing T_13_16.wire_logic_cluster/lc_3/out <X> T_13_16.lc_trk_g1_3
 (22 4)  (716 260)  (716 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (17 5)  (711 261)  (711 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (27 6)  (721 262)  (721 262)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (723 262)  (723 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (726 262)  (726 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (728 262)  (728 262)  routing T_13_16.lc_trk_g1_1 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (41 6)  (735 262)  (735 262)  LC_3 Logic Functioning bit
 (45 6)  (739 262)  (739 262)  LC_3 Logic Functioning bit
 (3 7)  (697 263)  (697 263)  routing T_13_16.sp12_h_l_23 <X> T_13_16.sp12_v_t_23
 (29 7)  (723 263)  (723 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (724 263)  (724 263)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (32 7)  (726 263)  (726 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (728 263)  (728 263)  routing T_13_16.lc_trk_g1_0 <X> T_13_16.input_2_3
 (38 7)  (732 263)  (732 263)  LC_3 Logic Functioning bit
 (39 7)  (733 263)  (733 263)  LC_3 Logic Functioning bit
 (41 7)  (735 263)  (735 263)  LC_3 Logic Functioning bit
 (48 7)  (742 263)  (742 263)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (745 263)  (745 263)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (709 264)  (709 264)  routing T_13_16.sp4_h_r_41 <X> T_13_16.lc_trk_g2_1
 (16 8)  (710 264)  (710 264)  routing T_13_16.sp4_h_r_41 <X> T_13_16.lc_trk_g2_1
 (17 8)  (711 264)  (711 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (712 264)  (712 264)  routing T_13_16.sp4_h_r_41 <X> T_13_16.lc_trk_g2_1
 (18 9)  (712 265)  (712 265)  routing T_13_16.sp4_h_r_41 <X> T_13_16.lc_trk_g2_1
 (15 12)  (709 268)  (709 268)  routing T_13_16.sp4_h_r_33 <X> T_13_16.lc_trk_g3_1
 (16 12)  (710 268)  (710 268)  routing T_13_16.sp4_h_r_33 <X> T_13_16.lc_trk_g3_1
 (17 12)  (711 268)  (711 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (712 268)  (712 268)  routing T_13_16.sp4_h_r_33 <X> T_13_16.lc_trk_g3_1
 (0 14)  (694 270)  (694 270)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (695 270)  (695 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (694 271)  (694 271)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/s_r
 (22 15)  (716 271)  (716 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (717 271)  (717 271)  routing T_13_16.sp4_h_r_30 <X> T_13_16.lc_trk_g3_6
 (24 15)  (718 271)  (718 271)  routing T_13_16.sp4_h_r_30 <X> T_13_16.lc_trk_g3_6
 (25 15)  (719 271)  (719 271)  routing T_13_16.sp4_h_r_30 <X> T_13_16.lc_trk_g3_6


LogicTile_14_16

 (6 14)  (754 270)  (754 270)  routing T_14_16.sp4_h_l_41 <X> T_14_16.sp4_v_t_44


DSP_Tile_0_15

 (10 4)  (10 244)  (10 244)  routing T_0_15.sp4_v_t_46 <X> T_0_15.sp4_h_r_4
 (8 5)  (8 245)  (8 245)  routing T_0_15.sp4_h_r_4 <X> T_0_15.sp4_v_b_4
 (6 12)  (6 252)  (6 252)  routing T_0_15.sp4_h_r_4 <X> T_0_15.sp4_v_b_9


LogicTile_1_15

 (15 0)  (69 240)  (69 240)  routing T_1_15.top_op_1 <X> T_1_15.lc_trk_g0_1
 (17 0)  (71 240)  (71 240)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (29 0)  (83 240)  (83 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (85 240)  (85 240)  routing T_1_15.lc_trk_g0_5 <X> T_1_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (86 240)  (86 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (89 240)  (89 240)  routing T_1_15.lc_trk_g3_5 <X> T_1_15.input_2_0
 (36 0)  (90 240)  (90 240)  LC_0 Logic Functioning bit
 (38 0)  (92 240)  (92 240)  LC_0 Logic Functioning bit
 (45 0)  (99 240)  (99 240)  LC_0 Logic Functioning bit
 (18 1)  (72 241)  (72 241)  routing T_1_15.top_op_1 <X> T_1_15.lc_trk_g0_1
 (27 1)  (81 241)  (81 241)  routing T_1_15.lc_trk_g3_1 <X> T_1_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (82 241)  (82 241)  routing T_1_15.lc_trk_g3_1 <X> T_1_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (83 241)  (83 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (86 241)  (86 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (87 241)  (87 241)  routing T_1_15.lc_trk_g3_5 <X> T_1_15.input_2_0
 (34 1)  (88 241)  (88 241)  routing T_1_15.lc_trk_g3_5 <X> T_1_15.input_2_0
 (37 1)  (91 241)  (91 241)  LC_0 Logic Functioning bit
 (38 1)  (92 241)  (92 241)  LC_0 Logic Functioning bit
 (53 1)  (107 241)  (107 241)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (54 242)  (54 242)  routing T_1_15.glb_netwk_7 <X> T_1_15.wire_logic_cluster/lc_7/clk
 (1 2)  (55 242)  (55 242)  routing T_1_15.glb_netwk_7 <X> T_1_15.wire_logic_cluster/lc_7/clk
 (2 2)  (56 242)  (56 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (68 242)  (68 242)  routing T_1_15.sp4_v_t_1 <X> T_1_15.lc_trk_g0_4
 (17 2)  (71 242)  (71 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (25 2)  (79 242)  (79 242)  routing T_1_15.sp4_v_b_6 <X> T_1_15.lc_trk_g0_6
 (26 2)  (80 242)  (80 242)  routing T_1_15.lc_trk_g3_4 <X> T_1_15.wire_logic_cluster/lc_1/in_0
 (28 2)  (82 242)  (82 242)  routing T_1_15.lc_trk_g2_4 <X> T_1_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (83 242)  (83 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (84 242)  (84 242)  routing T_1_15.lc_trk_g2_4 <X> T_1_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (86 242)  (86 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (87 242)  (87 242)  routing T_1_15.lc_trk_g2_0 <X> T_1_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (90 242)  (90 242)  LC_1 Logic Functioning bit
 (37 2)  (91 242)  (91 242)  LC_1 Logic Functioning bit
 (38 2)  (92 242)  (92 242)  LC_1 Logic Functioning bit
 (39 2)  (93 242)  (93 242)  LC_1 Logic Functioning bit
 (43 2)  (97 242)  (97 242)  LC_1 Logic Functioning bit
 (0 3)  (54 243)  (54 243)  routing T_1_15.glb_netwk_7 <X> T_1_15.wire_logic_cluster/lc_7/clk
 (14 3)  (68 243)  (68 243)  routing T_1_15.sp4_v_t_1 <X> T_1_15.lc_trk_g0_4
 (16 3)  (70 243)  (70 243)  routing T_1_15.sp4_v_t_1 <X> T_1_15.lc_trk_g0_4
 (17 3)  (71 243)  (71 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (72 243)  (72 243)  routing T_1_15.sp4_r_v_b_29 <X> T_1_15.lc_trk_g0_5
 (22 3)  (76 243)  (76 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (77 243)  (77 243)  routing T_1_15.sp4_v_b_6 <X> T_1_15.lc_trk_g0_6
 (27 3)  (81 243)  (81 243)  routing T_1_15.lc_trk_g3_4 <X> T_1_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (82 243)  (82 243)  routing T_1_15.lc_trk_g3_4 <X> T_1_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (83 243)  (83 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (86 243)  (86 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (87 243)  (87 243)  routing T_1_15.lc_trk_g2_1 <X> T_1_15.input_2_1
 (36 3)  (90 243)  (90 243)  LC_1 Logic Functioning bit
 (38 3)  (92 243)  (92 243)  LC_1 Logic Functioning bit
 (39 3)  (93 243)  (93 243)  LC_1 Logic Functioning bit
 (1 4)  (55 244)  (55 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (68 244)  (68 244)  routing T_1_15.wire_logic_cluster/lc_0/out <X> T_1_15.lc_trk_g1_0
 (22 4)  (76 244)  (76 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (77 244)  (77 244)  routing T_1_15.sp4_v_b_19 <X> T_1_15.lc_trk_g1_3
 (24 4)  (78 244)  (78 244)  routing T_1_15.sp4_v_b_19 <X> T_1_15.lc_trk_g1_3
 (27 4)  (81 244)  (81 244)  routing T_1_15.lc_trk_g3_0 <X> T_1_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (82 244)  (82 244)  routing T_1_15.lc_trk_g3_0 <X> T_1_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (83 244)  (83 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (85 244)  (85 244)  routing T_1_15.lc_trk_g2_5 <X> T_1_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (86 244)  (86 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (87 244)  (87 244)  routing T_1_15.lc_trk_g2_5 <X> T_1_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (90 244)  (90 244)  LC_2 Logic Functioning bit
 (37 4)  (91 244)  (91 244)  LC_2 Logic Functioning bit
 (38 4)  (92 244)  (92 244)  LC_2 Logic Functioning bit
 (39 4)  (93 244)  (93 244)  LC_2 Logic Functioning bit
 (40 4)  (94 244)  (94 244)  LC_2 Logic Functioning bit
 (41 4)  (95 244)  (95 244)  LC_2 Logic Functioning bit
 (42 4)  (96 244)  (96 244)  LC_2 Logic Functioning bit
 (45 4)  (99 244)  (99 244)  LC_2 Logic Functioning bit
 (46 4)  (100 244)  (100 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (104 244)  (104 244)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (54 245)  (54 245)  routing T_1_15.lc_trk_g1_3 <X> T_1_15.wire_logic_cluster/lc_7/cen
 (1 5)  (55 245)  (55 245)  routing T_1_15.lc_trk_g1_3 <X> T_1_15.wire_logic_cluster/lc_7/cen
 (17 5)  (71 245)  (71 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (76 245)  (76 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (77 245)  (77 245)  routing T_1_15.sp4_v_b_18 <X> T_1_15.lc_trk_g1_2
 (24 5)  (78 245)  (78 245)  routing T_1_15.sp4_v_b_18 <X> T_1_15.lc_trk_g1_2
 (28 5)  (82 245)  (82 245)  routing T_1_15.lc_trk_g2_0 <X> T_1_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (83 245)  (83 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (90 245)  (90 245)  LC_2 Logic Functioning bit
 (37 5)  (91 245)  (91 245)  LC_2 Logic Functioning bit
 (38 5)  (92 245)  (92 245)  LC_2 Logic Functioning bit
 (39 5)  (93 245)  (93 245)  LC_2 Logic Functioning bit
 (41 5)  (95 245)  (95 245)  LC_2 Logic Functioning bit
 (11 6)  (65 246)  (65 246)  routing T_1_15.sp4_v_b_9 <X> T_1_15.sp4_v_t_40
 (13 6)  (67 246)  (67 246)  routing T_1_15.sp4_v_b_9 <X> T_1_15.sp4_v_t_40
 (22 6)  (76 246)  (76 246)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (78 246)  (78 246)  routing T_1_15.top_op_7 <X> T_1_15.lc_trk_g1_7
 (31 6)  (85 246)  (85 246)  routing T_1_15.lc_trk_g0_6 <X> T_1_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (86 246)  (86 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (90 246)  (90 246)  LC_3 Logic Functioning bit
 (37 6)  (91 246)  (91 246)  LC_3 Logic Functioning bit
 (38 6)  (92 246)  (92 246)  LC_3 Logic Functioning bit
 (43 6)  (97 246)  (97 246)  LC_3 Logic Functioning bit
 (21 7)  (75 247)  (75 247)  routing T_1_15.top_op_7 <X> T_1_15.lc_trk_g1_7
 (22 7)  (76 247)  (76 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (77 247)  (77 247)  routing T_1_15.sp4_v_b_22 <X> T_1_15.lc_trk_g1_6
 (24 7)  (78 247)  (78 247)  routing T_1_15.sp4_v_b_22 <X> T_1_15.lc_trk_g1_6
 (26 7)  (80 247)  (80 247)  routing T_1_15.lc_trk_g1_2 <X> T_1_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (81 247)  (81 247)  routing T_1_15.lc_trk_g1_2 <X> T_1_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (83 247)  (83 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (85 247)  (85 247)  routing T_1_15.lc_trk_g0_6 <X> T_1_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (86 247)  (86 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (88 247)  (88 247)  routing T_1_15.lc_trk_g1_0 <X> T_1_15.input_2_3
 (36 7)  (90 247)  (90 247)  LC_3 Logic Functioning bit
 (37 7)  (91 247)  (91 247)  LC_3 Logic Functioning bit
 (39 7)  (93 247)  (93 247)  LC_3 Logic Functioning bit
 (42 7)  (96 247)  (96 247)  LC_3 Logic Functioning bit
 (53 7)  (107 247)  (107 247)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (7 8)  (61 248)  (61 248)  Column buffer control bit: LH_colbuf_cntl_1

 (16 8)  (70 248)  (70 248)  routing T_1_15.sp4_v_b_33 <X> T_1_15.lc_trk_g2_1
 (17 8)  (71 248)  (71 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (72 248)  (72 248)  routing T_1_15.sp4_v_b_33 <X> T_1_15.lc_trk_g2_1
 (27 8)  (81 248)  (81 248)  routing T_1_15.lc_trk_g1_6 <X> T_1_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (83 248)  (83 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (84 248)  (84 248)  routing T_1_15.lc_trk_g1_6 <X> T_1_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (86 248)  (86 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (87 248)  (87 248)  routing T_1_15.lc_trk_g3_2 <X> T_1_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (88 248)  (88 248)  routing T_1_15.lc_trk_g3_2 <X> T_1_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (90 248)  (90 248)  LC_4 Logic Functioning bit
 (37 8)  (91 248)  (91 248)  LC_4 Logic Functioning bit
 (38 8)  (92 248)  (92 248)  LC_4 Logic Functioning bit
 (39 8)  (93 248)  (93 248)  LC_4 Logic Functioning bit
 (50 8)  (104 248)  (104 248)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (69 249)  (69 249)  routing T_1_15.tnr_op_0 <X> T_1_15.lc_trk_g2_0
 (17 9)  (71 249)  (71 249)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (18 9)  (72 249)  (72 249)  routing T_1_15.sp4_v_b_33 <X> T_1_15.lc_trk_g2_1
 (22 9)  (76 249)  (76 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (80 249)  (80 249)  routing T_1_15.lc_trk_g2_2 <X> T_1_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (82 249)  (82 249)  routing T_1_15.lc_trk_g2_2 <X> T_1_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (83 249)  (83 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (84 249)  (84 249)  routing T_1_15.lc_trk_g1_6 <X> T_1_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (85 249)  (85 249)  routing T_1_15.lc_trk_g3_2 <X> T_1_15.wire_logic_cluster/lc_4/in_3
 (40 9)  (94 249)  (94 249)  LC_4 Logic Functioning bit
 (41 9)  (95 249)  (95 249)  LC_4 Logic Functioning bit
 (42 9)  (96 249)  (96 249)  LC_4 Logic Functioning bit
 (43 9)  (97 249)  (97 249)  LC_4 Logic Functioning bit
 (51 9)  (105 249)  (105 249)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (15 10)  (69 250)  (69 250)  routing T_1_15.sp4_h_l_16 <X> T_1_15.lc_trk_g2_5
 (16 10)  (70 250)  (70 250)  routing T_1_15.sp4_h_l_16 <X> T_1_15.lc_trk_g2_5
 (17 10)  (71 250)  (71 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (32 10)  (86 250)  (86 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (87 250)  (87 250)  routing T_1_15.lc_trk_g2_2 <X> T_1_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (89 250)  (89 250)  routing T_1_15.lc_trk_g1_6 <X> T_1_15.input_2_5
 (36 10)  (90 250)  (90 250)  LC_5 Logic Functioning bit
 (37 10)  (91 250)  (91 250)  LC_5 Logic Functioning bit
 (38 10)  (92 250)  (92 250)  LC_5 Logic Functioning bit
 (43 10)  (97 250)  (97 250)  LC_5 Logic Functioning bit
 (51 10)  (105 250)  (105 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (7 11)  (61 251)  (61 251)  Column buffer control bit: LH_colbuf_cntl_2

 (15 11)  (69 251)  (69 251)  routing T_1_15.tnr_op_4 <X> T_1_15.lc_trk_g2_4
 (17 11)  (71 251)  (71 251)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (18 11)  (72 251)  (72 251)  routing T_1_15.sp4_h_l_16 <X> T_1_15.lc_trk_g2_5
 (26 11)  (80 251)  (80 251)  routing T_1_15.lc_trk_g3_2 <X> T_1_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (81 251)  (81 251)  routing T_1_15.lc_trk_g3_2 <X> T_1_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (82 251)  (82 251)  routing T_1_15.lc_trk_g3_2 <X> T_1_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (83 251)  (83 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (85 251)  (85 251)  routing T_1_15.lc_trk_g2_2 <X> T_1_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (86 251)  (86 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (88 251)  (88 251)  routing T_1_15.lc_trk_g1_6 <X> T_1_15.input_2_5
 (35 11)  (89 251)  (89 251)  routing T_1_15.lc_trk_g1_6 <X> T_1_15.input_2_5
 (36 11)  (90 251)  (90 251)  LC_5 Logic Functioning bit
 (37 11)  (91 251)  (91 251)  LC_5 Logic Functioning bit
 (39 11)  (93 251)  (93 251)  LC_5 Logic Functioning bit
 (42 11)  (96 251)  (96 251)  LC_5 Logic Functioning bit
 (53 11)  (107 251)  (107 251)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (5 12)  (59 252)  (59 252)  routing T_1_15.sp4_v_b_3 <X> T_1_15.sp4_h_r_9
 (14 12)  (68 252)  (68 252)  routing T_1_15.sp4_v_t_21 <X> T_1_15.lc_trk_g3_0
 (17 12)  (71 252)  (71 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (72 252)  (72 252)  routing T_1_15.wire_logic_cluster/lc_1/out <X> T_1_15.lc_trk_g3_1
 (25 12)  (79 252)  (79 252)  routing T_1_15.wire_logic_cluster/lc_2/out <X> T_1_15.lc_trk_g3_2
 (26 12)  (80 252)  (80 252)  routing T_1_15.lc_trk_g0_6 <X> T_1_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (81 252)  (81 252)  routing T_1_15.lc_trk_g1_0 <X> T_1_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 252)  (83 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (86 252)  (86 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (88 252)  (88 252)  routing T_1_15.lc_trk_g1_2 <X> T_1_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (89 252)  (89 252)  routing T_1_15.lc_trk_g1_7 <X> T_1_15.input_2_6
 (36 12)  (90 252)  (90 252)  LC_6 Logic Functioning bit
 (37 12)  (91 252)  (91 252)  LC_6 Logic Functioning bit
 (38 12)  (92 252)  (92 252)  LC_6 Logic Functioning bit
 (39 12)  (93 252)  (93 252)  LC_6 Logic Functioning bit
 (4 13)  (58 253)  (58 253)  routing T_1_15.sp4_v_b_3 <X> T_1_15.sp4_h_r_9
 (6 13)  (60 253)  (60 253)  routing T_1_15.sp4_v_b_3 <X> T_1_15.sp4_h_r_9
 (14 13)  (68 253)  (68 253)  routing T_1_15.sp4_v_t_21 <X> T_1_15.lc_trk_g3_0
 (16 13)  (70 253)  (70 253)  routing T_1_15.sp4_v_t_21 <X> T_1_15.lc_trk_g3_0
 (17 13)  (71 253)  (71 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (76 253)  (76 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (80 253)  (80 253)  routing T_1_15.lc_trk_g0_6 <X> T_1_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (83 253)  (83 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (85 253)  (85 253)  routing T_1_15.lc_trk_g1_2 <X> T_1_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (86 253)  (86 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (88 253)  (88 253)  routing T_1_15.lc_trk_g1_7 <X> T_1_15.input_2_6
 (35 13)  (89 253)  (89 253)  routing T_1_15.lc_trk_g1_7 <X> T_1_15.input_2_6
 (40 13)  (94 253)  (94 253)  LC_6 Logic Functioning bit
 (41 13)  (95 253)  (95 253)  LC_6 Logic Functioning bit
 (42 13)  (96 253)  (96 253)  LC_6 Logic Functioning bit
 (43 13)  (97 253)  (97 253)  LC_6 Logic Functioning bit
 (53 13)  (107 253)  (107 253)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (1 14)  (55 254)  (55 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (3 14)  (57 254)  (57 254)  routing T_1_15.sp12_v_b_1 <X> T_1_15.sp12_v_t_22
 (4 14)  (58 254)  (58 254)  routing T_1_15.sp4_v_b_1 <X> T_1_15.sp4_v_t_44
 (6 14)  (60 254)  (60 254)  routing T_1_15.sp4_v_b_1 <X> T_1_15.sp4_v_t_44
 (7 14)  (61 254)  (61 254)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (68 254)  (68 254)  routing T_1_15.sp4_h_r_36 <X> T_1_15.lc_trk_g3_4
 (15 14)  (69 254)  (69 254)  routing T_1_15.sp4_h_l_16 <X> T_1_15.lc_trk_g3_5
 (16 14)  (70 254)  (70 254)  routing T_1_15.sp4_h_l_16 <X> T_1_15.lc_trk_g3_5
 (17 14)  (71 254)  (71 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (76 254)  (76 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (77 254)  (77 254)  routing T_1_15.sp4_h_r_31 <X> T_1_15.lc_trk_g3_7
 (24 14)  (78 254)  (78 254)  routing T_1_15.sp4_h_r_31 <X> T_1_15.lc_trk_g3_7
 (26 14)  (80 254)  (80 254)  routing T_1_15.lc_trk_g3_4 <X> T_1_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (81 254)  (81 254)  routing T_1_15.lc_trk_g3_7 <X> T_1_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (82 254)  (82 254)  routing T_1_15.lc_trk_g3_7 <X> T_1_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (83 254)  (83 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (84 254)  (84 254)  routing T_1_15.lc_trk_g3_7 <X> T_1_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (85 254)  (85 254)  routing T_1_15.lc_trk_g2_4 <X> T_1_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (86 254)  (86 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (87 254)  (87 254)  routing T_1_15.lc_trk_g2_4 <X> T_1_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (90 254)  (90 254)  LC_7 Logic Functioning bit
 (1 15)  (55 255)  (55 255)  routing T_1_15.lc_trk_g0_4 <X> T_1_15.wire_logic_cluster/lc_7/s_r
 (7 15)  (61 255)  (61 255)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (69 255)  (69 255)  routing T_1_15.sp4_h_r_36 <X> T_1_15.lc_trk_g3_4
 (16 15)  (70 255)  (70 255)  routing T_1_15.sp4_h_r_36 <X> T_1_15.lc_trk_g3_4
 (17 15)  (71 255)  (71 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (72 255)  (72 255)  routing T_1_15.sp4_h_l_16 <X> T_1_15.lc_trk_g3_5
 (21 15)  (75 255)  (75 255)  routing T_1_15.sp4_h_r_31 <X> T_1_15.lc_trk_g3_7
 (27 15)  (81 255)  (81 255)  routing T_1_15.lc_trk_g3_4 <X> T_1_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (82 255)  (82 255)  routing T_1_15.lc_trk_g3_4 <X> T_1_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (83 255)  (83 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (84 255)  (84 255)  routing T_1_15.lc_trk_g3_7 <X> T_1_15.wire_logic_cluster/lc_7/in_1
 (32 15)  (86 255)  (86 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (87 255)  (87 255)  routing T_1_15.lc_trk_g2_1 <X> T_1_15.input_2_7


LogicTile_2_15

 (4 0)  (112 240)  (112 240)  routing T_2_15.sp4_v_t_37 <X> T_2_15.sp4_v_b_0
 (21 0)  (129 240)  (129 240)  routing T_2_15.wire_logic_cluster/lc_3/out <X> T_2_15.lc_trk_g0_3
 (22 0)  (130 240)  (130 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (133 240)  (133 240)  routing T_2_15.sp4_h_r_10 <X> T_2_15.lc_trk_g0_2
 (27 0)  (135 240)  (135 240)  routing T_2_15.lc_trk_g1_0 <X> T_2_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 240)  (137 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (140 240)  (140 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (143 240)  (143 240)  routing T_2_15.lc_trk_g2_4 <X> T_2_15.input_2_0
 (36 0)  (144 240)  (144 240)  LC_0 Logic Functioning bit
 (39 0)  (147 240)  (147 240)  LC_0 Logic Functioning bit
 (41 0)  (149 240)  (149 240)  LC_0 Logic Functioning bit
 (42 0)  (150 240)  (150 240)  LC_0 Logic Functioning bit
 (44 0)  (152 240)  (152 240)  LC_0 Logic Functioning bit
 (53 0)  (161 240)  (161 240)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (22 1)  (130 241)  (130 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (131 241)  (131 241)  routing T_2_15.sp4_h_r_10 <X> T_2_15.lc_trk_g0_2
 (24 1)  (132 241)  (132 241)  routing T_2_15.sp4_h_r_10 <X> T_2_15.lc_trk_g0_2
 (32 1)  (140 241)  (140 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (141 241)  (141 241)  routing T_2_15.lc_trk_g2_4 <X> T_2_15.input_2_0
 (36 1)  (144 241)  (144 241)  LC_0 Logic Functioning bit
 (39 1)  (147 241)  (147 241)  LC_0 Logic Functioning bit
 (41 1)  (149 241)  (149 241)  LC_0 Logic Functioning bit
 (42 1)  (150 241)  (150 241)  LC_0 Logic Functioning bit
 (49 1)  (157 241)  (157 241)  Carry_In_Mux bit 

 (51 1)  (159 241)  (159 241)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (108 242)  (108 242)  routing T_2_15.glb_netwk_7 <X> T_2_15.wire_logic_cluster/lc_7/clk
 (1 2)  (109 242)  (109 242)  routing T_2_15.glb_netwk_7 <X> T_2_15.wire_logic_cluster/lc_7/clk
 (2 2)  (110 242)  (110 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (10 2)  (118 242)  (118 242)  routing T_2_15.sp4_v_b_8 <X> T_2_15.sp4_h_l_36
 (32 2)  (140 242)  (140 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (40 2)  (148 242)  (148 242)  LC_1 Logic Functioning bit
 (41 2)  (149 242)  (149 242)  LC_1 Logic Functioning bit
 (42 2)  (150 242)  (150 242)  LC_1 Logic Functioning bit
 (43 2)  (151 242)  (151 242)  LC_1 Logic Functioning bit
 (0 3)  (108 243)  (108 243)  routing T_2_15.glb_netwk_7 <X> T_2_15.wire_logic_cluster/lc_7/clk
 (40 3)  (148 243)  (148 243)  LC_1 Logic Functioning bit
 (41 3)  (149 243)  (149 243)  LC_1 Logic Functioning bit
 (42 3)  (150 243)  (150 243)  LC_1 Logic Functioning bit
 (43 3)  (151 243)  (151 243)  LC_1 Logic Functioning bit
 (51 3)  (159 243)  (159 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (109 244)  (109 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (6 4)  (114 244)  (114 244)  routing T_2_15.sp4_v_t_37 <X> T_2_15.sp4_v_b_3
 (22 4)  (130 244)  (130 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (27 4)  (135 244)  (135 244)  routing T_2_15.lc_trk_g3_4 <X> T_2_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (136 244)  (136 244)  routing T_2_15.lc_trk_g3_4 <X> T_2_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 244)  (137 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (138 244)  (138 244)  routing T_2_15.lc_trk_g3_4 <X> T_2_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (140 244)  (140 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (40 4)  (148 244)  (148 244)  LC_2 Logic Functioning bit
 (41 4)  (149 244)  (149 244)  LC_2 Logic Functioning bit
 (42 4)  (150 244)  (150 244)  LC_2 Logic Functioning bit
 (43 4)  (151 244)  (151 244)  LC_2 Logic Functioning bit
 (1 5)  (109 245)  (109 245)  routing T_2_15.lc_trk_g0_2 <X> T_2_15.wire_logic_cluster/lc_7/cen
 (5 5)  (113 245)  (113 245)  routing T_2_15.sp4_v_t_37 <X> T_2_15.sp4_v_b_3
 (14 5)  (122 245)  (122 245)  routing T_2_15.sp4_h_r_0 <X> T_2_15.lc_trk_g1_0
 (15 5)  (123 245)  (123 245)  routing T_2_15.sp4_h_r_0 <X> T_2_15.lc_trk_g1_0
 (16 5)  (124 245)  (124 245)  routing T_2_15.sp4_h_r_0 <X> T_2_15.lc_trk_g1_0
 (17 5)  (125 245)  (125 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (21 5)  (129 245)  (129 245)  routing T_2_15.sp4_r_v_b_27 <X> T_2_15.lc_trk_g1_3
 (26 5)  (134 245)  (134 245)  routing T_2_15.lc_trk_g2_2 <X> T_2_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (136 245)  (136 245)  routing T_2_15.lc_trk_g2_2 <X> T_2_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (137 245)  (137 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (139 245)  (139 245)  routing T_2_15.lc_trk_g0_3 <X> T_2_15.wire_logic_cluster/lc_2/in_3
 (40 5)  (148 245)  (148 245)  LC_2 Logic Functioning bit
 (41 5)  (149 245)  (149 245)  LC_2 Logic Functioning bit
 (42 5)  (150 245)  (150 245)  LC_2 Logic Functioning bit
 (43 5)  (151 245)  (151 245)  LC_2 Logic Functioning bit
 (52 5)  (160 245)  (160 245)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (32 6)  (140 246)  (140 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (142 246)  (142 246)  routing T_2_15.lc_trk_g1_3 <X> T_2_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (144 246)  (144 246)  LC_3 Logic Functioning bit
 (37 6)  (145 246)  (145 246)  LC_3 Logic Functioning bit
 (38 6)  (146 246)  (146 246)  LC_3 Logic Functioning bit
 (39 6)  (147 246)  (147 246)  LC_3 Logic Functioning bit
 (45 6)  (153 246)  (153 246)  LC_3 Logic Functioning bit
 (48 6)  (156 246)  (156 246)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (31 7)  (139 247)  (139 247)  routing T_2_15.lc_trk_g1_3 <X> T_2_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (144 247)  (144 247)  LC_3 Logic Functioning bit
 (37 7)  (145 247)  (145 247)  LC_3 Logic Functioning bit
 (38 7)  (146 247)  (146 247)  LC_3 Logic Functioning bit
 (39 7)  (147 247)  (147 247)  LC_3 Logic Functioning bit
 (48 7)  (156 247)  (156 247)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (25 8)  (133 248)  (133 248)  routing T_2_15.wire_logic_cluster/lc_2/out <X> T_2_15.lc_trk_g2_2
 (22 9)  (130 249)  (130 249)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (8 11)  (116 251)  (116 251)  routing T_2_15.sp4_v_b_4 <X> T_2_15.sp4_v_t_42
 (10 11)  (118 251)  (118 251)  routing T_2_15.sp4_v_b_4 <X> T_2_15.sp4_v_t_42
 (14 11)  (122 251)  (122 251)  routing T_2_15.sp4_h_l_17 <X> T_2_15.lc_trk_g2_4
 (15 11)  (123 251)  (123 251)  routing T_2_15.sp4_h_l_17 <X> T_2_15.lc_trk_g2_4
 (16 11)  (124 251)  (124 251)  routing T_2_15.sp4_h_l_17 <X> T_2_15.lc_trk_g2_4
 (17 11)  (125 251)  (125 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (4 12)  (112 252)  (112 252)  routing T_2_15.sp4_v_t_36 <X> T_2_15.sp4_v_b_9
 (6 12)  (114 252)  (114 252)  routing T_2_15.sp4_v_t_36 <X> T_2_15.sp4_v_b_9
 (7 12)  (115 252)  (115 252)  Column buffer control bit: LH_colbuf_cntl_5

 (0 14)  (108 254)  (108 254)  routing T_2_15.glb_netwk_6 <X> T_2_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (109 254)  (109 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (115 254)  (115 254)  Column buffer control bit: LH_colbuf_cntl_7

 (0 15)  (108 255)  (108 255)  routing T_2_15.glb_netwk_6 <X> T_2_15.wire_logic_cluster/lc_7/s_r
 (7 15)  (115 255)  (115 255)  Column buffer control bit: LH_colbuf_cntl_6

 (8 15)  (116 255)  (116 255)  routing T_2_15.sp4_v_b_7 <X> T_2_15.sp4_v_t_47
 (10 15)  (118 255)  (118 255)  routing T_2_15.sp4_v_b_7 <X> T_2_15.sp4_v_t_47
 (14 15)  (122 255)  (122 255)  routing T_2_15.sp4_h_l_17 <X> T_2_15.lc_trk_g3_4
 (15 15)  (123 255)  (123 255)  routing T_2_15.sp4_h_l_17 <X> T_2_15.lc_trk_g3_4
 (16 15)  (124 255)  (124 255)  routing T_2_15.sp4_h_l_17 <X> T_2_15.lc_trk_g3_4
 (17 15)  (125 255)  (125 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_3_15

 (27 0)  (189 240)  (189 240)  routing T_3_15.lc_trk_g3_4 <X> T_3_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (190 240)  (190 240)  routing T_3_15.lc_trk_g3_4 <X> T_3_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 240)  (191 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (192 240)  (192 240)  routing T_3_15.lc_trk_g3_4 <X> T_3_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (194 240)  (194 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (198 240)  (198 240)  LC_0 Logic Functioning bit
 (37 0)  (199 240)  (199 240)  LC_0 Logic Functioning bit
 (38 0)  (200 240)  (200 240)  LC_0 Logic Functioning bit
 (39 0)  (201 240)  (201 240)  LC_0 Logic Functioning bit
 (44 0)  (206 240)  (206 240)  LC_0 Logic Functioning bit
 (22 1)  (184 241)  (184 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (36 1)  (198 241)  (198 241)  LC_0 Logic Functioning bit
 (37 1)  (199 241)  (199 241)  LC_0 Logic Functioning bit
 (38 1)  (200 241)  (200 241)  LC_0 Logic Functioning bit
 (39 1)  (201 241)  (201 241)  LC_0 Logic Functioning bit
 (49 1)  (211 241)  (211 241)  Carry_In_Mux bit 

 (0 2)  (162 242)  (162 242)  routing T_3_15.glb_netwk_7 <X> T_3_15.wire_logic_cluster/lc_7/clk
 (1 2)  (163 242)  (163 242)  routing T_3_15.glb_netwk_7 <X> T_3_15.wire_logic_cluster/lc_7/clk
 (2 2)  (164 242)  (164 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (189 242)  (189 242)  routing T_3_15.lc_trk_g3_5 <X> T_3_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (190 242)  (190 242)  routing T_3_15.lc_trk_g3_5 <X> T_3_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 242)  (191 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (192 242)  (192 242)  routing T_3_15.lc_trk_g3_5 <X> T_3_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (194 242)  (194 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (198 242)  (198 242)  LC_1 Logic Functioning bit
 (37 2)  (199 242)  (199 242)  LC_1 Logic Functioning bit
 (38 2)  (200 242)  (200 242)  LC_1 Logic Functioning bit
 (39 2)  (201 242)  (201 242)  LC_1 Logic Functioning bit
 (44 2)  (206 242)  (206 242)  LC_1 Logic Functioning bit
 (0 3)  (162 243)  (162 243)  routing T_3_15.glb_netwk_7 <X> T_3_15.wire_logic_cluster/lc_7/clk
 (9 3)  (171 243)  (171 243)  routing T_3_15.sp4_v_b_1 <X> T_3_15.sp4_v_t_36
 (36 3)  (198 243)  (198 243)  LC_1 Logic Functioning bit
 (37 3)  (199 243)  (199 243)  LC_1 Logic Functioning bit
 (38 3)  (200 243)  (200 243)  LC_1 Logic Functioning bit
 (39 3)  (201 243)  (201 243)  LC_1 Logic Functioning bit
 (51 3)  (213 243)  (213 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (162 244)  (162 244)  routing T_3_15.glb_netwk_5 <X> T_3_15.wire_logic_cluster/lc_7/cen
 (1 4)  (163 244)  (163 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (28 4)  (190 244)  (190 244)  routing T_3_15.lc_trk_g2_7 <X> T_3_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 244)  (191 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (192 244)  (192 244)  routing T_3_15.lc_trk_g2_7 <X> T_3_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (194 244)  (194 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (198 244)  (198 244)  LC_2 Logic Functioning bit
 (37 4)  (199 244)  (199 244)  LC_2 Logic Functioning bit
 (38 4)  (200 244)  (200 244)  LC_2 Logic Functioning bit
 (39 4)  (201 244)  (201 244)  LC_2 Logic Functioning bit
 (44 4)  (206 244)  (206 244)  LC_2 Logic Functioning bit
 (52 4)  (214 244)  (214 244)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (10 5)  (172 245)  (172 245)  routing T_3_15.sp4_h_r_11 <X> T_3_15.sp4_v_b_4
 (30 5)  (192 245)  (192 245)  routing T_3_15.lc_trk_g2_7 <X> T_3_15.wire_logic_cluster/lc_2/in_1
 (36 5)  (198 245)  (198 245)  LC_2 Logic Functioning bit
 (37 5)  (199 245)  (199 245)  LC_2 Logic Functioning bit
 (38 5)  (200 245)  (200 245)  LC_2 Logic Functioning bit
 (39 5)  (201 245)  (201 245)  LC_2 Logic Functioning bit
 (29 6)  (191 246)  (191 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (194 246)  (194 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (198 246)  (198 246)  LC_3 Logic Functioning bit
 (37 6)  (199 246)  (199 246)  LC_3 Logic Functioning bit
 (38 6)  (200 246)  (200 246)  LC_3 Logic Functioning bit
 (39 6)  (201 246)  (201 246)  LC_3 Logic Functioning bit
 (44 6)  (206 246)  (206 246)  LC_3 Logic Functioning bit
 (13 7)  (175 247)  (175 247)  routing T_3_15.sp4_v_b_0 <X> T_3_15.sp4_h_l_40
 (30 7)  (192 247)  (192 247)  routing T_3_15.lc_trk_g0_2 <X> T_3_15.wire_logic_cluster/lc_3/in_1
 (36 7)  (198 247)  (198 247)  LC_3 Logic Functioning bit
 (37 7)  (199 247)  (199 247)  LC_3 Logic Functioning bit
 (38 7)  (200 247)  (200 247)  LC_3 Logic Functioning bit
 (39 7)  (201 247)  (201 247)  LC_3 Logic Functioning bit
 (15 8)  (177 248)  (177 248)  routing T_3_15.sp4_h_r_33 <X> T_3_15.lc_trk_g2_1
 (16 8)  (178 248)  (178 248)  routing T_3_15.sp4_h_r_33 <X> T_3_15.lc_trk_g2_1
 (17 8)  (179 248)  (179 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (180 248)  (180 248)  routing T_3_15.sp4_h_r_33 <X> T_3_15.lc_trk_g2_1
 (28 8)  (190 248)  (190 248)  routing T_3_15.lc_trk_g2_1 <X> T_3_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (191 248)  (191 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (194 248)  (194 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (198 248)  (198 248)  LC_4 Logic Functioning bit
 (37 8)  (199 248)  (199 248)  LC_4 Logic Functioning bit
 (38 8)  (200 248)  (200 248)  LC_4 Logic Functioning bit
 (39 8)  (201 248)  (201 248)  LC_4 Logic Functioning bit
 (44 8)  (206 248)  (206 248)  LC_4 Logic Functioning bit
 (36 9)  (198 249)  (198 249)  LC_4 Logic Functioning bit
 (37 9)  (199 249)  (199 249)  LC_4 Logic Functioning bit
 (38 9)  (200 249)  (200 249)  LC_4 Logic Functioning bit
 (39 9)  (201 249)  (201 249)  LC_4 Logic Functioning bit
 (51 9)  (213 249)  (213 249)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (10 10)  (172 250)  (172 250)  routing T_3_15.sp4_v_b_2 <X> T_3_15.sp4_h_l_42
 (22 10)  (184 250)  (184 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (185 250)  (185 250)  routing T_3_15.sp4_v_b_47 <X> T_3_15.lc_trk_g2_7
 (24 10)  (186 250)  (186 250)  routing T_3_15.sp4_v_b_47 <X> T_3_15.lc_trk_g2_7
 (32 10)  (194 250)  (194 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (199 250)  (199 250)  LC_5 Logic Functioning bit
 (39 10)  (201 250)  (201 250)  LC_5 Logic Functioning bit
 (41 10)  (203 250)  (203 250)  LC_5 Logic Functioning bit
 (43 10)  (205 250)  (205 250)  LC_5 Logic Functioning bit
 (45 10)  (207 250)  (207 250)  LC_5 Logic Functioning bit
 (51 10)  (213 250)  (213 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (28 11)  (190 251)  (190 251)  routing T_3_15.lc_trk_g2_1 <X> T_3_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (191 251)  (191 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (198 251)  (198 251)  LC_5 Logic Functioning bit
 (38 11)  (200 251)  (200 251)  LC_5 Logic Functioning bit
 (40 11)  (202 251)  (202 251)  LC_5 Logic Functioning bit
 (42 11)  (204 251)  (204 251)  LC_5 Logic Functioning bit
 (7 12)  (169 252)  (169 252)  Column buffer control bit: LH_colbuf_cntl_5

 (0 14)  (162 254)  (162 254)  routing T_3_15.glb_netwk_6 <X> T_3_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (163 254)  (163 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (169 254)  (169 254)  Column buffer control bit: LH_colbuf_cntl_7

 (16 14)  (178 254)  (178 254)  routing T_3_15.sp4_v_b_37 <X> T_3_15.lc_trk_g3_5
 (17 14)  (179 254)  (179 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (180 254)  (180 254)  routing T_3_15.sp4_v_b_37 <X> T_3_15.lc_trk_g3_5
 (0 15)  (162 255)  (162 255)  routing T_3_15.glb_netwk_6 <X> T_3_15.wire_logic_cluster/lc_7/s_r
 (7 15)  (169 255)  (169 255)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (176 255)  (176 255)  routing T_3_15.sp4_r_v_b_44 <X> T_3_15.lc_trk_g3_4
 (17 15)  (179 255)  (179 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (180 255)  (180 255)  routing T_3_15.sp4_v_b_37 <X> T_3_15.lc_trk_g3_5


LogicTile_4_15

 (14 0)  (230 240)  (230 240)  routing T_4_15.bnr_op_0 <X> T_4_15.lc_trk_g0_0
 (5 1)  (221 241)  (221 241)  routing T_4_15.sp4_h_r_0 <X> T_4_15.sp4_v_b_0
 (14 1)  (230 241)  (230 241)  routing T_4_15.bnr_op_0 <X> T_4_15.lc_trk_g0_0
 (17 1)  (233 241)  (233 241)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (14 2)  (230 242)  (230 242)  routing T_4_15.sp4_h_l_9 <X> T_4_15.lc_trk_g0_4
 (21 2)  (237 242)  (237 242)  routing T_4_15.bnr_op_7 <X> T_4_15.lc_trk_g0_7
 (22 2)  (238 242)  (238 242)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (14 3)  (230 243)  (230 243)  routing T_4_15.sp4_h_l_9 <X> T_4_15.lc_trk_g0_4
 (15 3)  (231 243)  (231 243)  routing T_4_15.sp4_h_l_9 <X> T_4_15.lc_trk_g0_4
 (16 3)  (232 243)  (232 243)  routing T_4_15.sp4_h_l_9 <X> T_4_15.lc_trk_g0_4
 (17 3)  (233 243)  (233 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (21 3)  (237 243)  (237 243)  routing T_4_15.bnr_op_7 <X> T_4_15.lc_trk_g0_7
 (22 4)  (238 244)  (238 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (239 244)  (239 244)  routing T_4_15.sp4_h_r_3 <X> T_4_15.lc_trk_g1_3
 (24 4)  (240 244)  (240 244)  routing T_4_15.sp4_h_r_3 <X> T_4_15.lc_trk_g1_3
 (28 4)  (244 244)  (244 244)  routing T_4_15.lc_trk_g2_5 <X> T_4_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 244)  (245 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (246 244)  (246 244)  routing T_4_15.lc_trk_g2_5 <X> T_4_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (248 244)  (248 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (250 244)  (250 244)  routing T_4_15.lc_trk_g1_0 <X> T_4_15.wire_logic_cluster/lc_2/in_3
 (37 4)  (253 244)  (253 244)  LC_2 Logic Functioning bit
 (39 4)  (255 244)  (255 244)  LC_2 Logic Functioning bit
 (41 4)  (257 244)  (257 244)  LC_2 Logic Functioning bit
 (43 4)  (259 244)  (259 244)  LC_2 Logic Functioning bit
 (15 5)  (231 245)  (231 245)  routing T_4_15.bot_op_0 <X> T_4_15.lc_trk_g1_0
 (17 5)  (233 245)  (233 245)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 5)  (237 245)  (237 245)  routing T_4_15.sp4_h_r_3 <X> T_4_15.lc_trk_g1_3
 (29 5)  (245 245)  (245 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (252 245)  (252 245)  LC_2 Logic Functioning bit
 (38 5)  (254 245)  (254 245)  LC_2 Logic Functioning bit
 (40 5)  (256 245)  (256 245)  LC_2 Logic Functioning bit
 (42 5)  (258 245)  (258 245)  LC_2 Logic Functioning bit
 (22 6)  (238 246)  (238 246)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (240 246)  (240 246)  routing T_4_15.bot_op_7 <X> T_4_15.lc_trk_g1_7
 (7 8)  (223 248)  (223 248)  Column buffer control bit: LH_colbuf_cntl_1

 (26 8)  (242 248)  (242 248)  routing T_4_15.lc_trk_g1_7 <X> T_4_15.wire_logic_cluster/lc_4/in_0
 (31 8)  (247 248)  (247 248)  routing T_4_15.lc_trk_g0_7 <X> T_4_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (248 248)  (248 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (252 248)  (252 248)  LC_4 Logic Functioning bit
 (37 8)  (253 248)  (253 248)  LC_4 Logic Functioning bit
 (38 8)  (254 248)  (254 248)  LC_4 Logic Functioning bit
 (39 8)  (255 248)  (255 248)  LC_4 Logic Functioning bit
 (41 8)  (257 248)  (257 248)  LC_4 Logic Functioning bit
 (43 8)  (259 248)  (259 248)  LC_4 Logic Functioning bit
 (46 8)  (262 248)  (262 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (10 9)  (226 249)  (226 249)  routing T_4_15.sp4_h_r_2 <X> T_4_15.sp4_v_b_7
 (26 9)  (242 249)  (242 249)  routing T_4_15.lc_trk_g1_7 <X> T_4_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (243 249)  (243 249)  routing T_4_15.lc_trk_g1_7 <X> T_4_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (245 249)  (245 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (247 249)  (247 249)  routing T_4_15.lc_trk_g0_7 <X> T_4_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (252 249)  (252 249)  LC_4 Logic Functioning bit
 (37 9)  (253 249)  (253 249)  LC_4 Logic Functioning bit
 (38 9)  (254 249)  (254 249)  LC_4 Logic Functioning bit
 (39 9)  (255 249)  (255 249)  LC_4 Logic Functioning bit
 (40 9)  (256 249)  (256 249)  LC_4 Logic Functioning bit
 (42 9)  (258 249)  (258 249)  LC_4 Logic Functioning bit
 (11 10)  (227 250)  (227 250)  routing T_4_15.sp4_h_r_2 <X> T_4_15.sp4_v_t_45
 (13 10)  (229 250)  (229 250)  routing T_4_15.sp4_h_r_2 <X> T_4_15.sp4_v_t_45
 (17 10)  (233 250)  (233 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (242 250)  (242 250)  routing T_4_15.lc_trk_g0_7 <X> T_4_15.wire_logic_cluster/lc_5/in_0
 (31 10)  (247 250)  (247 250)  routing T_4_15.lc_trk_g1_7 <X> T_4_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (248 250)  (248 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (250 250)  (250 250)  routing T_4_15.lc_trk_g1_7 <X> T_4_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (252 250)  (252 250)  LC_5 Logic Functioning bit
 (38 10)  (254 250)  (254 250)  LC_5 Logic Functioning bit
 (40 10)  (256 250)  (256 250)  LC_5 Logic Functioning bit
 (42 10)  (258 250)  (258 250)  LC_5 Logic Functioning bit
 (51 10)  (267 250)  (267 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (7 11)  (223 251)  (223 251)  Column buffer control bit: LH_colbuf_cntl_2

 (12 11)  (228 251)  (228 251)  routing T_4_15.sp4_h_r_2 <X> T_4_15.sp4_v_t_45
 (18 11)  (234 251)  (234 251)  routing T_4_15.sp4_r_v_b_37 <X> T_4_15.lc_trk_g2_5
 (26 11)  (242 251)  (242 251)  routing T_4_15.lc_trk_g0_7 <X> T_4_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (245 251)  (245 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (247 251)  (247 251)  routing T_4_15.lc_trk_g1_7 <X> T_4_15.wire_logic_cluster/lc_5/in_3
 (37 11)  (253 251)  (253 251)  LC_5 Logic Functioning bit
 (39 11)  (255 251)  (255 251)  LC_5 Logic Functioning bit
 (41 11)  (257 251)  (257 251)  LC_5 Logic Functioning bit
 (43 11)  (259 251)  (259 251)  LC_5 Logic Functioning bit
 (4 12)  (220 252)  (220 252)  routing T_4_15.sp4_h_l_44 <X> T_4_15.sp4_v_b_9
 (5 13)  (221 253)  (221 253)  routing T_4_15.sp4_h_l_44 <X> T_4_15.sp4_v_b_9
 (7 14)  (223 254)  (223 254)  Column buffer control bit: LH_colbuf_cntl_7

 (27 14)  (243 254)  (243 254)  routing T_4_15.lc_trk_g1_3 <X> T_4_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 254)  (245 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (247 254)  (247 254)  routing T_4_15.lc_trk_g0_4 <X> T_4_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (248 254)  (248 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (252 254)  (252 254)  LC_7 Logic Functioning bit
 (38 14)  (254 254)  (254 254)  LC_7 Logic Functioning bit
 (40 14)  (256 254)  (256 254)  LC_7 Logic Functioning bit
 (42 14)  (258 254)  (258 254)  LC_7 Logic Functioning bit
 (51 14)  (267 254)  (267 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (7 15)  (223 255)  (223 255)  Column buffer control bit: LH_colbuf_cntl_6

 (9 15)  (225 255)  (225 255)  routing T_4_15.sp4_v_b_10 <X> T_4_15.sp4_v_t_47
 (30 15)  (246 255)  (246 255)  routing T_4_15.lc_trk_g1_3 <X> T_4_15.wire_logic_cluster/lc_7/in_1
 (36 15)  (252 255)  (252 255)  LC_7 Logic Functioning bit
 (38 15)  (254 255)  (254 255)  LC_7 Logic Functioning bit
 (40 15)  (256 255)  (256 255)  LC_7 Logic Functioning bit
 (42 15)  (258 255)  (258 255)  LC_7 Logic Functioning bit


LogicTile_5_15

 (31 0)  (301 240)  (301 240)  routing T_5_15.lc_trk_g0_5 <X> T_5_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (302 240)  (302 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (40 0)  (310 240)  (310 240)  LC_0 Logic Functioning bit
 (42 0)  (312 240)  (312 240)  LC_0 Logic Functioning bit
 (26 1)  (296 241)  (296 241)  routing T_5_15.lc_trk_g1_3 <X> T_5_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (297 241)  (297 241)  routing T_5_15.lc_trk_g1_3 <X> T_5_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (299 241)  (299 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (41 1)  (311 241)  (311 241)  LC_0 Logic Functioning bit
 (43 1)  (313 241)  (313 241)  LC_0 Logic Functioning bit
 (51 1)  (321 241)  (321 241)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (15 2)  (285 242)  (285 242)  routing T_5_15.top_op_5 <X> T_5_15.lc_trk_g0_5
 (17 2)  (287 242)  (287 242)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (18 3)  (288 243)  (288 243)  routing T_5_15.top_op_5 <X> T_5_15.lc_trk_g0_5
 (22 4)  (292 244)  (292 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (16 8)  (286 248)  (286 248)  routing T_5_15.sp4_v_b_33 <X> T_5_15.lc_trk_g2_1
 (17 8)  (287 248)  (287 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (288 248)  (288 248)  routing T_5_15.sp4_v_b_33 <X> T_5_15.lc_trk_g2_1
 (18 9)  (288 249)  (288 249)  routing T_5_15.sp4_v_b_33 <X> T_5_15.lc_trk_g2_1
 (14 10)  (284 250)  (284 250)  routing T_5_15.sp4_v_b_36 <X> T_5_15.lc_trk_g2_4
 (14 11)  (284 251)  (284 251)  routing T_5_15.sp4_v_b_36 <X> T_5_15.lc_trk_g2_4
 (16 11)  (286 251)  (286 251)  routing T_5_15.sp4_v_b_36 <X> T_5_15.lc_trk_g2_4
 (17 11)  (287 251)  (287 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (4 12)  (274 252)  (274 252)  routing T_5_15.sp4_v_t_44 <X> T_5_15.sp4_v_b_9
 (19 12)  (289 252)  (289 252)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (29 12)  (299 252)  (299 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (300 252)  (300 252)  routing T_5_15.lc_trk_g0_5 <X> T_5_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (302 252)  (302 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (303 252)  (303 252)  routing T_5_15.lc_trk_g2_1 <X> T_5_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (305 252)  (305 252)  routing T_5_15.lc_trk_g2_4 <X> T_5_15.input_2_6
 (39 12)  (309 252)  (309 252)  LC_6 Logic Functioning bit
 (26 13)  (296 253)  (296 253)  routing T_5_15.lc_trk_g1_3 <X> T_5_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (297 253)  (297 253)  routing T_5_15.lc_trk_g1_3 <X> T_5_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (299 253)  (299 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (302 253)  (302 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (303 253)  (303 253)  routing T_5_15.lc_trk_g2_4 <X> T_5_15.input_2_6
 (7 14)  (277 254)  (277 254)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (277 255)  (277 255)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_6_15

 (4 6)  (328 246)  (328 246)  routing T_6_15.sp4_v_b_3 <X> T_6_15.sp4_v_t_38
 (13 6)  (337 246)  (337 246)  routing T_6_15.sp4_h_r_5 <X> T_6_15.sp4_v_t_40
 (12 7)  (336 247)  (336 247)  routing T_6_15.sp4_h_r_5 <X> T_6_15.sp4_v_t_40
 (13 8)  (337 248)  (337 248)  routing T_6_15.sp4_v_t_45 <X> T_6_15.sp4_v_b_8
 (8 13)  (332 253)  (332 253)  routing T_6_15.sp4_h_r_10 <X> T_6_15.sp4_v_b_10
 (10 14)  (334 254)  (334 254)  routing T_6_15.sp4_v_b_5 <X> T_6_15.sp4_h_l_47


LogicTile_7_15

 (3 0)  (369 240)  (369 240)  routing T_7_15.sp12_h_r_0 <X> T_7_15.sp12_v_b_0
 (3 1)  (369 241)  (369 241)  routing T_7_15.sp12_h_r_0 <X> T_7_15.sp12_v_b_0
 (9 1)  (375 241)  (375 241)  routing T_7_15.sp4_v_t_36 <X> T_7_15.sp4_v_b_1
 (0 2)  (366 242)  (366 242)  routing T_7_15.glb_netwk_7 <X> T_7_15.wire_logic_cluster/lc_7/clk
 (1 2)  (367 242)  (367 242)  routing T_7_15.glb_netwk_7 <X> T_7_15.wire_logic_cluster/lc_7/clk
 (2 2)  (368 242)  (368 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (366 243)  (366 243)  routing T_7_15.glb_netwk_7 <X> T_7_15.wire_logic_cluster/lc_7/clk
 (22 3)  (388 243)  (388 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (389 243)  (389 243)  routing T_7_15.sp4_h_r_6 <X> T_7_15.lc_trk_g0_6
 (24 3)  (390 243)  (390 243)  routing T_7_15.sp4_h_r_6 <X> T_7_15.lc_trk_g0_6
 (25 3)  (391 243)  (391 243)  routing T_7_15.sp4_h_r_6 <X> T_7_15.lc_trk_g0_6
 (0 4)  (366 244)  (366 244)  routing T_7_15.lc_trk_g2_2 <X> T_7_15.wire_logic_cluster/lc_7/cen
 (1 4)  (367 244)  (367 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (11 4)  (377 244)  (377 244)  routing T_7_15.sp4_v_t_44 <X> T_7_15.sp4_v_b_5
 (13 4)  (379 244)  (379 244)  routing T_7_15.sp4_v_t_44 <X> T_7_15.sp4_v_b_5
 (1 5)  (367 245)  (367 245)  routing T_7_15.lc_trk_g2_2 <X> T_7_15.wire_logic_cluster/lc_7/cen
 (3 6)  (369 246)  (369 246)  routing T_7_15.sp12_h_r_0 <X> T_7_15.sp12_v_t_23
 (3 7)  (369 247)  (369 247)  routing T_7_15.sp12_h_r_0 <X> T_7_15.sp12_v_t_23
 (25 8)  (391 248)  (391 248)  routing T_7_15.sp4_v_b_26 <X> T_7_15.lc_trk_g2_2
 (22 9)  (388 249)  (388 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (389 249)  (389 249)  routing T_7_15.sp4_v_b_26 <X> T_7_15.lc_trk_g2_2
 (9 11)  (375 251)  (375 251)  routing T_7_15.sp4_v_b_7 <X> T_7_15.sp4_v_t_42
 (0 14)  (366 254)  (366 254)  routing T_7_15.glb_netwk_6 <X> T_7_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (367 254)  (367 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (371 254)  (371 254)  routing T_7_15.sp4_v_t_38 <X> T_7_15.sp4_h_l_44
 (7 14)  (373 254)  (373 254)  Column buffer control bit: LH_colbuf_cntl_7

 (31 14)  (397 254)  (397 254)  routing T_7_15.lc_trk_g0_6 <X> T_7_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (398 254)  (398 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (402 254)  (402 254)  LC_7 Logic Functioning bit
 (37 14)  (403 254)  (403 254)  LC_7 Logic Functioning bit
 (38 14)  (404 254)  (404 254)  LC_7 Logic Functioning bit
 (39 14)  (405 254)  (405 254)  LC_7 Logic Functioning bit
 (45 14)  (411 254)  (411 254)  LC_7 Logic Functioning bit
 (0 15)  (366 255)  (366 255)  routing T_7_15.glb_netwk_6 <X> T_7_15.wire_logic_cluster/lc_7/s_r
 (4 15)  (370 255)  (370 255)  routing T_7_15.sp4_v_t_38 <X> T_7_15.sp4_h_l_44
 (6 15)  (372 255)  (372 255)  routing T_7_15.sp4_v_t_38 <X> T_7_15.sp4_h_l_44
 (7 15)  (373 255)  (373 255)  Column buffer control bit: LH_colbuf_cntl_6

 (11 15)  (377 255)  (377 255)  routing T_7_15.sp4_h_r_11 <X> T_7_15.sp4_h_l_46
 (31 15)  (397 255)  (397 255)  routing T_7_15.lc_trk_g0_6 <X> T_7_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (402 255)  (402 255)  LC_7 Logic Functioning bit
 (37 15)  (403 255)  (403 255)  LC_7 Logic Functioning bit
 (38 15)  (404 255)  (404 255)  LC_7 Logic Functioning bit
 (39 15)  (405 255)  (405 255)  LC_7 Logic Functioning bit
 (53 15)  (419 255)  (419 255)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_8_15

 (22 0)  (442 240)  (442 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (445 240)  (445 240)  routing T_8_15.wire_logic_cluster/lc_2/out <X> T_8_15.lc_trk_g0_2
 (15 1)  (435 241)  (435 241)  routing T_8_15.sp4_v_t_5 <X> T_8_15.lc_trk_g0_0
 (16 1)  (436 241)  (436 241)  routing T_8_15.sp4_v_t_5 <X> T_8_15.lc_trk_g0_0
 (17 1)  (437 241)  (437 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (21 1)  (441 241)  (441 241)  routing T_8_15.sp4_r_v_b_32 <X> T_8_15.lc_trk_g0_3
 (22 1)  (442 241)  (442 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (420 242)  (420 242)  routing T_8_15.glb_netwk_7 <X> T_8_15.wire_logic_cluster/lc_7/clk
 (1 2)  (421 242)  (421 242)  routing T_8_15.glb_netwk_7 <X> T_8_15.wire_logic_cluster/lc_7/clk
 (2 2)  (422 242)  (422 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (12 2)  (432 242)  (432 242)  routing T_8_15.sp4_v_b_2 <X> T_8_15.sp4_h_l_39
 (17 2)  (437 242)  (437 242)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (21 2)  (441 242)  (441 242)  routing T_8_15.sp4_h_l_10 <X> T_8_15.lc_trk_g0_7
 (22 2)  (442 242)  (442 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (443 242)  (443 242)  routing T_8_15.sp4_h_l_10 <X> T_8_15.lc_trk_g0_7
 (24 2)  (444 242)  (444 242)  routing T_8_15.sp4_h_l_10 <X> T_8_15.lc_trk_g0_7
 (29 2)  (449 242)  (449 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (452 242)  (452 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (453 242)  (453 242)  routing T_8_15.lc_trk_g3_1 <X> T_8_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (454 242)  (454 242)  routing T_8_15.lc_trk_g3_1 <X> T_8_15.wire_logic_cluster/lc_1/in_3
 (37 2)  (457 242)  (457 242)  LC_1 Logic Functioning bit
 (39 2)  (459 242)  (459 242)  LC_1 Logic Functioning bit
 (45 2)  (465 242)  (465 242)  LC_1 Logic Functioning bit
 (48 2)  (468 242)  (468 242)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (52 2)  (472 242)  (472 242)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (420 243)  (420 243)  routing T_8_15.glb_netwk_7 <X> T_8_15.wire_logic_cluster/lc_7/clk
 (5 3)  (425 243)  (425 243)  routing T_8_15.sp4_h_l_37 <X> T_8_15.sp4_v_t_37
 (21 3)  (441 243)  (441 243)  routing T_8_15.sp4_h_l_10 <X> T_8_15.lc_trk_g0_7
 (22 3)  (442 243)  (442 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (443 243)  (443 243)  routing T_8_15.sp4_h_r_6 <X> T_8_15.lc_trk_g0_6
 (24 3)  (444 243)  (444 243)  routing T_8_15.sp4_h_r_6 <X> T_8_15.lc_trk_g0_6
 (25 3)  (445 243)  (445 243)  routing T_8_15.sp4_h_r_6 <X> T_8_15.lc_trk_g0_6
 (26 3)  (446 243)  (446 243)  routing T_8_15.lc_trk_g1_2 <X> T_8_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (447 243)  (447 243)  routing T_8_15.lc_trk_g1_2 <X> T_8_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (449 243)  (449 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (450 243)  (450 243)  routing T_8_15.lc_trk_g0_2 <X> T_8_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (452 243)  (452 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (455 243)  (455 243)  routing T_8_15.lc_trk_g0_3 <X> T_8_15.input_2_1
 (36 3)  (456 243)  (456 243)  LC_1 Logic Functioning bit
 (37 3)  (457 243)  (457 243)  LC_1 Logic Functioning bit
 (38 3)  (458 243)  (458 243)  LC_1 Logic Functioning bit
 (42 3)  (462 243)  (462 243)  LC_1 Logic Functioning bit
 (47 3)  (467 243)  (467 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (471 243)  (471 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (434 244)  (434 244)  routing T_8_15.sp4_h_l_5 <X> T_8_15.lc_trk_g1_0
 (16 4)  (436 244)  (436 244)  routing T_8_15.sp4_v_b_9 <X> T_8_15.lc_trk_g1_1
 (17 4)  (437 244)  (437 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (438 244)  (438 244)  routing T_8_15.sp4_v_b_9 <X> T_8_15.lc_trk_g1_1
 (21 4)  (441 244)  (441 244)  routing T_8_15.wire_logic_cluster/lc_3/out <X> T_8_15.lc_trk_g1_3
 (22 4)  (442 244)  (442 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (445 244)  (445 244)  routing T_8_15.sp4_v_b_10 <X> T_8_15.lc_trk_g1_2
 (27 4)  (447 244)  (447 244)  routing T_8_15.lc_trk_g1_6 <X> T_8_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 244)  (449 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (450 244)  (450 244)  routing T_8_15.lc_trk_g1_6 <X> T_8_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (451 244)  (451 244)  routing T_8_15.lc_trk_g0_7 <X> T_8_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (452 244)  (452 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (456 244)  (456 244)  LC_2 Logic Functioning bit
 (37 4)  (457 244)  (457 244)  LC_2 Logic Functioning bit
 (38 4)  (458 244)  (458 244)  LC_2 Logic Functioning bit
 (39 4)  (459 244)  (459 244)  LC_2 Logic Functioning bit
 (41 4)  (461 244)  (461 244)  LC_2 Logic Functioning bit
 (43 4)  (463 244)  (463 244)  LC_2 Logic Functioning bit
 (14 5)  (434 245)  (434 245)  routing T_8_15.sp4_h_l_5 <X> T_8_15.lc_trk_g1_0
 (15 5)  (435 245)  (435 245)  routing T_8_15.sp4_h_l_5 <X> T_8_15.lc_trk_g1_0
 (16 5)  (436 245)  (436 245)  routing T_8_15.sp4_h_l_5 <X> T_8_15.lc_trk_g1_0
 (17 5)  (437 245)  (437 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (438 245)  (438 245)  routing T_8_15.sp4_v_b_9 <X> T_8_15.lc_trk_g1_1
 (19 5)  (439 245)  (439 245)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (22 5)  (442 245)  (442 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (443 245)  (443 245)  routing T_8_15.sp4_v_b_10 <X> T_8_15.lc_trk_g1_2
 (25 5)  (445 245)  (445 245)  routing T_8_15.sp4_v_b_10 <X> T_8_15.lc_trk_g1_2
 (29 5)  (449 245)  (449 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (450 245)  (450 245)  routing T_8_15.lc_trk_g1_6 <X> T_8_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (451 245)  (451 245)  routing T_8_15.lc_trk_g0_7 <X> T_8_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (456 245)  (456 245)  LC_2 Logic Functioning bit
 (38 5)  (458 245)  (458 245)  LC_2 Logic Functioning bit
 (41 5)  (461 245)  (461 245)  LC_2 Logic Functioning bit
 (43 5)  (463 245)  (463 245)  LC_2 Logic Functioning bit
 (5 6)  (425 246)  (425 246)  routing T_8_15.sp4_v_t_38 <X> T_8_15.sp4_h_l_38
 (22 6)  (442 246)  (442 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (443 246)  (443 246)  routing T_8_15.sp4_h_r_7 <X> T_8_15.lc_trk_g1_7
 (24 6)  (444 246)  (444 246)  routing T_8_15.sp4_h_r_7 <X> T_8_15.lc_trk_g1_7
 (25 6)  (445 246)  (445 246)  routing T_8_15.sp4_v_t_3 <X> T_8_15.lc_trk_g1_6
 (29 6)  (449 246)  (449 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (450 246)  (450 246)  routing T_8_15.lc_trk_g0_6 <X> T_8_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (452 246)  (452 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (454 246)  (454 246)  routing T_8_15.lc_trk_g1_3 <X> T_8_15.wire_logic_cluster/lc_3/in_3
 (37 6)  (457 246)  (457 246)  LC_3 Logic Functioning bit
 (38 6)  (458 246)  (458 246)  LC_3 Logic Functioning bit
 (39 6)  (459 246)  (459 246)  LC_3 Logic Functioning bit
 (41 6)  (461 246)  (461 246)  LC_3 Logic Functioning bit
 (45 6)  (465 246)  (465 246)  LC_3 Logic Functioning bit
 (46 6)  (466 246)  (466 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (468 246)  (468 246)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (470 246)  (470 246)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (472 246)  (472 246)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (6 7)  (426 247)  (426 247)  routing T_8_15.sp4_v_t_38 <X> T_8_15.sp4_h_l_38
 (21 7)  (441 247)  (441 247)  routing T_8_15.sp4_h_r_7 <X> T_8_15.lc_trk_g1_7
 (22 7)  (442 247)  (442 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (443 247)  (443 247)  routing T_8_15.sp4_v_t_3 <X> T_8_15.lc_trk_g1_6
 (25 7)  (445 247)  (445 247)  routing T_8_15.sp4_v_t_3 <X> T_8_15.lc_trk_g1_6
 (26 7)  (446 247)  (446 247)  routing T_8_15.lc_trk_g1_2 <X> T_8_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (447 247)  (447 247)  routing T_8_15.lc_trk_g1_2 <X> T_8_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (449 247)  (449 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (450 247)  (450 247)  routing T_8_15.lc_trk_g0_6 <X> T_8_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (451 247)  (451 247)  routing T_8_15.lc_trk_g1_3 <X> T_8_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (456 247)  (456 247)  LC_3 Logic Functioning bit
 (38 7)  (458 247)  (458 247)  LC_3 Logic Functioning bit
 (48 7)  (468 247)  (468 247)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (471 247)  (471 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (0 8)  (420 248)  (420 248)  routing T_8_15.glb_netwk_6 <X> T_8_15.glb2local_1
 (1 8)  (421 248)  (421 248)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (10 8)  (430 248)  (430 248)  routing T_8_15.sp4_v_t_39 <X> T_8_15.sp4_h_r_7
 (11 8)  (431 248)  (431 248)  routing T_8_15.sp4_v_t_37 <X> T_8_15.sp4_v_b_8
 (13 8)  (433 248)  (433 248)  routing T_8_15.sp4_v_t_37 <X> T_8_15.sp4_v_b_8
 (22 8)  (442 248)  (442 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (443 248)  (443 248)  routing T_8_15.sp4_h_r_27 <X> T_8_15.lc_trk_g2_3
 (24 8)  (444 248)  (444 248)  routing T_8_15.sp4_h_r_27 <X> T_8_15.lc_trk_g2_3
 (26 8)  (446 248)  (446 248)  routing T_8_15.lc_trk_g2_6 <X> T_8_15.wire_logic_cluster/lc_4/in_0
 (28 8)  (448 248)  (448 248)  routing T_8_15.lc_trk_g2_3 <X> T_8_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (449 248)  (449 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (451 248)  (451 248)  routing T_8_15.lc_trk_g0_5 <X> T_8_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (452 248)  (452 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (456 248)  (456 248)  LC_4 Logic Functioning bit
 (37 8)  (457 248)  (457 248)  LC_4 Logic Functioning bit
 (38 8)  (458 248)  (458 248)  LC_4 Logic Functioning bit
 (39 8)  (459 248)  (459 248)  LC_4 Logic Functioning bit
 (40 8)  (460 248)  (460 248)  LC_4 Logic Functioning bit
 (42 8)  (462 248)  (462 248)  LC_4 Logic Functioning bit
 (46 8)  (466 248)  (466 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (471 248)  (471 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (1 9)  (421 249)  (421 249)  routing T_8_15.glb_netwk_6 <X> T_8_15.glb2local_1
 (21 9)  (441 249)  (441 249)  routing T_8_15.sp4_h_r_27 <X> T_8_15.lc_trk_g2_3
 (26 9)  (446 249)  (446 249)  routing T_8_15.lc_trk_g2_6 <X> T_8_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (448 249)  (448 249)  routing T_8_15.lc_trk_g2_6 <X> T_8_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (449 249)  (449 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (450 249)  (450 249)  routing T_8_15.lc_trk_g2_3 <X> T_8_15.wire_logic_cluster/lc_4/in_1
 (36 9)  (456 249)  (456 249)  LC_4 Logic Functioning bit
 (37 9)  (457 249)  (457 249)  LC_4 Logic Functioning bit
 (38 9)  (458 249)  (458 249)  LC_4 Logic Functioning bit
 (39 9)  (459 249)  (459 249)  LC_4 Logic Functioning bit
 (27 10)  (447 250)  (447 250)  routing T_8_15.lc_trk_g3_7 <X> T_8_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (448 250)  (448 250)  routing T_8_15.lc_trk_g3_7 <X> T_8_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (449 250)  (449 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (450 250)  (450 250)  routing T_8_15.lc_trk_g3_7 <X> T_8_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (451 250)  (451 250)  routing T_8_15.lc_trk_g1_7 <X> T_8_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (452 250)  (452 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (454 250)  (454 250)  routing T_8_15.lc_trk_g1_7 <X> T_8_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (456 250)  (456 250)  LC_5 Logic Functioning bit
 (38 10)  (458 250)  (458 250)  LC_5 Logic Functioning bit
 (40 10)  (460 250)  (460 250)  LC_5 Logic Functioning bit
 (42 10)  (462 250)  (462 250)  LC_5 Logic Functioning bit
 (22 11)  (442 251)  (442 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (443 251)  (443 251)  routing T_8_15.sp4_h_r_30 <X> T_8_15.lc_trk_g2_6
 (24 11)  (444 251)  (444 251)  routing T_8_15.sp4_h_r_30 <X> T_8_15.lc_trk_g2_6
 (25 11)  (445 251)  (445 251)  routing T_8_15.sp4_h_r_30 <X> T_8_15.lc_trk_g2_6
 (30 11)  (450 251)  (450 251)  routing T_8_15.lc_trk_g3_7 <X> T_8_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (451 251)  (451 251)  routing T_8_15.lc_trk_g1_7 <X> T_8_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (456 251)  (456 251)  LC_5 Logic Functioning bit
 (38 11)  (458 251)  (458 251)  LC_5 Logic Functioning bit
 (40 11)  (460 251)  (460 251)  LC_5 Logic Functioning bit
 (42 11)  (462 251)  (462 251)  LC_5 Logic Functioning bit
 (46 11)  (466 251)  (466 251)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (17 12)  (437 252)  (437 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (438 252)  (438 252)  routing T_8_15.wire_logic_cluster/lc_1/out <X> T_8_15.lc_trk_g3_1
 (7 14)  (427 254)  (427 254)  Column buffer control bit: LH_colbuf_cntl_7

 (21 14)  (441 254)  (441 254)  routing T_8_15.sp4_v_t_26 <X> T_8_15.lc_trk_g3_7
 (22 14)  (442 254)  (442 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (443 254)  (443 254)  routing T_8_15.sp4_v_t_26 <X> T_8_15.lc_trk_g3_7
 (27 14)  (447 254)  (447 254)  routing T_8_15.lc_trk_g1_1 <X> T_8_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (449 254)  (449 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (452 254)  (452 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (43 14)  (463 254)  (463 254)  LC_7 Logic Functioning bit
 (45 14)  (465 254)  (465 254)  LC_7 Logic Functioning bit
 (52 14)  (472 254)  (472 254)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (7 15)  (427 255)  (427 255)  Column buffer control bit: LH_colbuf_cntl_6

 (8 15)  (428 255)  (428 255)  routing T_8_15.sp4_h_r_10 <X> T_8_15.sp4_v_t_47
 (9 15)  (429 255)  (429 255)  routing T_8_15.sp4_h_r_10 <X> T_8_15.sp4_v_t_47
 (21 15)  (441 255)  (441 255)  routing T_8_15.sp4_v_t_26 <X> T_8_15.lc_trk_g3_7
 (26 15)  (446 255)  (446 255)  routing T_8_15.lc_trk_g1_2 <X> T_8_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (447 255)  (447 255)  routing T_8_15.lc_trk_g1_2 <X> T_8_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (449 255)  (449 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (451 255)  (451 255)  routing T_8_15.lc_trk_g0_2 <X> T_8_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (452 255)  (452 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (454 255)  (454 255)  routing T_8_15.lc_trk_g1_0 <X> T_8_15.input_2_7
 (36 15)  (456 255)  (456 255)  LC_7 Logic Functioning bit
 (38 15)  (458 255)  (458 255)  LC_7 Logic Functioning bit
 (41 15)  (461 255)  (461 255)  LC_7 Logic Functioning bit
 (42 15)  (462 255)  (462 255)  LC_7 Logic Functioning bit
 (43 15)  (463 255)  (463 255)  LC_7 Logic Functioning bit
 (51 15)  (471 255)  (471 255)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (53 15)  (473 255)  (473 255)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_9_15

 (15 0)  (489 240)  (489 240)  routing T_9_15.sp4_v_b_17 <X> T_9_15.lc_trk_g0_1
 (16 0)  (490 240)  (490 240)  routing T_9_15.sp4_v_b_17 <X> T_9_15.lc_trk_g0_1
 (17 0)  (491 240)  (491 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (0 2)  (474 242)  (474 242)  routing T_9_15.glb_netwk_7 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (1 2)  (475 242)  (475 242)  routing T_9_15.glb_netwk_7 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (2 2)  (476 242)  (476 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (489 242)  (489 242)  routing T_9_15.sp4_h_r_21 <X> T_9_15.lc_trk_g0_5
 (16 2)  (490 242)  (490 242)  routing T_9_15.sp4_h_r_21 <X> T_9_15.lc_trk_g0_5
 (17 2)  (491 242)  (491 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (492 242)  (492 242)  routing T_9_15.sp4_h_r_21 <X> T_9_15.lc_trk_g0_5
 (25 2)  (499 242)  (499 242)  routing T_9_15.bnr_op_6 <X> T_9_15.lc_trk_g0_6
 (27 2)  (501 242)  (501 242)  routing T_9_15.lc_trk_g3_1 <X> T_9_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (502 242)  (502 242)  routing T_9_15.lc_trk_g3_1 <X> T_9_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (503 242)  (503 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (506 242)  (506 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (508 242)  (508 242)  routing T_9_15.lc_trk_g1_3 <X> T_9_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (509 242)  (509 242)  routing T_9_15.lc_trk_g1_4 <X> T_9_15.input_2_1
 (37 2)  (511 242)  (511 242)  LC_1 Logic Functioning bit
 (41 2)  (515 242)  (515 242)  LC_1 Logic Functioning bit
 (43 2)  (517 242)  (517 242)  LC_1 Logic Functioning bit
 (45 2)  (519 242)  (519 242)  LC_1 Logic Functioning bit
 (47 2)  (521 242)  (521 242)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (51 2)  (525 242)  (525 242)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (474 243)  (474 243)  routing T_9_15.glb_netwk_7 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (18 3)  (492 243)  (492 243)  routing T_9_15.sp4_h_r_21 <X> T_9_15.lc_trk_g0_5
 (22 3)  (496 243)  (496 243)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (499 243)  (499 243)  routing T_9_15.bnr_op_6 <X> T_9_15.lc_trk_g0_6
 (26 3)  (500 243)  (500 243)  routing T_9_15.lc_trk_g1_2 <X> T_9_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (501 243)  (501 243)  routing T_9_15.lc_trk_g1_2 <X> T_9_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (503 243)  (503 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (505 243)  (505 243)  routing T_9_15.lc_trk_g1_3 <X> T_9_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (506 243)  (506 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (508 243)  (508 243)  routing T_9_15.lc_trk_g1_4 <X> T_9_15.input_2_1
 (36 3)  (510 243)  (510 243)  LC_1 Logic Functioning bit
 (41 3)  (515 243)  (515 243)  LC_1 Logic Functioning bit
 (43 3)  (517 243)  (517 243)  LC_1 Logic Functioning bit
 (53 3)  (527 243)  (527 243)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (21 4)  (495 244)  (495 244)  routing T_9_15.sp4_v_b_11 <X> T_9_15.lc_trk_g1_3
 (22 4)  (496 244)  (496 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (497 244)  (497 244)  routing T_9_15.sp4_v_b_11 <X> T_9_15.lc_trk_g1_3
 (25 4)  (499 244)  (499 244)  routing T_9_15.lft_op_2 <X> T_9_15.lc_trk_g1_2
 (26 4)  (500 244)  (500 244)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (501 244)  (501 244)  routing T_9_15.lc_trk_g1_6 <X> T_9_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (503 244)  (503 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (504 244)  (504 244)  routing T_9_15.lc_trk_g1_6 <X> T_9_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (505 244)  (505 244)  routing T_9_15.lc_trk_g0_5 <X> T_9_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (506 244)  (506 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (510 244)  (510 244)  LC_2 Logic Functioning bit
 (37 4)  (511 244)  (511 244)  LC_2 Logic Functioning bit
 (38 4)  (512 244)  (512 244)  LC_2 Logic Functioning bit
 (39 4)  (513 244)  (513 244)  LC_2 Logic Functioning bit
 (53 4)  (527 244)  (527 244)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (21 5)  (495 245)  (495 245)  routing T_9_15.sp4_v_b_11 <X> T_9_15.lc_trk_g1_3
 (22 5)  (496 245)  (496 245)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (498 245)  (498 245)  routing T_9_15.lft_op_2 <X> T_9_15.lc_trk_g1_2
 (27 5)  (501 245)  (501 245)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (502 245)  (502 245)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (503 245)  (503 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (504 245)  (504 245)  routing T_9_15.lc_trk_g1_6 <X> T_9_15.wire_logic_cluster/lc_2/in_1
 (36 5)  (510 245)  (510 245)  LC_2 Logic Functioning bit
 (37 5)  (511 245)  (511 245)  LC_2 Logic Functioning bit
 (38 5)  (512 245)  (512 245)  LC_2 Logic Functioning bit
 (39 5)  (513 245)  (513 245)  LC_2 Logic Functioning bit
 (41 5)  (515 245)  (515 245)  LC_2 Logic Functioning bit
 (43 5)  (517 245)  (517 245)  LC_2 Logic Functioning bit
 (14 6)  (488 246)  (488 246)  routing T_9_15.sp4_h_l_9 <X> T_9_15.lc_trk_g1_4
 (14 7)  (488 247)  (488 247)  routing T_9_15.sp4_h_l_9 <X> T_9_15.lc_trk_g1_4
 (15 7)  (489 247)  (489 247)  routing T_9_15.sp4_h_l_9 <X> T_9_15.lc_trk_g1_4
 (16 7)  (490 247)  (490 247)  routing T_9_15.sp4_h_l_9 <X> T_9_15.lc_trk_g1_4
 (17 7)  (491 247)  (491 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (496 247)  (496 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (497 247)  (497 247)  routing T_9_15.sp4_v_b_22 <X> T_9_15.lc_trk_g1_6
 (24 7)  (498 247)  (498 247)  routing T_9_15.sp4_v_b_22 <X> T_9_15.lc_trk_g1_6
 (25 8)  (499 248)  (499 248)  routing T_9_15.sp4_h_r_42 <X> T_9_15.lc_trk_g2_2
 (27 8)  (501 248)  (501 248)  routing T_9_15.lc_trk_g3_0 <X> T_9_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (502 248)  (502 248)  routing T_9_15.lc_trk_g3_0 <X> T_9_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (503 248)  (503 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (505 248)  (505 248)  routing T_9_15.lc_trk_g2_5 <X> T_9_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (506 248)  (506 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (507 248)  (507 248)  routing T_9_15.lc_trk_g2_5 <X> T_9_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (510 248)  (510 248)  LC_4 Logic Functioning bit
 (38 8)  (512 248)  (512 248)  LC_4 Logic Functioning bit
 (22 9)  (496 249)  (496 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (497 249)  (497 249)  routing T_9_15.sp4_h_r_42 <X> T_9_15.lc_trk_g2_2
 (24 9)  (498 249)  (498 249)  routing T_9_15.sp4_h_r_42 <X> T_9_15.lc_trk_g2_2
 (25 9)  (499 249)  (499 249)  routing T_9_15.sp4_h_r_42 <X> T_9_15.lc_trk_g2_2
 (36 9)  (510 249)  (510 249)  LC_4 Logic Functioning bit
 (38 9)  (512 249)  (512 249)  LC_4 Logic Functioning bit
 (47 9)  (521 249)  (521 249)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (16 10)  (490 250)  (490 250)  routing T_9_15.sp4_v_b_37 <X> T_9_15.lc_trk_g2_5
 (17 10)  (491 250)  (491 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (492 250)  (492 250)  routing T_9_15.sp4_v_b_37 <X> T_9_15.lc_trk_g2_5
 (21 10)  (495 250)  (495 250)  routing T_9_15.wire_logic_cluster/lc_7/out <X> T_9_15.lc_trk_g2_7
 (22 10)  (496 250)  (496 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (499 250)  (499 250)  routing T_9_15.rgt_op_6 <X> T_9_15.lc_trk_g2_6
 (29 10)  (503 250)  (503 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (504 250)  (504 250)  routing T_9_15.lc_trk_g0_6 <X> T_9_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (506 250)  (506 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (507 250)  (507 250)  routing T_9_15.lc_trk_g2_2 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (37 10)  (511 250)  (511 250)  LC_5 Logic Functioning bit
 (39 10)  (513 250)  (513 250)  LC_5 Logic Functioning bit
 (40 10)  (514 250)  (514 250)  LC_5 Logic Functioning bit
 (42 10)  (516 250)  (516 250)  LC_5 Logic Functioning bit
 (14 11)  (488 251)  (488 251)  routing T_9_15.sp4_h_l_17 <X> T_9_15.lc_trk_g2_4
 (15 11)  (489 251)  (489 251)  routing T_9_15.sp4_h_l_17 <X> T_9_15.lc_trk_g2_4
 (16 11)  (490 251)  (490 251)  routing T_9_15.sp4_h_l_17 <X> T_9_15.lc_trk_g2_4
 (17 11)  (491 251)  (491 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (492 251)  (492 251)  routing T_9_15.sp4_v_b_37 <X> T_9_15.lc_trk_g2_5
 (22 11)  (496 251)  (496 251)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (498 251)  (498 251)  routing T_9_15.rgt_op_6 <X> T_9_15.lc_trk_g2_6
 (26 11)  (500 251)  (500 251)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (501 251)  (501 251)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (502 251)  (502 251)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (503 251)  (503 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (504 251)  (504 251)  routing T_9_15.lc_trk_g0_6 <X> T_9_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (505 251)  (505 251)  routing T_9_15.lc_trk_g2_2 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (506 251)  (506 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (39 11)  (513 251)  (513 251)  LC_5 Logic Functioning bit
 (40 11)  (514 251)  (514 251)  LC_5 Logic Functioning bit
 (42 11)  (516 251)  (516 251)  LC_5 Logic Functioning bit
 (52 11)  (526 251)  (526 251)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (17 12)  (491 252)  (491 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (492 252)  (492 252)  routing T_9_15.wire_logic_cluster/lc_1/out <X> T_9_15.lc_trk_g3_1
 (21 12)  (495 252)  (495 252)  routing T_9_15.rgt_op_3 <X> T_9_15.lc_trk_g3_3
 (22 12)  (496 252)  (496 252)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (498 252)  (498 252)  routing T_9_15.rgt_op_3 <X> T_9_15.lc_trk_g3_3
 (27 12)  (501 252)  (501 252)  routing T_9_15.lc_trk_g1_2 <X> T_9_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (503 252)  (503 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (505 252)  (505 252)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (506 252)  (506 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (507 252)  (507 252)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (508 252)  (508 252)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_6/in_3
 (37 12)  (511 252)  (511 252)  LC_6 Logic Functioning bit
 (39 12)  (513 252)  (513 252)  LC_6 Logic Functioning bit
 (45 12)  (519 252)  (519 252)  LC_6 Logic Functioning bit
 (47 12)  (521 252)  (521 252)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (525 252)  (525 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (526 252)  (526 252)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (9 13)  (483 253)  (483 253)  routing T_9_15.sp4_v_t_47 <X> T_9_15.sp4_v_b_10
 (14 13)  (488 253)  (488 253)  routing T_9_15.sp4_r_v_b_40 <X> T_9_15.lc_trk_g3_0
 (17 13)  (491 253)  (491 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (496 253)  (496 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (500 253)  (500 253)  routing T_9_15.lc_trk_g1_3 <X> T_9_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (501 253)  (501 253)  routing T_9_15.lc_trk_g1_3 <X> T_9_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (503 253)  (503 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (504 253)  (504 253)  routing T_9_15.lc_trk_g1_2 <X> T_9_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (505 253)  (505 253)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (506 253)  (506 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (507 253)  (507 253)  routing T_9_15.lc_trk_g3_3 <X> T_9_15.input_2_6
 (34 13)  (508 253)  (508 253)  routing T_9_15.lc_trk_g3_3 <X> T_9_15.input_2_6
 (35 13)  (509 253)  (509 253)  routing T_9_15.lc_trk_g3_3 <X> T_9_15.input_2_6
 (36 13)  (510 253)  (510 253)  LC_6 Logic Functioning bit
 (37 13)  (511 253)  (511 253)  LC_6 Logic Functioning bit
 (38 13)  (512 253)  (512 253)  LC_6 Logic Functioning bit
 (42 13)  (516 253)  (516 253)  LC_6 Logic Functioning bit
 (7 14)  (481 254)  (481 254)  Column buffer control bit: LH_colbuf_cntl_7

 (11 14)  (485 254)  (485 254)  routing T_9_15.sp4_v_b_3 <X> T_9_15.sp4_v_t_46
 (13 14)  (487 254)  (487 254)  routing T_9_15.sp4_v_b_3 <X> T_9_15.sp4_v_t_46
 (16 14)  (490 254)  (490 254)  routing T_9_15.sp12_v_t_10 <X> T_9_15.lc_trk_g3_5
 (17 14)  (491 254)  (491 254)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (25 14)  (499 254)  (499 254)  routing T_9_15.wire_logic_cluster/lc_6/out <X> T_9_15.lc_trk_g3_6
 (28 14)  (502 254)  (502 254)  routing T_9_15.lc_trk_g2_4 <X> T_9_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (503 254)  (503 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (504 254)  (504 254)  routing T_9_15.lc_trk_g2_4 <X> T_9_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (505 254)  (505 254)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (506 254)  (506 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (507 254)  (507 254)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (509 254)  (509 254)  routing T_9_15.lc_trk_g2_7 <X> T_9_15.input_2_7
 (37 14)  (511 254)  (511 254)  LC_7 Logic Functioning bit
 (42 14)  (516 254)  (516 254)  LC_7 Logic Functioning bit
 (45 14)  (519 254)  (519 254)  LC_7 Logic Functioning bit
 (46 14)  (520 254)  (520 254)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (51 14)  (525 254)  (525 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (526 254)  (526 254)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (7 15)  (481 255)  (481 255)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (496 255)  (496 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (500 255)  (500 255)  routing T_9_15.lc_trk_g1_2 <X> T_9_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (501 255)  (501 255)  routing T_9_15.lc_trk_g1_2 <X> T_9_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (503 255)  (503 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (505 255)  (505 255)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (506 255)  (506 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (507 255)  (507 255)  routing T_9_15.lc_trk_g2_7 <X> T_9_15.input_2_7
 (35 15)  (509 255)  (509 255)  routing T_9_15.lc_trk_g2_7 <X> T_9_15.input_2_7
 (36 15)  (510 255)  (510 255)  LC_7 Logic Functioning bit
 (38 15)  (512 255)  (512 255)  LC_7 Logic Functioning bit


LogicTile_10_15

 (21 0)  (549 240)  (549 240)  routing T_10_15.wire_logic_cluster/lc_3/out <X> T_10_15.lc_trk_g0_3
 (22 0)  (550 240)  (550 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (528 242)  (528 242)  routing T_10_15.glb_netwk_7 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (1 2)  (529 242)  (529 242)  routing T_10_15.glb_netwk_7 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (2 2)  (530 242)  (530 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (542 242)  (542 242)  routing T_10_15.wire_logic_cluster/lc_4/out <X> T_10_15.lc_trk_g0_4
 (0 3)  (528 243)  (528 243)  routing T_10_15.glb_netwk_7 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (5 3)  (533 243)  (533 243)  routing T_10_15.sp4_h_l_37 <X> T_10_15.sp4_v_t_37
 (17 3)  (545 243)  (545 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (17 4)  (545 244)  (545 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (27 4)  (555 244)  (555 244)  routing T_10_15.lc_trk_g3_0 <X> T_10_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (556 244)  (556 244)  routing T_10_15.lc_trk_g3_0 <X> T_10_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (557 244)  (557 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (559 244)  (559 244)  routing T_10_15.lc_trk_g1_4 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (560 244)  (560 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (562 244)  (562 244)  routing T_10_15.lc_trk_g1_4 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (564 244)  (564 244)  LC_2 Logic Functioning bit
 (37 4)  (565 244)  (565 244)  LC_2 Logic Functioning bit
 (38 4)  (566 244)  (566 244)  LC_2 Logic Functioning bit
 (39 4)  (567 244)  (567 244)  LC_2 Logic Functioning bit
 (41 4)  (569 244)  (569 244)  LC_2 Logic Functioning bit
 (43 4)  (571 244)  (571 244)  LC_2 Logic Functioning bit
 (22 5)  (550 245)  (550 245)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (552 245)  (552 245)  routing T_10_15.bot_op_2 <X> T_10_15.lc_trk_g1_2
 (28 5)  (556 245)  (556 245)  routing T_10_15.lc_trk_g2_0 <X> T_10_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (557 245)  (557 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (560 245)  (560 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (561 245)  (561 245)  routing T_10_15.lc_trk_g2_2 <X> T_10_15.input_2_2
 (35 5)  (563 245)  (563 245)  routing T_10_15.lc_trk_g2_2 <X> T_10_15.input_2_2
 (36 5)  (564 245)  (564 245)  LC_2 Logic Functioning bit
 (38 5)  (566 245)  (566 245)  LC_2 Logic Functioning bit
 (39 5)  (567 245)  (567 245)  LC_2 Logic Functioning bit
 (41 5)  (569 245)  (569 245)  LC_2 Logic Functioning bit
 (43 5)  (571 245)  (571 245)  LC_2 Logic Functioning bit
 (46 5)  (574 245)  (574 245)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (51 5)  (579 245)  (579 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (5 6)  (533 246)  (533 246)  routing T_10_15.sp4_v_b_3 <X> T_10_15.sp4_h_l_38
 (27 6)  (555 246)  (555 246)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (556 246)  (556 246)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (557 246)  (557 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (558 246)  (558 246)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (560 246)  (560 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (562 246)  (562 246)  routing T_10_15.lc_trk_g1_1 <X> T_10_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (564 246)  (564 246)  LC_3 Logic Functioning bit
 (38 6)  (566 246)  (566 246)  LC_3 Logic Functioning bit
 (43 6)  (571 246)  (571 246)  LC_3 Logic Functioning bit
 (45 6)  (573 246)  (573 246)  LC_3 Logic Functioning bit
 (50 6)  (578 246)  (578 246)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (543 247)  (543 247)  routing T_10_15.bot_op_4 <X> T_10_15.lc_trk_g1_4
 (17 7)  (545 247)  (545 247)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (26 7)  (554 247)  (554 247)  routing T_10_15.lc_trk_g0_3 <X> T_10_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (557 247)  (557 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (37 7)  (565 247)  (565 247)  LC_3 Logic Functioning bit
 (38 7)  (566 247)  (566 247)  LC_3 Logic Functioning bit
 (39 7)  (567 247)  (567 247)  LC_3 Logic Functioning bit
 (40 7)  (568 247)  (568 247)  LC_3 Logic Functioning bit
 (42 7)  (570 247)  (570 247)  LC_3 Logic Functioning bit
 (27 8)  (555 248)  (555 248)  routing T_10_15.lc_trk_g1_2 <X> T_10_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (557 248)  (557 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (560 248)  (560 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (561 248)  (561 248)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (562 248)  (562 248)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (563 248)  (563 248)  routing T_10_15.lc_trk_g0_4 <X> T_10_15.input_2_4
 (36 8)  (564 248)  (564 248)  LC_4 Logic Functioning bit
 (37 8)  (565 248)  (565 248)  LC_4 Logic Functioning bit
 (41 8)  (569 248)  (569 248)  LC_4 Logic Functioning bit
 (42 8)  (570 248)  (570 248)  LC_4 Logic Functioning bit
 (43 8)  (571 248)  (571 248)  LC_4 Logic Functioning bit
 (45 8)  (573 248)  (573 248)  LC_4 Logic Functioning bit
 (14 9)  (542 249)  (542 249)  routing T_10_15.sp4_h_r_24 <X> T_10_15.lc_trk_g2_0
 (15 9)  (543 249)  (543 249)  routing T_10_15.sp4_h_r_24 <X> T_10_15.lc_trk_g2_0
 (16 9)  (544 249)  (544 249)  routing T_10_15.sp4_h_r_24 <X> T_10_15.lc_trk_g2_0
 (17 9)  (545 249)  (545 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (550 249)  (550 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (551 249)  (551 249)  routing T_10_15.sp4_h_l_15 <X> T_10_15.lc_trk_g2_2
 (24 9)  (552 249)  (552 249)  routing T_10_15.sp4_h_l_15 <X> T_10_15.lc_trk_g2_2
 (25 9)  (553 249)  (553 249)  routing T_10_15.sp4_h_l_15 <X> T_10_15.lc_trk_g2_2
 (27 9)  (555 249)  (555 249)  routing T_10_15.lc_trk_g1_1 <X> T_10_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (557 249)  (557 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (558 249)  (558 249)  routing T_10_15.lc_trk_g1_2 <X> T_10_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (559 249)  (559 249)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (560 249)  (560 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (564 249)  (564 249)  LC_4 Logic Functioning bit
 (37 9)  (565 249)  (565 249)  LC_4 Logic Functioning bit
 (42 9)  (570 249)  (570 249)  LC_4 Logic Functioning bit
 (47 9)  (575 249)  (575 249)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (9 10)  (537 250)  (537 250)  routing T_10_15.sp4_v_b_7 <X> T_10_15.sp4_h_l_42
 (21 10)  (549 250)  (549 250)  routing T_10_15.wire_logic_cluster/lc_7/out <X> T_10_15.lc_trk_g2_7
 (22 10)  (550 250)  (550 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (553 250)  (553 250)  routing T_10_15.wire_logic_cluster/lc_6/out <X> T_10_15.lc_trk_g2_6
 (4 11)  (532 251)  (532 251)  routing T_10_15.sp4_v_b_1 <X> T_10_15.sp4_h_l_43
 (14 11)  (542 251)  (542 251)  routing T_10_15.sp12_v_b_20 <X> T_10_15.lc_trk_g2_4
 (16 11)  (544 251)  (544 251)  routing T_10_15.sp12_v_b_20 <X> T_10_15.lc_trk_g2_4
 (17 11)  (545 251)  (545 251)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (22 11)  (550 251)  (550 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (22 12)  (550 252)  (550 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (551 252)  (551 252)  routing T_10_15.sp4_v_t_30 <X> T_10_15.lc_trk_g3_3
 (24 12)  (552 252)  (552 252)  routing T_10_15.sp4_v_t_30 <X> T_10_15.lc_trk_g3_3
 (25 12)  (553 252)  (553 252)  routing T_10_15.wire_logic_cluster/lc_2/out <X> T_10_15.lc_trk_g3_2
 (27 12)  (555 252)  (555 252)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (556 252)  (556 252)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (557 252)  (557 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (558 252)  (558 252)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (560 252)  (560 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (561 252)  (561 252)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (562 252)  (562 252)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (563 252)  (563 252)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.input_2_6
 (36 12)  (564 252)  (564 252)  LC_6 Logic Functioning bit
 (37 12)  (565 252)  (565 252)  LC_6 Logic Functioning bit
 (41 12)  (569 252)  (569 252)  LC_6 Logic Functioning bit
 (42 12)  (570 252)  (570 252)  LC_6 Logic Functioning bit
 (43 12)  (571 252)  (571 252)  LC_6 Logic Functioning bit
 (45 12)  (573 252)  (573 252)  LC_6 Logic Functioning bit
 (14 13)  (542 253)  (542 253)  routing T_10_15.sp4_r_v_b_40 <X> T_10_15.lc_trk_g3_0
 (17 13)  (545 253)  (545 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (550 253)  (550 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (555 253)  (555 253)  routing T_10_15.lc_trk_g1_1 <X> T_10_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (557 253)  (557 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (558 253)  (558 253)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (559 253)  (559 253)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (560 253)  (560 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (561 253)  (561 253)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.input_2_6
 (35 13)  (563 253)  (563 253)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.input_2_6
 (36 13)  (564 253)  (564 253)  LC_6 Logic Functioning bit
 (37 13)  (565 253)  (565 253)  LC_6 Logic Functioning bit
 (42 13)  (570 253)  (570 253)  LC_6 Logic Functioning bit
 (0 14)  (528 254)  (528 254)  routing T_10_15.lc_trk_g2_4 <X> T_10_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (529 254)  (529 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (7 14)  (535 254)  (535 254)  Column buffer control bit: LH_colbuf_cntl_7

 (17 14)  (545 254)  (545 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (27 14)  (555 254)  (555 254)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (556 254)  (556 254)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (557 254)  (557 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (560 254)  (560 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (562 254)  (562 254)  routing T_10_15.lc_trk_g1_1 <X> T_10_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (563 254)  (563 254)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.input_2_7
 (36 14)  (564 254)  (564 254)  LC_7 Logic Functioning bit
 (37 14)  (565 254)  (565 254)  LC_7 Logic Functioning bit
 (42 14)  (570 254)  (570 254)  LC_7 Logic Functioning bit
 (43 14)  (571 254)  (571 254)  LC_7 Logic Functioning bit
 (45 14)  (573 254)  (573 254)  LC_7 Logic Functioning bit
 (46 14)  (574 254)  (574 254)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (1 15)  (529 255)  (529 255)  routing T_10_15.lc_trk_g2_4 <X> T_10_15.wire_logic_cluster/lc_7/s_r
 (7 15)  (535 255)  (535 255)  Column buffer control bit: LH_colbuf_cntl_6

 (18 15)  (546 255)  (546 255)  routing T_10_15.sp4_r_v_b_45 <X> T_10_15.lc_trk_g3_5
 (22 15)  (550 255)  (550 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (551 255)  (551 255)  routing T_10_15.sp4_v_b_46 <X> T_10_15.lc_trk_g3_6
 (24 15)  (552 255)  (552 255)  routing T_10_15.sp4_v_b_46 <X> T_10_15.lc_trk_g3_6
 (26 15)  (554 255)  (554 255)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (555 255)  (555 255)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (556 255)  (556 255)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (557 255)  (557 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (558 255)  (558 255)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.wire_logic_cluster/lc_7/in_1
 (32 15)  (560 255)  (560 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (561 255)  (561 255)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.input_2_7
 (35 15)  (563 255)  (563 255)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.input_2_7
 (36 15)  (564 255)  (564 255)  LC_7 Logic Functioning bit
 (37 15)  (565 255)  (565 255)  LC_7 Logic Functioning bit
 (38 15)  (566 255)  (566 255)  LC_7 Logic Functioning bit
 (42 15)  (570 255)  (570 255)  LC_7 Logic Functioning bit


LogicTile_11_15

 (27 0)  (609 240)  (609 240)  routing T_11_15.lc_trk_g1_0 <X> T_11_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (611 240)  (611 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (614 240)  (614 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (615 240)  (615 240)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (618 240)  (618 240)  LC_0 Logic Functioning bit
 (37 0)  (619 240)  (619 240)  LC_0 Logic Functioning bit
 (38 0)  (620 240)  (620 240)  LC_0 Logic Functioning bit
 (39 0)  (621 240)  (621 240)  LC_0 Logic Functioning bit
 (44 0)  (626 240)  (626 240)  LC_0 Logic Functioning bit
 (45 0)  (627 240)  (627 240)  LC_0 Logic Functioning bit
 (31 1)  (613 241)  (613 241)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (614 241)  (614 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (615 241)  (615 241)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.input_2_0
 (34 1)  (616 241)  (616 241)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.input_2_0
 (35 1)  (617 241)  (617 241)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.input_2_0
 (40 1)  (622 241)  (622 241)  LC_0 Logic Functioning bit
 (41 1)  (623 241)  (623 241)  LC_0 Logic Functioning bit
 (42 1)  (624 241)  (624 241)  LC_0 Logic Functioning bit
 (43 1)  (625 241)  (625 241)  LC_0 Logic Functioning bit
 (0 2)  (582 242)  (582 242)  routing T_11_15.glb_netwk_7 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (1 2)  (583 242)  (583 242)  routing T_11_15.glb_netwk_7 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (2 2)  (584 242)  (584 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (4 2)  (586 242)  (586 242)  routing T_11_15.sp4_v_b_4 <X> T_11_15.sp4_v_t_37
 (6 2)  (588 242)  (588 242)  routing T_11_15.sp4_v_b_4 <X> T_11_15.sp4_v_t_37
 (14 2)  (596 242)  (596 242)  routing T_11_15.sp4_v_b_4 <X> T_11_15.lc_trk_g0_4
 (27 2)  (609 242)  (609 242)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (610 242)  (610 242)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (611 242)  (611 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (614 242)  (614 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (618 242)  (618 242)  LC_1 Logic Functioning bit
 (37 2)  (619 242)  (619 242)  LC_1 Logic Functioning bit
 (38 2)  (620 242)  (620 242)  LC_1 Logic Functioning bit
 (39 2)  (621 242)  (621 242)  LC_1 Logic Functioning bit
 (44 2)  (626 242)  (626 242)  LC_1 Logic Functioning bit
 (45 2)  (627 242)  (627 242)  LC_1 Logic Functioning bit
 (0 3)  (582 243)  (582 243)  routing T_11_15.glb_netwk_7 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (16 3)  (598 243)  (598 243)  routing T_11_15.sp4_v_b_4 <X> T_11_15.lc_trk_g0_4
 (17 3)  (599 243)  (599 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (40 3)  (622 243)  (622 243)  LC_1 Logic Functioning bit
 (41 3)  (623 243)  (623 243)  LC_1 Logic Functioning bit
 (42 3)  (624 243)  (624 243)  LC_1 Logic Functioning bit
 (43 3)  (625 243)  (625 243)  LC_1 Logic Functioning bit
 (5 4)  (587 244)  (587 244)  routing T_11_15.sp4_v_b_9 <X> T_11_15.sp4_h_r_3
 (14 4)  (596 244)  (596 244)  routing T_11_15.wire_logic_cluster/lc_0/out <X> T_11_15.lc_trk_g1_0
 (21 4)  (603 244)  (603 244)  routing T_11_15.wire_logic_cluster/lc_3/out <X> T_11_15.lc_trk_g1_3
 (22 4)  (604 244)  (604 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (607 244)  (607 244)  routing T_11_15.wire_logic_cluster/lc_2/out <X> T_11_15.lc_trk_g1_2
 (27 4)  (609 244)  (609 244)  routing T_11_15.lc_trk_g1_2 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (611 244)  (611 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (614 244)  (614 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (618 244)  (618 244)  LC_2 Logic Functioning bit
 (37 4)  (619 244)  (619 244)  LC_2 Logic Functioning bit
 (38 4)  (620 244)  (620 244)  LC_2 Logic Functioning bit
 (39 4)  (621 244)  (621 244)  LC_2 Logic Functioning bit
 (44 4)  (626 244)  (626 244)  LC_2 Logic Functioning bit
 (45 4)  (627 244)  (627 244)  LC_2 Logic Functioning bit
 (4 5)  (586 245)  (586 245)  routing T_11_15.sp4_v_b_9 <X> T_11_15.sp4_h_r_3
 (6 5)  (588 245)  (588 245)  routing T_11_15.sp4_v_b_9 <X> T_11_15.sp4_h_r_3
 (17 5)  (599 245)  (599 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (604 245)  (604 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (612 245)  (612 245)  routing T_11_15.lc_trk_g1_2 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (40 5)  (622 245)  (622 245)  LC_2 Logic Functioning bit
 (41 5)  (623 245)  (623 245)  LC_2 Logic Functioning bit
 (42 5)  (624 245)  (624 245)  LC_2 Logic Functioning bit
 (43 5)  (625 245)  (625 245)  LC_2 Logic Functioning bit
 (8 6)  (590 246)  (590 246)  routing T_11_15.sp4_v_t_47 <X> T_11_15.sp4_h_l_41
 (9 6)  (591 246)  (591 246)  routing T_11_15.sp4_v_t_47 <X> T_11_15.sp4_h_l_41
 (10 6)  (592 246)  (592 246)  routing T_11_15.sp4_v_t_47 <X> T_11_15.sp4_h_l_41
 (17 6)  (599 246)  (599 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (600 246)  (600 246)  routing T_11_15.wire_logic_cluster/lc_5/out <X> T_11_15.lc_trk_g1_5
 (25 6)  (607 246)  (607 246)  routing T_11_15.wire_logic_cluster/lc_6/out <X> T_11_15.lc_trk_g1_6
 (27 6)  (609 246)  (609 246)  routing T_11_15.lc_trk_g1_3 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (611 246)  (611 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (614 246)  (614 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (618 246)  (618 246)  LC_3 Logic Functioning bit
 (37 6)  (619 246)  (619 246)  LC_3 Logic Functioning bit
 (38 6)  (620 246)  (620 246)  LC_3 Logic Functioning bit
 (39 6)  (621 246)  (621 246)  LC_3 Logic Functioning bit
 (44 6)  (626 246)  (626 246)  LC_3 Logic Functioning bit
 (45 6)  (627 246)  (627 246)  LC_3 Logic Functioning bit
 (9 7)  (591 247)  (591 247)  routing T_11_15.sp4_v_b_8 <X> T_11_15.sp4_v_t_41
 (10 7)  (592 247)  (592 247)  routing T_11_15.sp4_v_b_8 <X> T_11_15.sp4_v_t_41
 (22 7)  (604 247)  (604 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (612 247)  (612 247)  routing T_11_15.lc_trk_g1_3 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (40 7)  (622 247)  (622 247)  LC_3 Logic Functioning bit
 (41 7)  (623 247)  (623 247)  LC_3 Logic Functioning bit
 (42 7)  (624 247)  (624 247)  LC_3 Logic Functioning bit
 (43 7)  (625 247)  (625 247)  LC_3 Logic Functioning bit
 (8 8)  (590 248)  (590 248)  routing T_11_15.sp4_v_b_1 <X> T_11_15.sp4_h_r_7
 (9 8)  (591 248)  (591 248)  routing T_11_15.sp4_v_b_1 <X> T_11_15.sp4_h_r_7
 (10 8)  (592 248)  (592 248)  routing T_11_15.sp4_v_b_1 <X> T_11_15.sp4_h_r_7
 (22 8)  (604 248)  (604 248)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (606 248)  (606 248)  routing T_11_15.tnl_op_3 <X> T_11_15.lc_trk_g2_3
 (27 8)  (609 248)  (609 248)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (610 248)  (610 248)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (611 248)  (611 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (612 248)  (612 248)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (614 248)  (614 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (618 248)  (618 248)  LC_4 Logic Functioning bit
 (37 8)  (619 248)  (619 248)  LC_4 Logic Functioning bit
 (38 8)  (620 248)  (620 248)  LC_4 Logic Functioning bit
 (39 8)  (621 248)  (621 248)  LC_4 Logic Functioning bit
 (44 8)  (626 248)  (626 248)  LC_4 Logic Functioning bit
 (45 8)  (627 248)  (627 248)  LC_4 Logic Functioning bit
 (21 9)  (603 249)  (603 249)  routing T_11_15.tnl_op_3 <X> T_11_15.lc_trk_g2_3
 (40 9)  (622 249)  (622 249)  LC_4 Logic Functioning bit
 (41 9)  (623 249)  (623 249)  LC_4 Logic Functioning bit
 (42 9)  (624 249)  (624 249)  LC_4 Logic Functioning bit
 (43 9)  (625 249)  (625 249)  LC_4 Logic Functioning bit
 (13 10)  (595 250)  (595 250)  routing T_11_15.sp4_v_b_8 <X> T_11_15.sp4_v_t_45
 (27 10)  (609 250)  (609 250)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (611 250)  (611 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (612 250)  (612 250)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (614 250)  (614 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (618 250)  (618 250)  LC_5 Logic Functioning bit
 (37 10)  (619 250)  (619 250)  LC_5 Logic Functioning bit
 (38 10)  (620 250)  (620 250)  LC_5 Logic Functioning bit
 (39 10)  (621 250)  (621 250)  LC_5 Logic Functioning bit
 (44 10)  (626 250)  (626 250)  LC_5 Logic Functioning bit
 (45 10)  (627 250)  (627 250)  LC_5 Logic Functioning bit
 (40 11)  (622 251)  (622 251)  LC_5 Logic Functioning bit
 (41 11)  (623 251)  (623 251)  LC_5 Logic Functioning bit
 (42 11)  (624 251)  (624 251)  LC_5 Logic Functioning bit
 (43 11)  (625 251)  (625 251)  LC_5 Logic Functioning bit
 (5 12)  (587 252)  (587 252)  routing T_11_15.sp4_v_t_44 <X> T_11_15.sp4_h_r_9
 (8 12)  (590 252)  (590 252)  routing T_11_15.sp4_v_b_10 <X> T_11_15.sp4_h_r_10
 (9 12)  (591 252)  (591 252)  routing T_11_15.sp4_v_b_10 <X> T_11_15.sp4_h_r_10
 (17 12)  (599 252)  (599 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (600 252)  (600 252)  routing T_11_15.wire_logic_cluster/lc_1/out <X> T_11_15.lc_trk_g3_1
 (22 12)  (604 252)  (604 252)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (606 252)  (606 252)  routing T_11_15.tnl_op_3 <X> T_11_15.lc_trk_g3_3
 (27 12)  (609 252)  (609 252)  routing T_11_15.lc_trk_g1_6 <X> T_11_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (611 252)  (611 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (612 252)  (612 252)  routing T_11_15.lc_trk_g1_6 <X> T_11_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (614 252)  (614 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (618 252)  (618 252)  LC_6 Logic Functioning bit
 (37 12)  (619 252)  (619 252)  LC_6 Logic Functioning bit
 (38 12)  (620 252)  (620 252)  LC_6 Logic Functioning bit
 (39 12)  (621 252)  (621 252)  LC_6 Logic Functioning bit
 (44 12)  (626 252)  (626 252)  LC_6 Logic Functioning bit
 (45 12)  (627 252)  (627 252)  LC_6 Logic Functioning bit
 (21 13)  (603 253)  (603 253)  routing T_11_15.tnl_op_3 <X> T_11_15.lc_trk_g3_3
 (30 13)  (612 253)  (612 253)  routing T_11_15.lc_trk_g1_6 <X> T_11_15.wire_logic_cluster/lc_6/in_1
 (40 13)  (622 253)  (622 253)  LC_6 Logic Functioning bit
 (41 13)  (623 253)  (623 253)  LC_6 Logic Functioning bit
 (42 13)  (624 253)  (624 253)  LC_6 Logic Functioning bit
 (43 13)  (625 253)  (625 253)  LC_6 Logic Functioning bit
 (1 14)  (583 254)  (583 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (7 14)  (589 254)  (589 254)  Column buffer control bit: LH_colbuf_cntl_7

 (8 14)  (590 254)  (590 254)  routing T_11_15.sp4_v_t_47 <X> T_11_15.sp4_h_l_47
 (9 14)  (591 254)  (591 254)  routing T_11_15.sp4_v_t_47 <X> T_11_15.sp4_h_l_47
 (13 14)  (595 254)  (595 254)  routing T_11_15.sp4_v_b_11 <X> T_11_15.sp4_v_t_46
 (14 14)  (596 254)  (596 254)  routing T_11_15.wire_logic_cluster/lc_4/out <X> T_11_15.lc_trk_g3_4
 (21 14)  (603 254)  (603 254)  routing T_11_15.wire_logic_cluster/lc_7/out <X> T_11_15.lc_trk_g3_7
 (22 14)  (604 254)  (604 254)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (609 254)  (609 254)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (610 254)  (610 254)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (611 254)  (611 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (612 254)  (612 254)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (614 254)  (614 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (618 254)  (618 254)  LC_7 Logic Functioning bit
 (37 14)  (619 254)  (619 254)  LC_7 Logic Functioning bit
 (38 14)  (620 254)  (620 254)  LC_7 Logic Functioning bit
 (39 14)  (621 254)  (621 254)  LC_7 Logic Functioning bit
 (44 14)  (626 254)  (626 254)  LC_7 Logic Functioning bit
 (45 14)  (627 254)  (627 254)  LC_7 Logic Functioning bit
 (1 15)  (583 255)  (583 255)  routing T_11_15.lc_trk_g0_4 <X> T_11_15.wire_logic_cluster/lc_7/s_r
 (7 15)  (589 255)  (589 255)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (599 255)  (599 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (612 255)  (612 255)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_7/in_1
 (40 15)  (622 255)  (622 255)  LC_7 Logic Functioning bit
 (41 15)  (623 255)  (623 255)  LC_7 Logic Functioning bit
 (42 15)  (624 255)  (624 255)  LC_7 Logic Functioning bit
 (43 15)  (625 255)  (625 255)  LC_7 Logic Functioning bit


LogicTile_12_15

 (27 0)  (663 240)  (663 240)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (664 240)  (664 240)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (665 240)  (665 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (668 240)  (668 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (672 240)  (672 240)  LC_0 Logic Functioning bit
 (37 0)  (673 240)  (673 240)  LC_0 Logic Functioning bit
 (38 0)  (674 240)  (674 240)  LC_0 Logic Functioning bit
 (39 0)  (675 240)  (675 240)  LC_0 Logic Functioning bit
 (44 0)  (680 240)  (680 240)  LC_0 Logic Functioning bit
 (45 0)  (681 240)  (681 240)  LC_0 Logic Functioning bit
 (40 1)  (676 241)  (676 241)  LC_0 Logic Functioning bit
 (41 1)  (677 241)  (677 241)  LC_0 Logic Functioning bit
 (42 1)  (678 241)  (678 241)  LC_0 Logic Functioning bit
 (43 1)  (679 241)  (679 241)  LC_0 Logic Functioning bit
 (49 1)  (685 241)  (685 241)  Carry_In_Mux bit 

 (0 2)  (636 242)  (636 242)  routing T_12_15.glb_netwk_7 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (1 2)  (637 242)  (637 242)  routing T_12_15.glb_netwk_7 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 2)  (638 242)  (638 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (5 2)  (641 242)  (641 242)  routing T_12_15.sp4_v_t_37 <X> T_12_15.sp4_h_l_37
 (12 2)  (648 242)  (648 242)  routing T_12_15.sp4_v_t_45 <X> T_12_15.sp4_h_l_39
 (27 2)  (663 242)  (663 242)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (664 242)  (664 242)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (665 242)  (665 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (668 242)  (668 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (672 242)  (672 242)  LC_1 Logic Functioning bit
 (37 2)  (673 242)  (673 242)  LC_1 Logic Functioning bit
 (38 2)  (674 242)  (674 242)  LC_1 Logic Functioning bit
 (39 2)  (675 242)  (675 242)  LC_1 Logic Functioning bit
 (44 2)  (680 242)  (680 242)  LC_1 Logic Functioning bit
 (45 2)  (681 242)  (681 242)  LC_1 Logic Functioning bit
 (53 2)  (689 242)  (689 242)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (636 243)  (636 243)  routing T_12_15.glb_netwk_7 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (6 3)  (642 243)  (642 243)  routing T_12_15.sp4_v_t_37 <X> T_12_15.sp4_h_l_37
 (11 3)  (647 243)  (647 243)  routing T_12_15.sp4_v_t_45 <X> T_12_15.sp4_h_l_39
 (13 3)  (649 243)  (649 243)  routing T_12_15.sp4_v_t_45 <X> T_12_15.sp4_h_l_39
 (40 3)  (676 243)  (676 243)  LC_1 Logic Functioning bit
 (41 3)  (677 243)  (677 243)  LC_1 Logic Functioning bit
 (42 3)  (678 243)  (678 243)  LC_1 Logic Functioning bit
 (43 3)  (679 243)  (679 243)  LC_1 Logic Functioning bit
 (21 4)  (657 244)  (657 244)  routing T_12_15.wire_logic_cluster/lc_3/out <X> T_12_15.lc_trk_g1_3
 (22 4)  (658 244)  (658 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (661 244)  (661 244)  routing T_12_15.wire_logic_cluster/lc_2/out <X> T_12_15.lc_trk_g1_2
 (27 4)  (663 244)  (663 244)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (665 244)  (665 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (668 244)  (668 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (672 244)  (672 244)  LC_2 Logic Functioning bit
 (37 4)  (673 244)  (673 244)  LC_2 Logic Functioning bit
 (38 4)  (674 244)  (674 244)  LC_2 Logic Functioning bit
 (39 4)  (675 244)  (675 244)  LC_2 Logic Functioning bit
 (44 4)  (680 244)  (680 244)  LC_2 Logic Functioning bit
 (45 4)  (681 244)  (681 244)  LC_2 Logic Functioning bit
 (22 5)  (658 245)  (658 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (666 245)  (666 245)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (40 5)  (676 245)  (676 245)  LC_2 Logic Functioning bit
 (41 5)  (677 245)  (677 245)  LC_2 Logic Functioning bit
 (42 5)  (678 245)  (678 245)  LC_2 Logic Functioning bit
 (43 5)  (679 245)  (679 245)  LC_2 Logic Functioning bit
 (4 6)  (640 246)  (640 246)  routing T_12_15.sp4_v_b_3 <X> T_12_15.sp4_v_t_38
 (14 6)  (650 246)  (650 246)  routing T_12_15.wire_logic_cluster/lc_4/out <X> T_12_15.lc_trk_g1_4
 (27 6)  (663 246)  (663 246)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (665 246)  (665 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (668 246)  (668 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (672 246)  (672 246)  LC_3 Logic Functioning bit
 (37 6)  (673 246)  (673 246)  LC_3 Logic Functioning bit
 (38 6)  (674 246)  (674 246)  LC_3 Logic Functioning bit
 (39 6)  (675 246)  (675 246)  LC_3 Logic Functioning bit
 (44 6)  (680 246)  (680 246)  LC_3 Logic Functioning bit
 (45 6)  (681 246)  (681 246)  LC_3 Logic Functioning bit
 (48 6)  (684 246)  (684 246)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (17 7)  (653 247)  (653 247)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (30 7)  (666 247)  (666 247)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (40 7)  (676 247)  (676 247)  LC_3 Logic Functioning bit
 (41 7)  (677 247)  (677 247)  LC_3 Logic Functioning bit
 (42 7)  (678 247)  (678 247)  LC_3 Logic Functioning bit
 (43 7)  (679 247)  (679 247)  LC_3 Logic Functioning bit
 (27 8)  (663 248)  (663 248)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (665 248)  (665 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (666 248)  (666 248)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (668 248)  (668 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (673 248)  (673 248)  LC_4 Logic Functioning bit
 (39 8)  (675 248)  (675 248)  LC_4 Logic Functioning bit
 (41 8)  (677 248)  (677 248)  LC_4 Logic Functioning bit
 (43 8)  (679 248)  (679 248)  LC_4 Logic Functioning bit
 (45 8)  (681 248)  (681 248)  LC_4 Logic Functioning bit
 (9 9)  (645 249)  (645 249)  routing T_12_15.sp4_v_t_46 <X> T_12_15.sp4_v_b_7
 (10 9)  (646 249)  (646 249)  routing T_12_15.sp4_v_t_46 <X> T_12_15.sp4_v_b_7
 (37 9)  (673 249)  (673 249)  LC_4 Logic Functioning bit
 (39 9)  (675 249)  (675 249)  LC_4 Logic Functioning bit
 (41 9)  (677 249)  (677 249)  LC_4 Logic Functioning bit
 (43 9)  (679 249)  (679 249)  LC_4 Logic Functioning bit
 (13 11)  (649 251)  (649 251)  routing T_12_15.sp4_v_b_3 <X> T_12_15.sp4_h_l_45
 (14 12)  (650 252)  (650 252)  routing T_12_15.wire_logic_cluster/lc_0/out <X> T_12_15.lc_trk_g3_0
 (17 12)  (653 252)  (653 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (654 252)  (654 252)  routing T_12_15.wire_logic_cluster/lc_1/out <X> T_12_15.lc_trk_g3_1
 (17 13)  (653 253)  (653 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (7 14)  (643 254)  (643 254)  Column buffer control bit: LH_colbuf_cntl_7

 (6 15)  (642 255)  (642 255)  routing T_12_15.sp4_h_r_9 <X> T_12_15.sp4_h_l_44
 (7 15)  (643 255)  (643 255)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_15

 (25 0)  (719 240)  (719 240)  routing T_13_15.wire_logic_cluster/lc_2/out <X> T_13_15.lc_trk_g0_2
 (22 1)  (716 241)  (716 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (694 242)  (694 242)  routing T_13_15.glb_netwk_7 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (1 2)  (695 242)  (695 242)  routing T_13_15.glb_netwk_7 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (696 242)  (696 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (694 243)  (694 243)  routing T_13_15.glb_netwk_7 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (28 4)  (722 244)  (722 244)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (723 244)  (723 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (724 244)  (724 244)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (726 244)  (726 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (727 244)  (727 244)  routing T_13_15.lc_trk_g2_1 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (730 244)  (730 244)  LC_2 Logic Functioning bit
 (37 4)  (731 244)  (731 244)  LC_2 Logic Functioning bit
 (41 4)  (735 244)  (735 244)  LC_2 Logic Functioning bit
 (42 4)  (736 244)  (736 244)  LC_2 Logic Functioning bit
 (43 4)  (737 244)  (737 244)  LC_2 Logic Functioning bit
 (45 4)  (739 244)  (739 244)  LC_2 Logic Functioning bit
 (46 4)  (740 244)  (740 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (720 245)  (720 245)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (721 245)  (721 245)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (722 245)  (722 245)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (723 245)  (723 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (724 245)  (724 245)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (726 245)  (726 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (729 245)  (729 245)  routing T_13_15.lc_trk_g0_2 <X> T_13_15.input_2_2
 (36 5)  (730 245)  (730 245)  LC_2 Logic Functioning bit
 (37 5)  (731 245)  (731 245)  LC_2 Logic Functioning bit
 (43 5)  (737 245)  (737 245)  LC_2 Logic Functioning bit
 (15 8)  (709 248)  (709 248)  routing T_13_15.sp4_h_r_41 <X> T_13_15.lc_trk_g2_1
 (16 8)  (710 248)  (710 248)  routing T_13_15.sp4_h_r_41 <X> T_13_15.lc_trk_g2_1
 (17 8)  (711 248)  (711 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (712 248)  (712 248)  routing T_13_15.sp4_h_r_41 <X> T_13_15.lc_trk_g2_1
 (18 9)  (712 249)  (712 249)  routing T_13_15.sp4_h_r_41 <X> T_13_15.lc_trk_g2_1
 (22 10)  (716 250)  (716 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (717 250)  (717 250)  routing T_13_15.sp4_h_r_31 <X> T_13_15.lc_trk_g2_7
 (24 10)  (718 250)  (718 250)  routing T_13_15.sp4_h_r_31 <X> T_13_15.lc_trk_g2_7
 (21 11)  (715 251)  (715 251)  routing T_13_15.sp4_h_r_31 <X> T_13_15.lc_trk_g2_7
 (22 12)  (716 252)  (716 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (717 252)  (717 252)  routing T_13_15.sp4_h_r_27 <X> T_13_15.lc_trk_g3_3
 (24 12)  (718 252)  (718 252)  routing T_13_15.sp4_h_r_27 <X> T_13_15.lc_trk_g3_3
 (21 13)  (715 253)  (715 253)  routing T_13_15.sp4_h_r_27 <X> T_13_15.lc_trk_g3_3
 (0 14)  (694 254)  (694 254)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (695 254)  (695 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (7 14)  (701 254)  (701 254)  Column buffer control bit: LH_colbuf_cntl_7

 (16 14)  (710 254)  (710 254)  routing T_13_15.sp4_v_t_16 <X> T_13_15.lc_trk_g3_5
 (17 14)  (711 254)  (711 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (712 254)  (712 254)  routing T_13_15.sp4_v_t_16 <X> T_13_15.lc_trk_g3_5
 (0 15)  (694 255)  (694 255)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (695 255)  (695 255)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (7 15)  (701 255)  (701 255)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_15

 (25 0)  (773 240)  (773 240)  routing T_14_15.wire_logic_cluster/lc_2/out <X> T_14_15.lc_trk_g0_2
 (22 1)  (770 241)  (770 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (748 242)  (748 242)  routing T_14_15.glb_netwk_7 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (1 2)  (749 242)  (749 242)  routing T_14_15.glb_netwk_7 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (750 242)  (750 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (748 243)  (748 243)  routing T_14_15.glb_netwk_7 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (8 4)  (756 244)  (756 244)  routing T_14_15.sp4_h_l_41 <X> T_14_15.sp4_h_r_4
 (26 4)  (774 244)  (774 244)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (775 244)  (775 244)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (776 244)  (776 244)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (777 244)  (777 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (779 244)  (779 244)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (780 244)  (780 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (782 244)  (782 244)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (784 244)  (784 244)  LC_2 Logic Functioning bit
 (37 4)  (785 244)  (785 244)  LC_2 Logic Functioning bit
 (41 4)  (789 244)  (789 244)  LC_2 Logic Functioning bit
 (42 4)  (790 244)  (790 244)  LC_2 Logic Functioning bit
 (43 4)  (791 244)  (791 244)  LC_2 Logic Functioning bit
 (45 4)  (793 244)  (793 244)  LC_2 Logic Functioning bit
 (26 5)  (774 245)  (774 245)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (775 245)  (775 245)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (776 245)  (776 245)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (777 245)  (777 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (778 245)  (778 245)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (780 245)  (780 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (783 245)  (783 245)  routing T_14_15.lc_trk_g0_2 <X> T_14_15.input_2_2
 (36 5)  (784 245)  (784 245)  LC_2 Logic Functioning bit
 (37 5)  (785 245)  (785 245)  LC_2 Logic Functioning bit
 (43 5)  (791 245)  (791 245)  LC_2 Logic Functioning bit
 (51 5)  (799 245)  (799 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 7)  (762 247)  (762 247)  routing T_14_15.sp4_h_r_4 <X> T_14_15.lc_trk_g1_4
 (15 7)  (763 247)  (763 247)  routing T_14_15.sp4_h_r_4 <X> T_14_15.lc_trk_g1_4
 (16 7)  (764 247)  (764 247)  routing T_14_15.sp4_h_r_4 <X> T_14_15.lc_trk_g1_4
 (17 7)  (765 247)  (765 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (14 10)  (762 250)  (762 250)  routing T_14_15.sp4_h_r_44 <X> T_14_15.lc_trk_g2_4
 (14 11)  (762 251)  (762 251)  routing T_14_15.sp4_h_r_44 <X> T_14_15.lc_trk_g2_4
 (15 11)  (763 251)  (763 251)  routing T_14_15.sp4_h_r_44 <X> T_14_15.lc_trk_g2_4
 (16 11)  (764 251)  (764 251)  routing T_14_15.sp4_h_r_44 <X> T_14_15.lc_trk_g2_4
 (17 11)  (765 251)  (765 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (25 12)  (773 252)  (773 252)  routing T_14_15.sp4_h_r_42 <X> T_14_15.lc_trk_g3_2
 (22 13)  (770 253)  (770 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (771 253)  (771 253)  routing T_14_15.sp4_h_r_42 <X> T_14_15.lc_trk_g3_2
 (24 13)  (772 253)  (772 253)  routing T_14_15.sp4_h_r_42 <X> T_14_15.lc_trk_g3_2
 (25 13)  (773 253)  (773 253)  routing T_14_15.sp4_h_r_42 <X> T_14_15.lc_trk_g3_2
 (0 14)  (748 254)  (748 254)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (749 254)  (749 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (7 14)  (755 254)  (755 254)  Column buffer control bit: LH_colbuf_cntl_7

 (21 14)  (769 254)  (769 254)  routing T_14_15.sp4_h_l_34 <X> T_14_15.lc_trk_g3_7
 (22 14)  (770 254)  (770 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (771 254)  (771 254)  routing T_14_15.sp4_h_l_34 <X> T_14_15.lc_trk_g3_7
 (24 14)  (772 254)  (772 254)  routing T_14_15.sp4_h_l_34 <X> T_14_15.lc_trk_g3_7
 (1 15)  (749 255)  (749 255)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (21 15)  (769 255)  (769 255)  routing T_14_15.sp4_h_l_34 <X> T_14_15.lc_trk_g3_7


LogicTile_15_15



LogicTile_16_15



LogicTile_17_15



LogicTile_18_15



RAM_Tile_19_15



LogicTile_20_15



LogicTile_21_15



LogicTile_22_15



LogicTile_23_15



LogicTile_24_15



DSP_Tile_25_15



IpCon_Tile_0_14

 (36 0)  (36 224)  (36 224)  LC_0 Logic Functioning bit
 (37 0)  (37 224)  (37 224)  LC_0 Logic Functioning bit
 (42 0)  (42 224)  (42 224)  LC_0 Logic Functioning bit
 (43 0)  (43 224)  (43 224)  LC_0 Logic Functioning bit
 (50 0)  (50 224)  (50 224)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 225)  (36 225)  LC_0 Logic Functioning bit
 (37 1)  (37 225)  (37 225)  LC_0 Logic Functioning bit
 (42 1)  (42 225)  (42 225)  LC_0 Logic Functioning bit
 (43 1)  (43 225)  (43 225)  LC_0 Logic Functioning bit
 (36 2)  (36 226)  (36 226)  LC_1 Logic Functioning bit
 (37 2)  (37 226)  (37 226)  LC_1 Logic Functioning bit
 (42 2)  (42 226)  (42 226)  LC_1 Logic Functioning bit
 (43 2)  (43 226)  (43 226)  LC_1 Logic Functioning bit
 (50 2)  (50 226)  (50 226)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 227)  (36 227)  LC_1 Logic Functioning bit
 (37 3)  (37 227)  (37 227)  LC_1 Logic Functioning bit
 (42 3)  (42 227)  (42 227)  LC_1 Logic Functioning bit
 (43 3)  (43 227)  (43 227)  LC_1 Logic Functioning bit
 (36 4)  (36 228)  (36 228)  LC_2 Logic Functioning bit
 (37 4)  (37 228)  (37 228)  LC_2 Logic Functioning bit
 (42 4)  (42 228)  (42 228)  LC_2 Logic Functioning bit
 (43 4)  (43 228)  (43 228)  LC_2 Logic Functioning bit
 (50 4)  (50 228)  (50 228)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 229)  (36 229)  LC_2 Logic Functioning bit
 (37 5)  (37 229)  (37 229)  LC_2 Logic Functioning bit
 (42 5)  (42 229)  (42 229)  LC_2 Logic Functioning bit
 (43 5)  (43 229)  (43 229)  LC_2 Logic Functioning bit
 (36 6)  (36 230)  (36 230)  LC_3 Logic Functioning bit
 (37 6)  (37 230)  (37 230)  LC_3 Logic Functioning bit
 (42 6)  (42 230)  (42 230)  LC_3 Logic Functioning bit
 (43 6)  (43 230)  (43 230)  LC_3 Logic Functioning bit
 (50 6)  (50 230)  (50 230)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 231)  (36 231)  LC_3 Logic Functioning bit
 (37 7)  (37 231)  (37 231)  LC_3 Logic Functioning bit
 (42 7)  (42 231)  (42 231)  LC_3 Logic Functioning bit
 (43 7)  (43 231)  (43 231)  LC_3 Logic Functioning bit
 (36 8)  (36 232)  (36 232)  LC_4 Logic Functioning bit
 (37 8)  (37 232)  (37 232)  LC_4 Logic Functioning bit
 (42 8)  (42 232)  (42 232)  LC_4 Logic Functioning bit
 (43 8)  (43 232)  (43 232)  LC_4 Logic Functioning bit
 (50 8)  (50 232)  (50 232)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 233)  (36 233)  LC_4 Logic Functioning bit
 (37 9)  (37 233)  (37 233)  LC_4 Logic Functioning bit
 (42 9)  (42 233)  (42 233)  LC_4 Logic Functioning bit
 (43 9)  (43 233)  (43 233)  LC_4 Logic Functioning bit
 (36 10)  (36 234)  (36 234)  LC_5 Logic Functioning bit
 (37 10)  (37 234)  (37 234)  LC_5 Logic Functioning bit
 (42 10)  (42 234)  (42 234)  LC_5 Logic Functioning bit
 (43 10)  (43 234)  (43 234)  LC_5 Logic Functioning bit
 (50 10)  (50 234)  (50 234)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 235)  (36 235)  LC_5 Logic Functioning bit
 (37 11)  (37 235)  (37 235)  LC_5 Logic Functioning bit
 (42 11)  (42 235)  (42 235)  LC_5 Logic Functioning bit
 (43 11)  (43 235)  (43 235)  LC_5 Logic Functioning bit
 (36 12)  (36 236)  (36 236)  LC_6 Logic Functioning bit
 (37 12)  (37 236)  (37 236)  LC_6 Logic Functioning bit
 (42 12)  (42 236)  (42 236)  LC_6 Logic Functioning bit
 (43 12)  (43 236)  (43 236)  LC_6 Logic Functioning bit
 (50 12)  (50 236)  (50 236)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 237)  (36 237)  LC_6 Logic Functioning bit
 (37 13)  (37 237)  (37 237)  LC_6 Logic Functioning bit
 (42 13)  (42 237)  (42 237)  LC_6 Logic Functioning bit
 (43 13)  (43 237)  (43 237)  LC_6 Logic Functioning bit
 (36 14)  (36 238)  (36 238)  LC_7 Logic Functioning bit
 (37 14)  (37 238)  (37 238)  LC_7 Logic Functioning bit
 (42 14)  (42 238)  (42 238)  LC_7 Logic Functioning bit
 (43 14)  (43 238)  (43 238)  LC_7 Logic Functioning bit
 (50 14)  (50 238)  (50 238)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 239)  (36 239)  LC_7 Logic Functioning bit
 (37 15)  (37 239)  (37 239)  LC_7 Logic Functioning bit
 (42 15)  (42 239)  (42 239)  LC_7 Logic Functioning bit
 (43 15)  (43 239)  (43 239)  LC_7 Logic Functioning bit


LogicTile_1_14

 (17 0)  (71 224)  (71 224)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (72 224)  (72 224)  routing T_1_14.wire_logic_cluster/lc_1/out <X> T_1_14.lc_trk_g0_1
 (22 0)  (76 224)  (76 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (79 224)  (79 224)  routing T_1_14.sp4_h_r_10 <X> T_1_14.lc_trk_g0_2
 (28 0)  (82 224)  (82 224)  routing T_1_14.lc_trk_g2_5 <X> T_1_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 224)  (83 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (84 224)  (84 224)  routing T_1_14.lc_trk_g2_5 <X> T_1_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (85 224)  (85 224)  routing T_1_14.lc_trk_g1_4 <X> T_1_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (86 224)  (86 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (88 224)  (88 224)  routing T_1_14.lc_trk_g1_4 <X> T_1_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (90 224)  (90 224)  LC_0 Logic Functioning bit
 (37 0)  (91 224)  (91 224)  LC_0 Logic Functioning bit
 (38 0)  (92 224)  (92 224)  LC_0 Logic Functioning bit
 (42 0)  (96 224)  (96 224)  LC_0 Logic Functioning bit
 (45 0)  (99 224)  (99 224)  LC_0 Logic Functioning bit
 (46 0)  (100 224)  (100 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (68 225)  (68 225)  routing T_1_14.sp4_h_r_0 <X> T_1_14.lc_trk_g0_0
 (15 1)  (69 225)  (69 225)  routing T_1_14.sp4_h_r_0 <X> T_1_14.lc_trk_g0_0
 (16 1)  (70 225)  (70 225)  routing T_1_14.sp4_h_r_0 <X> T_1_14.lc_trk_g0_0
 (17 1)  (71 225)  (71 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (19 1)  (73 225)  (73 225)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (21 1)  (75 225)  (75 225)  routing T_1_14.sp4_r_v_b_32 <X> T_1_14.lc_trk_g0_3
 (22 1)  (76 225)  (76 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (77 225)  (77 225)  routing T_1_14.sp4_h_r_10 <X> T_1_14.lc_trk_g0_2
 (24 1)  (78 225)  (78 225)  routing T_1_14.sp4_h_r_10 <X> T_1_14.lc_trk_g0_2
 (27 1)  (81 225)  (81 225)  routing T_1_14.lc_trk_g3_1 <X> T_1_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (82 225)  (82 225)  routing T_1_14.lc_trk_g3_1 <X> T_1_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (83 225)  (83 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (86 225)  (86 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (87 225)  (87 225)  routing T_1_14.lc_trk_g2_0 <X> T_1_14.input_2_0
 (36 1)  (90 225)  (90 225)  LC_0 Logic Functioning bit
 (37 1)  (91 225)  (91 225)  LC_0 Logic Functioning bit
 (38 1)  (92 225)  (92 225)  LC_0 Logic Functioning bit
 (41 1)  (95 225)  (95 225)  LC_0 Logic Functioning bit
 (42 1)  (96 225)  (96 225)  LC_0 Logic Functioning bit
 (43 1)  (97 225)  (97 225)  LC_0 Logic Functioning bit
 (48 1)  (102 225)  (102 225)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (54 226)  (54 226)  routing T_1_14.glb_netwk_7 <X> T_1_14.wire_logic_cluster/lc_7/clk
 (1 2)  (55 226)  (55 226)  routing T_1_14.glb_netwk_7 <X> T_1_14.wire_logic_cluster/lc_7/clk
 (2 2)  (56 226)  (56 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (68 226)  (68 226)  routing T_1_14.wire_logic_cluster/lc_4/out <X> T_1_14.lc_trk_g0_4
 (25 2)  (79 226)  (79 226)  routing T_1_14.sp4_h_r_14 <X> T_1_14.lc_trk_g0_6
 (26 2)  (80 226)  (80 226)  routing T_1_14.lc_trk_g2_5 <X> T_1_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (81 226)  (81 226)  routing T_1_14.lc_trk_g3_1 <X> T_1_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (82 226)  (82 226)  routing T_1_14.lc_trk_g3_1 <X> T_1_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (83 226)  (83 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (85 226)  (85 226)  routing T_1_14.lc_trk_g0_6 <X> T_1_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (86 226)  (86 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (90 226)  (90 226)  LC_1 Logic Functioning bit
 (37 2)  (91 226)  (91 226)  LC_1 Logic Functioning bit
 (38 2)  (92 226)  (92 226)  LC_1 Logic Functioning bit
 (42 2)  (96 226)  (96 226)  LC_1 Logic Functioning bit
 (45 2)  (99 226)  (99 226)  LC_1 Logic Functioning bit
 (0 3)  (54 227)  (54 227)  routing T_1_14.glb_netwk_7 <X> T_1_14.wire_logic_cluster/lc_7/clk
 (9 3)  (63 227)  (63 227)  routing T_1_14.sp4_v_b_5 <X> T_1_14.sp4_v_t_36
 (10 3)  (64 227)  (64 227)  routing T_1_14.sp4_v_b_5 <X> T_1_14.sp4_v_t_36
 (17 3)  (71 227)  (71 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (76 227)  (76 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (77 227)  (77 227)  routing T_1_14.sp4_h_r_14 <X> T_1_14.lc_trk_g0_6
 (24 3)  (78 227)  (78 227)  routing T_1_14.sp4_h_r_14 <X> T_1_14.lc_trk_g0_6
 (28 3)  (82 227)  (82 227)  routing T_1_14.lc_trk_g2_5 <X> T_1_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (83 227)  (83 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (85 227)  (85 227)  routing T_1_14.lc_trk_g0_6 <X> T_1_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (86 227)  (86 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (90 227)  (90 227)  LC_1 Logic Functioning bit
 (37 3)  (91 227)  (91 227)  LC_1 Logic Functioning bit
 (39 3)  (93 227)  (93 227)  LC_1 Logic Functioning bit
 (40 3)  (94 227)  (94 227)  LC_1 Logic Functioning bit
 (42 3)  (96 227)  (96 227)  LC_1 Logic Functioning bit
 (43 3)  (97 227)  (97 227)  LC_1 Logic Functioning bit
 (46 3)  (100 227)  (100 227)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (52 3)  (106 227)  (106 227)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (4 4)  (58 228)  (58 228)  routing T_1_14.sp4_v_t_42 <X> T_1_14.sp4_v_b_3
 (6 4)  (60 228)  (60 228)  routing T_1_14.sp4_v_t_42 <X> T_1_14.sp4_v_b_3
 (8 4)  (62 228)  (62 228)  routing T_1_14.sp4_v_b_10 <X> T_1_14.sp4_h_r_4
 (9 4)  (63 228)  (63 228)  routing T_1_14.sp4_v_b_10 <X> T_1_14.sp4_h_r_4
 (10 4)  (64 228)  (64 228)  routing T_1_14.sp4_v_b_10 <X> T_1_14.sp4_h_r_4
 (14 4)  (68 228)  (68 228)  routing T_1_14.sp4_h_r_8 <X> T_1_14.lc_trk_g1_0
 (15 4)  (69 228)  (69 228)  routing T_1_14.top_op_1 <X> T_1_14.lc_trk_g1_1
 (17 4)  (71 228)  (71 228)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (28 4)  (82 228)  (82 228)  routing T_1_14.lc_trk_g2_5 <X> T_1_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (83 228)  (83 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (84 228)  (84 228)  routing T_1_14.lc_trk_g2_5 <X> T_1_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (86 228)  (86 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (87 228)  (87 228)  routing T_1_14.lc_trk_g2_1 <X> T_1_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (90 228)  (90 228)  LC_2 Logic Functioning bit
 (37 4)  (91 228)  (91 228)  LC_2 Logic Functioning bit
 (38 4)  (92 228)  (92 228)  LC_2 Logic Functioning bit
 (42 4)  (96 228)  (96 228)  LC_2 Logic Functioning bit
 (45 4)  (99 228)  (99 228)  LC_2 Logic Functioning bit
 (48 4)  (102 228)  (102 228)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (15 5)  (69 229)  (69 229)  routing T_1_14.sp4_h_r_8 <X> T_1_14.lc_trk_g1_0
 (16 5)  (70 229)  (70 229)  routing T_1_14.sp4_h_r_8 <X> T_1_14.lc_trk_g1_0
 (17 5)  (71 229)  (71 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (18 5)  (72 229)  (72 229)  routing T_1_14.top_op_1 <X> T_1_14.lc_trk_g1_1
 (27 5)  (81 229)  (81 229)  routing T_1_14.lc_trk_g3_1 <X> T_1_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (82 229)  (82 229)  routing T_1_14.lc_trk_g3_1 <X> T_1_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (83 229)  (83 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (86 229)  (86 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (87 229)  (87 229)  routing T_1_14.lc_trk_g2_2 <X> T_1_14.input_2_2
 (35 5)  (89 229)  (89 229)  routing T_1_14.lc_trk_g2_2 <X> T_1_14.input_2_2
 (36 5)  (90 229)  (90 229)  LC_2 Logic Functioning bit
 (37 5)  (91 229)  (91 229)  LC_2 Logic Functioning bit
 (38 5)  (92 229)  (92 229)  LC_2 Logic Functioning bit
 (41 5)  (95 229)  (95 229)  LC_2 Logic Functioning bit
 (42 5)  (96 229)  (96 229)  LC_2 Logic Functioning bit
 (43 5)  (97 229)  (97 229)  LC_2 Logic Functioning bit
 (53 5)  (107 229)  (107 229)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (3 6)  (57 230)  (57 230)  routing T_1_14.sp12_h_r_0 <X> T_1_14.sp12_v_t_23
 (11 6)  (65 230)  (65 230)  routing T_1_14.sp4_v_b_9 <X> T_1_14.sp4_v_t_40
 (13 6)  (67 230)  (67 230)  routing T_1_14.sp4_v_b_9 <X> T_1_14.sp4_v_t_40
 (14 6)  (68 230)  (68 230)  routing T_1_14.sp4_h_l_1 <X> T_1_14.lc_trk_g1_4
 (25 6)  (79 230)  (79 230)  routing T_1_14.sp4_h_l_11 <X> T_1_14.lc_trk_g1_6
 (26 6)  (80 230)  (80 230)  routing T_1_14.lc_trk_g2_5 <X> T_1_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (81 230)  (81 230)  routing T_1_14.lc_trk_g3_1 <X> T_1_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (82 230)  (82 230)  routing T_1_14.lc_trk_g3_1 <X> T_1_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (83 230)  (83 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (86 230)  (86 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (89 230)  (89 230)  routing T_1_14.lc_trk_g1_6 <X> T_1_14.input_2_3
 (36 6)  (90 230)  (90 230)  LC_3 Logic Functioning bit
 (37 6)  (91 230)  (91 230)  LC_3 Logic Functioning bit
 (38 6)  (92 230)  (92 230)  LC_3 Logic Functioning bit
 (42 6)  (96 230)  (96 230)  LC_3 Logic Functioning bit
 (45 6)  (99 230)  (99 230)  LC_3 Logic Functioning bit
 (46 6)  (100 230)  (100 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (102 230)  (102 230)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (3 7)  (57 231)  (57 231)  routing T_1_14.sp12_h_r_0 <X> T_1_14.sp12_v_t_23
 (15 7)  (69 231)  (69 231)  routing T_1_14.sp4_h_l_1 <X> T_1_14.lc_trk_g1_4
 (16 7)  (70 231)  (70 231)  routing T_1_14.sp4_h_l_1 <X> T_1_14.lc_trk_g1_4
 (17 7)  (71 231)  (71 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (76 231)  (76 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (77 231)  (77 231)  routing T_1_14.sp4_h_l_11 <X> T_1_14.lc_trk_g1_6
 (24 7)  (78 231)  (78 231)  routing T_1_14.sp4_h_l_11 <X> T_1_14.lc_trk_g1_6
 (25 7)  (79 231)  (79 231)  routing T_1_14.sp4_h_l_11 <X> T_1_14.lc_trk_g1_6
 (28 7)  (82 231)  (82 231)  routing T_1_14.lc_trk_g2_5 <X> T_1_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (83 231)  (83 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (85 231)  (85 231)  routing T_1_14.lc_trk_g0_2 <X> T_1_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (86 231)  (86 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (88 231)  (88 231)  routing T_1_14.lc_trk_g1_6 <X> T_1_14.input_2_3
 (35 7)  (89 231)  (89 231)  routing T_1_14.lc_trk_g1_6 <X> T_1_14.input_2_3
 (36 7)  (90 231)  (90 231)  LC_3 Logic Functioning bit
 (37 7)  (91 231)  (91 231)  LC_3 Logic Functioning bit
 (39 7)  (93 231)  (93 231)  LC_3 Logic Functioning bit
 (40 7)  (94 231)  (94 231)  LC_3 Logic Functioning bit
 (42 7)  (96 231)  (96 231)  LC_3 Logic Functioning bit
 (43 7)  (97 231)  (97 231)  LC_3 Logic Functioning bit
 (14 8)  (68 232)  (68 232)  routing T_1_14.wire_logic_cluster/lc_0/out <X> T_1_14.lc_trk_g2_0
 (15 8)  (69 232)  (69 232)  routing T_1_14.sp4_h_r_25 <X> T_1_14.lc_trk_g2_1
 (16 8)  (70 232)  (70 232)  routing T_1_14.sp4_h_r_25 <X> T_1_14.lc_trk_g2_1
 (17 8)  (71 232)  (71 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (79 232)  (79 232)  routing T_1_14.wire_logic_cluster/lc_2/out <X> T_1_14.lc_trk_g2_2
 (28 8)  (82 232)  (82 232)  routing T_1_14.lc_trk_g2_5 <X> T_1_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (83 232)  (83 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (84 232)  (84 232)  routing T_1_14.lc_trk_g2_5 <X> T_1_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (86 232)  (86 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (88 232)  (88 232)  routing T_1_14.lc_trk_g1_0 <X> T_1_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (89 232)  (89 232)  routing T_1_14.lc_trk_g0_4 <X> T_1_14.input_2_4
 (36 8)  (90 232)  (90 232)  LC_4 Logic Functioning bit
 (37 8)  (91 232)  (91 232)  LC_4 Logic Functioning bit
 (38 8)  (92 232)  (92 232)  LC_4 Logic Functioning bit
 (42 8)  (96 232)  (96 232)  LC_4 Logic Functioning bit
 (45 8)  (99 232)  (99 232)  LC_4 Logic Functioning bit
 (48 8)  (102 232)  (102 232)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (17 9)  (71 233)  (71 233)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (72 233)  (72 233)  routing T_1_14.sp4_h_r_25 <X> T_1_14.lc_trk_g2_1
 (22 9)  (76 233)  (76 233)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (81 233)  (81 233)  routing T_1_14.lc_trk_g3_1 <X> T_1_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (82 233)  (82 233)  routing T_1_14.lc_trk_g3_1 <X> T_1_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (83 233)  (83 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (86 233)  (86 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (90 233)  (90 233)  LC_4 Logic Functioning bit
 (37 9)  (91 233)  (91 233)  LC_4 Logic Functioning bit
 (38 9)  (92 233)  (92 233)  LC_4 Logic Functioning bit
 (41 9)  (95 233)  (95 233)  LC_4 Logic Functioning bit
 (42 9)  (96 233)  (96 233)  LC_4 Logic Functioning bit
 (43 9)  (97 233)  (97 233)  LC_4 Logic Functioning bit
 (48 9)  (102 233)  (102 233)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (7 10)  (61 234)  (61 234)  Column buffer control bit: LH_colbuf_cntl_3

 (17 10)  (71 234)  (71 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (75 234)  (75 234)  routing T_1_14.wire_logic_cluster/lc_7/out <X> T_1_14.lc_trk_g2_7
 (22 10)  (76 234)  (76 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (79 234)  (79 234)  routing T_1_14.wire_logic_cluster/lc_6/out <X> T_1_14.lc_trk_g2_6
 (7 11)  (61 235)  (61 235)  Column buffer control bit: LH_colbuf_cntl_2

 (14 11)  (68 235)  (68 235)  routing T_1_14.sp4_r_v_b_36 <X> T_1_14.lc_trk_g2_4
 (17 11)  (71 235)  (71 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (76 235)  (76 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (15 12)  (69 236)  (69 236)  routing T_1_14.sp4_h_r_33 <X> T_1_14.lc_trk_g3_1
 (16 12)  (70 236)  (70 236)  routing T_1_14.sp4_h_r_33 <X> T_1_14.lc_trk_g3_1
 (17 12)  (71 236)  (71 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (72 236)  (72 236)  routing T_1_14.sp4_h_r_33 <X> T_1_14.lc_trk_g3_1
 (29 12)  (83 236)  (83 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (85 236)  (85 236)  routing T_1_14.lc_trk_g2_5 <X> T_1_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (86 236)  (86 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (87 236)  (87 236)  routing T_1_14.lc_trk_g2_5 <X> T_1_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (89 236)  (89 236)  routing T_1_14.lc_trk_g2_6 <X> T_1_14.input_2_6
 (36 12)  (90 236)  (90 236)  LC_6 Logic Functioning bit
 (38 12)  (92 236)  (92 236)  LC_6 Logic Functioning bit
 (42 12)  (96 236)  (96 236)  LC_6 Logic Functioning bit
 (43 12)  (97 236)  (97 236)  LC_6 Logic Functioning bit
 (45 12)  (99 236)  (99 236)  LC_6 Logic Functioning bit
 (47 12)  (101 236)  (101 236)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (52 12)  (106 236)  (106 236)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (29 13)  (83 237)  (83 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (84 237)  (84 237)  routing T_1_14.lc_trk_g0_3 <X> T_1_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (86 237)  (86 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (87 237)  (87 237)  routing T_1_14.lc_trk_g2_6 <X> T_1_14.input_2_6
 (35 13)  (89 237)  (89 237)  routing T_1_14.lc_trk_g2_6 <X> T_1_14.input_2_6
 (42 13)  (96 237)  (96 237)  LC_6 Logic Functioning bit
 (43 13)  (97 237)  (97 237)  LC_6 Logic Functioning bit
 (0 14)  (54 238)  (54 238)  routing T_1_14.lc_trk_g2_4 <X> T_1_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (55 238)  (55 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (7 14)  (61 238)  (61 238)  Column buffer control bit: LH_colbuf_cntl_7

 (15 14)  (69 238)  (69 238)  routing T_1_14.sp4_v_t_32 <X> T_1_14.lc_trk_g3_5
 (16 14)  (70 238)  (70 238)  routing T_1_14.sp4_v_t_32 <X> T_1_14.lc_trk_g3_5
 (17 14)  (71 238)  (71 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (26 14)  (80 238)  (80 238)  routing T_1_14.lc_trk_g2_5 <X> T_1_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (81 238)  (81 238)  routing T_1_14.lc_trk_g3_5 <X> T_1_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (82 238)  (82 238)  routing T_1_14.lc_trk_g3_5 <X> T_1_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (83 238)  (83 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (84 238)  (84 238)  routing T_1_14.lc_trk_g3_5 <X> T_1_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (86 238)  (86 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (88 238)  (88 238)  routing T_1_14.lc_trk_g1_1 <X> T_1_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (89 238)  (89 238)  routing T_1_14.lc_trk_g2_7 <X> T_1_14.input_2_7
 (36 14)  (90 238)  (90 238)  LC_7 Logic Functioning bit
 (37 14)  (91 238)  (91 238)  LC_7 Logic Functioning bit
 (38 14)  (92 238)  (92 238)  LC_7 Logic Functioning bit
 (42 14)  (96 238)  (96 238)  LC_7 Logic Functioning bit
 (45 14)  (99 238)  (99 238)  LC_7 Logic Functioning bit
 (46 14)  (100 238)  (100 238)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (52 14)  (106 238)  (106 238)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (1 15)  (55 239)  (55 239)  routing T_1_14.lc_trk_g2_4 <X> T_1_14.wire_logic_cluster/lc_7/s_r
 (28 15)  (82 239)  (82 239)  routing T_1_14.lc_trk_g2_5 <X> T_1_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (83 239)  (83 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (86 239)  (86 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (87 239)  (87 239)  routing T_1_14.lc_trk_g2_7 <X> T_1_14.input_2_7
 (35 15)  (89 239)  (89 239)  routing T_1_14.lc_trk_g2_7 <X> T_1_14.input_2_7
 (36 15)  (90 239)  (90 239)  LC_7 Logic Functioning bit
 (43 15)  (97 239)  (97 239)  LC_7 Logic Functioning bit


LogicTile_2_14

 (15 0)  (123 224)  (123 224)  routing T_2_14.sp4_h_r_9 <X> T_2_14.lc_trk_g0_1
 (16 0)  (124 224)  (124 224)  routing T_2_14.sp4_h_r_9 <X> T_2_14.lc_trk_g0_1
 (17 0)  (125 224)  (125 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (126 224)  (126 224)  routing T_2_14.sp4_h_r_9 <X> T_2_14.lc_trk_g0_1
 (22 0)  (130 224)  (130 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (131 224)  (131 224)  routing T_2_14.sp4_h_r_3 <X> T_2_14.lc_trk_g0_3
 (24 0)  (132 224)  (132 224)  routing T_2_14.sp4_h_r_3 <X> T_2_14.lc_trk_g0_3
 (25 0)  (133 224)  (133 224)  routing T_2_14.sp4_h_r_10 <X> T_2_14.lc_trk_g0_2
 (27 0)  (135 224)  (135 224)  routing T_2_14.lc_trk_g1_0 <X> T_2_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 224)  (137 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (44 0)  (152 224)  (152 224)  LC_0 Logic Functioning bit
 (14 1)  (122 225)  (122 225)  routing T_2_14.sp4_h_r_0 <X> T_2_14.lc_trk_g0_0
 (15 1)  (123 225)  (123 225)  routing T_2_14.sp4_h_r_0 <X> T_2_14.lc_trk_g0_0
 (16 1)  (124 225)  (124 225)  routing T_2_14.sp4_h_r_0 <X> T_2_14.lc_trk_g0_0
 (17 1)  (125 225)  (125 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (21 1)  (129 225)  (129 225)  routing T_2_14.sp4_h_r_3 <X> T_2_14.lc_trk_g0_3
 (22 1)  (130 225)  (130 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (131 225)  (131 225)  routing T_2_14.sp4_h_r_10 <X> T_2_14.lc_trk_g0_2
 (24 1)  (132 225)  (132 225)  routing T_2_14.sp4_h_r_10 <X> T_2_14.lc_trk_g0_2
 (32 1)  (140 225)  (140 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (142 225)  (142 225)  routing T_2_14.lc_trk_g1_3 <X> T_2_14.input_2_0
 (35 1)  (143 225)  (143 225)  routing T_2_14.lc_trk_g1_3 <X> T_2_14.input_2_0
 (6 2)  (114 226)  (114 226)  routing T_2_14.sp4_v_b_9 <X> T_2_14.sp4_v_t_37
 (15 2)  (123 226)  (123 226)  routing T_2_14.sp12_h_r_5 <X> T_2_14.lc_trk_g0_5
 (17 2)  (125 226)  (125 226)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (126 226)  (126 226)  routing T_2_14.sp12_h_r_5 <X> T_2_14.lc_trk_g0_5
 (25 2)  (133 226)  (133 226)  routing T_2_14.sp4_h_r_14 <X> T_2_14.lc_trk_g0_6
 (29 2)  (137 226)  (137 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (140 226)  (140 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (143 226)  (143 226)  routing T_2_14.lc_trk_g0_5 <X> T_2_14.input_2_1
 (36 2)  (144 226)  (144 226)  LC_1 Logic Functioning bit
 (39 2)  (147 226)  (147 226)  LC_1 Logic Functioning bit
 (41 2)  (149 226)  (149 226)  LC_1 Logic Functioning bit
 (42 2)  (150 226)  (150 226)  LC_1 Logic Functioning bit
 (44 2)  (152 226)  (152 226)  LC_1 Logic Functioning bit
 (46 2)  (154 226)  (154 226)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (5 3)  (113 227)  (113 227)  routing T_2_14.sp4_v_b_9 <X> T_2_14.sp4_v_t_37
 (9 3)  (117 227)  (117 227)  routing T_2_14.sp4_v_b_1 <X> T_2_14.sp4_v_t_36
 (14 3)  (122 227)  (122 227)  routing T_2_14.sp4_h_r_4 <X> T_2_14.lc_trk_g0_4
 (15 3)  (123 227)  (123 227)  routing T_2_14.sp4_h_r_4 <X> T_2_14.lc_trk_g0_4
 (16 3)  (124 227)  (124 227)  routing T_2_14.sp4_h_r_4 <X> T_2_14.lc_trk_g0_4
 (17 3)  (125 227)  (125 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (126 227)  (126 227)  routing T_2_14.sp12_h_r_5 <X> T_2_14.lc_trk_g0_5
 (22 3)  (130 227)  (130 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (131 227)  (131 227)  routing T_2_14.sp4_h_r_14 <X> T_2_14.lc_trk_g0_6
 (24 3)  (132 227)  (132 227)  routing T_2_14.sp4_h_r_14 <X> T_2_14.lc_trk_g0_6
 (30 3)  (138 227)  (138 227)  routing T_2_14.lc_trk_g0_2 <X> T_2_14.wire_logic_cluster/lc_1/in_1
 (32 3)  (140 227)  (140 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (144 227)  (144 227)  LC_1 Logic Functioning bit
 (39 3)  (147 227)  (147 227)  LC_1 Logic Functioning bit
 (41 3)  (149 227)  (149 227)  LC_1 Logic Functioning bit
 (42 3)  (150 227)  (150 227)  LC_1 Logic Functioning bit
 (51 3)  (159 227)  (159 227)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (12 4)  (120 228)  (120 228)  routing T_2_14.sp4_v_b_5 <X> T_2_14.sp4_h_r_5
 (14 4)  (122 228)  (122 228)  routing T_2_14.sp4_h_r_8 <X> T_2_14.lc_trk_g1_0
 (15 4)  (123 228)  (123 228)  routing T_2_14.sp4_h_r_1 <X> T_2_14.lc_trk_g1_1
 (16 4)  (124 228)  (124 228)  routing T_2_14.sp4_h_r_1 <X> T_2_14.lc_trk_g1_1
 (17 4)  (125 228)  (125 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (129 228)  (129 228)  routing T_2_14.sp12_h_r_3 <X> T_2_14.lc_trk_g1_3
 (22 4)  (130 228)  (130 228)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (132 228)  (132 228)  routing T_2_14.sp12_h_r_3 <X> T_2_14.lc_trk_g1_3
 (27 4)  (135 228)  (135 228)  routing T_2_14.lc_trk_g1_4 <X> T_2_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 228)  (137 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (138 228)  (138 228)  routing T_2_14.lc_trk_g1_4 <X> T_2_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (140 228)  (140 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (144 228)  (144 228)  LC_2 Logic Functioning bit
 (39 4)  (147 228)  (147 228)  LC_2 Logic Functioning bit
 (41 4)  (149 228)  (149 228)  LC_2 Logic Functioning bit
 (42 4)  (150 228)  (150 228)  LC_2 Logic Functioning bit
 (44 4)  (152 228)  (152 228)  LC_2 Logic Functioning bit
 (46 4)  (154 228)  (154 228)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (9 5)  (117 229)  (117 229)  routing T_2_14.sp4_v_t_41 <X> T_2_14.sp4_v_b_4
 (11 5)  (119 229)  (119 229)  routing T_2_14.sp4_v_b_5 <X> T_2_14.sp4_h_r_5
 (15 5)  (123 229)  (123 229)  routing T_2_14.sp4_h_r_8 <X> T_2_14.lc_trk_g1_0
 (16 5)  (124 229)  (124 229)  routing T_2_14.sp4_h_r_8 <X> T_2_14.lc_trk_g1_0
 (17 5)  (125 229)  (125 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (18 5)  (126 229)  (126 229)  routing T_2_14.sp4_h_r_1 <X> T_2_14.lc_trk_g1_1
 (21 5)  (129 229)  (129 229)  routing T_2_14.sp12_h_r_3 <X> T_2_14.lc_trk_g1_3
 (22 5)  (130 229)  (130 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (131 229)  (131 229)  routing T_2_14.sp4_h_r_2 <X> T_2_14.lc_trk_g1_2
 (24 5)  (132 229)  (132 229)  routing T_2_14.sp4_h_r_2 <X> T_2_14.lc_trk_g1_2
 (25 5)  (133 229)  (133 229)  routing T_2_14.sp4_h_r_2 <X> T_2_14.lc_trk_g1_2
 (32 5)  (140 229)  (140 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (142 229)  (142 229)  routing T_2_14.lc_trk_g1_1 <X> T_2_14.input_2_2
 (36 5)  (144 229)  (144 229)  LC_2 Logic Functioning bit
 (39 5)  (147 229)  (147 229)  LC_2 Logic Functioning bit
 (41 5)  (149 229)  (149 229)  LC_2 Logic Functioning bit
 (42 5)  (150 229)  (150 229)  LC_2 Logic Functioning bit
 (11 6)  (119 230)  (119 230)  routing T_2_14.sp4_v_b_2 <X> T_2_14.sp4_v_t_40
 (14 6)  (122 230)  (122 230)  routing T_2_14.sp4_h_l_1 <X> T_2_14.lc_trk_g1_4
 (22 6)  (130 230)  (130 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (131 230)  (131 230)  routing T_2_14.sp4_h_r_7 <X> T_2_14.lc_trk_g1_7
 (24 6)  (132 230)  (132 230)  routing T_2_14.sp4_h_r_7 <X> T_2_14.lc_trk_g1_7
 (29 6)  (137 230)  (137 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (138 230)  (138 230)  routing T_2_14.lc_trk_g0_6 <X> T_2_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (140 230)  (140 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (144 230)  (144 230)  LC_3 Logic Functioning bit
 (39 6)  (147 230)  (147 230)  LC_3 Logic Functioning bit
 (41 6)  (149 230)  (149 230)  LC_3 Logic Functioning bit
 (42 6)  (150 230)  (150 230)  LC_3 Logic Functioning bit
 (44 6)  (152 230)  (152 230)  LC_3 Logic Functioning bit
 (46 6)  (154 230)  (154 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (12 7)  (120 231)  (120 231)  routing T_2_14.sp4_v_b_2 <X> T_2_14.sp4_v_t_40
 (15 7)  (123 231)  (123 231)  routing T_2_14.sp4_h_l_1 <X> T_2_14.lc_trk_g1_4
 (16 7)  (124 231)  (124 231)  routing T_2_14.sp4_h_l_1 <X> T_2_14.lc_trk_g1_4
 (17 7)  (125 231)  (125 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (21 7)  (129 231)  (129 231)  routing T_2_14.sp4_h_r_7 <X> T_2_14.lc_trk_g1_7
 (30 7)  (138 231)  (138 231)  routing T_2_14.lc_trk_g0_6 <X> T_2_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (140 231)  (140 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (143 231)  (143 231)  routing T_2_14.lc_trk_g0_3 <X> T_2_14.input_2_3
 (36 7)  (144 231)  (144 231)  LC_3 Logic Functioning bit
 (39 7)  (147 231)  (147 231)  LC_3 Logic Functioning bit
 (41 7)  (149 231)  (149 231)  LC_3 Logic Functioning bit
 (42 7)  (150 231)  (150 231)  LC_3 Logic Functioning bit
 (27 8)  (135 232)  (135 232)  routing T_2_14.lc_trk_g3_6 <X> T_2_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (136 232)  (136 232)  routing T_2_14.lc_trk_g3_6 <X> T_2_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 232)  (137 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (138 232)  (138 232)  routing T_2_14.lc_trk_g3_6 <X> T_2_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (140 232)  (140 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (144 232)  (144 232)  LC_4 Logic Functioning bit
 (39 8)  (147 232)  (147 232)  LC_4 Logic Functioning bit
 (41 8)  (149 232)  (149 232)  LC_4 Logic Functioning bit
 (42 8)  (150 232)  (150 232)  LC_4 Logic Functioning bit
 (44 8)  (152 232)  (152 232)  LC_4 Logic Functioning bit
 (46 8)  (154 232)  (154 232)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (30 9)  (138 233)  (138 233)  routing T_2_14.lc_trk_g3_6 <X> T_2_14.wire_logic_cluster/lc_4/in_1
 (32 9)  (140 233)  (140 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (144 233)  (144 233)  LC_4 Logic Functioning bit
 (39 9)  (147 233)  (147 233)  LC_4 Logic Functioning bit
 (41 9)  (149 233)  (149 233)  LC_4 Logic Functioning bit
 (42 9)  (150 233)  (150 233)  LC_4 Logic Functioning bit
 (19 10)  (127 234)  (127 234)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (27 10)  (135 234)  (135 234)  routing T_2_14.lc_trk_g1_7 <X> T_2_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 234)  (137 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (138 234)  (138 234)  routing T_2_14.lc_trk_g1_7 <X> T_2_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (140 234)  (140 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (144 234)  (144 234)  LC_5 Logic Functioning bit
 (39 10)  (147 234)  (147 234)  LC_5 Logic Functioning bit
 (41 10)  (149 234)  (149 234)  LC_5 Logic Functioning bit
 (42 10)  (150 234)  (150 234)  LC_5 Logic Functioning bit
 (44 10)  (152 234)  (152 234)  LC_5 Logic Functioning bit
 (30 11)  (138 235)  (138 235)  routing T_2_14.lc_trk_g1_7 <X> T_2_14.wire_logic_cluster/lc_5/in_1
 (32 11)  (140 235)  (140 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (142 235)  (142 235)  routing T_2_14.lc_trk_g1_2 <X> T_2_14.input_2_5
 (35 11)  (143 235)  (143 235)  routing T_2_14.lc_trk_g1_2 <X> T_2_14.input_2_5
 (36 11)  (144 235)  (144 235)  LC_5 Logic Functioning bit
 (39 11)  (147 235)  (147 235)  LC_5 Logic Functioning bit
 (41 11)  (149 235)  (149 235)  LC_5 Logic Functioning bit
 (42 11)  (150 235)  (150 235)  LC_5 Logic Functioning bit
 (51 11)  (159 235)  (159 235)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (29 12)  (137 236)  (137 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (140 236)  (140 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (143 236)  (143 236)  routing T_2_14.lc_trk_g0_4 <X> T_2_14.input_2_6
 (36 12)  (144 236)  (144 236)  LC_6 Logic Functioning bit
 (39 12)  (147 236)  (147 236)  LC_6 Logic Functioning bit
 (41 12)  (149 236)  (149 236)  LC_6 Logic Functioning bit
 (42 12)  (150 236)  (150 236)  LC_6 Logic Functioning bit
 (44 12)  (152 236)  (152 236)  LC_6 Logic Functioning bit
 (32 13)  (140 237)  (140 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (144 237)  (144 237)  LC_6 Logic Functioning bit
 (39 13)  (147 237)  (147 237)  LC_6 Logic Functioning bit
 (41 13)  (149 237)  (149 237)  LC_6 Logic Functioning bit
 (42 13)  (150 237)  (150 237)  LC_6 Logic Functioning bit
 (51 13)  (159 237)  (159 237)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (6 14)  (114 238)  (114 238)  routing T_2_14.sp4_v_b_6 <X> T_2_14.sp4_v_t_44
 (11 14)  (119 238)  (119 238)  routing T_2_14.sp4_v_b_8 <X> T_2_14.sp4_v_t_46
 (22 14)  (130 238)  (130 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (131 238)  (131 238)  routing T_2_14.sp4_h_r_31 <X> T_2_14.lc_trk_g3_7
 (24 14)  (132 238)  (132 238)  routing T_2_14.sp4_h_r_31 <X> T_2_14.lc_trk_g3_7
 (25 14)  (133 238)  (133 238)  routing T_2_14.sp4_h_r_38 <X> T_2_14.lc_trk_g3_6
 (27 14)  (135 238)  (135 238)  routing T_2_14.lc_trk_g3_7 <X> T_2_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (136 238)  (136 238)  routing T_2_14.lc_trk_g3_7 <X> T_2_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 238)  (137 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (138 238)  (138 238)  routing T_2_14.lc_trk_g3_7 <X> T_2_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (140 238)  (140 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (144 238)  (144 238)  LC_7 Logic Functioning bit
 (37 14)  (145 238)  (145 238)  LC_7 Logic Functioning bit
 (38 14)  (146 238)  (146 238)  LC_7 Logic Functioning bit
 (39 14)  (147 238)  (147 238)  LC_7 Logic Functioning bit
 (44 14)  (152 238)  (152 238)  LC_7 Logic Functioning bit
 (5 15)  (113 239)  (113 239)  routing T_2_14.sp4_v_b_6 <X> T_2_14.sp4_v_t_44
 (9 15)  (117 239)  (117 239)  routing T_2_14.sp4_v_b_10 <X> T_2_14.sp4_v_t_47
 (12 15)  (120 239)  (120 239)  routing T_2_14.sp4_v_b_8 <X> T_2_14.sp4_v_t_46
 (21 15)  (129 239)  (129 239)  routing T_2_14.sp4_h_r_31 <X> T_2_14.lc_trk_g3_7
 (22 15)  (130 239)  (130 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (131 239)  (131 239)  routing T_2_14.sp4_h_r_38 <X> T_2_14.lc_trk_g3_6
 (24 15)  (132 239)  (132 239)  routing T_2_14.sp4_h_r_38 <X> T_2_14.lc_trk_g3_6
 (30 15)  (138 239)  (138 239)  routing T_2_14.lc_trk_g3_7 <X> T_2_14.wire_logic_cluster/lc_7/in_1
 (40 15)  (148 239)  (148 239)  LC_7 Logic Functioning bit
 (41 15)  (149 239)  (149 239)  LC_7 Logic Functioning bit
 (42 15)  (150 239)  (150 239)  LC_7 Logic Functioning bit
 (43 15)  (151 239)  (151 239)  LC_7 Logic Functioning bit
 (51 15)  (159 239)  (159 239)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_3_14

 (28 0)  (190 224)  (190 224)  routing T_3_14.lc_trk_g2_7 <X> T_3_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 224)  (191 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (192 224)  (192 224)  routing T_3_14.lc_trk_g2_7 <X> T_3_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (194 224)  (194 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (197 224)  (197 224)  routing T_3_14.lc_trk_g0_4 <X> T_3_14.input_2_0
 (36 0)  (198 224)  (198 224)  LC_0 Logic Functioning bit
 (39 0)  (201 224)  (201 224)  LC_0 Logic Functioning bit
 (41 0)  (203 224)  (203 224)  LC_0 Logic Functioning bit
 (42 0)  (204 224)  (204 224)  LC_0 Logic Functioning bit
 (44 0)  (206 224)  (206 224)  LC_0 Logic Functioning bit
 (45 0)  (207 224)  (207 224)  LC_0 Logic Functioning bit
 (16 1)  (178 225)  (178 225)  routing T_3_14.sp12_h_r_8 <X> T_3_14.lc_trk_g0_0
 (17 1)  (179 225)  (179 225)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (30 1)  (192 225)  (192 225)  routing T_3_14.lc_trk_g2_7 <X> T_3_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (194 225)  (194 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (198 225)  (198 225)  LC_0 Logic Functioning bit
 (39 1)  (201 225)  (201 225)  LC_0 Logic Functioning bit
 (41 1)  (203 225)  (203 225)  LC_0 Logic Functioning bit
 (42 1)  (204 225)  (204 225)  LC_0 Logic Functioning bit
 (47 1)  (209 225)  (209 225)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (211 225)  (211 225)  Carry_In_Mux bit 

 (0 2)  (162 226)  (162 226)  routing T_3_14.glb_netwk_7 <X> T_3_14.wire_logic_cluster/lc_7/clk
 (1 2)  (163 226)  (163 226)  routing T_3_14.glb_netwk_7 <X> T_3_14.wire_logic_cluster/lc_7/clk
 (2 2)  (164 226)  (164 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (4 2)  (166 226)  (166 226)  routing T_3_14.sp4_v_b_0 <X> T_3_14.sp4_v_t_37
 (9 2)  (171 226)  (171 226)  routing T_3_14.sp4_v_b_1 <X> T_3_14.sp4_h_l_36
 (25 2)  (187 226)  (187 226)  routing T_3_14.sp4_v_t_3 <X> T_3_14.lc_trk_g0_6
 (27 2)  (189 226)  (189 226)  routing T_3_14.lc_trk_g1_7 <X> T_3_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 226)  (191 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (192 226)  (192 226)  routing T_3_14.lc_trk_g1_7 <X> T_3_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (194 226)  (194 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (197 226)  (197 226)  routing T_3_14.lc_trk_g3_6 <X> T_3_14.input_2_1
 (36 2)  (198 226)  (198 226)  LC_1 Logic Functioning bit
 (39 2)  (201 226)  (201 226)  LC_1 Logic Functioning bit
 (41 2)  (203 226)  (203 226)  LC_1 Logic Functioning bit
 (42 2)  (204 226)  (204 226)  LC_1 Logic Functioning bit
 (44 2)  (206 226)  (206 226)  LC_1 Logic Functioning bit
 (45 2)  (207 226)  (207 226)  LC_1 Logic Functioning bit
 (0 3)  (162 227)  (162 227)  routing T_3_14.glb_netwk_7 <X> T_3_14.wire_logic_cluster/lc_7/clk
 (14 3)  (176 227)  (176 227)  routing T_3_14.sp12_h_r_20 <X> T_3_14.lc_trk_g0_4
 (16 3)  (178 227)  (178 227)  routing T_3_14.sp12_h_r_20 <X> T_3_14.lc_trk_g0_4
 (17 3)  (179 227)  (179 227)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (22 3)  (184 227)  (184 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (185 227)  (185 227)  routing T_3_14.sp4_v_t_3 <X> T_3_14.lc_trk_g0_6
 (25 3)  (187 227)  (187 227)  routing T_3_14.sp4_v_t_3 <X> T_3_14.lc_trk_g0_6
 (30 3)  (192 227)  (192 227)  routing T_3_14.lc_trk_g1_7 <X> T_3_14.wire_logic_cluster/lc_1/in_1
 (32 3)  (194 227)  (194 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (195 227)  (195 227)  routing T_3_14.lc_trk_g3_6 <X> T_3_14.input_2_1
 (34 3)  (196 227)  (196 227)  routing T_3_14.lc_trk_g3_6 <X> T_3_14.input_2_1
 (35 3)  (197 227)  (197 227)  routing T_3_14.lc_trk_g3_6 <X> T_3_14.input_2_1
 (36 3)  (198 227)  (198 227)  LC_1 Logic Functioning bit
 (39 3)  (201 227)  (201 227)  LC_1 Logic Functioning bit
 (41 3)  (203 227)  (203 227)  LC_1 Logic Functioning bit
 (42 3)  (204 227)  (204 227)  LC_1 Logic Functioning bit
 (47 3)  (209 227)  (209 227)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (162 228)  (162 228)  routing T_3_14.glb_netwk_5 <X> T_3_14.wire_logic_cluster/lc_7/cen
 (1 4)  (163 228)  (163 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (6 4)  (168 228)  (168 228)  routing T_3_14.sp4_h_r_10 <X> T_3_14.sp4_v_b_3
 (8 4)  (170 228)  (170 228)  routing T_3_14.sp4_v_b_10 <X> T_3_14.sp4_h_r_4
 (9 4)  (171 228)  (171 228)  routing T_3_14.sp4_v_b_10 <X> T_3_14.sp4_h_r_4
 (10 4)  (172 228)  (172 228)  routing T_3_14.sp4_v_b_10 <X> T_3_14.sp4_h_r_4
 (14 4)  (176 228)  (176 228)  routing T_3_14.sp4_h_l_5 <X> T_3_14.lc_trk_g1_0
 (27 4)  (189 228)  (189 228)  routing T_3_14.lc_trk_g3_4 <X> T_3_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (190 228)  (190 228)  routing T_3_14.lc_trk_g3_4 <X> T_3_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 228)  (191 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (192 228)  (192 228)  routing T_3_14.lc_trk_g3_4 <X> T_3_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (194 228)  (194 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (198 228)  (198 228)  LC_2 Logic Functioning bit
 (39 4)  (201 228)  (201 228)  LC_2 Logic Functioning bit
 (41 4)  (203 228)  (203 228)  LC_2 Logic Functioning bit
 (42 4)  (204 228)  (204 228)  LC_2 Logic Functioning bit
 (44 4)  (206 228)  (206 228)  LC_2 Logic Functioning bit
 (45 4)  (207 228)  (207 228)  LC_2 Logic Functioning bit
 (14 5)  (176 229)  (176 229)  routing T_3_14.sp4_h_l_5 <X> T_3_14.lc_trk_g1_0
 (15 5)  (177 229)  (177 229)  routing T_3_14.sp4_h_l_5 <X> T_3_14.lc_trk_g1_0
 (16 5)  (178 229)  (178 229)  routing T_3_14.sp4_h_l_5 <X> T_3_14.lc_trk_g1_0
 (17 5)  (179 229)  (179 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (184 229)  (184 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (185 229)  (185 229)  routing T_3_14.sp4_v_b_18 <X> T_3_14.lc_trk_g1_2
 (24 5)  (186 229)  (186 229)  routing T_3_14.sp4_v_b_18 <X> T_3_14.lc_trk_g1_2
 (32 5)  (194 229)  (194 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (195 229)  (195 229)  routing T_3_14.lc_trk_g2_0 <X> T_3_14.input_2_2
 (36 5)  (198 229)  (198 229)  LC_2 Logic Functioning bit
 (39 5)  (201 229)  (201 229)  LC_2 Logic Functioning bit
 (41 5)  (203 229)  (203 229)  LC_2 Logic Functioning bit
 (42 5)  (204 229)  (204 229)  LC_2 Logic Functioning bit
 (47 5)  (209 229)  (209 229)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (5 6)  (167 230)  (167 230)  routing T_3_14.sp4_h_r_0 <X> T_3_14.sp4_h_l_38
 (11 6)  (173 230)  (173 230)  routing T_3_14.sp4_v_b_9 <X> T_3_14.sp4_v_t_40
 (13 6)  (175 230)  (175 230)  routing T_3_14.sp4_v_b_9 <X> T_3_14.sp4_v_t_40
 (22 6)  (184 230)  (184 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (29 6)  (191 230)  (191 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (192 230)  (192 230)  routing T_3_14.lc_trk_g0_6 <X> T_3_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (194 230)  (194 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (198 230)  (198 230)  LC_3 Logic Functioning bit
 (39 6)  (201 230)  (201 230)  LC_3 Logic Functioning bit
 (41 6)  (203 230)  (203 230)  LC_3 Logic Functioning bit
 (42 6)  (204 230)  (204 230)  LC_3 Logic Functioning bit
 (44 6)  (206 230)  (206 230)  LC_3 Logic Functioning bit
 (45 6)  (207 230)  (207 230)  LC_3 Logic Functioning bit
 (4 7)  (166 231)  (166 231)  routing T_3_14.sp4_h_r_0 <X> T_3_14.sp4_h_l_38
 (14 7)  (176 231)  (176 231)  routing T_3_14.sp4_h_r_4 <X> T_3_14.lc_trk_g1_4
 (15 7)  (177 231)  (177 231)  routing T_3_14.sp4_h_r_4 <X> T_3_14.lc_trk_g1_4
 (16 7)  (178 231)  (178 231)  routing T_3_14.sp4_h_r_4 <X> T_3_14.lc_trk_g1_4
 (17 7)  (179 231)  (179 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (30 7)  (192 231)  (192 231)  routing T_3_14.lc_trk_g0_6 <X> T_3_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (194 231)  (194 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (195 231)  (195 231)  routing T_3_14.lc_trk_g3_2 <X> T_3_14.input_2_3
 (34 7)  (196 231)  (196 231)  routing T_3_14.lc_trk_g3_2 <X> T_3_14.input_2_3
 (35 7)  (197 231)  (197 231)  routing T_3_14.lc_trk_g3_2 <X> T_3_14.input_2_3
 (36 7)  (198 231)  (198 231)  LC_3 Logic Functioning bit
 (39 7)  (201 231)  (201 231)  LC_3 Logic Functioning bit
 (41 7)  (203 231)  (203 231)  LC_3 Logic Functioning bit
 (42 7)  (204 231)  (204 231)  LC_3 Logic Functioning bit
 (47 7)  (209 231)  (209 231)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (4 8)  (166 232)  (166 232)  routing T_3_14.sp4_h_l_43 <X> T_3_14.sp4_v_b_6
 (14 8)  (176 232)  (176 232)  routing T_3_14.sp4_h_r_40 <X> T_3_14.lc_trk_g2_0
 (17 8)  (179 232)  (179 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (27 8)  (189 232)  (189 232)  routing T_3_14.lc_trk_g1_2 <X> T_3_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (191 232)  (191 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (194 232)  (194 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (198 232)  (198 232)  LC_4 Logic Functioning bit
 (39 8)  (201 232)  (201 232)  LC_4 Logic Functioning bit
 (41 8)  (203 232)  (203 232)  LC_4 Logic Functioning bit
 (42 8)  (204 232)  (204 232)  LC_4 Logic Functioning bit
 (44 8)  (206 232)  (206 232)  LC_4 Logic Functioning bit
 (45 8)  (207 232)  (207 232)  LC_4 Logic Functioning bit
 (46 8)  (208 232)  (208 232)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (53 8)  (215 232)  (215 232)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (5 9)  (167 233)  (167 233)  routing T_3_14.sp4_h_l_43 <X> T_3_14.sp4_v_b_6
 (14 9)  (176 233)  (176 233)  routing T_3_14.sp4_h_r_40 <X> T_3_14.lc_trk_g2_0
 (15 9)  (177 233)  (177 233)  routing T_3_14.sp4_h_r_40 <X> T_3_14.lc_trk_g2_0
 (16 9)  (178 233)  (178 233)  routing T_3_14.sp4_h_r_40 <X> T_3_14.lc_trk_g2_0
 (17 9)  (179 233)  (179 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (30 9)  (192 233)  (192 233)  routing T_3_14.lc_trk_g1_2 <X> T_3_14.wire_logic_cluster/lc_4/in_1
 (32 9)  (194 233)  (194 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (198 233)  (198 233)  LC_4 Logic Functioning bit
 (39 9)  (201 233)  (201 233)  LC_4 Logic Functioning bit
 (41 9)  (203 233)  (203 233)  LC_4 Logic Functioning bit
 (42 9)  (204 233)  (204 233)  LC_4 Logic Functioning bit
 (21 10)  (183 234)  (183 234)  routing T_3_14.sp4_v_t_18 <X> T_3_14.lc_trk_g2_7
 (22 10)  (184 234)  (184 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (185 234)  (185 234)  routing T_3_14.sp4_v_t_18 <X> T_3_14.lc_trk_g2_7
 (27 10)  (189 234)  (189 234)  routing T_3_14.lc_trk_g3_5 <X> T_3_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (190 234)  (190 234)  routing T_3_14.lc_trk_g3_5 <X> T_3_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (191 234)  (191 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (192 234)  (192 234)  routing T_3_14.lc_trk_g3_5 <X> T_3_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (194 234)  (194 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (197 234)  (197 234)  routing T_3_14.lc_trk_g1_4 <X> T_3_14.input_2_5
 (36 10)  (198 234)  (198 234)  LC_5 Logic Functioning bit
 (39 10)  (201 234)  (201 234)  LC_5 Logic Functioning bit
 (41 10)  (203 234)  (203 234)  LC_5 Logic Functioning bit
 (42 10)  (204 234)  (204 234)  LC_5 Logic Functioning bit
 (44 10)  (206 234)  (206 234)  LC_5 Logic Functioning bit
 (45 10)  (207 234)  (207 234)  LC_5 Logic Functioning bit
 (51 10)  (213 234)  (213 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (32 11)  (194 235)  (194 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (196 235)  (196 235)  routing T_3_14.lc_trk_g1_4 <X> T_3_14.input_2_5
 (36 11)  (198 235)  (198 235)  LC_5 Logic Functioning bit
 (39 11)  (201 235)  (201 235)  LC_5 Logic Functioning bit
 (41 11)  (203 235)  (203 235)  LC_5 Logic Functioning bit
 (42 11)  (204 235)  (204 235)  LC_5 Logic Functioning bit
 (7 12)  (169 236)  (169 236)  Column buffer control bit: LH_colbuf_cntl_5

 (11 12)  (173 236)  (173 236)  routing T_3_14.sp4_v_t_45 <X> T_3_14.sp4_v_b_11
 (27 12)  (189 236)  (189 236)  routing T_3_14.lc_trk_g1_0 <X> T_3_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (191 236)  (191 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (194 236)  (194 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (198 236)  (198 236)  LC_6 Logic Functioning bit
 (37 12)  (199 236)  (199 236)  LC_6 Logic Functioning bit
 (38 12)  (200 236)  (200 236)  LC_6 Logic Functioning bit
 (39 12)  (201 236)  (201 236)  LC_6 Logic Functioning bit
 (44 12)  (206 236)  (206 236)  LC_6 Logic Functioning bit
 (12 13)  (174 237)  (174 237)  routing T_3_14.sp4_v_t_45 <X> T_3_14.sp4_v_b_11
 (22 13)  (184 237)  (184 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (185 237)  (185 237)  routing T_3_14.sp4_h_l_15 <X> T_3_14.lc_trk_g3_2
 (24 13)  (186 237)  (186 237)  routing T_3_14.sp4_h_l_15 <X> T_3_14.lc_trk_g3_2
 (25 13)  (187 237)  (187 237)  routing T_3_14.sp4_h_l_15 <X> T_3_14.lc_trk_g3_2
 (36 13)  (198 237)  (198 237)  LC_6 Logic Functioning bit
 (37 13)  (199 237)  (199 237)  LC_6 Logic Functioning bit
 (38 13)  (200 237)  (200 237)  LC_6 Logic Functioning bit
 (39 13)  (201 237)  (201 237)  LC_6 Logic Functioning bit
 (53 13)  (215 237)  (215 237)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (162 238)  (162 238)  routing T_3_14.glb_netwk_6 <X> T_3_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (163 238)  (163 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (167 238)  (167 238)  routing T_3_14.sp4_v_t_44 <X> T_3_14.sp4_h_l_44
 (7 14)  (169 238)  (169 238)  Column buffer control bit: LH_colbuf_cntl_7

 (15 14)  (177 238)  (177 238)  routing T_3_14.sp4_v_t_32 <X> T_3_14.lc_trk_g3_5
 (16 14)  (178 238)  (178 238)  routing T_3_14.sp4_v_t_32 <X> T_3_14.lc_trk_g3_5
 (17 14)  (179 238)  (179 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (25 14)  (187 238)  (187 238)  routing T_3_14.sp4_h_r_46 <X> T_3_14.lc_trk_g3_6
 (32 14)  (194 238)  (194 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (198 238)  (198 238)  LC_7 Logic Functioning bit
 (37 14)  (199 238)  (199 238)  LC_7 Logic Functioning bit
 (38 14)  (200 238)  (200 238)  LC_7 Logic Functioning bit
 (39 14)  (201 238)  (201 238)  LC_7 Logic Functioning bit
 (44 14)  (206 238)  (206 238)  LC_7 Logic Functioning bit
 (51 14)  (213 238)  (213 238)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (162 239)  (162 239)  routing T_3_14.glb_netwk_6 <X> T_3_14.wire_logic_cluster/lc_7/s_r
 (6 15)  (168 239)  (168 239)  routing T_3_14.sp4_v_t_44 <X> T_3_14.sp4_h_l_44
 (7 15)  (169 239)  (169 239)  Column buffer control bit: LH_colbuf_cntl_6

 (9 15)  (171 239)  (171 239)  routing T_3_14.sp4_v_b_2 <X> T_3_14.sp4_v_t_47
 (10 15)  (172 239)  (172 239)  routing T_3_14.sp4_v_b_2 <X> T_3_14.sp4_v_t_47
 (14 15)  (176 239)  (176 239)  routing T_3_14.sp4_h_l_17 <X> T_3_14.lc_trk_g3_4
 (15 15)  (177 239)  (177 239)  routing T_3_14.sp4_h_l_17 <X> T_3_14.lc_trk_g3_4
 (16 15)  (178 239)  (178 239)  routing T_3_14.sp4_h_l_17 <X> T_3_14.lc_trk_g3_4
 (17 15)  (179 239)  (179 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (184 239)  (184 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (185 239)  (185 239)  routing T_3_14.sp4_h_r_46 <X> T_3_14.lc_trk_g3_6
 (24 15)  (186 239)  (186 239)  routing T_3_14.sp4_h_r_46 <X> T_3_14.lc_trk_g3_6
 (25 15)  (187 239)  (187 239)  routing T_3_14.sp4_h_r_46 <X> T_3_14.lc_trk_g3_6
 (32 15)  (194 239)  (194 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (195 239)  (195 239)  routing T_3_14.lc_trk_g2_1 <X> T_3_14.input_2_7
 (36 15)  (198 239)  (198 239)  LC_7 Logic Functioning bit
 (37 15)  (199 239)  (199 239)  LC_7 Logic Functioning bit
 (38 15)  (200 239)  (200 239)  LC_7 Logic Functioning bit
 (39 15)  (201 239)  (201 239)  LC_7 Logic Functioning bit


LogicTile_4_14

 (32 0)  (248 224)  (248 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (250 224)  (250 224)  routing T_4_14.lc_trk_g1_2 <X> T_4_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (252 224)  (252 224)  LC_0 Logic Functioning bit
 (37 0)  (253 224)  (253 224)  LC_0 Logic Functioning bit
 (38 0)  (254 224)  (254 224)  LC_0 Logic Functioning bit
 (39 0)  (255 224)  (255 224)  LC_0 Logic Functioning bit
 (45 0)  (261 224)  (261 224)  LC_0 Logic Functioning bit
 (12 1)  (228 225)  (228 225)  routing T_4_14.sp4_h_r_2 <X> T_4_14.sp4_v_b_2
 (22 1)  (238 225)  (238 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (239 225)  (239 225)  routing T_4_14.sp4_v_b_18 <X> T_4_14.lc_trk_g0_2
 (24 1)  (240 225)  (240 225)  routing T_4_14.sp4_v_b_18 <X> T_4_14.lc_trk_g0_2
 (31 1)  (247 225)  (247 225)  routing T_4_14.lc_trk_g1_2 <X> T_4_14.wire_logic_cluster/lc_0/in_3
 (36 1)  (252 225)  (252 225)  LC_0 Logic Functioning bit
 (37 1)  (253 225)  (253 225)  LC_0 Logic Functioning bit
 (38 1)  (254 225)  (254 225)  LC_0 Logic Functioning bit
 (39 1)  (255 225)  (255 225)  LC_0 Logic Functioning bit
 (47 1)  (263 225)  (263 225)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (53 1)  (269 225)  (269 225)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (216 226)  (216 226)  routing T_4_14.glb_netwk_7 <X> T_4_14.wire_logic_cluster/lc_7/clk
 (1 2)  (217 226)  (217 226)  routing T_4_14.glb_netwk_7 <X> T_4_14.wire_logic_cluster/lc_7/clk
 (2 2)  (218 226)  (218 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (36 2)  (252 226)  (252 226)  LC_1 Logic Functioning bit
 (38 2)  (254 226)  (254 226)  LC_1 Logic Functioning bit
 (41 2)  (257 226)  (257 226)  LC_1 Logic Functioning bit
 (43 2)  (259 226)  (259 226)  LC_1 Logic Functioning bit
 (45 2)  (261 226)  (261 226)  LC_1 Logic Functioning bit
 (0 3)  (216 227)  (216 227)  routing T_4_14.glb_netwk_7 <X> T_4_14.wire_logic_cluster/lc_7/clk
 (5 3)  (221 227)  (221 227)  routing T_4_14.sp4_h_l_37 <X> T_4_14.sp4_v_t_37
 (8 3)  (224 227)  (224 227)  routing T_4_14.sp4_v_b_10 <X> T_4_14.sp4_v_t_36
 (10 3)  (226 227)  (226 227)  routing T_4_14.sp4_v_b_10 <X> T_4_14.sp4_v_t_36
 (28 3)  (244 227)  (244 227)  routing T_4_14.lc_trk_g2_1 <X> T_4_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (245 227)  (245 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (253 227)  (253 227)  LC_1 Logic Functioning bit
 (39 3)  (255 227)  (255 227)  LC_1 Logic Functioning bit
 (40 3)  (256 227)  (256 227)  LC_1 Logic Functioning bit
 (42 3)  (258 227)  (258 227)  LC_1 Logic Functioning bit
 (47 3)  (263 227)  (263 227)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (217 228)  (217 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (15 4)  (231 228)  (231 228)  routing T_4_14.sp4_h_r_9 <X> T_4_14.lc_trk_g1_1
 (16 4)  (232 228)  (232 228)  routing T_4_14.sp4_h_r_9 <X> T_4_14.lc_trk_g1_1
 (17 4)  (233 228)  (233 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (234 228)  (234 228)  routing T_4_14.sp4_h_r_9 <X> T_4_14.lc_trk_g1_1
 (21 4)  (237 228)  (237 228)  routing T_4_14.bnr_op_3 <X> T_4_14.lc_trk_g1_3
 (22 4)  (238 228)  (238 228)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (32 4)  (248 228)  (248 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (249 228)  (249 228)  routing T_4_14.lc_trk_g2_3 <X> T_4_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (252 228)  (252 228)  LC_2 Logic Functioning bit
 (37 4)  (253 228)  (253 228)  LC_2 Logic Functioning bit
 (38 4)  (254 228)  (254 228)  LC_2 Logic Functioning bit
 (39 4)  (255 228)  (255 228)  LC_2 Logic Functioning bit
 (45 4)  (261 228)  (261 228)  LC_2 Logic Functioning bit
 (0 5)  (216 229)  (216 229)  routing T_4_14.lc_trk_g1_3 <X> T_4_14.wire_logic_cluster/lc_7/cen
 (1 5)  (217 229)  (217 229)  routing T_4_14.lc_trk_g1_3 <X> T_4_14.wire_logic_cluster/lc_7/cen
 (5 5)  (221 229)  (221 229)  routing T_4_14.sp4_h_r_3 <X> T_4_14.sp4_v_b_3
 (21 5)  (237 229)  (237 229)  routing T_4_14.bnr_op_3 <X> T_4_14.lc_trk_g1_3
 (22 5)  (238 229)  (238 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (239 229)  (239 229)  routing T_4_14.sp4_h_r_2 <X> T_4_14.lc_trk_g1_2
 (24 5)  (240 229)  (240 229)  routing T_4_14.sp4_h_r_2 <X> T_4_14.lc_trk_g1_2
 (25 5)  (241 229)  (241 229)  routing T_4_14.sp4_h_r_2 <X> T_4_14.lc_trk_g1_2
 (31 5)  (247 229)  (247 229)  routing T_4_14.lc_trk_g2_3 <X> T_4_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (252 229)  (252 229)  LC_2 Logic Functioning bit
 (37 5)  (253 229)  (253 229)  LC_2 Logic Functioning bit
 (38 5)  (254 229)  (254 229)  LC_2 Logic Functioning bit
 (39 5)  (255 229)  (255 229)  LC_2 Logic Functioning bit
 (47 5)  (263 229)  (263 229)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (6 6)  (222 230)  (222 230)  routing T_4_14.sp4_v_b_0 <X> T_4_14.sp4_v_t_38
 (9 6)  (225 230)  (225 230)  routing T_4_14.sp4_v_b_4 <X> T_4_14.sp4_h_l_41
 (16 6)  (232 230)  (232 230)  routing T_4_14.sp4_v_b_13 <X> T_4_14.lc_trk_g1_5
 (17 6)  (233 230)  (233 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (234 230)  (234 230)  routing T_4_14.sp4_v_b_13 <X> T_4_14.lc_trk_g1_5
 (31 6)  (247 230)  (247 230)  routing T_4_14.lc_trk_g1_5 <X> T_4_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (248 230)  (248 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (250 230)  (250 230)  routing T_4_14.lc_trk_g1_5 <X> T_4_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (252 230)  (252 230)  LC_3 Logic Functioning bit
 (37 6)  (253 230)  (253 230)  LC_3 Logic Functioning bit
 (38 6)  (254 230)  (254 230)  LC_3 Logic Functioning bit
 (39 6)  (255 230)  (255 230)  LC_3 Logic Functioning bit
 (45 6)  (261 230)  (261 230)  LC_3 Logic Functioning bit
 (5 7)  (221 231)  (221 231)  routing T_4_14.sp4_v_b_0 <X> T_4_14.sp4_v_t_38
 (18 7)  (234 231)  (234 231)  routing T_4_14.sp4_v_b_13 <X> T_4_14.lc_trk_g1_5
 (36 7)  (252 231)  (252 231)  LC_3 Logic Functioning bit
 (37 7)  (253 231)  (253 231)  LC_3 Logic Functioning bit
 (38 7)  (254 231)  (254 231)  LC_3 Logic Functioning bit
 (39 7)  (255 231)  (255 231)  LC_3 Logic Functioning bit
 (47 7)  (263 231)  (263 231)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (17 8)  (233 232)  (233 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (21 8)  (237 232)  (237 232)  routing T_4_14.sp4_h_r_43 <X> T_4_14.lc_trk_g2_3
 (22 8)  (238 232)  (238 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (239 232)  (239 232)  routing T_4_14.sp4_h_r_43 <X> T_4_14.lc_trk_g2_3
 (24 8)  (240 232)  (240 232)  routing T_4_14.sp4_h_r_43 <X> T_4_14.lc_trk_g2_3
 (32 8)  (248 232)  (248 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (249 232)  (249 232)  routing T_4_14.lc_trk_g3_0 <X> T_4_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (250 232)  (250 232)  routing T_4_14.lc_trk_g3_0 <X> T_4_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (252 232)  (252 232)  LC_4 Logic Functioning bit
 (37 8)  (253 232)  (253 232)  LC_4 Logic Functioning bit
 (38 8)  (254 232)  (254 232)  LC_4 Logic Functioning bit
 (39 8)  (255 232)  (255 232)  LC_4 Logic Functioning bit
 (45 8)  (261 232)  (261 232)  LC_4 Logic Functioning bit
 (46 8)  (262 232)  (262 232)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (17 9)  (233 233)  (233 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (21 9)  (237 233)  (237 233)  routing T_4_14.sp4_h_r_43 <X> T_4_14.lc_trk_g2_3
 (36 9)  (252 233)  (252 233)  LC_4 Logic Functioning bit
 (37 9)  (253 233)  (253 233)  LC_4 Logic Functioning bit
 (38 9)  (254 233)  (254 233)  LC_4 Logic Functioning bit
 (39 9)  (255 233)  (255 233)  LC_4 Logic Functioning bit
 (8 10)  (224 234)  (224 234)  routing T_4_14.sp4_v_t_42 <X> T_4_14.sp4_h_l_42
 (9 10)  (225 234)  (225 234)  routing T_4_14.sp4_v_t_42 <X> T_4_14.sp4_h_l_42
 (11 10)  (227 234)  (227 234)  routing T_4_14.sp4_h_r_2 <X> T_4_14.sp4_v_t_45
 (13 10)  (229 234)  (229 234)  routing T_4_14.sp4_h_r_2 <X> T_4_14.sp4_v_t_45
 (32 10)  (248 234)  (248 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (250 234)  (250 234)  routing T_4_14.lc_trk_g1_1 <X> T_4_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (252 234)  (252 234)  LC_5 Logic Functioning bit
 (37 10)  (253 234)  (253 234)  LC_5 Logic Functioning bit
 (38 10)  (254 234)  (254 234)  LC_5 Logic Functioning bit
 (39 10)  (255 234)  (255 234)  LC_5 Logic Functioning bit
 (45 10)  (261 234)  (261 234)  LC_5 Logic Functioning bit
 (46 10)  (262 234)  (262 234)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (12 11)  (228 235)  (228 235)  routing T_4_14.sp4_h_r_2 <X> T_4_14.sp4_v_t_45
 (36 11)  (252 235)  (252 235)  LC_5 Logic Functioning bit
 (37 11)  (253 235)  (253 235)  LC_5 Logic Functioning bit
 (38 11)  (254 235)  (254 235)  LC_5 Logic Functioning bit
 (39 11)  (255 235)  (255 235)  LC_5 Logic Functioning bit
 (36 12)  (252 236)  (252 236)  LC_6 Logic Functioning bit
 (38 12)  (254 236)  (254 236)  LC_6 Logic Functioning bit
 (41 12)  (257 236)  (257 236)  LC_6 Logic Functioning bit
 (43 12)  (259 236)  (259 236)  LC_6 Logic Functioning bit
 (45 12)  (261 236)  (261 236)  LC_6 Logic Functioning bit
 (46 12)  (262 236)  (262 236)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (12 13)  (228 237)  (228 237)  routing T_4_14.sp4_h_r_11 <X> T_4_14.sp4_v_b_11
 (14 13)  (230 237)  (230 237)  routing T_4_14.sp4_r_v_b_40 <X> T_4_14.lc_trk_g3_0
 (17 13)  (233 237)  (233 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (28 13)  (244 237)  (244 237)  routing T_4_14.lc_trk_g2_0 <X> T_4_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (245 237)  (245 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (37 13)  (253 237)  (253 237)  LC_6 Logic Functioning bit
 (39 13)  (255 237)  (255 237)  LC_6 Logic Functioning bit
 (40 13)  (256 237)  (256 237)  LC_6 Logic Functioning bit
 (42 13)  (258 237)  (258 237)  LC_6 Logic Functioning bit
 (0 14)  (216 238)  (216 238)  routing T_4_14.glb_netwk_6 <X> T_4_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (217 238)  (217 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (6 14)  (222 238)  (222 238)  routing T_4_14.sp4_h_l_41 <X> T_4_14.sp4_v_t_44
 (7 14)  (223 238)  (223 238)  Column buffer control bit: LH_colbuf_cntl_7

 (32 14)  (248 238)  (248 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (252 238)  (252 238)  LC_7 Logic Functioning bit
 (37 14)  (253 238)  (253 238)  LC_7 Logic Functioning bit
 (38 14)  (254 238)  (254 238)  LC_7 Logic Functioning bit
 (39 14)  (255 238)  (255 238)  LC_7 Logic Functioning bit
 (45 14)  (261 238)  (261 238)  LC_7 Logic Functioning bit
 (0 15)  (216 239)  (216 239)  routing T_4_14.glb_netwk_6 <X> T_4_14.wire_logic_cluster/lc_7/s_r
 (7 15)  (223 239)  (223 239)  Column buffer control bit: LH_colbuf_cntl_6

 (31 15)  (247 239)  (247 239)  routing T_4_14.lc_trk_g0_2 <X> T_4_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (252 239)  (252 239)  LC_7 Logic Functioning bit
 (37 15)  (253 239)  (253 239)  LC_7 Logic Functioning bit
 (38 15)  (254 239)  (254 239)  LC_7 Logic Functioning bit
 (39 15)  (255 239)  (255 239)  LC_7 Logic Functioning bit
 (44 15)  (260 239)  (260 239)  LC_7 Logic Functioning bit


LogicTile_5_14

 (31 0)  (301 224)  (301 224)  routing T_5_14.lc_trk_g0_7 <X> T_5_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (302 224)  (302 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (306 224)  (306 224)  LC_0 Logic Functioning bit
 (37 0)  (307 224)  (307 224)  LC_0 Logic Functioning bit
 (38 0)  (308 224)  (308 224)  LC_0 Logic Functioning bit
 (39 0)  (309 224)  (309 224)  LC_0 Logic Functioning bit
 (45 0)  (315 224)  (315 224)  LC_0 Logic Functioning bit
 (47 0)  (317 224)  (317 224)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (31 1)  (301 225)  (301 225)  routing T_5_14.lc_trk_g0_7 <X> T_5_14.wire_logic_cluster/lc_0/in_3
 (36 1)  (306 225)  (306 225)  LC_0 Logic Functioning bit
 (37 1)  (307 225)  (307 225)  LC_0 Logic Functioning bit
 (38 1)  (308 225)  (308 225)  LC_0 Logic Functioning bit
 (39 1)  (309 225)  (309 225)  LC_0 Logic Functioning bit
 (51 1)  (321 225)  (321 225)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (270 226)  (270 226)  routing T_5_14.glb_netwk_7 <X> T_5_14.wire_logic_cluster/lc_7/clk
 (1 2)  (271 226)  (271 226)  routing T_5_14.glb_netwk_7 <X> T_5_14.wire_logic_cluster/lc_7/clk
 (2 2)  (272 226)  (272 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (6 2)  (276 226)  (276 226)  routing T_5_14.sp4_h_l_42 <X> T_5_14.sp4_v_t_37
 (11 2)  (281 226)  (281 226)  routing T_5_14.sp4_h_l_44 <X> T_5_14.sp4_v_t_39
 (14 2)  (284 226)  (284 226)  routing T_5_14.sp4_h_l_9 <X> T_5_14.lc_trk_g0_4
 (21 2)  (291 226)  (291 226)  routing T_5_14.sp4_h_l_2 <X> T_5_14.lc_trk_g0_7
 (22 2)  (292 226)  (292 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (293 226)  (293 226)  routing T_5_14.sp4_h_l_2 <X> T_5_14.lc_trk_g0_7
 (24 2)  (294 226)  (294 226)  routing T_5_14.sp4_h_l_2 <X> T_5_14.lc_trk_g0_7
 (32 2)  (302 226)  (302 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (304 226)  (304 226)  routing T_5_14.lc_trk_g1_1 <X> T_5_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (306 226)  (306 226)  LC_1 Logic Functioning bit
 (37 2)  (307 226)  (307 226)  LC_1 Logic Functioning bit
 (38 2)  (308 226)  (308 226)  LC_1 Logic Functioning bit
 (39 2)  (309 226)  (309 226)  LC_1 Logic Functioning bit
 (45 2)  (315 226)  (315 226)  LC_1 Logic Functioning bit
 (47 2)  (317 226)  (317 226)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (270 227)  (270 227)  routing T_5_14.glb_netwk_7 <X> T_5_14.wire_logic_cluster/lc_7/clk
 (14 3)  (284 227)  (284 227)  routing T_5_14.sp4_h_l_9 <X> T_5_14.lc_trk_g0_4
 (15 3)  (285 227)  (285 227)  routing T_5_14.sp4_h_l_9 <X> T_5_14.lc_trk_g0_4
 (16 3)  (286 227)  (286 227)  routing T_5_14.sp4_h_l_9 <X> T_5_14.lc_trk_g0_4
 (17 3)  (287 227)  (287 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (36 3)  (306 227)  (306 227)  LC_1 Logic Functioning bit
 (37 3)  (307 227)  (307 227)  LC_1 Logic Functioning bit
 (38 3)  (308 227)  (308 227)  LC_1 Logic Functioning bit
 (39 3)  (309 227)  (309 227)  LC_1 Logic Functioning bit
 (0 4)  (270 228)  (270 228)  routing T_5_14.lc_trk_g2_2 <X> T_5_14.wire_logic_cluster/lc_7/cen
 (1 4)  (271 228)  (271 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (284 228)  (284 228)  routing T_5_14.sp4_h_r_8 <X> T_5_14.lc_trk_g1_0
 (15 4)  (285 228)  (285 228)  routing T_5_14.sp4_h_r_9 <X> T_5_14.lc_trk_g1_1
 (16 4)  (286 228)  (286 228)  routing T_5_14.sp4_h_r_9 <X> T_5_14.lc_trk_g1_1
 (17 4)  (287 228)  (287 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (288 228)  (288 228)  routing T_5_14.sp4_h_r_9 <X> T_5_14.lc_trk_g1_1
 (25 4)  (295 228)  (295 228)  routing T_5_14.sp4_h_r_10 <X> T_5_14.lc_trk_g1_2
 (32 4)  (302 228)  (302 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (304 228)  (304 228)  routing T_5_14.lc_trk_g1_2 <X> T_5_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (306 228)  (306 228)  LC_2 Logic Functioning bit
 (37 4)  (307 228)  (307 228)  LC_2 Logic Functioning bit
 (38 4)  (308 228)  (308 228)  LC_2 Logic Functioning bit
 (39 4)  (309 228)  (309 228)  LC_2 Logic Functioning bit
 (45 4)  (315 228)  (315 228)  LC_2 Logic Functioning bit
 (1 5)  (271 229)  (271 229)  routing T_5_14.lc_trk_g2_2 <X> T_5_14.wire_logic_cluster/lc_7/cen
 (5 5)  (275 229)  (275 229)  routing T_5_14.sp4_h_r_3 <X> T_5_14.sp4_v_b_3
 (15 5)  (285 229)  (285 229)  routing T_5_14.sp4_h_r_8 <X> T_5_14.lc_trk_g1_0
 (16 5)  (286 229)  (286 229)  routing T_5_14.sp4_h_r_8 <X> T_5_14.lc_trk_g1_0
 (17 5)  (287 229)  (287 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (292 229)  (292 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (293 229)  (293 229)  routing T_5_14.sp4_h_r_10 <X> T_5_14.lc_trk_g1_2
 (24 5)  (294 229)  (294 229)  routing T_5_14.sp4_h_r_10 <X> T_5_14.lc_trk_g1_2
 (31 5)  (301 229)  (301 229)  routing T_5_14.lc_trk_g1_2 <X> T_5_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (306 229)  (306 229)  LC_2 Logic Functioning bit
 (37 5)  (307 229)  (307 229)  LC_2 Logic Functioning bit
 (38 5)  (308 229)  (308 229)  LC_2 Logic Functioning bit
 (39 5)  (309 229)  (309 229)  LC_2 Logic Functioning bit
 (47 5)  (317 229)  (317 229)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (26 6)  (296 230)  (296 230)  routing T_5_14.lc_trk_g3_6 <X> T_5_14.wire_logic_cluster/lc_3/in_0
 (36 6)  (306 230)  (306 230)  LC_3 Logic Functioning bit
 (38 6)  (308 230)  (308 230)  LC_3 Logic Functioning bit
 (41 6)  (311 230)  (311 230)  LC_3 Logic Functioning bit
 (43 6)  (313 230)  (313 230)  LC_3 Logic Functioning bit
 (45 6)  (315 230)  (315 230)  LC_3 Logic Functioning bit
 (10 7)  (280 231)  (280 231)  routing T_5_14.sp4_h_l_46 <X> T_5_14.sp4_v_t_41
 (26 7)  (296 231)  (296 231)  routing T_5_14.lc_trk_g3_6 <X> T_5_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (297 231)  (297 231)  routing T_5_14.lc_trk_g3_6 <X> T_5_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (298 231)  (298 231)  routing T_5_14.lc_trk_g3_6 <X> T_5_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (299 231)  (299 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (37 7)  (307 231)  (307 231)  LC_3 Logic Functioning bit
 (39 7)  (309 231)  (309 231)  LC_3 Logic Functioning bit
 (40 7)  (310 231)  (310 231)  LC_3 Logic Functioning bit
 (42 7)  (312 231)  (312 231)  LC_3 Logic Functioning bit
 (47 7)  (317 231)  (317 231)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (25 8)  (295 232)  (295 232)  routing T_5_14.sp4_v_t_23 <X> T_5_14.lc_trk_g2_2
 (32 8)  (302 232)  (302 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (303 232)  (303 232)  routing T_5_14.lc_trk_g3_0 <X> T_5_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (304 232)  (304 232)  routing T_5_14.lc_trk_g3_0 <X> T_5_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (306 232)  (306 232)  LC_4 Logic Functioning bit
 (37 8)  (307 232)  (307 232)  LC_4 Logic Functioning bit
 (38 8)  (308 232)  (308 232)  LC_4 Logic Functioning bit
 (39 8)  (309 232)  (309 232)  LC_4 Logic Functioning bit
 (45 8)  (315 232)  (315 232)  LC_4 Logic Functioning bit
 (46 8)  (316 232)  (316 232)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (12 9)  (282 233)  (282 233)  routing T_5_14.sp4_h_r_8 <X> T_5_14.sp4_v_b_8
 (22 9)  (292 233)  (292 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (293 233)  (293 233)  routing T_5_14.sp4_v_t_23 <X> T_5_14.lc_trk_g2_2
 (25 9)  (295 233)  (295 233)  routing T_5_14.sp4_v_t_23 <X> T_5_14.lc_trk_g2_2
 (36 9)  (306 233)  (306 233)  LC_4 Logic Functioning bit
 (37 9)  (307 233)  (307 233)  LC_4 Logic Functioning bit
 (38 9)  (308 233)  (308 233)  LC_4 Logic Functioning bit
 (39 9)  (309 233)  (309 233)  LC_4 Logic Functioning bit
 (31 10)  (301 234)  (301 234)  routing T_5_14.lc_trk_g0_4 <X> T_5_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (302 234)  (302 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (306 234)  (306 234)  LC_5 Logic Functioning bit
 (37 10)  (307 234)  (307 234)  LC_5 Logic Functioning bit
 (38 10)  (308 234)  (308 234)  LC_5 Logic Functioning bit
 (39 10)  (309 234)  (309 234)  LC_5 Logic Functioning bit
 (45 10)  (315 234)  (315 234)  LC_5 Logic Functioning bit
 (4 11)  (274 235)  (274 235)  routing T_5_14.sp4_h_r_10 <X> T_5_14.sp4_h_l_43
 (6 11)  (276 235)  (276 235)  routing T_5_14.sp4_h_r_10 <X> T_5_14.sp4_h_l_43
 (36 11)  (306 235)  (306 235)  LC_5 Logic Functioning bit
 (37 11)  (307 235)  (307 235)  LC_5 Logic Functioning bit
 (38 11)  (308 235)  (308 235)  LC_5 Logic Functioning bit
 (39 11)  (309 235)  (309 235)  LC_5 Logic Functioning bit
 (47 11)  (317 235)  (317 235)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (32 12)  (302 236)  (302 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (304 236)  (304 236)  routing T_5_14.lc_trk_g1_0 <X> T_5_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (306 236)  (306 236)  LC_6 Logic Functioning bit
 (37 12)  (307 236)  (307 236)  LC_6 Logic Functioning bit
 (38 12)  (308 236)  (308 236)  LC_6 Logic Functioning bit
 (39 12)  (309 236)  (309 236)  LC_6 Logic Functioning bit
 (45 12)  (315 236)  (315 236)  LC_6 Logic Functioning bit
 (5 13)  (275 237)  (275 237)  routing T_5_14.sp4_h_r_9 <X> T_5_14.sp4_v_b_9
 (15 13)  (285 237)  (285 237)  routing T_5_14.sp4_v_t_29 <X> T_5_14.lc_trk_g3_0
 (16 13)  (286 237)  (286 237)  routing T_5_14.sp4_v_t_29 <X> T_5_14.lc_trk_g3_0
 (17 13)  (287 237)  (287 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (36 13)  (306 237)  (306 237)  LC_6 Logic Functioning bit
 (37 13)  (307 237)  (307 237)  LC_6 Logic Functioning bit
 (38 13)  (308 237)  (308 237)  LC_6 Logic Functioning bit
 (39 13)  (309 237)  (309 237)  LC_6 Logic Functioning bit
 (47 13)  (317 237)  (317 237)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (0 14)  (270 238)  (270 238)  routing T_5_14.glb_netwk_6 <X> T_5_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (271 238)  (271 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (277 238)  (277 238)  Column buffer control bit: LH_colbuf_cntl_7

 (22 14)  (292 238)  (292 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (31 14)  (301 238)  (301 238)  routing T_5_14.lc_trk_g3_7 <X> T_5_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (302 238)  (302 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (303 238)  (303 238)  routing T_5_14.lc_trk_g3_7 <X> T_5_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (304 238)  (304 238)  routing T_5_14.lc_trk_g3_7 <X> T_5_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (306 238)  (306 238)  LC_7 Logic Functioning bit
 (37 14)  (307 238)  (307 238)  LC_7 Logic Functioning bit
 (38 14)  (308 238)  (308 238)  LC_7 Logic Functioning bit
 (39 14)  (309 238)  (309 238)  LC_7 Logic Functioning bit
 (45 14)  (315 238)  (315 238)  LC_7 Logic Functioning bit
 (0 15)  (270 239)  (270 239)  routing T_5_14.glb_netwk_6 <X> T_5_14.wire_logic_cluster/lc_7/s_r
 (7 15)  (277 239)  (277 239)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (292 239)  (292 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (295 239)  (295 239)  routing T_5_14.sp4_r_v_b_46 <X> T_5_14.lc_trk_g3_6
 (31 15)  (301 239)  (301 239)  routing T_5_14.lc_trk_g3_7 <X> T_5_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (306 239)  (306 239)  LC_7 Logic Functioning bit
 (37 15)  (307 239)  (307 239)  LC_7 Logic Functioning bit
 (38 15)  (308 239)  (308 239)  LC_7 Logic Functioning bit
 (39 15)  (309 239)  (309 239)  LC_7 Logic Functioning bit
 (44 15)  (314 239)  (314 239)  LC_7 Logic Functioning bit


RAM_Tile_6_14



LogicTile_7_14

 (6 0)  (372 224)  (372 224)  routing T_7_14.sp4_h_r_7 <X> T_7_14.sp4_v_b_0
 (26 0)  (392 224)  (392 224)  routing T_7_14.lc_trk_g3_5 <X> T_7_14.wire_logic_cluster/lc_0/in_0
 (32 0)  (398 224)  (398 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (399 224)  (399 224)  routing T_7_14.lc_trk_g3_2 <X> T_7_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (400 224)  (400 224)  routing T_7_14.lc_trk_g3_2 <X> T_7_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (402 224)  (402 224)  LC_0 Logic Functioning bit
 (38 0)  (404 224)  (404 224)  LC_0 Logic Functioning bit
 (27 1)  (393 225)  (393 225)  routing T_7_14.lc_trk_g3_5 <X> T_7_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (394 225)  (394 225)  routing T_7_14.lc_trk_g3_5 <X> T_7_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (395 225)  (395 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (397 225)  (397 225)  routing T_7_14.lc_trk_g3_2 <X> T_7_14.wire_logic_cluster/lc_0/in_3
 (37 1)  (403 225)  (403 225)  LC_0 Logic Functioning bit
 (39 1)  (405 225)  (405 225)  LC_0 Logic Functioning bit
 (17 2)  (383 226)  (383 226)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (26 2)  (392 226)  (392 226)  routing T_7_14.lc_trk_g0_5 <X> T_7_14.wire_logic_cluster/lc_1/in_0
 (36 2)  (402 226)  (402 226)  LC_1 Logic Functioning bit
 (37 2)  (403 226)  (403 226)  LC_1 Logic Functioning bit
 (38 2)  (404 226)  (404 226)  LC_1 Logic Functioning bit
 (41 2)  (407 226)  (407 226)  LC_1 Logic Functioning bit
 (42 2)  (408 226)  (408 226)  LC_1 Logic Functioning bit
 (43 2)  (409 226)  (409 226)  LC_1 Logic Functioning bit
 (50 2)  (416 226)  (416 226)  Cascade bit: LH_LC01_inmux02_5

 (29 3)  (395 227)  (395 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (402 227)  (402 227)  LC_1 Logic Functioning bit
 (37 3)  (403 227)  (403 227)  LC_1 Logic Functioning bit
 (39 3)  (405 227)  (405 227)  LC_1 Logic Functioning bit
 (40 3)  (406 227)  (406 227)  LC_1 Logic Functioning bit
 (42 3)  (408 227)  (408 227)  LC_1 Logic Functioning bit
 (43 3)  (409 227)  (409 227)  LC_1 Logic Functioning bit
 (48 3)  (414 227)  (414 227)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 8)  (366 232)  (366 232)  routing T_7_14.glb_netwk_6 <X> T_7_14.glb2local_1
 (1 8)  (367 232)  (367 232)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (31 8)  (397 232)  (397 232)  routing T_7_14.lc_trk_g0_5 <X> T_7_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (398 232)  (398 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (402 232)  (402 232)  LC_4 Logic Functioning bit
 (37 8)  (403 232)  (403 232)  LC_4 Logic Functioning bit
 (38 8)  (404 232)  (404 232)  LC_4 Logic Functioning bit
 (39 8)  (405 232)  (405 232)  LC_4 Logic Functioning bit
 (47 8)  (413 232)  (413 232)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (1 9)  (367 233)  (367 233)  routing T_7_14.glb_netwk_6 <X> T_7_14.glb2local_1
 (36 9)  (402 233)  (402 233)  LC_4 Logic Functioning bit
 (37 9)  (403 233)  (403 233)  LC_4 Logic Functioning bit
 (38 9)  (404 233)  (404 233)  LC_4 Logic Functioning bit
 (39 9)  (405 233)  (405 233)  LC_4 Logic Functioning bit
 (25 12)  (391 236)  (391 236)  routing T_7_14.rgt_op_2 <X> T_7_14.lc_trk_g3_2
 (22 13)  (388 237)  (388 237)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (390 237)  (390 237)  routing T_7_14.rgt_op_2 <X> T_7_14.lc_trk_g3_2
 (7 14)  (373 238)  (373 238)  Column buffer control bit: LH_colbuf_cntl_7

 (10 14)  (376 238)  (376 238)  routing T_7_14.sp4_v_b_5 <X> T_7_14.sp4_h_l_47
 (15 14)  (381 238)  (381 238)  routing T_7_14.rgt_op_5 <X> T_7_14.lc_trk_g3_5
 (17 14)  (383 238)  (383 238)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (384 238)  (384 238)  routing T_7_14.rgt_op_5 <X> T_7_14.lc_trk_g3_5
 (21 14)  (387 238)  (387 238)  routing T_7_14.rgt_op_7 <X> T_7_14.lc_trk_g3_7
 (22 14)  (388 238)  (388 238)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (390 238)  (390 238)  routing T_7_14.rgt_op_7 <X> T_7_14.lc_trk_g3_7
 (27 14)  (393 238)  (393 238)  routing T_7_14.lc_trk_g3_7 <X> T_7_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (394 238)  (394 238)  routing T_7_14.lc_trk_g3_7 <X> T_7_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (395 238)  (395 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (396 238)  (396 238)  routing T_7_14.lc_trk_g3_7 <X> T_7_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (397 238)  (397 238)  routing T_7_14.lc_trk_g3_5 <X> T_7_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (398 238)  (398 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (399 238)  (399 238)  routing T_7_14.lc_trk_g3_5 <X> T_7_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (400 238)  (400 238)  routing T_7_14.lc_trk_g3_5 <X> T_7_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (402 238)  (402 238)  LC_7 Logic Functioning bit
 (38 14)  (404 238)  (404 238)  LC_7 Logic Functioning bit
 (7 15)  (373 239)  (373 239)  Column buffer control bit: LH_colbuf_cntl_6

 (30 15)  (396 239)  (396 239)  routing T_7_14.lc_trk_g3_7 <X> T_7_14.wire_logic_cluster/lc_7/in_1
 (36 15)  (402 239)  (402 239)  LC_7 Logic Functioning bit
 (38 15)  (404 239)  (404 239)  LC_7 Logic Functioning bit


LogicTile_8_14

 (25 0)  (445 224)  (445 224)  routing T_8_14.sp4_h_l_7 <X> T_8_14.lc_trk_g0_2
 (22 1)  (442 225)  (442 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (443 225)  (443 225)  routing T_8_14.sp4_h_l_7 <X> T_8_14.lc_trk_g0_2
 (24 1)  (444 225)  (444 225)  routing T_8_14.sp4_h_l_7 <X> T_8_14.lc_trk_g0_2
 (25 1)  (445 225)  (445 225)  routing T_8_14.sp4_h_l_7 <X> T_8_14.lc_trk_g0_2
 (0 2)  (420 226)  (420 226)  routing T_8_14.glb_netwk_7 <X> T_8_14.wire_logic_cluster/lc_7/clk
 (1 2)  (421 226)  (421 226)  routing T_8_14.glb_netwk_7 <X> T_8_14.wire_logic_cluster/lc_7/clk
 (2 2)  (422 226)  (422 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (9 2)  (429 226)  (429 226)  routing T_8_14.sp4_v_b_1 <X> T_8_14.sp4_h_l_36
 (12 2)  (432 226)  (432 226)  routing T_8_14.sp4_h_r_11 <X> T_8_14.sp4_h_l_39
 (14 2)  (434 226)  (434 226)  routing T_8_14.sp4_h_l_1 <X> T_8_14.lc_trk_g0_4
 (21 2)  (441 226)  (441 226)  routing T_8_14.lft_op_7 <X> T_8_14.lc_trk_g0_7
 (22 2)  (442 226)  (442 226)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (444 226)  (444 226)  routing T_8_14.lft_op_7 <X> T_8_14.lc_trk_g0_7
 (26 2)  (446 226)  (446 226)  routing T_8_14.lc_trk_g3_4 <X> T_8_14.wire_logic_cluster/lc_1/in_0
 (29 2)  (449 226)  (449 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (451 226)  (451 226)  routing T_8_14.lc_trk_g3_7 <X> T_8_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (452 226)  (452 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (453 226)  (453 226)  routing T_8_14.lc_trk_g3_7 <X> T_8_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (454 226)  (454 226)  routing T_8_14.lc_trk_g3_7 <X> T_8_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (456 226)  (456 226)  LC_1 Logic Functioning bit
 (38 2)  (458 226)  (458 226)  LC_1 Logic Functioning bit
 (43 2)  (463 226)  (463 226)  LC_1 Logic Functioning bit
 (45 2)  (465 226)  (465 226)  LC_1 Logic Functioning bit
 (46 2)  (466 226)  (466 226)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (420 227)  (420 227)  routing T_8_14.glb_netwk_7 <X> T_8_14.wire_logic_cluster/lc_7/clk
 (13 3)  (433 227)  (433 227)  routing T_8_14.sp4_h_r_11 <X> T_8_14.sp4_h_l_39
 (15 3)  (435 227)  (435 227)  routing T_8_14.sp4_h_l_1 <X> T_8_14.lc_trk_g0_4
 (16 3)  (436 227)  (436 227)  routing T_8_14.sp4_h_l_1 <X> T_8_14.lc_trk_g0_4
 (17 3)  (437 227)  (437 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (27 3)  (447 227)  (447 227)  routing T_8_14.lc_trk_g3_4 <X> T_8_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (448 227)  (448 227)  routing T_8_14.lc_trk_g3_4 <X> T_8_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (449 227)  (449 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (450 227)  (450 227)  routing T_8_14.lc_trk_g0_2 <X> T_8_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (451 227)  (451 227)  routing T_8_14.lc_trk_g3_7 <X> T_8_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (452 227)  (452 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (453 227)  (453 227)  routing T_8_14.lc_trk_g3_0 <X> T_8_14.input_2_1
 (34 3)  (454 227)  (454 227)  routing T_8_14.lc_trk_g3_0 <X> T_8_14.input_2_1
 (36 3)  (456 227)  (456 227)  LC_1 Logic Functioning bit
 (37 3)  (457 227)  (457 227)  LC_1 Logic Functioning bit
 (38 3)  (458 227)  (458 227)  LC_1 Logic Functioning bit
 (42 3)  (462 227)  (462 227)  LC_1 Logic Functioning bit
 (14 4)  (434 228)  (434 228)  routing T_8_14.lft_op_0 <X> T_8_14.lc_trk_g1_0
 (26 4)  (446 228)  (446 228)  routing T_8_14.lc_trk_g2_4 <X> T_8_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (447 228)  (447 228)  routing T_8_14.lc_trk_g3_2 <X> T_8_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (448 228)  (448 228)  routing T_8_14.lc_trk_g3_2 <X> T_8_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 228)  (449 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (451 228)  (451 228)  routing T_8_14.lc_trk_g0_7 <X> T_8_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (452 228)  (452 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (456 228)  (456 228)  LC_2 Logic Functioning bit
 (37 4)  (457 228)  (457 228)  LC_2 Logic Functioning bit
 (38 4)  (458 228)  (458 228)  LC_2 Logic Functioning bit
 (39 4)  (459 228)  (459 228)  LC_2 Logic Functioning bit
 (41 4)  (461 228)  (461 228)  LC_2 Logic Functioning bit
 (43 4)  (463 228)  (463 228)  LC_2 Logic Functioning bit
 (45 4)  (465 228)  (465 228)  LC_2 Logic Functioning bit
 (10 5)  (430 229)  (430 229)  routing T_8_14.sp4_h_r_11 <X> T_8_14.sp4_v_b_4
 (15 5)  (435 229)  (435 229)  routing T_8_14.lft_op_0 <X> T_8_14.lc_trk_g1_0
 (17 5)  (437 229)  (437 229)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (28 5)  (448 229)  (448 229)  routing T_8_14.lc_trk_g2_4 <X> T_8_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (449 229)  (449 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (450 229)  (450 229)  routing T_8_14.lc_trk_g3_2 <X> T_8_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (451 229)  (451 229)  routing T_8_14.lc_trk_g0_7 <X> T_8_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (456 229)  (456 229)  LC_2 Logic Functioning bit
 (37 5)  (457 229)  (457 229)  LC_2 Logic Functioning bit
 (38 5)  (458 229)  (458 229)  LC_2 Logic Functioning bit
 (39 5)  (459 229)  (459 229)  LC_2 Logic Functioning bit
 (5 6)  (425 230)  (425 230)  routing T_8_14.sp4_v_t_44 <X> T_8_14.sp4_h_l_38
 (4 7)  (424 231)  (424 231)  routing T_8_14.sp4_v_t_44 <X> T_8_14.sp4_h_l_38
 (6 7)  (426 231)  (426 231)  routing T_8_14.sp4_v_t_44 <X> T_8_14.sp4_h_l_38
 (25 8)  (445 232)  (445 232)  routing T_8_14.bnl_op_2 <X> T_8_14.lc_trk_g2_2
 (19 9)  (439 233)  (439 233)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (22 9)  (442 233)  (442 233)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (445 233)  (445 233)  routing T_8_14.bnl_op_2 <X> T_8_14.lc_trk_g2_2
 (6 10)  (426 234)  (426 234)  routing T_8_14.sp4_h_l_36 <X> T_8_14.sp4_v_t_43
 (21 10)  (441 234)  (441 234)  routing T_8_14.wire_logic_cluster/lc_7/out <X> T_8_14.lc_trk_g2_7
 (22 10)  (442 234)  (442 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (447 234)  (447 234)  routing T_8_14.lc_trk_g3_5 <X> T_8_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (448 234)  (448 234)  routing T_8_14.lc_trk_g3_5 <X> T_8_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (449 234)  (449 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (450 234)  (450 234)  routing T_8_14.lc_trk_g3_5 <X> T_8_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (451 234)  (451 234)  routing T_8_14.lc_trk_g0_4 <X> T_8_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (452 234)  (452 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (456 234)  (456 234)  LC_5 Logic Functioning bit
 (38 10)  (458 234)  (458 234)  LC_5 Logic Functioning bit
 (45 10)  (465 234)  (465 234)  LC_5 Logic Functioning bit
 (51 10)  (471 234)  (471 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (10 11)  (430 235)  (430 235)  routing T_8_14.sp4_h_l_39 <X> T_8_14.sp4_v_t_42
 (14 11)  (434 235)  (434 235)  routing T_8_14.sp4_h_l_17 <X> T_8_14.lc_trk_g2_4
 (15 11)  (435 235)  (435 235)  routing T_8_14.sp4_h_l_17 <X> T_8_14.lc_trk_g2_4
 (16 11)  (436 235)  (436 235)  routing T_8_14.sp4_h_l_17 <X> T_8_14.lc_trk_g2_4
 (17 11)  (437 235)  (437 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (36 11)  (456 235)  (456 235)  LC_5 Logic Functioning bit
 (38 11)  (458 235)  (458 235)  LC_5 Logic Functioning bit
 (46 11)  (466 235)  (466 235)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (51 11)  (471 235)  (471 235)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (434 236)  (434 236)  routing T_8_14.sp4_h_l_21 <X> T_8_14.lc_trk_g3_0
 (25 12)  (445 236)  (445 236)  routing T_8_14.wire_logic_cluster/lc_2/out <X> T_8_14.lc_trk_g3_2
 (26 12)  (446 236)  (446 236)  routing T_8_14.lc_trk_g2_4 <X> T_8_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (447 236)  (447 236)  routing T_8_14.lc_trk_g3_6 <X> T_8_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (448 236)  (448 236)  routing T_8_14.lc_trk_g3_6 <X> T_8_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (449 236)  (449 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (450 236)  (450 236)  routing T_8_14.lc_trk_g3_6 <X> T_8_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (452 236)  (452 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (454 236)  (454 236)  routing T_8_14.lc_trk_g1_0 <X> T_8_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (456 236)  (456 236)  LC_6 Logic Functioning bit
 (37 12)  (457 236)  (457 236)  LC_6 Logic Functioning bit
 (38 12)  (458 236)  (458 236)  LC_6 Logic Functioning bit
 (39 12)  (459 236)  (459 236)  LC_6 Logic Functioning bit
 (41 12)  (461 236)  (461 236)  LC_6 Logic Functioning bit
 (43 12)  (463 236)  (463 236)  LC_6 Logic Functioning bit
 (45 12)  (465 236)  (465 236)  LC_6 Logic Functioning bit
 (52 12)  (472 236)  (472 236)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (12 13)  (432 237)  (432 237)  routing T_8_14.sp4_h_r_11 <X> T_8_14.sp4_v_b_11
 (15 13)  (435 237)  (435 237)  routing T_8_14.sp4_h_l_21 <X> T_8_14.lc_trk_g3_0
 (16 13)  (436 237)  (436 237)  routing T_8_14.sp4_h_l_21 <X> T_8_14.lc_trk_g3_0
 (17 13)  (437 237)  (437 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (442 237)  (442 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (448 237)  (448 237)  routing T_8_14.lc_trk_g2_4 <X> T_8_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (449 237)  (449 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (450 237)  (450 237)  routing T_8_14.lc_trk_g3_6 <X> T_8_14.wire_logic_cluster/lc_6/in_1
 (36 13)  (456 237)  (456 237)  LC_6 Logic Functioning bit
 (37 13)  (457 237)  (457 237)  LC_6 Logic Functioning bit
 (38 13)  (458 237)  (458 237)  LC_6 Logic Functioning bit
 (39 13)  (459 237)  (459 237)  LC_6 Logic Functioning bit
 (0 14)  (420 238)  (420 238)  routing T_8_14.glb_netwk_6 <X> T_8_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (421 238)  (421 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (425 238)  (425 238)  routing T_8_14.sp4_v_t_38 <X> T_8_14.sp4_h_l_44
 (7 14)  (427 238)  (427 238)  Column buffer control bit: LH_colbuf_cntl_7

 (12 14)  (432 238)  (432 238)  routing T_8_14.sp4_v_t_46 <X> T_8_14.sp4_h_l_46
 (16 14)  (436 238)  (436 238)  routing T_8_14.sp4_v_t_16 <X> T_8_14.lc_trk_g3_5
 (17 14)  (437 238)  (437 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (438 238)  (438 238)  routing T_8_14.sp4_v_t_16 <X> T_8_14.lc_trk_g3_5
 (22 14)  (442 238)  (442 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (445 238)  (445 238)  routing T_8_14.wire_logic_cluster/lc_6/out <X> T_8_14.lc_trk_g3_6
 (26 14)  (446 238)  (446 238)  routing T_8_14.lc_trk_g2_7 <X> T_8_14.wire_logic_cluster/lc_7/in_0
 (28 14)  (448 238)  (448 238)  routing T_8_14.lc_trk_g2_2 <X> T_8_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (449 238)  (449 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (451 238)  (451 238)  routing T_8_14.lc_trk_g2_4 <X> T_8_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (452 238)  (452 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (453 238)  (453 238)  routing T_8_14.lc_trk_g2_4 <X> T_8_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (456 238)  (456 238)  LC_7 Logic Functioning bit
 (38 14)  (458 238)  (458 238)  LC_7 Logic Functioning bit
 (41 14)  (461 238)  (461 238)  LC_7 Logic Functioning bit
 (43 14)  (463 238)  (463 238)  LC_7 Logic Functioning bit
 (45 14)  (465 238)  (465 238)  LC_7 Logic Functioning bit
 (0 15)  (420 239)  (420 239)  routing T_8_14.glb_netwk_6 <X> T_8_14.wire_logic_cluster/lc_7/s_r
 (4 15)  (424 239)  (424 239)  routing T_8_14.sp4_v_t_38 <X> T_8_14.sp4_h_l_44
 (6 15)  (426 239)  (426 239)  routing T_8_14.sp4_v_t_38 <X> T_8_14.sp4_h_l_44
 (7 15)  (427 239)  (427 239)  Column buffer control bit: LH_colbuf_cntl_6

 (11 15)  (431 239)  (431 239)  routing T_8_14.sp4_v_t_46 <X> T_8_14.sp4_h_l_46
 (14 15)  (434 239)  (434 239)  routing T_8_14.sp4_r_v_b_44 <X> T_8_14.lc_trk_g3_4
 (17 15)  (437 239)  (437 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (441 239)  (441 239)  routing T_8_14.sp4_r_v_b_47 <X> T_8_14.lc_trk_g3_7
 (22 15)  (442 239)  (442 239)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (446 239)  (446 239)  routing T_8_14.lc_trk_g2_7 <X> T_8_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (448 239)  (448 239)  routing T_8_14.lc_trk_g2_7 <X> T_8_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (449 239)  (449 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (450 239)  (450 239)  routing T_8_14.lc_trk_g2_2 <X> T_8_14.wire_logic_cluster/lc_7/in_1
 (36 15)  (456 239)  (456 239)  LC_7 Logic Functioning bit
 (37 15)  (457 239)  (457 239)  LC_7 Logic Functioning bit
 (38 15)  (458 239)  (458 239)  LC_7 Logic Functioning bit
 (39 15)  (459 239)  (459 239)  LC_7 Logic Functioning bit
 (41 15)  (461 239)  (461 239)  LC_7 Logic Functioning bit
 (43 15)  (463 239)  (463 239)  LC_7 Logic Functioning bit


LogicTile_9_14

 (6 0)  (480 224)  (480 224)  routing T_9_14.sp4_v_t_44 <X> T_9_14.sp4_v_b_0
 (17 0)  (491 224)  (491 224)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (492 224)  (492 224)  routing T_9_14.wire_logic_cluster/lc_1/out <X> T_9_14.lc_trk_g0_1
 (21 0)  (495 224)  (495 224)  routing T_9_14.wire_logic_cluster/lc_3/out <X> T_9_14.lc_trk_g0_3
 (22 0)  (496 224)  (496 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (5 1)  (479 225)  (479 225)  routing T_9_14.sp4_v_t_44 <X> T_9_14.sp4_v_b_0
 (8 1)  (482 225)  (482 225)  routing T_9_14.sp4_v_t_47 <X> T_9_14.sp4_v_b_1
 (10 1)  (484 225)  (484 225)  routing T_9_14.sp4_v_t_47 <X> T_9_14.sp4_v_b_1
 (0 2)  (474 226)  (474 226)  routing T_9_14.glb_netwk_7 <X> T_9_14.wire_logic_cluster/lc_7/clk
 (1 2)  (475 226)  (475 226)  routing T_9_14.glb_netwk_7 <X> T_9_14.wire_logic_cluster/lc_7/clk
 (2 2)  (476 226)  (476 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (6 2)  (480 226)  (480 226)  routing T_9_14.sp4_v_b_9 <X> T_9_14.sp4_v_t_37
 (17 2)  (491 226)  (491 226)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (492 226)  (492 226)  routing T_9_14.bnr_op_5 <X> T_9_14.lc_trk_g0_5
 (27 2)  (501 226)  (501 226)  routing T_9_14.lc_trk_g1_3 <X> T_9_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (503 226)  (503 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (505 226)  (505 226)  routing T_9_14.lc_trk_g0_6 <X> T_9_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (506 226)  (506 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (509 226)  (509 226)  routing T_9_14.lc_trk_g2_7 <X> T_9_14.input_2_1
 (43 2)  (517 226)  (517 226)  LC_1 Logic Functioning bit
 (45 2)  (519 226)  (519 226)  LC_1 Logic Functioning bit
 (0 3)  (474 227)  (474 227)  routing T_9_14.glb_netwk_7 <X> T_9_14.wire_logic_cluster/lc_7/clk
 (5 3)  (479 227)  (479 227)  routing T_9_14.sp4_v_b_9 <X> T_9_14.sp4_v_t_37
 (18 3)  (492 227)  (492 227)  routing T_9_14.bnr_op_5 <X> T_9_14.lc_trk_g0_5
 (22 3)  (496 227)  (496 227)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (29 3)  (503 227)  (503 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (504 227)  (504 227)  routing T_9_14.lc_trk_g1_3 <X> T_9_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (505 227)  (505 227)  routing T_9_14.lc_trk_g0_6 <X> T_9_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (506 227)  (506 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (507 227)  (507 227)  routing T_9_14.lc_trk_g2_7 <X> T_9_14.input_2_1
 (35 3)  (509 227)  (509 227)  routing T_9_14.lc_trk_g2_7 <X> T_9_14.input_2_1
 (42 3)  (516 227)  (516 227)  LC_1 Logic Functioning bit
 (43 3)  (517 227)  (517 227)  LC_1 Logic Functioning bit
 (17 4)  (491 228)  (491 228)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (492 228)  (492 228)  routing T_9_14.wire_logic_cluster/lc_1/out <X> T_9_14.lc_trk_g1_1
 (22 4)  (496 228)  (496 228)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (498 228)  (498 228)  routing T_9_14.bot_op_3 <X> T_9_14.lc_trk_g1_3
 (26 4)  (500 228)  (500 228)  routing T_9_14.lc_trk_g2_6 <X> T_9_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (501 228)  (501 228)  routing T_9_14.lc_trk_g3_2 <X> T_9_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (502 228)  (502 228)  routing T_9_14.lc_trk_g3_2 <X> T_9_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (503 228)  (503 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (505 228)  (505 228)  routing T_9_14.lc_trk_g0_5 <X> T_9_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (506 228)  (506 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (35 4)  (509 228)  (509 228)  routing T_9_14.lc_trk_g2_4 <X> T_9_14.input_2_2
 (37 4)  (511 228)  (511 228)  LC_2 Logic Functioning bit
 (41 4)  (515 228)  (515 228)  LC_2 Logic Functioning bit
 (42 4)  (516 228)  (516 228)  LC_2 Logic Functioning bit
 (43 4)  (517 228)  (517 228)  LC_2 Logic Functioning bit
 (53 4)  (527 228)  (527 228)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (26 5)  (500 229)  (500 229)  routing T_9_14.lc_trk_g2_6 <X> T_9_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (502 229)  (502 229)  routing T_9_14.lc_trk_g2_6 <X> T_9_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (503 229)  (503 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (504 229)  (504 229)  routing T_9_14.lc_trk_g3_2 <X> T_9_14.wire_logic_cluster/lc_2/in_1
 (32 5)  (506 229)  (506 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (507 229)  (507 229)  routing T_9_14.lc_trk_g2_4 <X> T_9_14.input_2_2
 (37 5)  (511 229)  (511 229)  LC_2 Logic Functioning bit
 (39 5)  (513 229)  (513 229)  LC_2 Logic Functioning bit
 (40 5)  (514 229)  (514 229)  LC_2 Logic Functioning bit
 (42 5)  (516 229)  (516 229)  LC_2 Logic Functioning bit
 (43 5)  (517 229)  (517 229)  LC_2 Logic Functioning bit
 (5 6)  (479 230)  (479 230)  routing T_9_14.sp4_v_t_44 <X> T_9_14.sp4_h_l_38
 (14 6)  (488 230)  (488 230)  routing T_9_14.wire_logic_cluster/lc_4/out <X> T_9_14.lc_trk_g1_4
 (25 6)  (499 230)  (499 230)  routing T_9_14.wire_logic_cluster/lc_6/out <X> T_9_14.lc_trk_g1_6
 (27 6)  (501 230)  (501 230)  routing T_9_14.lc_trk_g3_1 <X> T_9_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (502 230)  (502 230)  routing T_9_14.lc_trk_g3_1 <X> T_9_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (503 230)  (503 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (506 230)  (506 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (507 230)  (507 230)  routing T_9_14.lc_trk_g2_2 <X> T_9_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (509 230)  (509 230)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.input_2_3
 (43 6)  (517 230)  (517 230)  LC_3 Logic Functioning bit
 (45 6)  (519 230)  (519 230)  LC_3 Logic Functioning bit
 (46 6)  (520 230)  (520 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (522 230)  (522 230)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (4 7)  (478 231)  (478 231)  routing T_9_14.sp4_v_t_44 <X> T_9_14.sp4_h_l_38
 (6 7)  (480 231)  (480 231)  routing T_9_14.sp4_v_t_44 <X> T_9_14.sp4_h_l_38
 (17 7)  (491 231)  (491 231)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (496 231)  (496 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (500 231)  (500 231)  routing T_9_14.lc_trk_g0_3 <X> T_9_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (503 231)  (503 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (505 231)  (505 231)  routing T_9_14.lc_trk_g2_2 <X> T_9_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (506 231)  (506 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (507 231)  (507 231)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.input_2_3
 (34 7)  (508 231)  (508 231)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.input_2_3
 (37 7)  (511 231)  (511 231)  LC_3 Logic Functioning bit
 (39 7)  (513 231)  (513 231)  LC_3 Logic Functioning bit
 (40 7)  (514 231)  (514 231)  LC_3 Logic Functioning bit
 (42 7)  (516 231)  (516 231)  LC_3 Logic Functioning bit
 (43 7)  (517 231)  (517 231)  LC_3 Logic Functioning bit
 (16 8)  (490 232)  (490 232)  routing T_9_14.sp4_v_b_33 <X> T_9_14.lc_trk_g2_1
 (17 8)  (491 232)  (491 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (492 232)  (492 232)  routing T_9_14.sp4_v_b_33 <X> T_9_14.lc_trk_g2_1
 (22 8)  (496 232)  (496 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (497 232)  (497 232)  routing T_9_14.sp4_v_t_30 <X> T_9_14.lc_trk_g2_3
 (24 8)  (498 232)  (498 232)  routing T_9_14.sp4_v_t_30 <X> T_9_14.lc_trk_g2_3
 (28 8)  (502 232)  (502 232)  routing T_9_14.lc_trk_g2_3 <X> T_9_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (503 232)  (503 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (505 232)  (505 232)  routing T_9_14.lc_trk_g1_4 <X> T_9_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (506 232)  (506 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (508 232)  (508 232)  routing T_9_14.lc_trk_g1_4 <X> T_9_14.wire_logic_cluster/lc_4/in_3
 (38 8)  (512 232)  (512 232)  LC_4 Logic Functioning bit
 (39 8)  (513 232)  (513 232)  LC_4 Logic Functioning bit
 (45 8)  (519 232)  (519 232)  LC_4 Logic Functioning bit
 (51 8)  (525 232)  (525 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (526 232)  (526 232)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (18 9)  (492 233)  (492 233)  routing T_9_14.sp4_v_b_33 <X> T_9_14.lc_trk_g2_1
 (22 9)  (496 233)  (496 233)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (498 233)  (498 233)  routing T_9_14.tnl_op_2 <X> T_9_14.lc_trk_g2_2
 (25 9)  (499 233)  (499 233)  routing T_9_14.tnl_op_2 <X> T_9_14.lc_trk_g2_2
 (26 9)  (500 233)  (500 233)  routing T_9_14.lc_trk_g2_2 <X> T_9_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (502 233)  (502 233)  routing T_9_14.lc_trk_g2_2 <X> T_9_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (503 233)  (503 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (504 233)  (504 233)  routing T_9_14.lc_trk_g2_3 <X> T_9_14.wire_logic_cluster/lc_4/in_1
 (32 9)  (506 233)  (506 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (507 233)  (507 233)  routing T_9_14.lc_trk_g3_1 <X> T_9_14.input_2_4
 (34 9)  (508 233)  (508 233)  routing T_9_14.lc_trk_g3_1 <X> T_9_14.input_2_4
 (36 9)  (510 233)  (510 233)  LC_4 Logic Functioning bit
 (38 9)  (512 233)  (512 233)  LC_4 Logic Functioning bit
 (39 9)  (513 233)  (513 233)  LC_4 Logic Functioning bit
 (43 9)  (517 233)  (517 233)  LC_4 Logic Functioning bit
 (48 9)  (522 233)  (522 233)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (0 10)  (474 234)  (474 234)  routing T_9_14.glb_netwk_6 <X> T_9_14.glb2local_2
 (1 10)  (475 234)  (475 234)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_6 glb2local_2
 (12 10)  (486 234)  (486 234)  routing T_9_14.sp4_v_b_8 <X> T_9_14.sp4_h_l_45
 (14 10)  (488 234)  (488 234)  routing T_9_14.sp4_v_t_17 <X> T_9_14.lc_trk_g2_4
 (21 10)  (495 234)  (495 234)  routing T_9_14.wire_logic_cluster/lc_7/out <X> T_9_14.lc_trk_g2_7
 (22 10)  (496 234)  (496 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (499 234)  (499 234)  routing T_9_14.rgt_op_6 <X> T_9_14.lc_trk_g2_6
 (26 10)  (500 234)  (500 234)  routing T_9_14.lc_trk_g1_6 <X> T_9_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (501 234)  (501 234)  routing T_9_14.lc_trk_g3_7 <X> T_9_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (502 234)  (502 234)  routing T_9_14.lc_trk_g3_7 <X> T_9_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (503 234)  (503 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (504 234)  (504 234)  routing T_9_14.lc_trk_g3_7 <X> T_9_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (505 234)  (505 234)  routing T_9_14.lc_trk_g0_6 <X> T_9_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (506 234)  (506 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (41 10)  (515 234)  (515 234)  LC_5 Logic Functioning bit
 (42 10)  (516 234)  (516 234)  LC_5 Logic Functioning bit
 (1 11)  (475 235)  (475 235)  routing T_9_14.glb_netwk_6 <X> T_9_14.glb2local_2
 (16 11)  (490 235)  (490 235)  routing T_9_14.sp4_v_t_17 <X> T_9_14.lc_trk_g2_4
 (17 11)  (491 235)  (491 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (496 235)  (496 235)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (498 235)  (498 235)  routing T_9_14.rgt_op_6 <X> T_9_14.lc_trk_g2_6
 (26 11)  (500 235)  (500 235)  routing T_9_14.lc_trk_g1_6 <X> T_9_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (501 235)  (501 235)  routing T_9_14.lc_trk_g1_6 <X> T_9_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (503 235)  (503 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (504 235)  (504 235)  routing T_9_14.lc_trk_g3_7 <X> T_9_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (505 235)  (505 235)  routing T_9_14.lc_trk_g0_6 <X> T_9_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (506 235)  (506 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (40 11)  (514 235)  (514 235)  LC_5 Logic Functioning bit
 (42 11)  (516 235)  (516 235)  LC_5 Logic Functioning bit
 (5 12)  (479 236)  (479 236)  routing T_9_14.sp4_v_b_9 <X> T_9_14.sp4_h_r_9
 (17 12)  (491 236)  (491 236)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (492 236)  (492 236)  routing T_9_14.bnl_op_1 <X> T_9_14.lc_trk_g3_1
 (27 12)  (501 236)  (501 236)  routing T_9_14.lc_trk_g3_2 <X> T_9_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (502 236)  (502 236)  routing T_9_14.lc_trk_g3_2 <X> T_9_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (503 236)  (503 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (505 236)  (505 236)  routing T_9_14.lc_trk_g0_5 <X> T_9_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (506 236)  (506 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (510 236)  (510 236)  LC_6 Logic Functioning bit
 (37 12)  (511 236)  (511 236)  LC_6 Logic Functioning bit
 (42 12)  (516 236)  (516 236)  LC_6 Logic Functioning bit
 (43 12)  (517 236)  (517 236)  LC_6 Logic Functioning bit
 (45 12)  (519 236)  (519 236)  LC_6 Logic Functioning bit
 (50 12)  (524 236)  (524 236)  Cascade bit: LH_LC06_inmux02_5

 (6 13)  (480 237)  (480 237)  routing T_9_14.sp4_v_b_9 <X> T_9_14.sp4_h_r_9
 (18 13)  (492 237)  (492 237)  routing T_9_14.bnl_op_1 <X> T_9_14.lc_trk_g3_1
 (22 13)  (496 237)  (496 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (501 237)  (501 237)  routing T_9_14.lc_trk_g1_1 <X> T_9_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (503 237)  (503 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (504 237)  (504 237)  routing T_9_14.lc_trk_g3_2 <X> T_9_14.wire_logic_cluster/lc_6/in_1
 (37 13)  (511 237)  (511 237)  LC_6 Logic Functioning bit
 (42 13)  (516 237)  (516 237)  LC_6 Logic Functioning bit
 (43 13)  (517 237)  (517 237)  LC_6 Logic Functioning bit
 (51 13)  (525 237)  (525 237)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (5 14)  (479 238)  (479 238)  routing T_9_14.sp4_v_t_44 <X> T_9_14.sp4_h_l_44
 (7 14)  (481 238)  (481 238)  Column buffer control bit: LH_colbuf_cntl_7

 (8 14)  (482 238)  (482 238)  routing T_9_14.sp4_v_t_47 <X> T_9_14.sp4_h_l_47
 (9 14)  (483 238)  (483 238)  routing T_9_14.sp4_v_t_47 <X> T_9_14.sp4_h_l_47
 (14 14)  (488 238)  (488 238)  routing T_9_14.sp4_h_r_36 <X> T_9_14.lc_trk_g3_4
 (21 14)  (495 238)  (495 238)  routing T_9_14.wire_logic_cluster/lc_7/out <X> T_9_14.lc_trk_g3_7
 (22 14)  (496 238)  (496 238)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (36 14)  (510 238)  (510 238)  LC_7 Logic Functioning bit
 (38 14)  (512 238)  (512 238)  LC_7 Logic Functioning bit
 (41 14)  (515 238)  (515 238)  LC_7 Logic Functioning bit
 (43 14)  (517 238)  (517 238)  LC_7 Logic Functioning bit
 (45 14)  (519 238)  (519 238)  LC_7 Logic Functioning bit
 (47 14)  (521 238)  (521 238)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (52 14)  (526 238)  (526 238)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (6 15)  (480 239)  (480 239)  routing T_9_14.sp4_v_t_44 <X> T_9_14.sp4_h_l_44
 (7 15)  (481 239)  (481 239)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (489 239)  (489 239)  routing T_9_14.sp4_h_r_36 <X> T_9_14.lc_trk_g3_4
 (16 15)  (490 239)  (490 239)  routing T_9_14.sp4_h_r_36 <X> T_9_14.lc_trk_g3_4
 (17 15)  (491 239)  (491 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (28 15)  (502 239)  (502 239)  routing T_9_14.lc_trk_g2_1 <X> T_9_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (503 239)  (503 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (37 15)  (511 239)  (511 239)  LC_7 Logic Functioning bit
 (39 15)  (513 239)  (513 239)  LC_7 Logic Functioning bit
 (40 15)  (514 239)  (514 239)  LC_7 Logic Functioning bit
 (42 15)  (516 239)  (516 239)  LC_7 Logic Functioning bit
 (48 15)  (522 239)  (522 239)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_10_14

 (26 0)  (554 224)  (554 224)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (555 224)  (555 224)  routing T_10_14.lc_trk_g1_2 <X> T_10_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (557 224)  (557 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (559 224)  (559 224)  routing T_10_14.lc_trk_g2_7 <X> T_10_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (560 224)  (560 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (561 224)  (561 224)  routing T_10_14.lc_trk_g2_7 <X> T_10_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (563 224)  (563 224)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.input_2_0
 (40 0)  (568 224)  (568 224)  LC_0 Logic Functioning bit
 (41 0)  (569 224)  (569 224)  LC_0 Logic Functioning bit
 (43 0)  (571 224)  (571 224)  LC_0 Logic Functioning bit
 (46 0)  (574 224)  (574 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (542 225)  (542 225)  routing T_10_14.sp4_r_v_b_35 <X> T_10_14.lc_trk_g0_0
 (17 1)  (545 225)  (545 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (27 1)  (555 225)  (555 225)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (557 225)  (557 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (558 225)  (558 225)  routing T_10_14.lc_trk_g1_2 <X> T_10_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (559 225)  (559 225)  routing T_10_14.lc_trk_g2_7 <X> T_10_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (560 225)  (560 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (561 225)  (561 225)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.input_2_0
 (35 1)  (563 225)  (563 225)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.input_2_0
 (40 1)  (568 225)  (568 225)  LC_0 Logic Functioning bit
 (41 1)  (569 225)  (569 225)  LC_0 Logic Functioning bit
 (53 1)  (581 225)  (581 225)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (528 226)  (528 226)  routing T_10_14.glb_netwk_7 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (1 2)  (529 226)  (529 226)  routing T_10_14.glb_netwk_7 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (2 2)  (530 226)  (530 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (8 2)  (536 226)  (536 226)  routing T_10_14.sp4_h_r_1 <X> T_10_14.sp4_h_l_36
 (14 2)  (542 226)  (542 226)  routing T_10_14.wire_logic_cluster/lc_4/out <X> T_10_14.lc_trk_g0_4
 (17 2)  (545 226)  (545 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (0 3)  (528 227)  (528 227)  routing T_10_14.glb_netwk_7 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (17 3)  (545 227)  (545 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (546 227)  (546 227)  routing T_10_14.sp4_r_v_b_29 <X> T_10_14.lc_trk_g0_5
 (22 3)  (550 227)  (550 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (551 227)  (551 227)  routing T_10_14.sp4_v_b_22 <X> T_10_14.lc_trk_g0_6
 (24 3)  (552 227)  (552 227)  routing T_10_14.sp4_v_b_22 <X> T_10_14.lc_trk_g0_6
 (28 4)  (556 228)  (556 228)  routing T_10_14.lc_trk_g2_3 <X> T_10_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (557 228)  (557 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (559 228)  (559 228)  routing T_10_14.lc_trk_g2_5 <X> T_10_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (560 228)  (560 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (561 228)  (561 228)  routing T_10_14.lc_trk_g2_5 <X> T_10_14.wire_logic_cluster/lc_2/in_3
 (22 5)  (550 229)  (550 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (551 229)  (551 229)  routing T_10_14.sp4_v_b_18 <X> T_10_14.lc_trk_g1_2
 (24 5)  (552 229)  (552 229)  routing T_10_14.sp4_v_b_18 <X> T_10_14.lc_trk_g1_2
 (27 5)  (555 229)  (555 229)  routing T_10_14.lc_trk_g3_1 <X> T_10_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (556 229)  (556 229)  routing T_10_14.lc_trk_g3_1 <X> T_10_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (557 229)  (557 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (558 229)  (558 229)  routing T_10_14.lc_trk_g2_3 <X> T_10_14.wire_logic_cluster/lc_2/in_1
 (41 5)  (569 229)  (569 229)  LC_2 Logic Functioning bit
 (43 5)  (571 229)  (571 229)  LC_2 Logic Functioning bit
 (8 6)  (536 230)  (536 230)  routing T_10_14.sp4_v_t_41 <X> T_10_14.sp4_h_l_41
 (9 6)  (537 230)  (537 230)  routing T_10_14.sp4_v_t_41 <X> T_10_14.sp4_h_l_41
 (11 6)  (539 230)  (539 230)  routing T_10_14.sp4_h_r_11 <X> T_10_14.sp4_v_t_40
 (13 6)  (541 230)  (541 230)  routing T_10_14.sp4_h_r_11 <X> T_10_14.sp4_v_t_40
 (15 6)  (543 230)  (543 230)  routing T_10_14.bot_op_5 <X> T_10_14.lc_trk_g1_5
 (17 6)  (545 230)  (545 230)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (25 6)  (553 230)  (553 230)  routing T_10_14.lft_op_6 <X> T_10_14.lc_trk_g1_6
 (26 6)  (554 230)  (554 230)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (555 230)  (555 230)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (556 230)  (556 230)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (557 230)  (557 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (558 230)  (558 230)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (559 230)  (559 230)  routing T_10_14.lc_trk_g0_4 <X> T_10_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (560 230)  (560 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (568 230)  (568 230)  LC_3 Logic Functioning bit
 (41 6)  (569 230)  (569 230)  LC_3 Logic Functioning bit
 (42 6)  (570 230)  (570 230)  LC_3 Logic Functioning bit
 (12 7)  (540 231)  (540 231)  routing T_10_14.sp4_h_r_11 <X> T_10_14.sp4_v_t_40
 (15 7)  (543 231)  (543 231)  routing T_10_14.bot_op_4 <X> T_10_14.lc_trk_g1_4
 (17 7)  (545 231)  (545 231)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (550 231)  (550 231)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (552 231)  (552 231)  routing T_10_14.lft_op_6 <X> T_10_14.lc_trk_g1_6
 (27 7)  (555 231)  (555 231)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (556 231)  (556 231)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (557 231)  (557 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (558 231)  (558 231)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (560 231)  (560 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (561 231)  (561 231)  routing T_10_14.lc_trk_g2_1 <X> T_10_14.input_2_3
 (40 7)  (568 231)  (568 231)  LC_3 Logic Functioning bit
 (41 7)  (569 231)  (569 231)  LC_3 Logic Functioning bit
 (42 7)  (570 231)  (570 231)  LC_3 Logic Functioning bit
 (43 7)  (571 231)  (571 231)  LC_3 Logic Functioning bit
 (16 8)  (544 232)  (544 232)  routing T_10_14.sp4_v_b_33 <X> T_10_14.lc_trk_g2_1
 (17 8)  (545 232)  (545 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (546 232)  (546 232)  routing T_10_14.sp4_v_b_33 <X> T_10_14.lc_trk_g2_1
 (21 8)  (549 232)  (549 232)  routing T_10_14.sp4_h_r_43 <X> T_10_14.lc_trk_g2_3
 (22 8)  (550 232)  (550 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (551 232)  (551 232)  routing T_10_14.sp4_h_r_43 <X> T_10_14.lc_trk_g2_3
 (24 8)  (552 232)  (552 232)  routing T_10_14.sp4_h_r_43 <X> T_10_14.lc_trk_g2_3
 (27 8)  (555 232)  (555 232)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (556 232)  (556 232)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (557 232)  (557 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (558 232)  (558 232)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (560 232)  (560 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (561 232)  (561 232)  routing T_10_14.lc_trk_g2_1 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (39 8)  (567 232)  (567 232)  LC_4 Logic Functioning bit
 (40 8)  (568 232)  (568 232)  LC_4 Logic Functioning bit
 (45 8)  (573 232)  (573 232)  LC_4 Logic Functioning bit
 (50 8)  (578 232)  (578 232)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (579 232)  (579 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (546 233)  (546 233)  routing T_10_14.sp4_v_b_33 <X> T_10_14.lc_trk_g2_1
 (21 9)  (549 233)  (549 233)  routing T_10_14.sp4_h_r_43 <X> T_10_14.lc_trk_g2_3
 (29 9)  (557 233)  (557 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (558 233)  (558 233)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (38 9)  (566 233)  (566 233)  LC_4 Logic Functioning bit
 (53 9)  (581 233)  (581 233)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (12 10)  (540 234)  (540 234)  routing T_10_14.sp4_v_t_39 <X> T_10_14.sp4_h_l_45
 (14 10)  (542 234)  (542 234)  routing T_10_14.sp4_h_r_44 <X> T_10_14.lc_trk_g2_4
 (15 10)  (543 234)  (543 234)  routing T_10_14.sp4_h_l_24 <X> T_10_14.lc_trk_g2_5
 (16 10)  (544 234)  (544 234)  routing T_10_14.sp4_h_l_24 <X> T_10_14.lc_trk_g2_5
 (17 10)  (545 234)  (545 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (546 234)  (546 234)  routing T_10_14.sp4_h_l_24 <X> T_10_14.lc_trk_g2_5
 (21 10)  (549 234)  (549 234)  routing T_10_14.wire_logic_cluster/lc_7/out <X> T_10_14.lc_trk_g2_7
 (22 10)  (550 234)  (550 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (553 234)  (553 234)  routing T_10_14.wire_logic_cluster/lc_6/out <X> T_10_14.lc_trk_g2_6
 (28 10)  (556 234)  (556 234)  routing T_10_14.lc_trk_g2_4 <X> T_10_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (557 234)  (557 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (558 234)  (558 234)  routing T_10_14.lc_trk_g2_4 <X> T_10_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (559 234)  (559 234)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (560 234)  (560 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (562 234)  (562 234)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (564 234)  (564 234)  LC_5 Logic Functioning bit
 (38 10)  (566 234)  (566 234)  LC_5 Logic Functioning bit
 (11 11)  (539 235)  (539 235)  routing T_10_14.sp4_v_t_39 <X> T_10_14.sp4_h_l_45
 (13 11)  (541 235)  (541 235)  routing T_10_14.sp4_v_t_39 <X> T_10_14.sp4_h_l_45
 (14 11)  (542 235)  (542 235)  routing T_10_14.sp4_h_r_44 <X> T_10_14.lc_trk_g2_4
 (15 11)  (543 235)  (543 235)  routing T_10_14.sp4_h_r_44 <X> T_10_14.lc_trk_g2_4
 (16 11)  (544 235)  (544 235)  routing T_10_14.sp4_h_r_44 <X> T_10_14.lc_trk_g2_4
 (17 11)  (545 235)  (545 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (550 235)  (550 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (554 235)  (554 235)  routing T_10_14.lc_trk_g1_2 <X> T_10_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (555 235)  (555 235)  routing T_10_14.lc_trk_g1_2 <X> T_10_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (557 235)  (557 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (15 12)  (543 236)  (543 236)  routing T_10_14.sp4_h_r_41 <X> T_10_14.lc_trk_g3_1
 (16 12)  (544 236)  (544 236)  routing T_10_14.sp4_h_r_41 <X> T_10_14.lc_trk_g3_1
 (17 12)  (545 236)  (545 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (546 236)  (546 236)  routing T_10_14.sp4_h_r_41 <X> T_10_14.lc_trk_g3_1
 (26 12)  (554 236)  (554 236)  routing T_10_14.lc_trk_g0_6 <X> T_10_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (555 236)  (555 236)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (557 236)  (557 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (558 236)  (558 236)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (559 236)  (559 236)  routing T_10_14.lc_trk_g0_5 <X> T_10_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (560 236)  (560 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (40 12)  (568 236)  (568 236)  LC_6 Logic Functioning bit
 (45 12)  (573 236)  (573 236)  LC_6 Logic Functioning bit
 (50 12)  (578 236)  (578 236)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (546 237)  (546 237)  routing T_10_14.sp4_h_r_41 <X> T_10_14.lc_trk_g3_1
 (26 13)  (554 237)  (554 237)  routing T_10_14.lc_trk_g0_6 <X> T_10_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (557 237)  (557 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (558 237)  (558 237)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_6/in_1
 (41 13)  (569 237)  (569 237)  LC_6 Logic Functioning bit
 (43 13)  (571 237)  (571 237)  LC_6 Logic Functioning bit
 (48 13)  (576 237)  (576 237)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (579 237)  (579 237)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (7 14)  (535 238)  (535 238)  Column buffer control bit: LH_colbuf_cntl_7

 (17 14)  (545 238)  (545 238)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (546 238)  (546 238)  routing T_10_14.wire_logic_cluster/lc_5/out <X> T_10_14.lc_trk_g3_5
 (22 14)  (550 238)  (550 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (551 238)  (551 238)  routing T_10_14.sp4_h_r_31 <X> T_10_14.lc_trk_g3_7
 (24 14)  (552 238)  (552 238)  routing T_10_14.sp4_h_r_31 <X> T_10_14.lc_trk_g3_7
 (26 14)  (554 238)  (554 238)  routing T_10_14.lc_trk_g0_5 <X> T_10_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (555 238)  (555 238)  routing T_10_14.lc_trk_g3_5 <X> T_10_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (556 238)  (556 238)  routing T_10_14.lc_trk_g3_5 <X> T_10_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (557 238)  (557 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (558 238)  (558 238)  routing T_10_14.lc_trk_g3_5 <X> T_10_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (559 238)  (559 238)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (560 238)  (560 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (561 238)  (561 238)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (563 238)  (563 238)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.input_2_7
 (36 14)  (564 238)  (564 238)  LC_7 Logic Functioning bit
 (37 14)  (565 238)  (565 238)  LC_7 Logic Functioning bit
 (42 14)  (570 238)  (570 238)  LC_7 Logic Functioning bit
 (43 14)  (571 238)  (571 238)  LC_7 Logic Functioning bit
 (45 14)  (573 238)  (573 238)  LC_7 Logic Functioning bit
 (7 15)  (535 239)  (535 239)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (542 239)  (542 239)  routing T_10_14.sp4_r_v_b_44 <X> T_10_14.lc_trk_g3_4
 (17 15)  (545 239)  (545 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (549 239)  (549 239)  routing T_10_14.sp4_h_r_31 <X> T_10_14.lc_trk_g3_7
 (22 15)  (550 239)  (550 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (553 239)  (553 239)  routing T_10_14.sp4_r_v_b_46 <X> T_10_14.lc_trk_g3_6
 (29 15)  (557 239)  (557 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (559 239)  (559 239)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (560 239)  (560 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (562 239)  (562 239)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.input_2_7
 (36 15)  (564 239)  (564 239)  LC_7 Logic Functioning bit
 (37 15)  (565 239)  (565 239)  LC_7 Logic Functioning bit
 (38 15)  (566 239)  (566 239)  LC_7 Logic Functioning bit
 (42 15)  (570 239)  (570 239)  LC_7 Logic Functioning bit
 (43 15)  (571 239)  (571 239)  LC_7 Logic Functioning bit
 (48 15)  (576 239)  (576 239)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_11_14

 (14 0)  (596 224)  (596 224)  routing T_11_14.wire_logic_cluster/lc_0/out <X> T_11_14.lc_trk_g0_0
 (26 0)  (608 224)  (608 224)  routing T_11_14.lc_trk_g0_4 <X> T_11_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (610 224)  (610 224)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (611 224)  (611 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (612 224)  (612 224)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (614 224)  (614 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (615 224)  (615 224)  routing T_11_14.lc_trk_g2_1 <X> T_11_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (618 224)  (618 224)  LC_0 Logic Functioning bit
 (38 0)  (620 224)  (620 224)  LC_0 Logic Functioning bit
 (17 1)  (599 225)  (599 225)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (19 1)  (601 225)  (601 225)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (29 1)  (611 225)  (611 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (612 225)  (612 225)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_0/in_1
 (0 2)  (582 226)  (582 226)  routing T_11_14.glb_netwk_7 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (1 2)  (583 226)  (583 226)  routing T_11_14.glb_netwk_7 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (2 2)  (584 226)  (584 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (5 2)  (587 226)  (587 226)  routing T_11_14.sp4_v_t_37 <X> T_11_14.sp4_h_l_37
 (8 2)  (590 226)  (590 226)  routing T_11_14.sp4_v_t_42 <X> T_11_14.sp4_h_l_36
 (9 2)  (591 226)  (591 226)  routing T_11_14.sp4_v_t_42 <X> T_11_14.sp4_h_l_36
 (10 2)  (592 226)  (592 226)  routing T_11_14.sp4_v_t_42 <X> T_11_14.sp4_h_l_36
 (14 2)  (596 226)  (596 226)  routing T_11_14.wire_logic_cluster/lc_4/out <X> T_11_14.lc_trk_g0_4
 (32 2)  (614 226)  (614 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (615 226)  (615 226)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (616 226)  (616 226)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (38 2)  (620 226)  (620 226)  LC_1 Logic Functioning bit
 (43 2)  (625 226)  (625 226)  LC_1 Logic Functioning bit
 (45 2)  (627 226)  (627 226)  LC_1 Logic Functioning bit
 (50 2)  (632 226)  (632 226)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (582 227)  (582 227)  routing T_11_14.glb_netwk_7 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (6 3)  (588 227)  (588 227)  routing T_11_14.sp4_v_t_37 <X> T_11_14.sp4_h_l_37
 (17 3)  (599 227)  (599 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (608 227)  (608 227)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (610 227)  (610 227)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (611 227)  (611 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (39 3)  (621 227)  (621 227)  LC_1 Logic Functioning bit
 (42 3)  (624 227)  (624 227)  LC_1 Logic Functioning bit
 (26 4)  (608 228)  (608 228)  routing T_11_14.lc_trk_g2_4 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (609 228)  (609 228)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (610 228)  (610 228)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (611 228)  (611 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (612 228)  (612 228)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (614 228)  (614 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (615 228)  (615 228)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (616 228)  (616 228)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (28 5)  (610 229)  (610 229)  routing T_11_14.lc_trk_g2_4 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (611 229)  (611 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (612 229)  (612 229)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_2/in_1
 (36 5)  (618 229)  (618 229)  LC_2 Logic Functioning bit
 (38 5)  (620 229)  (620 229)  LC_2 Logic Functioning bit
 (48 5)  (630 229)  (630 229)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (8 6)  (590 230)  (590 230)  routing T_11_14.sp4_v_t_41 <X> T_11_14.sp4_h_l_41
 (9 6)  (591 230)  (591 230)  routing T_11_14.sp4_v_t_41 <X> T_11_14.sp4_h_l_41
 (14 6)  (596 230)  (596 230)  routing T_11_14.lft_op_4 <X> T_11_14.lc_trk_g1_4
 (25 6)  (607 230)  (607 230)  routing T_11_14.sp4_h_l_11 <X> T_11_14.lc_trk_g1_6
 (29 6)  (611 230)  (611 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (614 230)  (614 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (615 230)  (615 230)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (616 230)  (616 230)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (617 230)  (617 230)  routing T_11_14.lc_trk_g1_6 <X> T_11_14.input_2_3
 (38 6)  (620 230)  (620 230)  LC_3 Logic Functioning bit
 (43 6)  (625 230)  (625 230)  LC_3 Logic Functioning bit
 (45 6)  (627 230)  (627 230)  LC_3 Logic Functioning bit
 (46 6)  (628 230)  (628 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (15 7)  (597 231)  (597 231)  routing T_11_14.lft_op_4 <X> T_11_14.lc_trk_g1_4
 (17 7)  (599 231)  (599 231)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (604 231)  (604 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (605 231)  (605 231)  routing T_11_14.sp4_h_l_11 <X> T_11_14.lc_trk_g1_6
 (24 7)  (606 231)  (606 231)  routing T_11_14.sp4_h_l_11 <X> T_11_14.lc_trk_g1_6
 (25 7)  (607 231)  (607 231)  routing T_11_14.sp4_h_l_11 <X> T_11_14.lc_trk_g1_6
 (26 7)  (608 231)  (608 231)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (610 231)  (610 231)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (611 231)  (611 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (614 231)  (614 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (616 231)  (616 231)  routing T_11_14.lc_trk_g1_6 <X> T_11_14.input_2_3
 (35 7)  (617 231)  (617 231)  routing T_11_14.lc_trk_g1_6 <X> T_11_14.input_2_3
 (37 7)  (619 231)  (619 231)  LC_3 Logic Functioning bit
 (42 7)  (624 231)  (624 231)  LC_3 Logic Functioning bit
 (15 8)  (597 232)  (597 232)  routing T_11_14.sp4_h_r_33 <X> T_11_14.lc_trk_g2_1
 (16 8)  (598 232)  (598 232)  routing T_11_14.sp4_h_r_33 <X> T_11_14.lc_trk_g2_1
 (17 8)  (599 232)  (599 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (600 232)  (600 232)  routing T_11_14.sp4_h_r_33 <X> T_11_14.lc_trk_g2_1
 (21 8)  (603 232)  (603 232)  routing T_11_14.bnl_op_3 <X> T_11_14.lc_trk_g2_3
 (22 8)  (604 232)  (604 232)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (607 232)  (607 232)  routing T_11_14.sp4_h_r_42 <X> T_11_14.lc_trk_g2_2
 (26 8)  (608 232)  (608 232)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.wire_logic_cluster/lc_4/in_0
 (28 8)  (610 232)  (610 232)  routing T_11_14.lc_trk_g2_1 <X> T_11_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (611 232)  (611 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (614 232)  (614 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (615 232)  (615 232)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (617 232)  (617 232)  routing T_11_14.lc_trk_g0_4 <X> T_11_14.input_2_4
 (37 8)  (619 232)  (619 232)  LC_4 Logic Functioning bit
 (38 8)  (620 232)  (620 232)  LC_4 Logic Functioning bit
 (45 8)  (627 232)  (627 232)  LC_4 Logic Functioning bit
 (21 9)  (603 233)  (603 233)  routing T_11_14.bnl_op_3 <X> T_11_14.lc_trk_g2_3
 (22 9)  (604 233)  (604 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (605 233)  (605 233)  routing T_11_14.sp4_h_r_42 <X> T_11_14.lc_trk_g2_2
 (24 9)  (606 233)  (606 233)  routing T_11_14.sp4_h_r_42 <X> T_11_14.lc_trk_g2_2
 (25 9)  (607 233)  (607 233)  routing T_11_14.sp4_h_r_42 <X> T_11_14.lc_trk_g2_2
 (26 9)  (608 233)  (608 233)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (609 233)  (609 233)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (610 233)  (610 233)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (611 233)  (611 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (613 233)  (613 233)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (614 233)  (614 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (618 233)  (618 233)  LC_4 Logic Functioning bit
 (37 9)  (619 233)  (619 233)  LC_4 Logic Functioning bit
 (5 10)  (587 234)  (587 234)  routing T_11_14.sp4_v_t_43 <X> T_11_14.sp4_h_l_43
 (16 10)  (598 234)  (598 234)  routing T_11_14.sp12_v_b_21 <X> T_11_14.lc_trk_g2_5
 (17 10)  (599 234)  (599 234)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (21 10)  (603 234)  (603 234)  routing T_11_14.sp4_h_l_34 <X> T_11_14.lc_trk_g2_7
 (22 10)  (604 234)  (604 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (605 234)  (605 234)  routing T_11_14.sp4_h_l_34 <X> T_11_14.lc_trk_g2_7
 (24 10)  (606 234)  (606 234)  routing T_11_14.sp4_h_l_34 <X> T_11_14.lc_trk_g2_7
 (25 10)  (607 234)  (607 234)  routing T_11_14.bnl_op_6 <X> T_11_14.lc_trk_g2_6
 (6 11)  (588 235)  (588 235)  routing T_11_14.sp4_v_t_43 <X> T_11_14.sp4_h_l_43
 (16 11)  (598 235)  (598 235)  routing T_11_14.sp12_v_b_12 <X> T_11_14.lc_trk_g2_4
 (17 11)  (599 235)  (599 235)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (18 11)  (600 235)  (600 235)  routing T_11_14.sp12_v_b_21 <X> T_11_14.lc_trk_g2_5
 (21 11)  (603 235)  (603 235)  routing T_11_14.sp4_h_l_34 <X> T_11_14.lc_trk_g2_7
 (22 11)  (604 235)  (604 235)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (607 235)  (607 235)  routing T_11_14.bnl_op_6 <X> T_11_14.lc_trk_g2_6
 (17 12)  (599 236)  (599 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (600 236)  (600 236)  routing T_11_14.wire_logic_cluster/lc_1/out <X> T_11_14.lc_trk_g3_1
 (28 12)  (610 236)  (610 236)  routing T_11_14.lc_trk_g2_5 <X> T_11_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (611 236)  (611 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (612 236)  (612 236)  routing T_11_14.lc_trk_g2_5 <X> T_11_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (613 236)  (613 236)  routing T_11_14.lc_trk_g1_4 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (614 236)  (614 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (616 236)  (616 236)  routing T_11_14.lc_trk_g1_4 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (617 236)  (617 236)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.input_2_6
 (37 12)  (619 236)  (619 236)  LC_6 Logic Functioning bit
 (39 12)  (621 236)  (621 236)  LC_6 Logic Functioning bit
 (42 12)  (624 236)  (624 236)  LC_6 Logic Functioning bit
 (16 13)  (598 237)  (598 237)  routing T_11_14.sp12_v_b_8 <X> T_11_14.lc_trk_g3_0
 (17 13)  (599 237)  (599 237)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (26 13)  (608 237)  (608 237)  routing T_11_14.lc_trk_g2_2 <X> T_11_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (610 237)  (610 237)  routing T_11_14.lc_trk_g2_2 <X> T_11_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (611 237)  (611 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (614 237)  (614 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (615 237)  (615 237)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.input_2_6
 (35 13)  (617 237)  (617 237)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.input_2_6
 (36 13)  (618 237)  (618 237)  LC_6 Logic Functioning bit
 (37 13)  (619 237)  (619 237)  LC_6 Logic Functioning bit
 (38 13)  (620 237)  (620 237)  LC_6 Logic Functioning bit
 (39 13)  (621 237)  (621 237)  LC_6 Logic Functioning bit
 (42 13)  (624 237)  (624 237)  LC_6 Logic Functioning bit
 (43 13)  (625 237)  (625 237)  LC_6 Logic Functioning bit
 (53 13)  (635 237)  (635 237)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (5 14)  (587 238)  (587 238)  routing T_11_14.sp4_v_t_44 <X> T_11_14.sp4_h_l_44
 (7 14)  (589 238)  (589 238)  Column buffer control bit: LH_colbuf_cntl_7

 (21 14)  (603 238)  (603 238)  routing T_11_14.sp4_h_l_34 <X> T_11_14.lc_trk_g3_7
 (22 14)  (604 238)  (604 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (605 238)  (605 238)  routing T_11_14.sp4_h_l_34 <X> T_11_14.lc_trk_g3_7
 (24 14)  (606 238)  (606 238)  routing T_11_14.sp4_h_l_34 <X> T_11_14.lc_trk_g3_7
 (6 15)  (588 239)  (588 239)  routing T_11_14.sp4_v_t_44 <X> T_11_14.sp4_h_l_44
 (7 15)  (589 239)  (589 239)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (603 239)  (603 239)  routing T_11_14.sp4_h_l_34 <X> T_11_14.lc_trk_g3_7
 (22 15)  (604 239)  (604 239)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (605 239)  (605 239)  routing T_11_14.sp12_v_b_14 <X> T_11_14.lc_trk_g3_6


LogicTile_12_14

 (27 0)  (663 224)  (663 224)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (664 224)  (664 224)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (665 224)  (665 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (668 224)  (668 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (672 224)  (672 224)  LC_0 Logic Functioning bit
 (37 0)  (673 224)  (673 224)  LC_0 Logic Functioning bit
 (38 0)  (674 224)  (674 224)  LC_0 Logic Functioning bit
 (39 0)  (675 224)  (675 224)  LC_0 Logic Functioning bit
 (44 0)  (680 224)  (680 224)  LC_0 Logic Functioning bit
 (45 0)  (681 224)  (681 224)  LC_0 Logic Functioning bit
 (40 1)  (676 225)  (676 225)  LC_0 Logic Functioning bit
 (41 1)  (677 225)  (677 225)  LC_0 Logic Functioning bit
 (42 1)  (678 225)  (678 225)  LC_0 Logic Functioning bit
 (43 1)  (679 225)  (679 225)  LC_0 Logic Functioning bit
 (49 1)  (685 225)  (685 225)  Carry_In_Mux bit 

 (0 2)  (636 226)  (636 226)  routing T_12_14.glb_netwk_7 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (1 2)  (637 226)  (637 226)  routing T_12_14.glb_netwk_7 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (2 2)  (638 226)  (638 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (663 226)  (663 226)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (664 226)  (664 226)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (665 226)  (665 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (668 226)  (668 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (672 226)  (672 226)  LC_1 Logic Functioning bit
 (37 2)  (673 226)  (673 226)  LC_1 Logic Functioning bit
 (38 2)  (674 226)  (674 226)  LC_1 Logic Functioning bit
 (39 2)  (675 226)  (675 226)  LC_1 Logic Functioning bit
 (44 2)  (680 226)  (680 226)  LC_1 Logic Functioning bit
 (45 2)  (681 226)  (681 226)  LC_1 Logic Functioning bit
 (0 3)  (636 227)  (636 227)  routing T_12_14.glb_netwk_7 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (40 3)  (676 227)  (676 227)  LC_1 Logic Functioning bit
 (41 3)  (677 227)  (677 227)  LC_1 Logic Functioning bit
 (42 3)  (678 227)  (678 227)  LC_1 Logic Functioning bit
 (43 3)  (679 227)  (679 227)  LC_1 Logic Functioning bit
 (21 4)  (657 228)  (657 228)  routing T_12_14.wire_logic_cluster/lc_3/out <X> T_12_14.lc_trk_g1_3
 (22 4)  (658 228)  (658 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (661 228)  (661 228)  routing T_12_14.wire_logic_cluster/lc_2/out <X> T_12_14.lc_trk_g1_2
 (27 4)  (663 228)  (663 228)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (665 228)  (665 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (668 228)  (668 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (672 228)  (672 228)  LC_2 Logic Functioning bit
 (37 4)  (673 228)  (673 228)  LC_2 Logic Functioning bit
 (38 4)  (674 228)  (674 228)  LC_2 Logic Functioning bit
 (39 4)  (675 228)  (675 228)  LC_2 Logic Functioning bit
 (44 4)  (680 228)  (680 228)  LC_2 Logic Functioning bit
 (45 4)  (681 228)  (681 228)  LC_2 Logic Functioning bit
 (22 5)  (658 229)  (658 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (666 229)  (666 229)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (40 5)  (676 229)  (676 229)  LC_2 Logic Functioning bit
 (41 5)  (677 229)  (677 229)  LC_2 Logic Functioning bit
 (42 5)  (678 229)  (678 229)  LC_2 Logic Functioning bit
 (43 5)  (679 229)  (679 229)  LC_2 Logic Functioning bit
 (17 6)  (653 230)  (653 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (654 230)  (654 230)  routing T_12_14.wire_logic_cluster/lc_5/out <X> T_12_14.lc_trk_g1_5
 (25 6)  (661 230)  (661 230)  routing T_12_14.wire_logic_cluster/lc_6/out <X> T_12_14.lc_trk_g1_6
 (27 6)  (663 230)  (663 230)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (665 230)  (665 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (668 230)  (668 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (672 230)  (672 230)  LC_3 Logic Functioning bit
 (37 6)  (673 230)  (673 230)  LC_3 Logic Functioning bit
 (38 6)  (674 230)  (674 230)  LC_3 Logic Functioning bit
 (39 6)  (675 230)  (675 230)  LC_3 Logic Functioning bit
 (44 6)  (680 230)  (680 230)  LC_3 Logic Functioning bit
 (45 6)  (681 230)  (681 230)  LC_3 Logic Functioning bit
 (53 6)  (689 230)  (689 230)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (22 7)  (658 231)  (658 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (666 231)  (666 231)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (40 7)  (676 231)  (676 231)  LC_3 Logic Functioning bit
 (41 7)  (677 231)  (677 231)  LC_3 Logic Functioning bit
 (42 7)  (678 231)  (678 231)  LC_3 Logic Functioning bit
 (43 7)  (679 231)  (679 231)  LC_3 Logic Functioning bit
 (27 8)  (663 232)  (663 232)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (664 232)  (664 232)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (665 232)  (665 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (666 232)  (666 232)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (668 232)  (668 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (672 232)  (672 232)  LC_4 Logic Functioning bit
 (37 8)  (673 232)  (673 232)  LC_4 Logic Functioning bit
 (38 8)  (674 232)  (674 232)  LC_4 Logic Functioning bit
 (39 8)  (675 232)  (675 232)  LC_4 Logic Functioning bit
 (44 8)  (680 232)  (680 232)  LC_4 Logic Functioning bit
 (45 8)  (681 232)  (681 232)  LC_4 Logic Functioning bit
 (40 9)  (676 233)  (676 233)  LC_4 Logic Functioning bit
 (41 9)  (677 233)  (677 233)  LC_4 Logic Functioning bit
 (42 9)  (678 233)  (678 233)  LC_4 Logic Functioning bit
 (43 9)  (679 233)  (679 233)  LC_4 Logic Functioning bit
 (8 10)  (644 234)  (644 234)  routing T_12_14.sp4_v_t_36 <X> T_12_14.sp4_h_l_42
 (9 10)  (645 234)  (645 234)  routing T_12_14.sp4_v_t_36 <X> T_12_14.sp4_h_l_42
 (10 10)  (646 234)  (646 234)  routing T_12_14.sp4_v_t_36 <X> T_12_14.sp4_h_l_42
 (27 10)  (663 234)  (663 234)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (665 234)  (665 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (666 234)  (666 234)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (668 234)  (668 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (672 234)  (672 234)  LC_5 Logic Functioning bit
 (37 10)  (673 234)  (673 234)  LC_5 Logic Functioning bit
 (38 10)  (674 234)  (674 234)  LC_5 Logic Functioning bit
 (39 10)  (675 234)  (675 234)  LC_5 Logic Functioning bit
 (44 10)  (680 234)  (680 234)  LC_5 Logic Functioning bit
 (45 10)  (681 234)  (681 234)  LC_5 Logic Functioning bit
 (40 11)  (676 235)  (676 235)  LC_5 Logic Functioning bit
 (41 11)  (677 235)  (677 235)  LC_5 Logic Functioning bit
 (42 11)  (678 235)  (678 235)  LC_5 Logic Functioning bit
 (43 11)  (679 235)  (679 235)  LC_5 Logic Functioning bit
 (14 12)  (650 236)  (650 236)  routing T_12_14.wire_logic_cluster/lc_0/out <X> T_12_14.lc_trk_g3_0
 (17 12)  (653 236)  (653 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (654 236)  (654 236)  routing T_12_14.wire_logic_cluster/lc_1/out <X> T_12_14.lc_trk_g3_1
 (27 12)  (663 236)  (663 236)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (665 236)  (665 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (666 236)  (666 236)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (668 236)  (668 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (672 236)  (672 236)  LC_6 Logic Functioning bit
 (37 12)  (673 236)  (673 236)  LC_6 Logic Functioning bit
 (38 12)  (674 236)  (674 236)  LC_6 Logic Functioning bit
 (39 12)  (675 236)  (675 236)  LC_6 Logic Functioning bit
 (44 12)  (680 236)  (680 236)  LC_6 Logic Functioning bit
 (45 12)  (681 236)  (681 236)  LC_6 Logic Functioning bit
 (17 13)  (653 237)  (653 237)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (666 237)  (666 237)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (40 13)  (676 237)  (676 237)  LC_6 Logic Functioning bit
 (41 13)  (677 237)  (677 237)  LC_6 Logic Functioning bit
 (42 13)  (678 237)  (678 237)  LC_6 Logic Functioning bit
 (43 13)  (679 237)  (679 237)  LC_6 Logic Functioning bit
 (7 14)  (643 238)  (643 238)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (650 238)  (650 238)  routing T_12_14.wire_logic_cluster/lc_4/out <X> T_12_14.lc_trk_g3_4
 (21 14)  (657 238)  (657 238)  routing T_12_14.wire_logic_cluster/lc_7/out <X> T_12_14.lc_trk_g3_7
 (22 14)  (658 238)  (658 238)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (663 238)  (663 238)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (664 238)  (664 238)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (665 238)  (665 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (666 238)  (666 238)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (668 238)  (668 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (672 238)  (672 238)  LC_7 Logic Functioning bit
 (37 14)  (673 238)  (673 238)  LC_7 Logic Functioning bit
 (38 14)  (674 238)  (674 238)  LC_7 Logic Functioning bit
 (39 14)  (675 238)  (675 238)  LC_7 Logic Functioning bit
 (44 14)  (680 238)  (680 238)  LC_7 Logic Functioning bit
 (45 14)  (681 238)  (681 238)  LC_7 Logic Functioning bit
 (17 15)  (653 239)  (653 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (666 239)  (666 239)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (40 15)  (676 239)  (676 239)  LC_7 Logic Functioning bit
 (41 15)  (677 239)  (677 239)  LC_7 Logic Functioning bit
 (42 15)  (678 239)  (678 239)  LC_7 Logic Functioning bit
 (43 15)  (679 239)  (679 239)  LC_7 Logic Functioning bit


LogicTile_13_14

 (25 0)  (719 224)  (719 224)  routing T_13_14.lft_op_2 <X> T_13_14.lc_trk_g0_2
 (22 1)  (716 225)  (716 225)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (718 225)  (718 225)  routing T_13_14.lft_op_2 <X> T_13_14.lc_trk_g0_2
 (15 2)  (709 226)  (709 226)  routing T_13_14.lft_op_5 <X> T_13_14.lc_trk_g0_5
 (17 2)  (711 226)  (711 226)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (712 226)  (712 226)  routing T_13_14.lft_op_5 <X> T_13_14.lc_trk_g0_5
 (15 4)  (709 228)  (709 228)  routing T_13_14.lft_op_1 <X> T_13_14.lc_trk_g1_1
 (17 4)  (711 228)  (711 228)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (712 228)  (712 228)  routing T_13_14.lft_op_1 <X> T_13_14.lc_trk_g1_1
 (14 6)  (708 230)  (708 230)  routing T_13_14.lft_op_4 <X> T_13_14.lc_trk_g1_4
 (25 6)  (719 230)  (719 230)  routing T_13_14.lft_op_6 <X> T_13_14.lc_trk_g1_6
 (15 7)  (709 231)  (709 231)  routing T_13_14.lft_op_4 <X> T_13_14.lc_trk_g1_4
 (17 7)  (711 231)  (711 231)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (716 231)  (716 231)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (718 231)  (718 231)  routing T_13_14.lft_op_6 <X> T_13_14.lc_trk_g1_6
 (22 9)  (716 233)  (716 233)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (718 233)  (718 233)  routing T_13_14.tnl_op_2 <X> T_13_14.lc_trk_g2_2
 (25 9)  (719 233)  (719 233)  routing T_13_14.tnl_op_2 <X> T_13_14.lc_trk_g2_2
 (26 10)  (720 234)  (720 234)  routing T_13_14.lc_trk_g0_5 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (29 10)  (723 234)  (723 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (726 234)  (726 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (728 234)  (728 234)  routing T_13_14.lc_trk_g1_1 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (730 234)  (730 234)  LC_5 Logic Functioning bit
 (14 11)  (708 235)  (708 235)  routing T_13_14.tnl_op_4 <X> T_13_14.lc_trk_g2_4
 (15 11)  (709 235)  (709 235)  routing T_13_14.tnl_op_4 <X> T_13_14.lc_trk_g2_4
 (17 11)  (711 235)  (711 235)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (29 11)  (723 235)  (723 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (724 235)  (724 235)  routing T_13_14.lc_trk_g0_2 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (32 11)  (726 235)  (726 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (727 235)  (727 235)  routing T_13_14.lc_trk_g3_0 <X> T_13_14.input_2_5
 (34 11)  (728 235)  (728 235)  routing T_13_14.lc_trk_g3_0 <X> T_13_14.input_2_5
 (48 11)  (742 235)  (742 235)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (27 12)  (721 236)  (721 236)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (723 236)  (723 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (724 236)  (724 236)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (725 236)  (725 236)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (726 236)  (726 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (728 236)  (728 236)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (729 236)  (729 236)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.input_2_6
 (40 12)  (734 236)  (734 236)  LC_6 Logic Functioning bit
 (14 13)  (708 237)  (708 237)  routing T_13_14.tnl_op_0 <X> T_13_14.lc_trk_g3_0
 (15 13)  (709 237)  (709 237)  routing T_13_14.tnl_op_0 <X> T_13_14.lc_trk_g3_0
 (17 13)  (711 237)  (711 237)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (26 13)  (720 237)  (720 237)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (722 237)  (722 237)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (723 237)  (723 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (724 237)  (724 237)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (726 237)  (726 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (727 237)  (727 237)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.input_2_6
 (7 14)  (701 238)  (701 238)  Column buffer control bit: LH_colbuf_cntl_7

 (10 15)  (704 239)  (704 239)  routing T_13_14.sp4_h_l_40 <X> T_13_14.sp4_v_t_47


LogicTile_14_14

 (8 2)  (756 226)  (756 226)  routing T_14_14.sp4_v_t_36 <X> T_14_14.sp4_h_l_36
 (9 2)  (757 226)  (757 226)  routing T_14_14.sp4_v_t_36 <X> T_14_14.sp4_h_l_36


LogicTile_15_14



LogicTile_16_14



LogicTile_17_14



LogicTile_18_14

 (3 9)  (967 233)  (967 233)  routing T_18_14.sp12_h_l_22 <X> T_18_14.sp12_v_b_1


RAM_Tile_19_14

 (3 7)  (1021 231)  (1021 231)  routing T_19_14.sp12_h_l_23 <X> T_19_14.sp12_v_t_23


LogicTile_20_14



LogicTile_21_14



LogicTile_22_14



LogicTile_23_14



LogicTile_24_14



IpCon_Tile_25_14



DSP_Tile_0_13

 (36 0)  (36 208)  (36 208)  LC_0 Logic Functioning bit
 (37 0)  (37 208)  (37 208)  LC_0 Logic Functioning bit
 (42 0)  (42 208)  (42 208)  LC_0 Logic Functioning bit
 (43 0)  (43 208)  (43 208)  LC_0 Logic Functioning bit
 (50 0)  (50 208)  (50 208)  Cascade buffer Enable bit: MULT3_LC00_inmux02_5

 (7 1)  (7 209)  (7 209)  MAC16 functional bit: MULT3_bram_cbit_0

 (36 1)  (36 209)  (36 209)  LC_0 Logic Functioning bit
 (37 1)  (37 209)  (37 209)  LC_0 Logic Functioning bit
 (42 1)  (42 209)  (42 209)  LC_0 Logic Functioning bit
 (43 1)  (43 209)  (43 209)  LC_0 Logic Functioning bit
 (52 1)  (52 209)  (52 209)  Enable bit of Mux _out_links/OutMux9_0 => wire_mult/mult/O_24 sp4_r_v_b_1
 (36 2)  (36 210)  (36 210)  LC_1 Logic Functioning bit
 (37 2)  (37 210)  (37 210)  LC_1 Logic Functioning bit
 (42 2)  (42 210)  (42 210)  LC_1 Logic Functioning bit
 (43 2)  (43 210)  (43 210)  LC_1 Logic Functioning bit
 (50 2)  (50 210)  (50 210)  Cascade buffer Enable bit: MULT3_LC01_inmux02_5

 (36 3)  (36 211)  (36 211)  LC_1 Logic Functioning bit
 (37 3)  (37 211)  (37 211)  LC_1 Logic Functioning bit
 (42 3)  (42 211)  (42 211)  LC_1 Logic Functioning bit
 (43 3)  (43 211)  (43 211)  LC_1 Logic Functioning bit
 (36 4)  (36 212)  (36 212)  LC_2 Logic Functioning bit
 (37 4)  (37 212)  (37 212)  LC_2 Logic Functioning bit
 (42 4)  (42 212)  (42 212)  LC_2 Logic Functioning bit
 (43 4)  (43 212)  (43 212)  LC_2 Logic Functioning bit
 (50 4)  (50 212)  (50 212)  Cascade buffer Enable bit: MULT3_LC02_inmux02_5

 (36 5)  (36 213)  (36 213)  LC_2 Logic Functioning bit
 (37 5)  (37 213)  (37 213)  LC_2 Logic Functioning bit
 (42 5)  (42 213)  (42 213)  LC_2 Logic Functioning bit
 (43 5)  (43 213)  (43 213)  LC_2 Logic Functioning bit
 (36 6)  (36 214)  (36 214)  LC_3 Logic Functioning bit
 (37 6)  (37 214)  (37 214)  LC_3 Logic Functioning bit
 (42 6)  (42 214)  (42 214)  LC_3 Logic Functioning bit
 (43 6)  (43 214)  (43 214)  LC_3 Logic Functioning bit
 (50 6)  (50 214)  (50 214)  Cascade buffer Enable bit: MULT3_LC03_inmux02_5

 (36 7)  (36 215)  (36 215)  LC_3 Logic Functioning bit
 (37 7)  (37 215)  (37 215)  LC_3 Logic Functioning bit
 (42 7)  (42 215)  (42 215)  LC_3 Logic Functioning bit
 (43 7)  (43 215)  (43 215)  LC_3 Logic Functioning bit
 (8 8)  (8 216)  (8 216)  routing T_0_13.sp4_v_b_7 <X> T_0_13.sp4_h_r_7
 (9 8)  (9 216)  (9 216)  routing T_0_13.sp4_v_b_7 <X> T_0_13.sp4_h_r_7
 (36 8)  (36 216)  (36 216)  LC_4 Logic Functioning bit
 (37 8)  (37 216)  (37 216)  LC_4 Logic Functioning bit
 (42 8)  (42 216)  (42 216)  LC_4 Logic Functioning bit
 (43 8)  (43 216)  (43 216)  LC_4 Logic Functioning bit
 (50 8)  (50 216)  (50 216)  Cascade buffer Enable bit: MULT3_LC04_inmux02_5

 (36 9)  (36 217)  (36 217)  LC_4 Logic Functioning bit
 (37 9)  (37 217)  (37 217)  LC_4 Logic Functioning bit
 (42 9)  (42 217)  (42 217)  LC_4 Logic Functioning bit
 (43 9)  (43 217)  (43 217)  LC_4 Logic Functioning bit
 (36 10)  (36 218)  (36 218)  LC_5 Logic Functioning bit
 (37 10)  (37 218)  (37 218)  LC_5 Logic Functioning bit
 (42 10)  (42 218)  (42 218)  LC_5 Logic Functioning bit
 (43 10)  (43 218)  (43 218)  LC_5 Logic Functioning bit
 (50 10)  (50 218)  (50 218)  Cascade buffer Enable bit: MULT3_LC05_inmux02_5

 (36 11)  (36 219)  (36 219)  LC_5 Logic Functioning bit
 (37 11)  (37 219)  (37 219)  LC_5 Logic Functioning bit
 (42 11)  (42 219)  (42 219)  LC_5 Logic Functioning bit
 (43 11)  (43 219)  (43 219)  LC_5 Logic Functioning bit
 (12 12)  (12 220)  (12 220)  routing T_0_13.sp4_v_b_11 <X> T_0_13.sp4_h_r_11
 (36 12)  (36 220)  (36 220)  LC_6 Logic Functioning bit
 (37 12)  (37 220)  (37 220)  LC_6 Logic Functioning bit
 (42 12)  (42 220)  (42 220)  LC_6 Logic Functioning bit
 (43 12)  (43 220)  (43 220)  LC_6 Logic Functioning bit
 (50 12)  (50 220)  (50 220)  Cascade buffer Enable bit: MULT3_LC06_inmux02_5

 (11 13)  (11 221)  (11 221)  routing T_0_13.sp4_v_b_11 <X> T_0_13.sp4_h_r_11
 (36 13)  (36 221)  (36 221)  LC_6 Logic Functioning bit
 (37 13)  (37 221)  (37 221)  LC_6 Logic Functioning bit
 (42 13)  (42 221)  (42 221)  LC_6 Logic Functioning bit
 (43 13)  (43 221)  (43 221)  LC_6 Logic Functioning bit
 (36 14)  (36 222)  (36 222)  LC_7 Logic Functioning bit
 (37 14)  (37 222)  (37 222)  LC_7 Logic Functioning bit
 (42 14)  (42 222)  (42 222)  LC_7 Logic Functioning bit
 (43 14)  (43 222)  (43 222)  LC_7 Logic Functioning bit
 (50 14)  (50 222)  (50 222)  Cascade buffer Enable bit: MULT3_LC07_inmux02_5

 (36 15)  (36 223)  (36 223)  LC_7 Logic Functioning bit
 (37 15)  (37 223)  (37 223)  LC_7 Logic Functioning bit
 (42 15)  (42 223)  (42 223)  LC_7 Logic Functioning bit
 (43 15)  (43 223)  (43 223)  LC_7 Logic Functioning bit


LogicTile_1_13

 (8 0)  (62 208)  (62 208)  routing T_1_13.sp4_v_b_7 <X> T_1_13.sp4_h_r_1
 (9 0)  (63 208)  (63 208)  routing T_1_13.sp4_v_b_7 <X> T_1_13.sp4_h_r_1
 (10 0)  (64 208)  (64 208)  routing T_1_13.sp4_v_b_7 <X> T_1_13.sp4_h_r_1
 (21 0)  (75 208)  (75 208)  routing T_1_13.sp4_v_b_11 <X> T_1_13.lc_trk_g0_3
 (22 0)  (76 208)  (76 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (77 208)  (77 208)  routing T_1_13.sp4_v_b_11 <X> T_1_13.lc_trk_g0_3
 (32 0)  (86 208)  (86 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (88 208)  (88 208)  routing T_1_13.lc_trk_g1_2 <X> T_1_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (90 208)  (90 208)  LC_0 Logic Functioning bit
 (37 0)  (91 208)  (91 208)  LC_0 Logic Functioning bit
 (38 0)  (92 208)  (92 208)  LC_0 Logic Functioning bit
 (39 0)  (93 208)  (93 208)  LC_0 Logic Functioning bit
 (45 0)  (99 208)  (99 208)  LC_0 Logic Functioning bit
 (46 0)  (100 208)  (100 208)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (106 208)  (106 208)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (21 1)  (75 209)  (75 209)  routing T_1_13.sp4_v_b_11 <X> T_1_13.lc_trk_g0_3
 (31 1)  (85 209)  (85 209)  routing T_1_13.lc_trk_g1_2 <X> T_1_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (90 209)  (90 209)  LC_0 Logic Functioning bit
 (37 1)  (91 209)  (91 209)  LC_0 Logic Functioning bit
 (38 1)  (92 209)  (92 209)  LC_0 Logic Functioning bit
 (39 1)  (93 209)  (93 209)  LC_0 Logic Functioning bit
 (0 2)  (54 210)  (54 210)  routing T_1_13.glb_netwk_7 <X> T_1_13.wire_logic_cluster/lc_7/clk
 (1 2)  (55 210)  (55 210)  routing T_1_13.glb_netwk_7 <X> T_1_13.wire_logic_cluster/lc_7/clk
 (2 2)  (56 210)  (56 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (79 210)  (79 210)  routing T_1_13.sp4_h_l_11 <X> T_1_13.lc_trk_g0_6
 (0 3)  (54 211)  (54 211)  routing T_1_13.glb_netwk_7 <X> T_1_13.wire_logic_cluster/lc_7/clk
 (8 3)  (62 211)  (62 211)  routing T_1_13.sp4_h_r_7 <X> T_1_13.sp4_v_t_36
 (9 3)  (63 211)  (63 211)  routing T_1_13.sp4_h_r_7 <X> T_1_13.sp4_v_t_36
 (10 3)  (64 211)  (64 211)  routing T_1_13.sp4_h_r_7 <X> T_1_13.sp4_v_t_36
 (22 3)  (76 211)  (76 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (77 211)  (77 211)  routing T_1_13.sp4_h_l_11 <X> T_1_13.lc_trk_g0_6
 (24 3)  (78 211)  (78 211)  routing T_1_13.sp4_h_l_11 <X> T_1_13.lc_trk_g0_6
 (25 3)  (79 211)  (79 211)  routing T_1_13.sp4_h_l_11 <X> T_1_13.lc_trk_g0_6
 (1 4)  (55 212)  (55 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (12 4)  (66 212)  (66 212)  routing T_1_13.sp4_v_t_40 <X> T_1_13.sp4_h_r_5
 (16 4)  (70 212)  (70 212)  routing T_1_13.sp4_v_b_9 <X> T_1_13.lc_trk_g1_1
 (17 4)  (71 212)  (71 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (72 212)  (72 212)  routing T_1_13.sp4_v_b_9 <X> T_1_13.lc_trk_g1_1
 (25 4)  (79 212)  (79 212)  routing T_1_13.sp4_h_l_7 <X> T_1_13.lc_trk_g1_2
 (0 5)  (54 213)  (54 213)  routing T_1_13.glb_netwk_3 <X> T_1_13.wire_logic_cluster/lc_7/cen
 (18 5)  (72 213)  (72 213)  routing T_1_13.sp4_v_b_9 <X> T_1_13.lc_trk_g1_1
 (22 5)  (76 213)  (76 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (77 213)  (77 213)  routing T_1_13.sp4_h_l_7 <X> T_1_13.lc_trk_g1_2
 (24 5)  (78 213)  (78 213)  routing T_1_13.sp4_h_l_7 <X> T_1_13.lc_trk_g1_2
 (25 5)  (79 213)  (79 213)  routing T_1_13.sp4_h_l_7 <X> T_1_13.lc_trk_g1_2
 (11 10)  (65 218)  (65 218)  routing T_1_13.sp4_h_r_2 <X> T_1_13.sp4_v_t_45
 (13 10)  (67 218)  (67 218)  routing T_1_13.sp4_h_r_2 <X> T_1_13.sp4_v_t_45
 (31 10)  (85 218)  (85 218)  routing T_1_13.lc_trk_g0_6 <X> T_1_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (86 218)  (86 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (90 218)  (90 218)  LC_5 Logic Functioning bit
 (37 10)  (91 218)  (91 218)  LC_5 Logic Functioning bit
 (38 10)  (92 218)  (92 218)  LC_5 Logic Functioning bit
 (39 10)  (93 218)  (93 218)  LC_5 Logic Functioning bit
 (45 10)  (99 218)  (99 218)  LC_5 Logic Functioning bit
 (47 10)  (101 218)  (101 218)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (51 10)  (105 218)  (105 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (4 11)  (58 219)  (58 219)  routing T_1_13.sp4_h_r_10 <X> T_1_13.sp4_h_l_43
 (6 11)  (60 219)  (60 219)  routing T_1_13.sp4_h_r_10 <X> T_1_13.sp4_h_l_43
 (12 11)  (66 219)  (66 219)  routing T_1_13.sp4_h_r_2 <X> T_1_13.sp4_v_t_45
 (31 11)  (85 219)  (85 219)  routing T_1_13.lc_trk_g0_6 <X> T_1_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (90 219)  (90 219)  LC_5 Logic Functioning bit
 (37 11)  (91 219)  (91 219)  LC_5 Logic Functioning bit
 (38 11)  (92 219)  (92 219)  LC_5 Logic Functioning bit
 (39 11)  (93 219)  (93 219)  LC_5 Logic Functioning bit
 (32 12)  (86 220)  (86 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (90 220)  (90 220)  LC_6 Logic Functioning bit
 (37 12)  (91 220)  (91 220)  LC_6 Logic Functioning bit
 (38 12)  (92 220)  (92 220)  LC_6 Logic Functioning bit
 (39 12)  (93 220)  (93 220)  LC_6 Logic Functioning bit
 (45 12)  (99 220)  (99 220)  LC_6 Logic Functioning bit
 (47 12)  (101 220)  (101 220)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (52 12)  (106 220)  (106 220)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (31 13)  (85 221)  (85 221)  routing T_1_13.lc_trk_g0_3 <X> T_1_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (90 221)  (90 221)  LC_6 Logic Functioning bit
 (37 13)  (91 221)  (91 221)  LC_6 Logic Functioning bit
 (38 13)  (92 221)  (92 221)  LC_6 Logic Functioning bit
 (39 13)  (93 221)  (93 221)  LC_6 Logic Functioning bit
 (48 13)  (102 221)  (102 221)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (55 222)  (55 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (4 14)  (58 222)  (58 222)  routing T_1_13.sp4_h_r_9 <X> T_1_13.sp4_v_t_44
 (11 14)  (65 222)  (65 222)  routing T_1_13.sp4_h_l_43 <X> T_1_13.sp4_v_t_46
 (32 14)  (86 222)  (86 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (88 222)  (88 222)  routing T_1_13.lc_trk_g1_1 <X> T_1_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (90 222)  (90 222)  LC_7 Logic Functioning bit
 (37 14)  (91 222)  (91 222)  LC_7 Logic Functioning bit
 (38 14)  (92 222)  (92 222)  LC_7 Logic Functioning bit
 (39 14)  (93 222)  (93 222)  LC_7 Logic Functioning bit
 (45 14)  (99 222)  (99 222)  LC_7 Logic Functioning bit
 (51 14)  (105 222)  (105 222)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (54 223)  (54 223)  routing T_1_13.glb_netwk_2 <X> T_1_13.wire_logic_cluster/lc_7/s_r
 (5 15)  (59 223)  (59 223)  routing T_1_13.sp4_h_r_9 <X> T_1_13.sp4_v_t_44
 (8 15)  (62 223)  (62 223)  routing T_1_13.sp4_v_b_7 <X> T_1_13.sp4_v_t_47
 (10 15)  (64 223)  (64 223)  routing T_1_13.sp4_v_b_7 <X> T_1_13.sp4_v_t_47
 (36 15)  (90 223)  (90 223)  LC_7 Logic Functioning bit
 (37 15)  (91 223)  (91 223)  LC_7 Logic Functioning bit
 (38 15)  (92 223)  (92 223)  LC_7 Logic Functioning bit
 (39 15)  (93 223)  (93 223)  LC_7 Logic Functioning bit
 (46 15)  (100 223)  (100 223)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_2_13

 (5 0)  (113 208)  (113 208)  routing T_2_13.sp4_v_t_37 <X> T_2_13.sp4_h_r_0
 (12 0)  (120 208)  (120 208)  routing T_2_13.sp4_v_b_8 <X> T_2_13.sp4_h_r_2
 (25 0)  (133 208)  (133 208)  routing T_2_13.wire_logic_cluster/lc_2/out <X> T_2_13.lc_trk_g0_2
 (26 0)  (134 208)  (134 208)  routing T_2_13.lc_trk_g2_6 <X> T_2_13.wire_logic_cluster/lc_0/in_0
 (35 0)  (143 208)  (143 208)  routing T_2_13.lc_trk_g3_7 <X> T_2_13.input_2_0
 (36 0)  (144 208)  (144 208)  LC_0 Logic Functioning bit
 (43 0)  (151 208)  (151 208)  LC_0 Logic Functioning bit
 (11 1)  (119 209)  (119 209)  routing T_2_13.sp4_v_b_8 <X> T_2_13.sp4_h_r_2
 (13 1)  (121 209)  (121 209)  routing T_2_13.sp4_v_b_8 <X> T_2_13.sp4_h_r_2
 (22 1)  (130 209)  (130 209)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (134 209)  (134 209)  routing T_2_13.lc_trk_g2_6 <X> T_2_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (136 209)  (136 209)  routing T_2_13.lc_trk_g2_6 <X> T_2_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (137 209)  (137 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (140 209)  (140 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (141 209)  (141 209)  routing T_2_13.lc_trk_g3_7 <X> T_2_13.input_2_0
 (34 1)  (142 209)  (142 209)  routing T_2_13.lc_trk_g3_7 <X> T_2_13.input_2_0
 (35 1)  (143 209)  (143 209)  routing T_2_13.lc_trk_g3_7 <X> T_2_13.input_2_0
 (37 1)  (145 209)  (145 209)  LC_0 Logic Functioning bit
 (42 1)  (150 209)  (150 209)  LC_0 Logic Functioning bit
 (51 1)  (159 209)  (159 209)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (11 2)  (119 210)  (119 210)  routing T_2_13.sp4_v_b_11 <X> T_2_13.sp4_v_t_39
 (26 2)  (134 210)  (134 210)  routing T_2_13.lc_trk_g2_5 <X> T_2_13.wire_logic_cluster/lc_1/in_0
 (29 2)  (137 210)  (137 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (139 210)  (139 210)  routing T_2_13.lc_trk_g3_5 <X> T_2_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (140 210)  (140 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (141 210)  (141 210)  routing T_2_13.lc_trk_g3_5 <X> T_2_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (142 210)  (142 210)  routing T_2_13.lc_trk_g3_5 <X> T_2_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (144 210)  (144 210)  LC_1 Logic Functioning bit
 (37 2)  (145 210)  (145 210)  LC_1 Logic Functioning bit
 (38 2)  (146 210)  (146 210)  LC_1 Logic Functioning bit
 (39 2)  (147 210)  (147 210)  LC_1 Logic Functioning bit
 (40 2)  (148 210)  (148 210)  LC_1 Logic Functioning bit
 (41 2)  (149 210)  (149 210)  LC_1 Logic Functioning bit
 (42 2)  (150 210)  (150 210)  LC_1 Logic Functioning bit
 (46 2)  (154 210)  (154 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (158 210)  (158 210)  Cascade bit: LH_LC01_inmux02_5

 (12 3)  (120 211)  (120 211)  routing T_2_13.sp4_v_b_11 <X> T_2_13.sp4_v_t_39
 (28 3)  (136 211)  (136 211)  routing T_2_13.lc_trk_g2_5 <X> T_2_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (137 211)  (137 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (138 211)  (138 211)  routing T_2_13.lc_trk_g0_2 <X> T_2_13.wire_logic_cluster/lc_1/in_1
 (36 3)  (144 211)  (144 211)  LC_1 Logic Functioning bit
 (37 3)  (145 211)  (145 211)  LC_1 Logic Functioning bit
 (38 3)  (146 211)  (146 211)  LC_1 Logic Functioning bit
 (39 3)  (147 211)  (147 211)  LC_1 Logic Functioning bit
 (40 3)  (148 211)  (148 211)  LC_1 Logic Functioning bit
 (41 3)  (149 211)  (149 211)  LC_1 Logic Functioning bit
 (42 3)  (150 211)  (150 211)  LC_1 Logic Functioning bit
 (43 3)  (151 211)  (151 211)  LC_1 Logic Functioning bit
 (28 4)  (136 212)  (136 212)  routing T_2_13.lc_trk_g2_3 <X> T_2_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 212)  (137 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (140 212)  (140 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (141 212)  (141 212)  routing T_2_13.lc_trk_g2_1 <X> T_2_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (144 212)  (144 212)  LC_2 Logic Functioning bit
 (46 4)  (154 212)  (154 212)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (28 5)  (136 213)  (136 213)  routing T_2_13.lc_trk_g2_0 <X> T_2_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (137 213)  (137 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (138 213)  (138 213)  routing T_2_13.lc_trk_g2_3 <X> T_2_13.wire_logic_cluster/lc_2/in_1
 (32 5)  (140 213)  (140 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (141 213)  (141 213)  routing T_2_13.lc_trk_g2_2 <X> T_2_13.input_2_2
 (35 5)  (143 213)  (143 213)  routing T_2_13.lc_trk_g2_2 <X> T_2_13.input_2_2
 (3 6)  (111 214)  (111 214)  routing T_2_13.sp12_v_b_0 <X> T_2_13.sp12_v_t_23
 (6 6)  (114 214)  (114 214)  routing T_2_13.sp4_v_b_0 <X> T_2_13.sp4_v_t_38
 (11 6)  (119 214)  (119 214)  routing T_2_13.sp4_h_r_11 <X> T_2_13.sp4_v_t_40
 (13 6)  (121 214)  (121 214)  routing T_2_13.sp4_h_r_11 <X> T_2_13.sp4_v_t_40
 (28 6)  (136 214)  (136 214)  routing T_2_13.lc_trk_g2_2 <X> T_2_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 214)  (137 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (139 214)  (139 214)  routing T_2_13.lc_trk_g2_4 <X> T_2_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (140 214)  (140 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (141 214)  (141 214)  routing T_2_13.lc_trk_g2_4 <X> T_2_13.wire_logic_cluster/lc_3/in_3
 (40 6)  (148 214)  (148 214)  LC_3 Logic Functioning bit
 (42 6)  (150 214)  (150 214)  LC_3 Logic Functioning bit
 (5 7)  (113 215)  (113 215)  routing T_2_13.sp4_v_b_0 <X> T_2_13.sp4_v_t_38
 (9 7)  (117 215)  (117 215)  routing T_2_13.sp4_v_b_4 <X> T_2_13.sp4_v_t_41
 (12 7)  (120 215)  (120 215)  routing T_2_13.sp4_h_r_11 <X> T_2_13.sp4_v_t_40
 (30 7)  (138 215)  (138 215)  routing T_2_13.lc_trk_g2_2 <X> T_2_13.wire_logic_cluster/lc_3/in_1
 (40 7)  (148 215)  (148 215)  LC_3 Logic Functioning bit
 (42 7)  (150 215)  (150 215)  LC_3 Logic Functioning bit
 (15 8)  (123 216)  (123 216)  routing T_2_13.tnr_op_1 <X> T_2_13.lc_trk_g2_1
 (17 8)  (125 216)  (125 216)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (130 216)  (130 216)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (132 216)  (132 216)  routing T_2_13.tnr_op_3 <X> T_2_13.lc_trk_g2_3
 (27 8)  (135 216)  (135 216)  routing T_2_13.lc_trk_g3_6 <X> T_2_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (136 216)  (136 216)  routing T_2_13.lc_trk_g3_6 <X> T_2_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 216)  (137 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (138 216)  (138 216)  routing T_2_13.lc_trk_g3_6 <X> T_2_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (139 216)  (139 216)  routing T_2_13.lc_trk_g2_7 <X> T_2_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (140 216)  (140 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (141 216)  (141 216)  routing T_2_13.lc_trk_g2_7 <X> T_2_13.wire_logic_cluster/lc_4/in_3
 (37 8)  (145 216)  (145 216)  LC_4 Logic Functioning bit
 (50 8)  (158 216)  (158 216)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (159 216)  (159 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (123 217)  (123 217)  routing T_2_13.tnr_op_0 <X> T_2_13.lc_trk_g2_0
 (17 9)  (125 217)  (125 217)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (130 217)  (130 217)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (132 217)  (132 217)  routing T_2_13.tnr_op_2 <X> T_2_13.lc_trk_g2_2
 (27 9)  (135 217)  (135 217)  routing T_2_13.lc_trk_g3_1 <X> T_2_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (136 217)  (136 217)  routing T_2_13.lc_trk_g3_1 <X> T_2_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (137 217)  (137 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (138 217)  (138 217)  routing T_2_13.lc_trk_g3_6 <X> T_2_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (139 217)  (139 217)  routing T_2_13.lc_trk_g2_7 <X> T_2_13.wire_logic_cluster/lc_4/in_3
 (15 10)  (123 218)  (123 218)  routing T_2_13.rgt_op_5 <X> T_2_13.lc_trk_g2_5
 (17 10)  (125 218)  (125 218)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (126 218)  (126 218)  routing T_2_13.rgt_op_5 <X> T_2_13.lc_trk_g2_5
 (21 10)  (129 218)  (129 218)  routing T_2_13.wire_logic_cluster/lc_7/out <X> T_2_13.lc_trk_g2_7
 (22 10)  (130 218)  (130 218)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (133 218)  (133 218)  routing T_2_13.rgt_op_6 <X> T_2_13.lc_trk_g2_6
 (32 10)  (140 218)  (140 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (141 218)  (141 218)  routing T_2_13.lc_trk_g3_3 <X> T_2_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (142 218)  (142 218)  routing T_2_13.lc_trk_g3_3 <X> T_2_13.wire_logic_cluster/lc_5/in_3
 (40 10)  (148 218)  (148 218)  LC_5 Logic Functioning bit
 (42 10)  (150 218)  (150 218)  LC_5 Logic Functioning bit
 (9 11)  (117 219)  (117 219)  routing T_2_13.sp4_v_b_7 <X> T_2_13.sp4_v_t_42
 (15 11)  (123 219)  (123 219)  routing T_2_13.tnr_op_4 <X> T_2_13.lc_trk_g2_4
 (17 11)  (125 219)  (125 219)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (130 219)  (130 219)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (132 219)  (132 219)  routing T_2_13.rgt_op_6 <X> T_2_13.lc_trk_g2_6
 (26 11)  (134 219)  (134 219)  routing T_2_13.lc_trk_g3_2 <X> T_2_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (135 219)  (135 219)  routing T_2_13.lc_trk_g3_2 <X> T_2_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (136 219)  (136 219)  routing T_2_13.lc_trk_g3_2 <X> T_2_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (137 219)  (137 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (139 219)  (139 219)  routing T_2_13.lc_trk_g3_3 <X> T_2_13.wire_logic_cluster/lc_5/in_3
 (41 11)  (149 219)  (149 219)  LC_5 Logic Functioning bit
 (43 11)  (151 219)  (151 219)  LC_5 Logic Functioning bit
 (5 12)  (113 220)  (113 220)  routing T_2_13.sp4_v_t_44 <X> T_2_13.sp4_h_r_9
 (8 12)  (116 220)  (116 220)  routing T_2_13.sp4_v_b_10 <X> T_2_13.sp4_h_r_10
 (9 12)  (117 220)  (117 220)  routing T_2_13.sp4_v_b_10 <X> T_2_13.sp4_h_r_10
 (15 12)  (123 220)  (123 220)  routing T_2_13.rgt_op_1 <X> T_2_13.lc_trk_g3_1
 (17 12)  (125 220)  (125 220)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (126 220)  (126 220)  routing T_2_13.rgt_op_1 <X> T_2_13.lc_trk_g3_1
 (21 12)  (129 220)  (129 220)  routing T_2_13.rgt_op_3 <X> T_2_13.lc_trk_g3_3
 (22 12)  (130 220)  (130 220)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (132 220)  (132 220)  routing T_2_13.rgt_op_3 <X> T_2_13.lc_trk_g3_3
 (25 12)  (133 220)  (133 220)  routing T_2_13.rgt_op_2 <X> T_2_13.lc_trk_g3_2
 (26 12)  (134 220)  (134 220)  routing T_2_13.lc_trk_g3_7 <X> T_2_13.wire_logic_cluster/lc_6/in_0
 (28 12)  (136 220)  (136 220)  routing T_2_13.lc_trk_g2_5 <X> T_2_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (137 220)  (137 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (138 220)  (138 220)  routing T_2_13.lc_trk_g2_5 <X> T_2_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (139 220)  (139 220)  routing T_2_13.lc_trk_g3_4 <X> T_2_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (140 220)  (140 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (141 220)  (141 220)  routing T_2_13.lc_trk_g3_4 <X> T_2_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (142 220)  (142 220)  routing T_2_13.lc_trk_g3_4 <X> T_2_13.wire_logic_cluster/lc_6/in_3
 (42 12)  (150 220)  (150 220)  LC_6 Logic Functioning bit
 (50 12)  (158 220)  (158 220)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (159 220)  (159 220)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (130 221)  (130 221)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (132 221)  (132 221)  routing T_2_13.rgt_op_2 <X> T_2_13.lc_trk_g3_2
 (26 13)  (134 221)  (134 221)  routing T_2_13.lc_trk_g3_7 <X> T_2_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (135 221)  (135 221)  routing T_2_13.lc_trk_g3_7 <X> T_2_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (136 221)  (136 221)  routing T_2_13.lc_trk_g3_7 <X> T_2_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (137 221)  (137 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (14 14)  (122 222)  (122 222)  routing T_2_13.rgt_op_4 <X> T_2_13.lc_trk_g3_4
 (15 14)  (123 222)  (123 222)  routing T_2_13.sp4_v_t_32 <X> T_2_13.lc_trk_g3_5
 (16 14)  (124 222)  (124 222)  routing T_2_13.sp4_v_t_32 <X> T_2_13.lc_trk_g3_5
 (17 14)  (125 222)  (125 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (129 222)  (129 222)  routing T_2_13.rgt_op_7 <X> T_2_13.lc_trk_g3_7
 (22 14)  (130 222)  (130 222)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (132 222)  (132 222)  routing T_2_13.rgt_op_7 <X> T_2_13.lc_trk_g3_7
 (28 14)  (136 222)  (136 222)  routing T_2_13.lc_trk_g2_0 <X> T_2_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 222)  (137 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (139 222)  (139 222)  routing T_2_13.lc_trk_g2_6 <X> T_2_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (140 222)  (140 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (141 222)  (141 222)  routing T_2_13.lc_trk_g2_6 <X> T_2_13.wire_logic_cluster/lc_7/in_3
 (40 14)  (148 222)  (148 222)  LC_7 Logic Functioning bit
 (15 15)  (123 223)  (123 223)  routing T_2_13.rgt_op_4 <X> T_2_13.lc_trk_g3_4
 (17 15)  (125 223)  (125 223)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (130 223)  (130 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (28 15)  (136 223)  (136 223)  routing T_2_13.lc_trk_g2_1 <X> T_2_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (137 223)  (137 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (139 223)  (139 223)  routing T_2_13.lc_trk_g2_6 <X> T_2_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (140 223)  (140 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (141 223)  (141 223)  routing T_2_13.lc_trk_g2_3 <X> T_2_13.input_2_7
 (35 15)  (143 223)  (143 223)  routing T_2_13.lc_trk_g2_3 <X> T_2_13.input_2_7


LogicTile_3_13

 (27 0)  (189 208)  (189 208)  routing T_3_13.lc_trk_g3_4 <X> T_3_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (190 208)  (190 208)  routing T_3_13.lc_trk_g3_4 <X> T_3_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 208)  (191 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (192 208)  (192 208)  routing T_3_13.lc_trk_g3_4 <X> T_3_13.wire_logic_cluster/lc_0/in_1
 (35 0)  (197 208)  (197 208)  routing T_3_13.lc_trk_g3_7 <X> T_3_13.input_2_0
 (44 0)  (206 208)  (206 208)  LC_0 Logic Functioning bit
 (15 1)  (177 209)  (177 209)  routing T_3_13.sp4_v_t_5 <X> T_3_13.lc_trk_g0_0
 (16 1)  (178 209)  (178 209)  routing T_3_13.sp4_v_t_5 <X> T_3_13.lc_trk_g0_0
 (17 1)  (179 209)  (179 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (184 209)  (184 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (185 209)  (185 209)  routing T_3_13.sp4_v_b_18 <X> T_3_13.lc_trk_g0_2
 (24 1)  (186 209)  (186 209)  routing T_3_13.sp4_v_b_18 <X> T_3_13.lc_trk_g0_2
 (32 1)  (194 209)  (194 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (195 209)  (195 209)  routing T_3_13.lc_trk_g3_7 <X> T_3_13.input_2_0
 (34 1)  (196 209)  (196 209)  routing T_3_13.lc_trk_g3_7 <X> T_3_13.input_2_0
 (35 1)  (197 209)  (197 209)  routing T_3_13.lc_trk_g3_7 <X> T_3_13.input_2_0
 (0 2)  (162 210)  (162 210)  routing T_3_13.glb_netwk_7 <X> T_3_13.wire_logic_cluster/lc_7/clk
 (1 2)  (163 210)  (163 210)  routing T_3_13.glb_netwk_7 <X> T_3_13.wire_logic_cluster/lc_7/clk
 (2 2)  (164 210)  (164 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (177 210)  (177 210)  routing T_3_13.sp4_h_r_13 <X> T_3_13.lc_trk_g0_5
 (16 2)  (178 210)  (178 210)  routing T_3_13.sp4_h_r_13 <X> T_3_13.lc_trk_g0_5
 (17 2)  (179 210)  (179 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (180 210)  (180 210)  routing T_3_13.sp4_h_r_13 <X> T_3_13.lc_trk_g0_5
 (21 2)  (183 210)  (183 210)  routing T_3_13.sp4_h_l_2 <X> T_3_13.lc_trk_g0_7
 (22 2)  (184 210)  (184 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (185 210)  (185 210)  routing T_3_13.sp4_h_l_2 <X> T_3_13.lc_trk_g0_7
 (24 2)  (186 210)  (186 210)  routing T_3_13.sp4_h_l_2 <X> T_3_13.lc_trk_g0_7
 (25 2)  (187 210)  (187 210)  routing T_3_13.sp12_h_l_5 <X> T_3_13.lc_trk_g0_6
 (27 2)  (189 210)  (189 210)  routing T_3_13.lc_trk_g3_5 <X> T_3_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (190 210)  (190 210)  routing T_3_13.lc_trk_g3_5 <X> T_3_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 210)  (191 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (192 210)  (192 210)  routing T_3_13.lc_trk_g3_5 <X> T_3_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (194 210)  (194 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (198 210)  (198 210)  LC_1 Logic Functioning bit
 (39 2)  (201 210)  (201 210)  LC_1 Logic Functioning bit
 (41 2)  (203 210)  (203 210)  LC_1 Logic Functioning bit
 (42 2)  (204 210)  (204 210)  LC_1 Logic Functioning bit
 (44 2)  (206 210)  (206 210)  LC_1 Logic Functioning bit
 (45 2)  (207 210)  (207 210)  LC_1 Logic Functioning bit
 (0 3)  (162 211)  (162 211)  routing T_3_13.glb_netwk_7 <X> T_3_13.wire_logic_cluster/lc_7/clk
 (22 3)  (184 211)  (184 211)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (186 211)  (186 211)  routing T_3_13.sp12_h_l_5 <X> T_3_13.lc_trk_g0_6
 (25 3)  (187 211)  (187 211)  routing T_3_13.sp12_h_l_5 <X> T_3_13.lc_trk_g0_6
 (32 3)  (194 211)  (194 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (195 211)  (195 211)  routing T_3_13.lc_trk_g3_0 <X> T_3_13.input_2_1
 (34 3)  (196 211)  (196 211)  routing T_3_13.lc_trk_g3_0 <X> T_3_13.input_2_1
 (36 3)  (198 211)  (198 211)  LC_1 Logic Functioning bit
 (39 3)  (201 211)  (201 211)  LC_1 Logic Functioning bit
 (41 3)  (203 211)  (203 211)  LC_1 Logic Functioning bit
 (42 3)  (204 211)  (204 211)  LC_1 Logic Functioning bit
 (47 3)  (209 211)  (209 211)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (162 212)  (162 212)  routing T_3_13.glb_netwk_5 <X> T_3_13.wire_logic_cluster/lc_7/cen
 (1 4)  (163 212)  (163 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (22 4)  (184 212)  (184 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (185 212)  (185 212)  routing T_3_13.sp4_v_b_19 <X> T_3_13.lc_trk_g1_3
 (24 4)  (186 212)  (186 212)  routing T_3_13.sp4_v_b_19 <X> T_3_13.lc_trk_g1_3
 (29 4)  (191 212)  (191 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (192 212)  (192 212)  routing T_3_13.lc_trk_g0_7 <X> T_3_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (194 212)  (194 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (198 212)  (198 212)  LC_2 Logic Functioning bit
 (39 4)  (201 212)  (201 212)  LC_2 Logic Functioning bit
 (41 4)  (203 212)  (203 212)  LC_2 Logic Functioning bit
 (42 4)  (204 212)  (204 212)  LC_2 Logic Functioning bit
 (44 4)  (206 212)  (206 212)  LC_2 Logic Functioning bit
 (45 4)  (207 212)  (207 212)  LC_2 Logic Functioning bit
 (16 5)  (178 213)  (178 213)  routing T_3_13.sp12_h_r_8 <X> T_3_13.lc_trk_g1_0
 (17 5)  (179 213)  (179 213)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (30 5)  (192 213)  (192 213)  routing T_3_13.lc_trk_g0_7 <X> T_3_13.wire_logic_cluster/lc_2/in_1
 (32 5)  (194 213)  (194 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (195 213)  (195 213)  routing T_3_13.lc_trk_g3_3 <X> T_3_13.input_2_2
 (34 5)  (196 213)  (196 213)  routing T_3_13.lc_trk_g3_3 <X> T_3_13.input_2_2
 (35 5)  (197 213)  (197 213)  routing T_3_13.lc_trk_g3_3 <X> T_3_13.input_2_2
 (36 5)  (198 213)  (198 213)  LC_2 Logic Functioning bit
 (39 5)  (201 213)  (201 213)  LC_2 Logic Functioning bit
 (41 5)  (203 213)  (203 213)  LC_2 Logic Functioning bit
 (42 5)  (204 213)  (204 213)  LC_2 Logic Functioning bit
 (51 5)  (213 213)  (213 213)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (176 214)  (176 214)  routing T_3_13.sp4_h_l_9 <X> T_3_13.lc_trk_g1_4
 (29 6)  (191 214)  (191 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (192 214)  (192 214)  routing T_3_13.lc_trk_g0_6 <X> T_3_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (194 214)  (194 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (197 214)  (197 214)  routing T_3_13.lc_trk_g1_4 <X> T_3_13.input_2_3
 (36 6)  (198 214)  (198 214)  LC_3 Logic Functioning bit
 (39 6)  (201 214)  (201 214)  LC_3 Logic Functioning bit
 (41 6)  (203 214)  (203 214)  LC_3 Logic Functioning bit
 (42 6)  (204 214)  (204 214)  LC_3 Logic Functioning bit
 (44 6)  (206 214)  (206 214)  LC_3 Logic Functioning bit
 (45 6)  (207 214)  (207 214)  LC_3 Logic Functioning bit
 (46 6)  (208 214)  (208 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (176 215)  (176 215)  routing T_3_13.sp4_h_l_9 <X> T_3_13.lc_trk_g1_4
 (15 7)  (177 215)  (177 215)  routing T_3_13.sp4_h_l_9 <X> T_3_13.lc_trk_g1_4
 (16 7)  (178 215)  (178 215)  routing T_3_13.sp4_h_l_9 <X> T_3_13.lc_trk_g1_4
 (17 7)  (179 215)  (179 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (30 7)  (192 215)  (192 215)  routing T_3_13.lc_trk_g0_6 <X> T_3_13.wire_logic_cluster/lc_3/in_1
 (32 7)  (194 215)  (194 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (196 215)  (196 215)  routing T_3_13.lc_trk_g1_4 <X> T_3_13.input_2_3
 (36 7)  (198 215)  (198 215)  LC_3 Logic Functioning bit
 (39 7)  (201 215)  (201 215)  LC_3 Logic Functioning bit
 (41 7)  (203 215)  (203 215)  LC_3 Logic Functioning bit
 (42 7)  (204 215)  (204 215)  LC_3 Logic Functioning bit
 (17 8)  (179 216)  (179 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (28 8)  (190 216)  (190 216)  routing T_3_13.lc_trk_g2_1 <X> T_3_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (191 216)  (191 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (194 216)  (194 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (197 216)  (197 216)  routing T_3_13.lc_trk_g2_6 <X> T_3_13.input_2_4
 (36 8)  (198 216)  (198 216)  LC_4 Logic Functioning bit
 (39 8)  (201 216)  (201 216)  LC_4 Logic Functioning bit
 (41 8)  (203 216)  (203 216)  LC_4 Logic Functioning bit
 (42 8)  (204 216)  (204 216)  LC_4 Logic Functioning bit
 (44 8)  (206 216)  (206 216)  LC_4 Logic Functioning bit
 (45 8)  (207 216)  (207 216)  LC_4 Logic Functioning bit
 (51 8)  (213 216)  (213 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (180 217)  (180 217)  routing T_3_13.sp4_r_v_b_33 <X> T_3_13.lc_trk_g2_1
 (32 9)  (194 217)  (194 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (195 217)  (195 217)  routing T_3_13.lc_trk_g2_6 <X> T_3_13.input_2_4
 (35 9)  (197 217)  (197 217)  routing T_3_13.lc_trk_g2_6 <X> T_3_13.input_2_4
 (36 9)  (198 217)  (198 217)  LC_4 Logic Functioning bit
 (39 9)  (201 217)  (201 217)  LC_4 Logic Functioning bit
 (41 9)  (203 217)  (203 217)  LC_4 Logic Functioning bit
 (42 9)  (204 217)  (204 217)  LC_4 Logic Functioning bit
 (51 9)  (213 217)  (213 217)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (15 10)  (177 218)  (177 218)  routing T_3_13.sp4_h_l_24 <X> T_3_13.lc_trk_g2_5
 (16 10)  (178 218)  (178 218)  routing T_3_13.sp4_h_l_24 <X> T_3_13.lc_trk_g2_5
 (17 10)  (179 218)  (179 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (180 218)  (180 218)  routing T_3_13.sp4_h_l_24 <X> T_3_13.lc_trk_g2_5
 (25 10)  (187 218)  (187 218)  routing T_3_13.sp4_h_r_38 <X> T_3_13.lc_trk_g2_6
 (27 10)  (189 218)  (189 218)  routing T_3_13.lc_trk_g1_3 <X> T_3_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (191 218)  (191 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (194 218)  (194 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (198 218)  (198 218)  LC_5 Logic Functioning bit
 (39 10)  (201 218)  (201 218)  LC_5 Logic Functioning bit
 (41 10)  (203 218)  (203 218)  LC_5 Logic Functioning bit
 (42 10)  (204 218)  (204 218)  LC_5 Logic Functioning bit
 (44 10)  (206 218)  (206 218)  LC_5 Logic Functioning bit
 (45 10)  (207 218)  (207 218)  LC_5 Logic Functioning bit
 (46 10)  (208 218)  (208 218)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (22 11)  (184 219)  (184 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (185 219)  (185 219)  routing T_3_13.sp4_h_r_38 <X> T_3_13.lc_trk_g2_6
 (24 11)  (186 219)  (186 219)  routing T_3_13.sp4_h_r_38 <X> T_3_13.lc_trk_g2_6
 (30 11)  (192 219)  (192 219)  routing T_3_13.lc_trk_g1_3 <X> T_3_13.wire_logic_cluster/lc_5/in_1
 (32 11)  (194 219)  (194 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (196 219)  (196 219)  routing T_3_13.lc_trk_g1_0 <X> T_3_13.input_2_5
 (36 11)  (198 219)  (198 219)  LC_5 Logic Functioning bit
 (39 11)  (201 219)  (201 219)  LC_5 Logic Functioning bit
 (41 11)  (203 219)  (203 219)  LC_5 Logic Functioning bit
 (42 11)  (204 219)  (204 219)  LC_5 Logic Functioning bit
 (51 11)  (213 219)  (213 219)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (176 220)  (176 220)  routing T_3_13.sp4_h_r_40 <X> T_3_13.lc_trk_g3_0
 (22 12)  (184 220)  (184 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (185 220)  (185 220)  routing T_3_13.sp4_v_t_30 <X> T_3_13.lc_trk_g3_3
 (24 12)  (186 220)  (186 220)  routing T_3_13.sp4_v_t_30 <X> T_3_13.lc_trk_g3_3
 (29 12)  (191 220)  (191 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (192 220)  (192 220)  routing T_3_13.lc_trk_g0_5 <X> T_3_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (194 220)  (194 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (198 220)  (198 220)  LC_6 Logic Functioning bit
 (39 12)  (201 220)  (201 220)  LC_6 Logic Functioning bit
 (41 12)  (203 220)  (203 220)  LC_6 Logic Functioning bit
 (42 12)  (204 220)  (204 220)  LC_6 Logic Functioning bit
 (44 12)  (206 220)  (206 220)  LC_6 Logic Functioning bit
 (45 12)  (207 220)  (207 220)  LC_6 Logic Functioning bit
 (14 13)  (176 221)  (176 221)  routing T_3_13.sp4_h_r_40 <X> T_3_13.lc_trk_g3_0
 (15 13)  (177 221)  (177 221)  routing T_3_13.sp4_h_r_40 <X> T_3_13.lc_trk_g3_0
 (16 13)  (178 221)  (178 221)  routing T_3_13.sp4_h_r_40 <X> T_3_13.lc_trk_g3_0
 (17 13)  (179 221)  (179 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (32 13)  (194 221)  (194 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (197 221)  (197 221)  routing T_3_13.lc_trk_g0_2 <X> T_3_13.input_2_6
 (36 13)  (198 221)  (198 221)  LC_6 Logic Functioning bit
 (39 13)  (201 221)  (201 221)  LC_6 Logic Functioning bit
 (41 13)  (203 221)  (203 221)  LC_6 Logic Functioning bit
 (42 13)  (204 221)  (204 221)  LC_6 Logic Functioning bit
 (48 13)  (210 221)  (210 221)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (162 222)  (162 222)  routing T_3_13.glb_netwk_6 <X> T_3_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (163 222)  (163 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (177 222)  (177 222)  routing T_3_13.sp4_h_l_16 <X> T_3_13.lc_trk_g3_5
 (16 14)  (178 222)  (178 222)  routing T_3_13.sp4_h_l_16 <X> T_3_13.lc_trk_g3_5
 (17 14)  (179 222)  (179 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (184 222)  (184 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (29 14)  (191 222)  (191 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (194 222)  (194 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (197 222)  (197 222)  routing T_3_13.lc_trk_g2_5 <X> T_3_13.input_2_7
 (36 14)  (198 222)  (198 222)  LC_7 Logic Functioning bit
 (39 14)  (201 222)  (201 222)  LC_7 Logic Functioning bit
 (41 14)  (203 222)  (203 222)  LC_7 Logic Functioning bit
 (42 14)  (204 222)  (204 222)  LC_7 Logic Functioning bit
 (44 14)  (206 222)  (206 222)  LC_7 Logic Functioning bit
 (45 14)  (207 222)  (207 222)  LC_7 Logic Functioning bit
 (0 15)  (162 223)  (162 223)  routing T_3_13.glb_netwk_6 <X> T_3_13.wire_logic_cluster/lc_7/s_r
 (14 15)  (176 223)  (176 223)  routing T_3_13.sp4_r_v_b_44 <X> T_3_13.lc_trk_g3_4
 (17 15)  (179 223)  (179 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (180 223)  (180 223)  routing T_3_13.sp4_h_l_16 <X> T_3_13.lc_trk_g3_5
 (32 15)  (194 223)  (194 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (195 223)  (195 223)  routing T_3_13.lc_trk_g2_5 <X> T_3_13.input_2_7
 (36 15)  (198 223)  (198 223)  LC_7 Logic Functioning bit
 (39 15)  (201 223)  (201 223)  LC_7 Logic Functioning bit
 (41 15)  (203 223)  (203 223)  LC_7 Logic Functioning bit
 (42 15)  (204 223)  (204 223)  LC_7 Logic Functioning bit
 (51 15)  (213 223)  (213 223)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_4_13

 (11 2)  (227 210)  (227 210)  routing T_4_13.sp4_v_b_11 <X> T_4_13.sp4_v_t_39
 (28 2)  (244 210)  (244 210)  routing T_4_13.lc_trk_g2_4 <X> T_4_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (245 210)  (245 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (246 210)  (246 210)  routing T_4_13.lc_trk_g2_4 <X> T_4_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (248 210)  (248 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (249 210)  (249 210)  routing T_4_13.lc_trk_g2_0 <X> T_4_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (252 210)  (252 210)  LC_1 Logic Functioning bit
 (38 2)  (254 210)  (254 210)  LC_1 Logic Functioning bit
 (4 3)  (220 211)  (220 211)  routing T_4_13.sp4_v_b_7 <X> T_4_13.sp4_h_l_37
 (12 3)  (228 211)  (228 211)  routing T_4_13.sp4_v_b_11 <X> T_4_13.sp4_v_t_39
 (36 3)  (252 211)  (252 211)  LC_1 Logic Functioning bit
 (38 3)  (254 211)  (254 211)  LC_1 Logic Functioning bit
 (51 3)  (267 211)  (267 211)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (17 6)  (233 214)  (233 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (28 6)  (244 214)  (244 214)  routing T_4_13.lc_trk_g2_2 <X> T_4_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (245 214)  (245 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (247 214)  (247 214)  routing T_4_13.lc_trk_g1_5 <X> T_4_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (248 214)  (248 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (250 214)  (250 214)  routing T_4_13.lc_trk_g1_5 <X> T_4_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (252 214)  (252 214)  LC_3 Logic Functioning bit
 (38 6)  (254 214)  (254 214)  LC_3 Logic Functioning bit
 (52 6)  (268 214)  (268 214)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (30 7)  (246 215)  (246 215)  routing T_4_13.lc_trk_g2_2 <X> T_4_13.wire_logic_cluster/lc_3/in_1
 (36 7)  (252 215)  (252 215)  LC_3 Logic Functioning bit
 (38 7)  (254 215)  (254 215)  LC_3 Logic Functioning bit
 (25 8)  (241 216)  (241 216)  routing T_4_13.sp4_h_r_34 <X> T_4_13.lc_trk_g2_2
 (17 9)  (233 217)  (233 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (238 217)  (238 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (239 217)  (239 217)  routing T_4_13.sp4_h_r_34 <X> T_4_13.lc_trk_g2_2
 (24 9)  (240 217)  (240 217)  routing T_4_13.sp4_h_r_34 <X> T_4_13.lc_trk_g2_2
 (4 10)  (220 218)  (220 218)  routing T_4_13.sp4_v_b_10 <X> T_4_13.sp4_v_t_43
 (6 10)  (222 218)  (222 218)  routing T_4_13.sp4_v_b_10 <X> T_4_13.sp4_v_t_43
 (14 10)  (230 218)  (230 218)  routing T_4_13.sp4_h_r_36 <X> T_4_13.lc_trk_g2_4
 (15 11)  (231 219)  (231 219)  routing T_4_13.sp4_h_r_36 <X> T_4_13.lc_trk_g2_4
 (16 11)  (232 219)  (232 219)  routing T_4_13.sp4_h_r_36 <X> T_4_13.lc_trk_g2_4
 (17 11)  (233 219)  (233 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (9 13)  (225 221)  (225 221)  routing T_4_13.sp4_v_t_39 <X> T_4_13.sp4_v_b_10
 (10 13)  (226 221)  (226 221)  routing T_4_13.sp4_v_t_39 <X> T_4_13.sp4_v_b_10
 (11 14)  (227 222)  (227 222)  routing T_4_13.sp4_v_b_3 <X> T_4_13.sp4_v_t_46
 (13 14)  (229 222)  (229 222)  routing T_4_13.sp4_v_b_3 <X> T_4_13.sp4_v_t_46


LogicTile_5_13

 (16 1)  (286 209)  (286 209)  routing T_5_13.sp12_h_r_8 <X> T_5_13.lc_trk_g0_0
 (17 1)  (287 209)  (287 209)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (22 2)  (292 210)  (292 210)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (11 6)  (281 214)  (281 214)  routing T_5_13.sp4_h_r_11 <X> T_5_13.sp4_v_t_40
 (13 6)  (283 214)  (283 214)  routing T_5_13.sp4_h_r_11 <X> T_5_13.sp4_v_t_40
 (14 6)  (284 214)  (284 214)  routing T_5_13.sp4_h_l_1 <X> T_5_13.lc_trk_g1_4
 (26 6)  (296 214)  (296 214)  routing T_5_13.lc_trk_g0_7 <X> T_5_13.wire_logic_cluster/lc_3/in_0
 (29 6)  (299 214)  (299 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (36 6)  (306 214)  (306 214)  LC_3 Logic Functioning bit
 (38 6)  (308 214)  (308 214)  LC_3 Logic Functioning bit
 (41 6)  (311 214)  (311 214)  LC_3 Logic Functioning bit
 (43 6)  (313 214)  (313 214)  LC_3 Logic Functioning bit
 (12 7)  (282 215)  (282 215)  routing T_5_13.sp4_h_r_11 <X> T_5_13.sp4_v_t_40
 (15 7)  (285 215)  (285 215)  routing T_5_13.sp4_h_l_1 <X> T_5_13.lc_trk_g1_4
 (16 7)  (286 215)  (286 215)  routing T_5_13.sp4_h_l_1 <X> T_5_13.lc_trk_g1_4
 (17 7)  (287 215)  (287 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (26 7)  (296 215)  (296 215)  routing T_5_13.lc_trk_g0_7 <X> T_5_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (299 215)  (299 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (36 7)  (306 215)  (306 215)  LC_3 Logic Functioning bit
 (37 7)  (307 215)  (307 215)  LC_3 Logic Functioning bit
 (38 7)  (308 215)  (308 215)  LC_3 Logic Functioning bit
 (39 7)  (309 215)  (309 215)  LC_3 Logic Functioning bit
 (40 7)  (310 215)  (310 215)  LC_3 Logic Functioning bit
 (41 7)  (311 215)  (311 215)  LC_3 Logic Functioning bit
 (42 7)  (312 215)  (312 215)  LC_3 Logic Functioning bit
 (43 7)  (313 215)  (313 215)  LC_3 Logic Functioning bit
 (3 8)  (273 216)  (273 216)  routing T_5_13.sp12_v_t_22 <X> T_5_13.sp12_v_b_1
 (29 8)  (299 216)  (299 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (300 216)  (300 216)  routing T_5_13.lc_trk_g0_7 <X> T_5_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (301 216)  (301 216)  routing T_5_13.lc_trk_g1_4 <X> T_5_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (302 216)  (302 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (304 216)  (304 216)  routing T_5_13.lc_trk_g1_4 <X> T_5_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (306 216)  (306 216)  LC_4 Logic Functioning bit
 (37 8)  (307 216)  (307 216)  LC_4 Logic Functioning bit
 (38 8)  (308 216)  (308 216)  LC_4 Logic Functioning bit
 (39 8)  (309 216)  (309 216)  LC_4 Logic Functioning bit
 (41 8)  (311 216)  (311 216)  LC_4 Logic Functioning bit
 (43 8)  (313 216)  (313 216)  LC_4 Logic Functioning bit
 (51 8)  (321 216)  (321 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (30 9)  (300 217)  (300 217)  routing T_5_13.lc_trk_g0_7 <X> T_5_13.wire_logic_cluster/lc_4/in_1
 (36 9)  (306 217)  (306 217)  LC_4 Logic Functioning bit
 (37 9)  (307 217)  (307 217)  LC_4 Logic Functioning bit
 (38 9)  (308 217)  (308 217)  LC_4 Logic Functioning bit
 (39 9)  (309 217)  (309 217)  LC_4 Logic Functioning bit
 (41 9)  (311 217)  (311 217)  LC_4 Logic Functioning bit
 (43 9)  (313 217)  (313 217)  LC_4 Logic Functioning bit
 (0 12)  (270 220)  (270 220)  routing T_5_13.glb_netwk_6 <X> T_5_13.glb2local_3
 (1 12)  (271 220)  (271 220)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_6 glb2local_3
 (1 13)  (271 221)  (271 221)  routing T_5_13.glb_netwk_6 <X> T_5_13.glb2local_3
 (10 13)  (280 221)  (280 221)  routing T_5_13.sp4_h_r_5 <X> T_5_13.sp4_v_b_10
 (12 13)  (282 221)  (282 221)  routing T_5_13.sp4_h_r_11 <X> T_5_13.sp4_v_b_11
 (4 14)  (274 222)  (274 222)  routing T_5_13.sp4_h_r_9 <X> T_5_13.sp4_v_t_44
 (11 14)  (281 222)  (281 222)  routing T_5_13.sp4_v_b_8 <X> T_5_13.sp4_v_t_46
 (5 15)  (275 223)  (275 223)  routing T_5_13.sp4_h_r_9 <X> T_5_13.sp4_v_t_44
 (12 15)  (282 223)  (282 223)  routing T_5_13.sp4_v_b_8 <X> T_5_13.sp4_v_t_46


RAM_Tile_6_13

 (10 13)  (334 221)  (334 221)  routing T_6_13.sp4_h_r_5 <X> T_6_13.sp4_v_b_10
 (11 14)  (335 222)  (335 222)  routing T_6_13.sp4_h_r_5 <X> T_6_13.sp4_v_t_46
 (13 14)  (337 222)  (337 222)  routing T_6_13.sp4_h_r_5 <X> T_6_13.sp4_v_t_46
 (12 15)  (336 223)  (336 223)  routing T_6_13.sp4_h_r_5 <X> T_6_13.sp4_v_t_46


LogicTile_7_13

 (11 2)  (377 210)  (377 210)  routing T_7_13.sp4_h_r_8 <X> T_7_13.sp4_v_t_39
 (13 2)  (379 210)  (379 210)  routing T_7_13.sp4_h_r_8 <X> T_7_13.sp4_v_t_39
 (17 2)  (383 210)  (383 210)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (22 2)  (388 210)  (388 210)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (390 210)  (390 210)  routing T_7_13.top_op_7 <X> T_7_13.lc_trk_g0_7
 (12 3)  (378 211)  (378 211)  routing T_7_13.sp4_h_r_8 <X> T_7_13.sp4_v_t_39
 (21 3)  (387 211)  (387 211)  routing T_7_13.top_op_7 <X> T_7_13.lc_trk_g0_7
 (4 4)  (370 212)  (370 212)  routing T_7_13.sp4_v_t_38 <X> T_7_13.sp4_v_b_3
 (26 4)  (392 212)  (392 212)  routing T_7_13.lc_trk_g1_5 <X> T_7_13.wire_logic_cluster/lc_2/in_0
 (31 4)  (397 212)  (397 212)  routing T_7_13.lc_trk_g2_5 <X> T_7_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (398 212)  (398 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (399 212)  (399 212)  routing T_7_13.lc_trk_g2_5 <X> T_7_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (402 212)  (402 212)  LC_2 Logic Functioning bit
 (38 4)  (404 212)  (404 212)  LC_2 Logic Functioning bit
 (47 4)  (413 212)  (413 212)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (27 5)  (393 213)  (393 213)  routing T_7_13.lc_trk_g1_5 <X> T_7_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (395 213)  (395 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (37 5)  (403 213)  (403 213)  LC_2 Logic Functioning bit
 (39 5)  (405 213)  (405 213)  LC_2 Logic Functioning bit
 (15 6)  (381 214)  (381 214)  routing T_7_13.bot_op_5 <X> T_7_13.lc_trk_g1_5
 (17 6)  (383 214)  (383 214)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (0 8)  (366 216)  (366 216)  routing T_7_13.glb_netwk_6 <X> T_7_13.glb2local_1
 (1 8)  (367 216)  (367 216)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (29 8)  (395 216)  (395 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (396 216)  (396 216)  routing T_7_13.lc_trk_g0_7 <X> T_7_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (397 216)  (397 216)  routing T_7_13.lc_trk_g0_5 <X> T_7_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (398 216)  (398 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (402 216)  (402 216)  LC_4 Logic Functioning bit
 (37 8)  (403 216)  (403 216)  LC_4 Logic Functioning bit
 (38 8)  (404 216)  (404 216)  LC_4 Logic Functioning bit
 (39 8)  (405 216)  (405 216)  LC_4 Logic Functioning bit
 (41 8)  (407 216)  (407 216)  LC_4 Logic Functioning bit
 (43 8)  (409 216)  (409 216)  LC_4 Logic Functioning bit
 (1 9)  (367 217)  (367 217)  routing T_7_13.glb_netwk_6 <X> T_7_13.glb2local_1
 (30 9)  (396 217)  (396 217)  routing T_7_13.lc_trk_g0_7 <X> T_7_13.wire_logic_cluster/lc_4/in_1
 (36 9)  (402 217)  (402 217)  LC_4 Logic Functioning bit
 (37 9)  (403 217)  (403 217)  LC_4 Logic Functioning bit
 (38 9)  (404 217)  (404 217)  LC_4 Logic Functioning bit
 (39 9)  (405 217)  (405 217)  LC_4 Logic Functioning bit
 (41 9)  (407 217)  (407 217)  LC_4 Logic Functioning bit
 (43 9)  (409 217)  (409 217)  LC_4 Logic Functioning bit
 (46 9)  (412 217)  (412 217)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (53 9)  (419 217)  (419 217)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 10)  (381 218)  (381 218)  routing T_7_13.tnr_op_5 <X> T_7_13.lc_trk_g2_5
 (17 10)  (383 218)  (383 218)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5


LogicTile_8_13

 (29 0)  (449 208)  (449 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (450 208)  (450 208)  routing T_8_13.lc_trk_g0_7 <X> T_8_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (451 208)  (451 208)  routing T_8_13.lc_trk_g0_5 <X> T_8_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (452 208)  (452 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (456 208)  (456 208)  LC_0 Logic Functioning bit
 (38 0)  (458 208)  (458 208)  LC_0 Logic Functioning bit
 (30 1)  (450 209)  (450 209)  routing T_8_13.lc_trk_g0_7 <X> T_8_13.wire_logic_cluster/lc_0/in_1
 (36 1)  (456 209)  (456 209)  LC_0 Logic Functioning bit
 (38 1)  (458 209)  (458 209)  LC_0 Logic Functioning bit
 (47 1)  (467 209)  (467 209)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (9 2)  (429 210)  (429 210)  routing T_8_13.sp4_v_b_1 <X> T_8_13.sp4_h_l_36
 (15 2)  (435 210)  (435 210)  routing T_8_13.top_op_5 <X> T_8_13.lc_trk_g0_5
 (17 2)  (437 210)  (437 210)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (19 2)  (439 210)  (439 210)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (22 2)  (442 210)  (442 210)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (444 210)  (444 210)  routing T_8_13.bot_op_7 <X> T_8_13.lc_trk_g0_7
 (27 2)  (447 210)  (447 210)  routing T_8_13.lc_trk_g1_7 <X> T_8_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 210)  (449 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (450 210)  (450 210)  routing T_8_13.lc_trk_g1_7 <X> T_8_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (451 210)  (451 210)  routing T_8_13.lc_trk_g2_6 <X> T_8_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (452 210)  (452 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (453 210)  (453 210)  routing T_8_13.lc_trk_g2_6 <X> T_8_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (456 210)  (456 210)  LC_1 Logic Functioning bit
 (37 2)  (457 210)  (457 210)  LC_1 Logic Functioning bit
 (38 2)  (458 210)  (458 210)  LC_1 Logic Functioning bit
 (39 2)  (459 210)  (459 210)  LC_1 Logic Functioning bit
 (41 2)  (461 210)  (461 210)  LC_1 Logic Functioning bit
 (43 2)  (463 210)  (463 210)  LC_1 Logic Functioning bit
 (18 3)  (438 211)  (438 211)  routing T_8_13.top_op_5 <X> T_8_13.lc_trk_g0_5
 (30 3)  (450 211)  (450 211)  routing T_8_13.lc_trk_g1_7 <X> T_8_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (451 211)  (451 211)  routing T_8_13.lc_trk_g2_6 <X> T_8_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (456 211)  (456 211)  LC_1 Logic Functioning bit
 (37 3)  (457 211)  (457 211)  LC_1 Logic Functioning bit
 (38 3)  (458 211)  (458 211)  LC_1 Logic Functioning bit
 (39 3)  (459 211)  (459 211)  LC_1 Logic Functioning bit
 (41 3)  (461 211)  (461 211)  LC_1 Logic Functioning bit
 (43 3)  (463 211)  (463 211)  LC_1 Logic Functioning bit
 (51 3)  (471 211)  (471 211)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (473 211)  (473 211)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (12 4)  (432 212)  (432 212)  routing T_8_13.sp4_v_b_5 <X> T_8_13.sp4_h_r_5
 (11 5)  (431 213)  (431 213)  routing T_8_13.sp4_v_b_5 <X> T_8_13.sp4_h_r_5
 (21 6)  (441 214)  (441 214)  routing T_8_13.sp4_h_l_2 <X> T_8_13.lc_trk_g1_7
 (22 6)  (442 214)  (442 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (443 214)  (443 214)  routing T_8_13.sp4_h_l_2 <X> T_8_13.lc_trk_g1_7
 (24 6)  (444 214)  (444 214)  routing T_8_13.sp4_h_l_2 <X> T_8_13.lc_trk_g1_7
 (9 8)  (429 216)  (429 216)  routing T_8_13.sp4_v_t_42 <X> T_8_13.sp4_h_r_7
 (9 9)  (429 217)  (429 217)  routing T_8_13.sp4_v_t_42 <X> T_8_13.sp4_v_b_7
 (25 10)  (445 218)  (445 218)  routing T_8_13.sp4_v_b_38 <X> T_8_13.lc_trk_g2_6
 (22 11)  (442 219)  (442 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (443 219)  (443 219)  routing T_8_13.sp4_v_b_38 <X> T_8_13.lc_trk_g2_6
 (25 11)  (445 219)  (445 219)  routing T_8_13.sp4_v_b_38 <X> T_8_13.lc_trk_g2_6


LogicTile_9_13

 (15 0)  (489 208)  (489 208)  routing T_9_13.bot_op_1 <X> T_9_13.lc_trk_g0_1
 (17 0)  (491 208)  (491 208)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (0 2)  (474 210)  (474 210)  routing T_9_13.glb_netwk_7 <X> T_9_13.wire_logic_cluster/lc_7/clk
 (1 2)  (475 210)  (475 210)  routing T_9_13.glb_netwk_7 <X> T_9_13.wire_logic_cluster/lc_7/clk
 (2 2)  (476 210)  (476 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (491 210)  (491 210)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (22 2)  (496 210)  (496 210)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (498 210)  (498 210)  routing T_9_13.top_op_7 <X> T_9_13.lc_trk_g0_7
 (0 3)  (474 211)  (474 211)  routing T_9_13.glb_netwk_7 <X> T_9_13.wire_logic_cluster/lc_7/clk
 (21 3)  (495 211)  (495 211)  routing T_9_13.top_op_7 <X> T_9_13.lc_trk_g0_7
 (21 4)  (495 212)  (495 212)  routing T_9_13.wire_logic_cluster/lc_3/out <X> T_9_13.lc_trk_g1_3
 (22 4)  (496 212)  (496 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (503 212)  (503 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (504 212)  (504 212)  routing T_9_13.lc_trk_g0_7 <X> T_9_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (505 212)  (505 212)  routing T_9_13.lc_trk_g0_5 <X> T_9_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (506 212)  (506 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (40 4)  (514 212)  (514 212)  LC_2 Logic Functioning bit
 (41 4)  (515 212)  (515 212)  LC_2 Logic Functioning bit
 (42 4)  (516 212)  (516 212)  LC_2 Logic Functioning bit
 (43 4)  (517 212)  (517 212)  LC_2 Logic Functioning bit
 (26 5)  (500 213)  (500 213)  routing T_9_13.lc_trk_g1_3 <X> T_9_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (501 213)  (501 213)  routing T_9_13.lc_trk_g1_3 <X> T_9_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (503 213)  (503 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (504 213)  (504 213)  routing T_9_13.lc_trk_g0_7 <X> T_9_13.wire_logic_cluster/lc_2/in_1
 (41 5)  (515 213)  (515 213)  LC_2 Logic Functioning bit
 (43 5)  (517 213)  (517 213)  LC_2 Logic Functioning bit
 (12 6)  (486 214)  (486 214)  routing T_9_13.sp4_v_t_40 <X> T_9_13.sp4_h_l_40
 (17 6)  (491 214)  (491 214)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (492 214)  (492 214)  routing T_9_13.bnr_op_5 <X> T_9_13.lc_trk_g1_5
 (21 6)  (495 214)  (495 214)  routing T_9_13.bnr_op_7 <X> T_9_13.lc_trk_g1_7
 (22 6)  (496 214)  (496 214)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (27 6)  (501 214)  (501 214)  routing T_9_13.lc_trk_g1_5 <X> T_9_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (503 214)  (503 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (504 214)  (504 214)  routing T_9_13.lc_trk_g1_5 <X> T_9_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (505 214)  (505 214)  routing T_9_13.lc_trk_g3_7 <X> T_9_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (506 214)  (506 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (507 214)  (507 214)  routing T_9_13.lc_trk_g3_7 <X> T_9_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (508 214)  (508 214)  routing T_9_13.lc_trk_g3_7 <X> T_9_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (510 214)  (510 214)  LC_3 Logic Functioning bit
 (38 6)  (512 214)  (512 214)  LC_3 Logic Functioning bit
 (39 6)  (513 214)  (513 214)  LC_3 Logic Functioning bit
 (40 6)  (514 214)  (514 214)  LC_3 Logic Functioning bit
 (41 6)  (515 214)  (515 214)  LC_3 Logic Functioning bit
 (45 6)  (519 214)  (519 214)  LC_3 Logic Functioning bit
 (50 6)  (524 214)  (524 214)  Cascade bit: LH_LC03_inmux02_5

 (11 7)  (485 215)  (485 215)  routing T_9_13.sp4_v_t_40 <X> T_9_13.sp4_h_l_40
 (18 7)  (492 215)  (492 215)  routing T_9_13.bnr_op_5 <X> T_9_13.lc_trk_g1_5
 (21 7)  (495 215)  (495 215)  routing T_9_13.bnr_op_7 <X> T_9_13.lc_trk_g1_7
 (29 7)  (503 215)  (503 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (505 215)  (505 215)  routing T_9_13.lc_trk_g3_7 <X> T_9_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (510 215)  (510 215)  LC_3 Logic Functioning bit
 (37 7)  (511 215)  (511 215)  LC_3 Logic Functioning bit
 (38 7)  (512 215)  (512 215)  LC_3 Logic Functioning bit
 (39 7)  (513 215)  (513 215)  LC_3 Logic Functioning bit
 (40 7)  (514 215)  (514 215)  LC_3 Logic Functioning bit
 (41 7)  (515 215)  (515 215)  LC_3 Logic Functioning bit
 (0 8)  (474 216)  (474 216)  routing T_9_13.glb_netwk_6 <X> T_9_13.glb2local_1
 (1 8)  (475 216)  (475 216)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (1 9)  (475 217)  (475 217)  routing T_9_13.glb_netwk_6 <X> T_9_13.glb2local_1
 (15 10)  (489 218)  (489 218)  routing T_9_13.rgt_op_5 <X> T_9_13.lc_trk_g2_5
 (17 10)  (491 218)  (491 218)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (492 218)  (492 218)  routing T_9_13.rgt_op_5 <X> T_9_13.lc_trk_g2_5
 (22 10)  (496 218)  (496 218)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (498 218)  (498 218)  routing T_9_13.tnr_op_7 <X> T_9_13.lc_trk_g2_7
 (8 11)  (482 219)  (482 219)  routing T_9_13.sp4_h_r_7 <X> T_9_13.sp4_v_t_42
 (9 11)  (483 219)  (483 219)  routing T_9_13.sp4_h_r_7 <X> T_9_13.sp4_v_t_42
 (4 14)  (478 222)  (478 222)  routing T_9_13.sp4_v_b_9 <X> T_9_13.sp4_v_t_44
 (5 14)  (479 222)  (479 222)  routing T_9_13.sp4_v_b_9 <X> T_9_13.sp4_h_l_44
 (12 14)  (486 222)  (486 222)  routing T_9_13.sp4_v_b_11 <X> T_9_13.sp4_h_l_46
 (22 14)  (496 222)  (496 222)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (498 222)  (498 222)  routing T_9_13.tnr_op_7 <X> T_9_13.lc_trk_g3_7
 (26 14)  (500 222)  (500 222)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (501 222)  (501 222)  routing T_9_13.lc_trk_g1_7 <X> T_9_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (503 222)  (503 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (504 222)  (504 222)  routing T_9_13.lc_trk_g1_7 <X> T_9_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (505 222)  (505 222)  routing T_9_13.lc_trk_g1_5 <X> T_9_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (506 222)  (506 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (508 222)  (508 222)  routing T_9_13.lc_trk_g1_5 <X> T_9_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (509 222)  (509 222)  routing T_9_13.lc_trk_g2_7 <X> T_9_13.input_2_7
 (36 14)  (510 222)  (510 222)  LC_7 Logic Functioning bit
 (37 14)  (511 222)  (511 222)  LC_7 Logic Functioning bit
 (43 14)  (517 222)  (517 222)  LC_7 Logic Functioning bit
 (51 14)  (525 222)  (525 222)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (28 15)  (502 223)  (502 223)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (503 223)  (503 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (504 223)  (504 223)  routing T_9_13.lc_trk_g1_7 <X> T_9_13.wire_logic_cluster/lc_7/in_1
 (32 15)  (506 223)  (506 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (507 223)  (507 223)  routing T_9_13.lc_trk_g2_7 <X> T_9_13.input_2_7
 (35 15)  (509 223)  (509 223)  routing T_9_13.lc_trk_g2_7 <X> T_9_13.input_2_7
 (36 15)  (510 223)  (510 223)  LC_7 Logic Functioning bit
 (37 15)  (511 223)  (511 223)  LC_7 Logic Functioning bit


LogicTile_10_13

 (11 0)  (539 208)  (539 208)  routing T_10_13.sp4_h_l_45 <X> T_10_13.sp4_v_b_2
 (13 0)  (541 208)  (541 208)  routing T_10_13.sp4_h_l_45 <X> T_10_13.sp4_v_b_2
 (12 1)  (540 209)  (540 209)  routing T_10_13.sp4_h_l_45 <X> T_10_13.sp4_v_b_2
 (0 2)  (528 210)  (528 210)  routing T_10_13.glb_netwk_7 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (1 2)  (529 210)  (529 210)  routing T_10_13.glb_netwk_7 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (2 2)  (530 210)  (530 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (550 210)  (550 210)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (552 210)  (552 210)  routing T_10_13.top_op_7 <X> T_10_13.lc_trk_g0_7
 (26 2)  (554 210)  (554 210)  routing T_10_13.lc_trk_g0_7 <X> T_10_13.wire_logic_cluster/lc_1/in_0
 (28 2)  (556 210)  (556 210)  routing T_10_13.lc_trk_g2_4 <X> T_10_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (557 210)  (557 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (558 210)  (558 210)  routing T_10_13.lc_trk_g2_4 <X> T_10_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (560 210)  (560 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (561 210)  (561 210)  routing T_10_13.lc_trk_g3_1 <X> T_10_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (562 210)  (562 210)  routing T_10_13.lc_trk_g3_1 <X> T_10_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (564 210)  (564 210)  LC_1 Logic Functioning bit
 (37 2)  (565 210)  (565 210)  LC_1 Logic Functioning bit
 (38 2)  (566 210)  (566 210)  LC_1 Logic Functioning bit
 (39 2)  (567 210)  (567 210)  LC_1 Logic Functioning bit
 (41 2)  (569 210)  (569 210)  LC_1 Logic Functioning bit
 (43 2)  (571 210)  (571 210)  LC_1 Logic Functioning bit
 (46 2)  (574 210)  (574 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (528 211)  (528 211)  routing T_10_13.glb_netwk_7 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (14 3)  (542 211)  (542 211)  routing T_10_13.sp4_h_r_4 <X> T_10_13.lc_trk_g0_4
 (15 3)  (543 211)  (543 211)  routing T_10_13.sp4_h_r_4 <X> T_10_13.lc_trk_g0_4
 (16 3)  (544 211)  (544 211)  routing T_10_13.sp4_h_r_4 <X> T_10_13.lc_trk_g0_4
 (17 3)  (545 211)  (545 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (21 3)  (549 211)  (549 211)  routing T_10_13.top_op_7 <X> T_10_13.lc_trk_g0_7
 (22 3)  (550 211)  (550 211)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (26 3)  (554 211)  (554 211)  routing T_10_13.lc_trk_g0_7 <X> T_10_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (557 211)  (557 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (560 211)  (560 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (561 211)  (561 211)  routing T_10_13.lc_trk_g2_1 <X> T_10_13.input_2_1
 (37 3)  (565 211)  (565 211)  LC_1 Logic Functioning bit
 (38 3)  (566 211)  (566 211)  LC_1 Logic Functioning bit
 (39 3)  (567 211)  (567 211)  LC_1 Logic Functioning bit
 (40 3)  (568 211)  (568 211)  LC_1 Logic Functioning bit
 (42 3)  (570 211)  (570 211)  LC_1 Logic Functioning bit
 (53 3)  (581 211)  (581 211)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (17 4)  (545 212)  (545 212)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (546 212)  (546 212)  routing T_10_13.bnr_op_1 <X> T_10_13.lc_trk_g1_1
 (26 4)  (554 212)  (554 212)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.wire_logic_cluster/lc_2/in_0
 (28 4)  (556 212)  (556 212)  routing T_10_13.lc_trk_g2_3 <X> T_10_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (557 212)  (557 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (559 212)  (559 212)  routing T_10_13.lc_trk_g2_5 <X> T_10_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (560 212)  (560 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (561 212)  (561 212)  routing T_10_13.lc_trk_g2_5 <X> T_10_13.wire_logic_cluster/lc_2/in_3
 (37 4)  (565 212)  (565 212)  LC_2 Logic Functioning bit
 (39 4)  (567 212)  (567 212)  LC_2 Logic Functioning bit
 (18 5)  (546 213)  (546 213)  routing T_10_13.bnr_op_1 <X> T_10_13.lc_trk_g1_1
 (26 5)  (554 213)  (554 213)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (555 213)  (555 213)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (556 213)  (556 213)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (557 213)  (557 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (558 213)  (558 213)  routing T_10_13.lc_trk_g2_3 <X> T_10_13.wire_logic_cluster/lc_2/in_1
 (36 5)  (564 213)  (564 213)  LC_2 Logic Functioning bit
 (37 5)  (565 213)  (565 213)  LC_2 Logic Functioning bit
 (38 5)  (566 213)  (566 213)  LC_2 Logic Functioning bit
 (39 5)  (567 213)  (567 213)  LC_2 Logic Functioning bit
 (51 5)  (579 213)  (579 213)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (12 6)  (540 214)  (540 214)  routing T_10_13.sp4_v_t_46 <X> T_10_13.sp4_h_l_40
 (15 6)  (543 214)  (543 214)  routing T_10_13.bot_op_5 <X> T_10_13.lc_trk_g1_5
 (17 6)  (545 214)  (545 214)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (26 6)  (554 214)  (554 214)  routing T_10_13.lc_trk_g2_5 <X> T_10_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (555 214)  (555 214)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (556 214)  (556 214)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (557 214)  (557 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (558 214)  (558 214)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (559 214)  (559 214)  routing T_10_13.lc_trk_g0_6 <X> T_10_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (560 214)  (560 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (40 6)  (568 214)  (568 214)  LC_3 Logic Functioning bit
 (41 6)  (569 214)  (569 214)  LC_3 Logic Functioning bit
 (42 6)  (570 214)  (570 214)  LC_3 Logic Functioning bit
 (11 7)  (539 215)  (539 215)  routing T_10_13.sp4_v_t_46 <X> T_10_13.sp4_h_l_40
 (13 7)  (541 215)  (541 215)  routing T_10_13.sp4_v_t_46 <X> T_10_13.sp4_h_l_40
 (28 7)  (556 215)  (556 215)  routing T_10_13.lc_trk_g2_5 <X> T_10_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (557 215)  (557 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (558 215)  (558 215)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (559 215)  (559 215)  routing T_10_13.lc_trk_g0_6 <X> T_10_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (560 215)  (560 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (561 215)  (561 215)  routing T_10_13.lc_trk_g2_3 <X> T_10_13.input_2_3
 (35 7)  (563 215)  (563 215)  routing T_10_13.lc_trk_g2_3 <X> T_10_13.input_2_3
 (40 7)  (568 215)  (568 215)  LC_3 Logic Functioning bit
 (41 7)  (569 215)  (569 215)  LC_3 Logic Functioning bit
 (42 7)  (570 215)  (570 215)  LC_3 Logic Functioning bit
 (43 7)  (571 215)  (571 215)  LC_3 Logic Functioning bit
 (17 8)  (545 216)  (545 216)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (546 216)  (546 216)  routing T_10_13.bnl_op_1 <X> T_10_13.lc_trk_g2_1
 (22 8)  (550 216)  (550 216)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (552 216)  (552 216)  routing T_10_13.tnr_op_3 <X> T_10_13.lc_trk_g2_3
 (26 8)  (554 216)  (554 216)  routing T_10_13.lc_trk_g1_5 <X> T_10_13.wire_logic_cluster/lc_4/in_0
 (29 8)  (557 216)  (557 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (558 216)  (558 216)  routing T_10_13.lc_trk_g0_7 <X> T_10_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (560 216)  (560 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (561 216)  (561 216)  routing T_10_13.lc_trk_g2_1 <X> T_10_13.wire_logic_cluster/lc_4/in_3
 (14 9)  (542 217)  (542 217)  routing T_10_13.sp12_v_b_16 <X> T_10_13.lc_trk_g2_0
 (16 9)  (544 217)  (544 217)  routing T_10_13.sp12_v_b_16 <X> T_10_13.lc_trk_g2_0
 (17 9)  (545 217)  (545 217)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (18 9)  (546 217)  (546 217)  routing T_10_13.bnl_op_1 <X> T_10_13.lc_trk_g2_1
 (22 9)  (550 217)  (550 217)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (552 217)  (552 217)  routing T_10_13.tnl_op_2 <X> T_10_13.lc_trk_g2_2
 (25 9)  (553 217)  (553 217)  routing T_10_13.tnl_op_2 <X> T_10_13.lc_trk_g2_2
 (27 9)  (555 217)  (555 217)  routing T_10_13.lc_trk_g1_5 <X> T_10_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (557 217)  (557 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (558 217)  (558 217)  routing T_10_13.lc_trk_g0_7 <X> T_10_13.wire_logic_cluster/lc_4/in_1
 (32 9)  (560 217)  (560 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (561 217)  (561 217)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.input_2_4
 (34 9)  (562 217)  (562 217)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.input_2_4
 (35 9)  (563 217)  (563 217)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.input_2_4
 (41 9)  (569 217)  (569 217)  LC_4 Logic Functioning bit
 (0 10)  (528 218)  (528 218)  routing T_10_13.glb_netwk_6 <X> T_10_13.glb2local_2
 (1 10)  (529 218)  (529 218)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_6 glb2local_2
 (15 10)  (543 218)  (543 218)  routing T_10_13.sp4_h_l_16 <X> T_10_13.lc_trk_g2_5
 (16 10)  (544 218)  (544 218)  routing T_10_13.sp4_h_l_16 <X> T_10_13.lc_trk_g2_5
 (17 10)  (545 218)  (545 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (26 10)  (554 218)  (554 218)  routing T_10_13.lc_trk_g3_4 <X> T_10_13.wire_logic_cluster/lc_5/in_0
 (28 10)  (556 218)  (556 218)  routing T_10_13.lc_trk_g2_2 <X> T_10_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (557 218)  (557 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (560 218)  (560 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (561 218)  (561 218)  routing T_10_13.lc_trk_g2_0 <X> T_10_13.wire_logic_cluster/lc_5/in_3
 (37 10)  (565 218)  (565 218)  LC_5 Logic Functioning bit
 (45 10)  (573 218)  (573 218)  LC_5 Logic Functioning bit
 (50 10)  (578 218)  (578 218)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (579 218)  (579 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (1 11)  (529 219)  (529 219)  routing T_10_13.glb_netwk_6 <X> T_10_13.glb2local_2
 (12 11)  (540 219)  (540 219)  routing T_10_13.sp4_h_l_45 <X> T_10_13.sp4_v_t_45
 (16 11)  (544 219)  (544 219)  routing T_10_13.sp12_v_b_12 <X> T_10_13.lc_trk_g2_4
 (17 11)  (545 219)  (545 219)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (18 11)  (546 219)  (546 219)  routing T_10_13.sp4_h_l_16 <X> T_10_13.lc_trk_g2_5
 (27 11)  (555 219)  (555 219)  routing T_10_13.lc_trk_g3_4 <X> T_10_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (556 219)  (556 219)  routing T_10_13.lc_trk_g3_4 <X> T_10_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (557 219)  (557 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (558 219)  (558 219)  routing T_10_13.lc_trk_g2_2 <X> T_10_13.wire_logic_cluster/lc_5/in_1
 (36 11)  (564 219)  (564 219)  LC_5 Logic Functioning bit
 (38 11)  (566 219)  (566 219)  LC_5 Logic Functioning bit
 (48 11)  (576 219)  (576 219)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (4 12)  (532 220)  (532 220)  routing T_10_13.sp4_v_t_36 <X> T_10_13.sp4_v_b_9
 (6 12)  (534 220)  (534 220)  routing T_10_13.sp4_v_t_36 <X> T_10_13.sp4_v_b_9
 (14 12)  (542 220)  (542 220)  routing T_10_13.bnl_op_0 <X> T_10_13.lc_trk_g3_0
 (15 12)  (543 220)  (543 220)  routing T_10_13.sp4_v_t_28 <X> T_10_13.lc_trk_g3_1
 (16 12)  (544 220)  (544 220)  routing T_10_13.sp4_v_t_28 <X> T_10_13.lc_trk_g3_1
 (17 12)  (545 220)  (545 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (549 220)  (549 220)  routing T_10_13.sp4_h_r_35 <X> T_10_13.lc_trk_g3_3
 (22 12)  (550 220)  (550 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (551 220)  (551 220)  routing T_10_13.sp4_h_r_35 <X> T_10_13.lc_trk_g3_3
 (24 12)  (552 220)  (552 220)  routing T_10_13.sp4_h_r_35 <X> T_10_13.lc_trk_g3_3
 (26 12)  (554 220)  (554 220)  routing T_10_13.lc_trk_g0_4 <X> T_10_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (555 220)  (555 220)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (556 220)  (556 220)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (557 220)  (557 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (558 220)  (558 220)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (560 220)  (560 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (561 220)  (561 220)  routing T_10_13.lc_trk_g3_0 <X> T_10_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (562 220)  (562 220)  routing T_10_13.lc_trk_g3_0 <X> T_10_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (564 220)  (564 220)  LC_6 Logic Functioning bit
 (37 12)  (565 220)  (565 220)  LC_6 Logic Functioning bit
 (39 12)  (567 220)  (567 220)  LC_6 Logic Functioning bit
 (45 12)  (573 220)  (573 220)  LC_6 Logic Functioning bit
 (51 12)  (579 220)  (579 220)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (542 221)  (542 221)  routing T_10_13.bnl_op_0 <X> T_10_13.lc_trk_g3_0
 (17 13)  (545 221)  (545 221)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (29 13)  (557 221)  (557 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (558 221)  (558 221)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_6/in_1
 (32 13)  (560 221)  (560 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (562 221)  (562 221)  routing T_10_13.lc_trk_g1_1 <X> T_10_13.input_2_6
 (36 13)  (564 221)  (564 221)  LC_6 Logic Functioning bit
 (37 13)  (565 221)  (565 221)  LC_6 Logic Functioning bit
 (38 13)  (566 221)  (566 221)  LC_6 Logic Functioning bit
 (39 13)  (567 221)  (567 221)  LC_6 Logic Functioning bit
 (22 14)  (550 222)  (550 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (551 222)  (551 222)  routing T_10_13.sp4_h_r_31 <X> T_10_13.lc_trk_g3_7
 (24 14)  (552 222)  (552 222)  routing T_10_13.sp4_h_r_31 <X> T_10_13.lc_trk_g3_7
 (25 14)  (553 222)  (553 222)  routing T_10_13.sp4_h_r_38 <X> T_10_13.lc_trk_g3_6
 (14 15)  (542 223)  (542 223)  routing T_10_13.sp4_h_l_17 <X> T_10_13.lc_trk_g3_4
 (15 15)  (543 223)  (543 223)  routing T_10_13.sp4_h_l_17 <X> T_10_13.lc_trk_g3_4
 (16 15)  (544 223)  (544 223)  routing T_10_13.sp4_h_l_17 <X> T_10_13.lc_trk_g3_4
 (17 15)  (545 223)  (545 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (549 223)  (549 223)  routing T_10_13.sp4_h_r_31 <X> T_10_13.lc_trk_g3_7
 (22 15)  (550 223)  (550 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (551 223)  (551 223)  routing T_10_13.sp4_h_r_38 <X> T_10_13.lc_trk_g3_6
 (24 15)  (552 223)  (552 223)  routing T_10_13.sp4_h_r_38 <X> T_10_13.lc_trk_g3_6


LogicTile_11_13

 (12 2)  (594 210)  (594 210)  routing T_11_13.sp4_v_t_39 <X> T_11_13.sp4_h_l_39
 (26 2)  (608 210)  (608 210)  routing T_11_13.lc_trk_g2_7 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (609 210)  (609 210)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (610 210)  (610 210)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (611 210)  (611 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (614 210)  (614 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (615 210)  (615 210)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (616 210)  (616 210)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (40 2)  (622 210)  (622 210)  LC_1 Logic Functioning bit
 (42 2)  (624 210)  (624 210)  LC_1 Logic Functioning bit
 (11 3)  (593 211)  (593 211)  routing T_11_13.sp4_v_t_39 <X> T_11_13.sp4_h_l_39
 (26 3)  (608 211)  (608 211)  routing T_11_13.lc_trk_g2_7 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (610 211)  (610 211)  routing T_11_13.lc_trk_g2_7 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (611 211)  (611 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (613 211)  (613 211)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (51 3)  (633 211)  (633 211)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (5 6)  (587 214)  (587 214)  routing T_11_13.sp4_v_t_44 <X> T_11_13.sp4_h_l_38
 (4 7)  (586 215)  (586 215)  routing T_11_13.sp4_v_t_44 <X> T_11_13.sp4_h_l_38
 (6 7)  (588 215)  (588 215)  routing T_11_13.sp4_v_t_44 <X> T_11_13.sp4_h_l_38
 (6 10)  (588 218)  (588 218)  routing T_11_13.sp4_v_b_3 <X> T_11_13.sp4_v_t_43
 (22 10)  (604 218)  (604 218)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (605 218)  (605 218)  routing T_11_13.sp12_v_t_12 <X> T_11_13.lc_trk_g2_7
 (5 11)  (587 219)  (587 219)  routing T_11_13.sp4_v_b_3 <X> T_11_13.sp4_v_t_43
 (16 12)  (598 220)  (598 220)  routing T_11_13.sp12_v_t_14 <X> T_11_13.lc_trk_g3_1
 (17 12)  (599 220)  (599 220)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (22 12)  (604 220)  (604 220)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (605 220)  (605 220)  routing T_11_13.sp12_v_b_11 <X> T_11_13.lc_trk_g3_3
 (18 13)  (600 221)  (600 221)  routing T_11_13.sp12_v_t_14 <X> T_11_13.lc_trk_g3_1


LogicTile_12_13

 (28 0)  (664 208)  (664 208)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (665 208)  (665 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (666 208)  (666 208)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (35 0)  (671 208)  (671 208)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.input_2_0
 (44 0)  (680 208)  (680 208)  LC_0 Logic Functioning bit
 (15 1)  (651 209)  (651 209)  routing T_12_13.bot_op_0 <X> T_12_13.lc_trk_g0_0
 (17 1)  (653 209)  (653 209)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (30 1)  (666 209)  (666 209)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (668 209)  (668 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (669 209)  (669 209)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.input_2_0
 (34 1)  (670 209)  (670 209)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.input_2_0
 (0 2)  (636 210)  (636 210)  routing T_12_13.glb_netwk_7 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (1 2)  (637 210)  (637 210)  routing T_12_13.glb_netwk_7 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (2 2)  (638 210)  (638 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (29 2)  (665 210)  (665 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (668 210)  (668 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (672 210)  (672 210)  LC_1 Logic Functioning bit
 (37 2)  (673 210)  (673 210)  LC_1 Logic Functioning bit
 (38 2)  (674 210)  (674 210)  LC_1 Logic Functioning bit
 (39 2)  (675 210)  (675 210)  LC_1 Logic Functioning bit
 (44 2)  (680 210)  (680 210)  LC_1 Logic Functioning bit
 (0 3)  (636 211)  (636 211)  routing T_12_13.glb_netwk_7 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (40 3)  (676 211)  (676 211)  LC_1 Logic Functioning bit
 (41 3)  (677 211)  (677 211)  LC_1 Logic Functioning bit
 (42 3)  (678 211)  (678 211)  LC_1 Logic Functioning bit
 (43 3)  (679 211)  (679 211)  LC_1 Logic Functioning bit
 (21 4)  (657 212)  (657 212)  routing T_12_13.wire_logic_cluster/lc_3/out <X> T_12_13.lc_trk_g1_3
 (22 4)  (658 212)  (658 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (661 212)  (661 212)  routing T_12_13.wire_logic_cluster/lc_2/out <X> T_12_13.lc_trk_g1_2
 (27 4)  (663 212)  (663 212)  routing T_12_13.lc_trk_g1_2 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (665 212)  (665 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (668 212)  (668 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (672 212)  (672 212)  LC_2 Logic Functioning bit
 (37 4)  (673 212)  (673 212)  LC_2 Logic Functioning bit
 (38 4)  (674 212)  (674 212)  LC_2 Logic Functioning bit
 (39 4)  (675 212)  (675 212)  LC_2 Logic Functioning bit
 (44 4)  (680 212)  (680 212)  LC_2 Logic Functioning bit
 (45 4)  (681 212)  (681 212)  LC_2 Logic Functioning bit
 (22 5)  (658 213)  (658 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (666 213)  (666 213)  routing T_12_13.lc_trk_g1_2 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (40 5)  (676 213)  (676 213)  LC_2 Logic Functioning bit
 (41 5)  (677 213)  (677 213)  LC_2 Logic Functioning bit
 (42 5)  (678 213)  (678 213)  LC_2 Logic Functioning bit
 (43 5)  (679 213)  (679 213)  LC_2 Logic Functioning bit
 (10 6)  (646 214)  (646 214)  routing T_12_13.sp4_v_b_11 <X> T_12_13.sp4_h_l_41
 (17 6)  (653 214)  (653 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (654 214)  (654 214)  routing T_12_13.wire_logic_cluster/lc_5/out <X> T_12_13.lc_trk_g1_5
 (25 6)  (661 214)  (661 214)  routing T_12_13.wire_logic_cluster/lc_6/out <X> T_12_13.lc_trk_g1_6
 (27 6)  (663 214)  (663 214)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (665 214)  (665 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (668 214)  (668 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (672 214)  (672 214)  LC_3 Logic Functioning bit
 (37 6)  (673 214)  (673 214)  LC_3 Logic Functioning bit
 (38 6)  (674 214)  (674 214)  LC_3 Logic Functioning bit
 (39 6)  (675 214)  (675 214)  LC_3 Logic Functioning bit
 (44 6)  (680 214)  (680 214)  LC_3 Logic Functioning bit
 (45 6)  (681 214)  (681 214)  LC_3 Logic Functioning bit
 (22 7)  (658 215)  (658 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (666 215)  (666 215)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (40 7)  (676 215)  (676 215)  LC_3 Logic Functioning bit
 (41 7)  (677 215)  (677 215)  LC_3 Logic Functioning bit
 (42 7)  (678 215)  (678 215)  LC_3 Logic Functioning bit
 (43 7)  (679 215)  (679 215)  LC_3 Logic Functioning bit
 (27 8)  (663 216)  (663 216)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (664 216)  (664 216)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (665 216)  (665 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (666 216)  (666 216)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (668 216)  (668 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (672 216)  (672 216)  LC_4 Logic Functioning bit
 (37 8)  (673 216)  (673 216)  LC_4 Logic Functioning bit
 (38 8)  (674 216)  (674 216)  LC_4 Logic Functioning bit
 (39 8)  (675 216)  (675 216)  LC_4 Logic Functioning bit
 (44 8)  (680 216)  (680 216)  LC_4 Logic Functioning bit
 (45 8)  (681 216)  (681 216)  LC_4 Logic Functioning bit
 (46 8)  (682 216)  (682 216)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (40 9)  (676 217)  (676 217)  LC_4 Logic Functioning bit
 (41 9)  (677 217)  (677 217)  LC_4 Logic Functioning bit
 (42 9)  (678 217)  (678 217)  LC_4 Logic Functioning bit
 (43 9)  (679 217)  (679 217)  LC_4 Logic Functioning bit
 (21 10)  (657 218)  (657 218)  routing T_12_13.rgt_op_7 <X> T_12_13.lc_trk_g2_7
 (22 10)  (658 218)  (658 218)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (660 218)  (660 218)  routing T_12_13.rgt_op_7 <X> T_12_13.lc_trk_g2_7
 (27 10)  (663 218)  (663 218)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (665 218)  (665 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (666 218)  (666 218)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (668 218)  (668 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (672 218)  (672 218)  LC_5 Logic Functioning bit
 (37 10)  (673 218)  (673 218)  LC_5 Logic Functioning bit
 (38 10)  (674 218)  (674 218)  LC_5 Logic Functioning bit
 (39 10)  (675 218)  (675 218)  LC_5 Logic Functioning bit
 (44 10)  (680 218)  (680 218)  LC_5 Logic Functioning bit
 (45 10)  (681 218)  (681 218)  LC_5 Logic Functioning bit
 (40 11)  (676 219)  (676 219)  LC_5 Logic Functioning bit
 (41 11)  (677 219)  (677 219)  LC_5 Logic Functioning bit
 (42 11)  (678 219)  (678 219)  LC_5 Logic Functioning bit
 (43 11)  (679 219)  (679 219)  LC_5 Logic Functioning bit
 (27 12)  (663 220)  (663 220)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (665 220)  (665 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (666 220)  (666 220)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (668 220)  (668 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (672 220)  (672 220)  LC_6 Logic Functioning bit
 (37 12)  (673 220)  (673 220)  LC_6 Logic Functioning bit
 (38 12)  (674 220)  (674 220)  LC_6 Logic Functioning bit
 (39 12)  (675 220)  (675 220)  LC_6 Logic Functioning bit
 (44 12)  (680 220)  (680 220)  LC_6 Logic Functioning bit
 (45 12)  (681 220)  (681 220)  LC_6 Logic Functioning bit
 (30 13)  (666 221)  (666 221)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (40 13)  (676 221)  (676 221)  LC_6 Logic Functioning bit
 (41 13)  (677 221)  (677 221)  LC_6 Logic Functioning bit
 (42 13)  (678 221)  (678 221)  LC_6 Logic Functioning bit
 (43 13)  (679 221)  (679 221)  LC_6 Logic Functioning bit
 (12 14)  (648 222)  (648 222)  routing T_12_13.sp4_v_b_11 <X> T_12_13.sp4_h_l_46
 (14 14)  (650 222)  (650 222)  routing T_12_13.wire_logic_cluster/lc_4/out <X> T_12_13.lc_trk_g3_4
 (15 14)  (651 222)  (651 222)  routing T_12_13.rgt_op_5 <X> T_12_13.lc_trk_g3_5
 (17 14)  (653 222)  (653 222)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (654 222)  (654 222)  routing T_12_13.rgt_op_5 <X> T_12_13.lc_trk_g3_5
 (21 14)  (657 222)  (657 222)  routing T_12_13.wire_logic_cluster/lc_7/out <X> T_12_13.lc_trk_g3_7
 (22 14)  (658 222)  (658 222)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (663 222)  (663 222)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (664 222)  (664 222)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (665 222)  (665 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (666 222)  (666 222)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (668 222)  (668 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (672 222)  (672 222)  LC_7 Logic Functioning bit
 (37 14)  (673 222)  (673 222)  LC_7 Logic Functioning bit
 (38 14)  (674 222)  (674 222)  LC_7 Logic Functioning bit
 (39 14)  (675 222)  (675 222)  LC_7 Logic Functioning bit
 (44 14)  (680 222)  (680 222)  LC_7 Logic Functioning bit
 (45 14)  (681 222)  (681 222)  LC_7 Logic Functioning bit
 (17 15)  (653 223)  (653 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (666 223)  (666 223)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (40 15)  (676 223)  (676 223)  LC_7 Logic Functioning bit
 (41 15)  (677 223)  (677 223)  LC_7 Logic Functioning bit
 (42 15)  (678 223)  (678 223)  LC_7 Logic Functioning bit
 (43 15)  (679 223)  (679 223)  LC_7 Logic Functioning bit


LogicTile_13_13

 (21 0)  (715 208)  (715 208)  routing T_13_13.lft_op_3 <X> T_13_13.lc_trk_g0_3
 (22 0)  (716 208)  (716 208)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (718 208)  (718 208)  routing T_13_13.lft_op_3 <X> T_13_13.lc_trk_g0_3
 (26 0)  (720 208)  (720 208)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (721 208)  (721 208)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (723 208)  (723 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (724 208)  (724 208)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (726 208)  (726 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (727 208)  (727 208)  routing T_13_13.lc_trk_g3_0 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (728 208)  (728 208)  routing T_13_13.lc_trk_g3_0 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (729 208)  (729 208)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.input_2_0
 (36 0)  (730 208)  (730 208)  LC_0 Logic Functioning bit
 (26 1)  (720 209)  (720 209)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (721 209)  (721 209)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (723 209)  (723 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (724 209)  (724 209)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (726 209)  (726 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (727 209)  (727 209)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.input_2_0
 (34 1)  (728 209)  (728 209)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.input_2_0
 (0 2)  (694 210)  (694 210)  routing T_13_13.glb_netwk_7 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (1 2)  (695 210)  (695 210)  routing T_13_13.glb_netwk_7 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (2 2)  (696 210)  (696 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (708 210)  (708 210)  routing T_13_13.wire_logic_cluster/lc_4/out <X> T_13_13.lc_trk_g0_4
 (15 2)  (709 210)  (709 210)  routing T_13_13.top_op_5 <X> T_13_13.lc_trk_g0_5
 (17 2)  (711 210)  (711 210)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (0 3)  (694 211)  (694 211)  routing T_13_13.glb_netwk_7 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (17 3)  (711 211)  (711 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (712 211)  (712 211)  routing T_13_13.top_op_5 <X> T_13_13.lc_trk_g0_5
 (22 3)  (716 211)  (716 211)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (718 211)  (718 211)  routing T_13_13.top_op_6 <X> T_13_13.lc_trk_g0_6
 (25 3)  (719 211)  (719 211)  routing T_13_13.top_op_6 <X> T_13_13.lc_trk_g0_6
 (29 4)  (723 212)  (723 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (725 212)  (725 212)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (726 212)  (726 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (727 212)  (727 212)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (730 212)  (730 212)  LC_2 Logic Functioning bit
 (38 4)  (732 212)  (732 212)  LC_2 Logic Functioning bit
 (30 5)  (724 213)  (724 213)  routing T_13_13.lc_trk_g0_3 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (725 213)  (725 213)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (730 213)  (730 213)  LC_2 Logic Functioning bit
 (38 5)  (732 213)  (732 213)  LC_2 Logic Functioning bit
 (15 6)  (709 214)  (709 214)  routing T_13_13.top_op_5 <X> T_13_13.lc_trk_g1_5
 (17 6)  (711 214)  (711 214)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (715 214)  (715 214)  routing T_13_13.lft_op_7 <X> T_13_13.lc_trk_g1_7
 (22 6)  (716 214)  (716 214)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (718 214)  (718 214)  routing T_13_13.lft_op_7 <X> T_13_13.lc_trk_g1_7
 (25 6)  (719 214)  (719 214)  routing T_13_13.lft_op_6 <X> T_13_13.lc_trk_g1_6
 (27 6)  (721 214)  (721 214)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (722 214)  (722 214)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (723 214)  (723 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (724 214)  (724 214)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (726 214)  (726 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (727 214)  (727 214)  routing T_13_13.lc_trk_g2_0 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (37 6)  (731 214)  (731 214)  LC_3 Logic Functioning bit
 (50 6)  (744 214)  (744 214)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (712 215)  (712 215)  routing T_13_13.top_op_5 <X> T_13_13.lc_trk_g1_5
 (22 7)  (716 215)  (716 215)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (718 215)  (718 215)  routing T_13_13.lft_op_6 <X> T_13_13.lc_trk_g1_6
 (26 7)  (720 215)  (720 215)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (722 215)  (722 215)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (723 215)  (723 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (724 215)  (724 215)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (14 8)  (708 216)  (708 216)  routing T_13_13.wire_logic_cluster/lc_0/out <X> T_13_13.lc_trk_g2_0
 (22 8)  (716 216)  (716 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (717 216)  (717 216)  routing T_13_13.sp4_v_t_30 <X> T_13_13.lc_trk_g2_3
 (24 8)  (718 216)  (718 216)  routing T_13_13.sp4_v_t_30 <X> T_13_13.lc_trk_g2_3
 (25 8)  (719 216)  (719 216)  routing T_13_13.bnl_op_2 <X> T_13_13.lc_trk_g2_2
 (26 8)  (720 216)  (720 216)  routing T_13_13.lc_trk_g0_6 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (721 216)  (721 216)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (722 216)  (722 216)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (723 216)  (723 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (725 216)  (725 216)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (726 216)  (726 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (727 216)  (727 216)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (50 8)  (744 216)  (744 216)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (711 217)  (711 217)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (716 217)  (716 217)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (719 217)  (719 217)  routing T_13_13.bnl_op_2 <X> T_13_13.lc_trk_g2_2
 (26 9)  (720 217)  (720 217)  routing T_13_13.lc_trk_g0_6 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (723 217)  (723 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (724 217)  (724 217)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (37 9)  (731 217)  (731 217)  LC_4 Logic Functioning bit
 (17 10)  (711 218)  (711 218)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (712 218)  (712 218)  routing T_13_13.wire_logic_cluster/lc_5/out <X> T_13_13.lc_trk_g2_5
 (21 10)  (715 218)  (715 218)  routing T_13_13.wire_logic_cluster/lc_7/out <X> T_13_13.lc_trk_g2_7
 (22 10)  (716 218)  (716 218)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (720 218)  (720 218)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (28 10)  (722 218)  (722 218)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (723 218)  (723 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (725 218)  (725 218)  routing T_13_13.lc_trk_g1_5 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (726 218)  (726 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (728 218)  (728 218)  routing T_13_13.lc_trk_g1_5 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (730 218)  (730 218)  LC_5 Logic Functioning bit
 (37 10)  (731 218)  (731 218)  LC_5 Logic Functioning bit
 (39 10)  (733 218)  (733 218)  LC_5 Logic Functioning bit
 (40 10)  (734 218)  (734 218)  LC_5 Logic Functioning bit
 (42 10)  (736 218)  (736 218)  LC_5 Logic Functioning bit
 (45 10)  (739 218)  (739 218)  LC_5 Logic Functioning bit
 (50 10)  (744 218)  (744 218)  Cascade bit: LH_LC05_inmux02_5

 (28 11)  (722 219)  (722 219)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (723 219)  (723 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (724 219)  (724 219)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (36 11)  (730 219)  (730 219)  LC_5 Logic Functioning bit
 (38 11)  (732 219)  (732 219)  LC_5 Logic Functioning bit
 (41 11)  (735 219)  (735 219)  LC_5 Logic Functioning bit
 (43 11)  (737 219)  (737 219)  LC_5 Logic Functioning bit
 (25 12)  (719 220)  (719 220)  routing T_13_13.sp4_v_t_23 <X> T_13_13.lc_trk_g3_2
 (28 12)  (722 220)  (722 220)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (723 220)  (723 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (724 220)  (724 220)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (725 220)  (725 220)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (726 220)  (726 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (727 220)  (727 220)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (730 220)  (730 220)  LC_6 Logic Functioning bit
 (39 12)  (733 220)  (733 220)  LC_6 Logic Functioning bit
 (41 12)  (735 220)  (735 220)  LC_6 Logic Functioning bit
 (42 12)  (736 220)  (736 220)  LC_6 Logic Functioning bit
 (14 13)  (708 221)  (708 221)  routing T_13_13.tnl_op_0 <X> T_13_13.lc_trk_g3_0
 (15 13)  (709 221)  (709 221)  routing T_13_13.tnl_op_0 <X> T_13_13.lc_trk_g3_0
 (17 13)  (711 221)  (711 221)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (716 221)  (716 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (717 221)  (717 221)  routing T_13_13.sp4_v_t_23 <X> T_13_13.lc_trk_g3_2
 (25 13)  (719 221)  (719 221)  routing T_13_13.sp4_v_t_23 <X> T_13_13.lc_trk_g3_2
 (31 13)  (725 221)  (725 221)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (730 221)  (730 221)  LC_6 Logic Functioning bit
 (39 13)  (733 221)  (733 221)  LC_6 Logic Functioning bit
 (41 13)  (735 221)  (735 221)  LC_6 Logic Functioning bit
 (42 13)  (736 221)  (736 221)  LC_6 Logic Functioning bit
 (15 14)  (709 222)  (709 222)  routing T_13_13.sp4_h_l_24 <X> T_13_13.lc_trk_g3_5
 (16 14)  (710 222)  (710 222)  routing T_13_13.sp4_h_l_24 <X> T_13_13.lc_trk_g3_5
 (17 14)  (711 222)  (711 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (712 222)  (712 222)  routing T_13_13.sp4_h_l_24 <X> T_13_13.lc_trk_g3_5
 (22 14)  (716 222)  (716 222)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (718 222)  (718 222)  routing T_13_13.tnl_op_7 <X> T_13_13.lc_trk_g3_7
 (26 14)  (720 222)  (720 222)  routing T_13_13.lc_trk_g0_5 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (28 14)  (722 222)  (722 222)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (723 222)  (723 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (725 222)  (725 222)  routing T_13_13.lc_trk_g0_4 <X> T_13_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (726 222)  (726 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (730 222)  (730 222)  LC_7 Logic Functioning bit
 (37 14)  (731 222)  (731 222)  LC_7 Logic Functioning bit
 (38 14)  (732 222)  (732 222)  LC_7 Logic Functioning bit
 (42 14)  (736 222)  (736 222)  LC_7 Logic Functioning bit
 (43 14)  (737 222)  (737 222)  LC_7 Logic Functioning bit
 (45 14)  (739 222)  (739 222)  LC_7 Logic Functioning bit
 (50 14)  (744 222)  (744 222)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (715 223)  (715 223)  routing T_13_13.tnl_op_7 <X> T_13_13.lc_trk_g3_7
 (29 15)  (723 223)  (723 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (724 223)  (724 223)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (36 15)  (730 223)  (730 223)  LC_7 Logic Functioning bit
 (37 15)  (731 223)  (731 223)  LC_7 Logic Functioning bit
 (42 15)  (736 223)  (736 223)  LC_7 Logic Functioning bit
 (43 15)  (737 223)  (737 223)  LC_7 Logic Functioning bit


LogicTile_14_13

 (8 6)  (756 214)  (756 214)  routing T_14_13.sp4_v_t_41 <X> T_14_13.sp4_h_l_41
 (9 6)  (757 214)  (757 214)  routing T_14_13.sp4_v_t_41 <X> T_14_13.sp4_h_l_41


DSP_Tile_0_12

 (28 0)  (28 192)  (28 192)  routing T_0_12.lc_trk_g2_5 <X> T_0_12.wire_mult/lc_0/in_1
 (29 0)  (29 192)  (29 192)  Enable bit of Mux _mult/lcb1_0 => lc_trk_g2_5 wire_mult/lc_0/in_1
 (30 0)  (30 192)  (30 192)  routing T_0_12.lc_trk_g2_5 <X> T_0_12.wire_mult/lc_0/in_1
 (32 0)  (32 192)  (32 192)  Enable bit of Mux _mult/lcb3_0 => lc_trk_g2_3 wire_mult/lc_0/in_3
 (33 0)  (33 192)  (33 192)  routing T_0_12.lc_trk_g2_3 <X> T_0_12.wire_mult/lc_0/in_3
 (36 0)  (36 192)  (36 192)  LC_0 Logic Functioning bit
 (37 0)  (37 192)  (37 192)  LC_0 Logic Functioning bit
 (42 0)  (42 192)  (42 192)  LC_0 Logic Functioning bit
 (43 0)  (43 192)  (43 192)  LC_0 Logic Functioning bit
 (50 0)  (50 192)  (50 192)  Cascade buffer Enable bit: MULT2_LC00_inmux02_5

 (7 1)  (7 193)  (7 193)  MAC16 functional bit: MULT2_bram_cbit_0

 (12 1)  (12 193)  (12 193)  routing T_0_12.sp4_h_r_2 <X> T_0_12.sp4_v_b_2
 (22 1)  (22 193)  (22 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (23 193)  (23 193)  routing T_0_12.sp4_h_r_2 <X> T_0_12.lc_trk_g0_2
 (24 1)  (24 193)  (24 193)  routing T_0_12.sp4_h_r_2 <X> T_0_12.lc_trk_g0_2
 (25 1)  (25 193)  (25 193)  routing T_0_12.sp4_h_r_2 <X> T_0_12.lc_trk_g0_2
 (27 1)  (27 193)  (27 193)  routing T_0_12.lc_trk_g3_1 <X> T_0_12.wire_mult/lc_0/in_0
 (28 1)  (28 193)  (28 193)  routing T_0_12.lc_trk_g3_1 <X> T_0_12.wire_mult/lc_0/in_0
 (29 1)  (29 193)  (29 193)  Enable bit of Mux _mult/lcb0_0 => lc_trk_g3_1 wire_mult/lc_0/in_0
 (31 1)  (31 193)  (31 193)  routing T_0_12.lc_trk_g2_3 <X> T_0_12.wire_mult/lc_0/in_3
 (36 1)  (36 193)  (36 193)  LC_0 Logic Functioning bit
 (37 1)  (37 193)  (37 193)  LC_0 Logic Functioning bit
 (42 1)  (42 193)  (42 193)  LC_0 Logic Functioning bit
 (43 1)  (43 193)  (43 193)  LC_0 Logic Functioning bit
 (27 2)  (27 194)  (27 194)  routing T_0_12.lc_trk_g3_7 <X> T_0_12.wire_mult/lc_1/in_1
 (28 2)  (28 194)  (28 194)  routing T_0_12.lc_trk_g3_7 <X> T_0_12.wire_mult/lc_1/in_1
 (29 2)  (29 194)  (29 194)  Enable bit of Mux _mult/lcb1_1 => lc_trk_g3_7 wire_mult/lc_1/in_1
 (30 2)  (30 194)  (30 194)  routing T_0_12.lc_trk_g3_7 <X> T_0_12.wire_mult/lc_1/in_1
 (32 2)  (32 194)  (32 194)  Enable bit of Mux _mult/lcb3_1 => lc_trk_g1_3 wire_mult/lc_1/in_3
 (34 2)  (34 194)  (34 194)  routing T_0_12.lc_trk_g1_3 <X> T_0_12.wire_mult/lc_1/in_3
 (36 2)  (36 194)  (36 194)  LC_1 Logic Functioning bit
 (37 2)  (37 194)  (37 194)  LC_1 Logic Functioning bit
 (42 2)  (42 194)  (42 194)  LC_1 Logic Functioning bit
 (43 2)  (43 194)  (43 194)  LC_1 Logic Functioning bit
 (50 2)  (50 194)  (50 194)  Cascade buffer Enable bit: MULT2_LC01_inmux02_5

 (53 2)  (53 194)  (53 194)  Enable bit of Mux _out_links/OutMuxa_1 => wire_mult/mult/O_17 sp4_r_v_b_19
 (22 3)  (22 195)  (22 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (23 195)  (23 195)  routing T_0_12.sp4_h_r_6 <X> T_0_12.lc_trk_g0_6
 (24 3)  (24 195)  (24 195)  routing T_0_12.sp4_h_r_6 <X> T_0_12.lc_trk_g0_6
 (25 3)  (25 195)  (25 195)  routing T_0_12.sp4_h_r_6 <X> T_0_12.lc_trk_g0_6
 (30 3)  (30 195)  (30 195)  routing T_0_12.lc_trk_g3_7 <X> T_0_12.wire_mult/lc_1/in_1
 (31 3)  (31 195)  (31 195)  routing T_0_12.lc_trk_g1_3 <X> T_0_12.wire_mult/lc_1/in_3
 (36 3)  (36 195)  (36 195)  LC_1 Logic Functioning bit
 (37 3)  (37 195)  (37 195)  LC_1 Logic Functioning bit
 (42 3)  (42 195)  (42 195)  LC_1 Logic Functioning bit
 (43 3)  (43 195)  (43 195)  LC_1 Logic Functioning bit
 (11 4)  (11 196)  (11 196)  routing T_0_12.sp4_h_r_0 <X> T_0_12.sp4_v_b_5
 (21 4)  (21 196)  (21 196)  routing T_0_12.sp4_h_l_6 <X> T_0_12.lc_trk_g1_3
 (22 4)  (22 196)  (22 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_l_6 lc_trk_g1_3
 (23 4)  (23 196)  (23 196)  routing T_0_12.sp4_h_l_6 <X> T_0_12.lc_trk_g1_3
 (24 4)  (24 196)  (24 196)  routing T_0_12.sp4_h_l_6 <X> T_0_12.lc_trk_g1_3
 (27 4)  (27 196)  (27 196)  routing T_0_12.lc_trk_g3_4 <X> T_0_12.wire_mult/lc_2/in_1
 (28 4)  (28 196)  (28 196)  routing T_0_12.lc_trk_g3_4 <X> T_0_12.wire_mult/lc_2/in_1
 (29 4)  (29 196)  (29 196)  Enable bit of Mux _mult/lcb1_2 => lc_trk_g3_4 wire_mult/lc_2/in_1
 (30 4)  (30 196)  (30 196)  routing T_0_12.lc_trk_g3_4 <X> T_0_12.wire_mult/lc_2/in_1
 (32 4)  (32 196)  (32 196)  Enable bit of Mux _mult/lcb3_2 => lc_trk_g2_1 wire_mult/lc_2/in_3
 (33 4)  (33 196)  (33 196)  routing T_0_12.lc_trk_g2_1 <X> T_0_12.wire_mult/lc_2/in_3
 (36 4)  (36 196)  (36 196)  LC_2 Logic Functioning bit
 (37 4)  (37 196)  (37 196)  LC_2 Logic Functioning bit
 (42 4)  (42 196)  (42 196)  LC_2 Logic Functioning bit
 (43 4)  (43 196)  (43 196)  LC_2 Logic Functioning bit
 (48 4)  (48 196)  (48 196)  Enable bit of Mux _out_links/OutMux0_2 => wire_mult/mult/O_18 sp4_v_b_4
 (50 4)  (50 196)  (50 196)  Cascade buffer Enable bit: MULT2_LC02_inmux02_5

 (14 5)  (14 197)  (14 197)  routing T_0_12.sp4_h_r_0 <X> T_0_12.lc_trk_g1_0
 (15 5)  (15 197)  (15 197)  routing T_0_12.sp4_h_r_0 <X> T_0_12.lc_trk_g1_0
 (16 5)  (16 197)  (16 197)  routing T_0_12.sp4_h_r_0 <X> T_0_12.lc_trk_g1_0
 (17 5)  (17 197)  (17 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (21 5)  (21 197)  (21 197)  routing T_0_12.sp4_h_l_6 <X> T_0_12.lc_trk_g1_3
 (36 5)  (36 197)  (36 197)  LC_2 Logic Functioning bit
 (37 5)  (37 197)  (37 197)  LC_2 Logic Functioning bit
 (42 5)  (42 197)  (42 197)  LC_2 Logic Functioning bit
 (43 5)  (43 197)  (43 197)  LC_2 Logic Functioning bit
 (7 6)  (7 198)  (7 198)  MAC16 functional bit: MULT2_bram_cbit_7

 (28 6)  (28 198)  (28 198)  routing T_0_12.lc_trk_g2_2 <X> T_0_12.wire_mult/lc_3/in_1
 (29 6)  (29 198)  (29 198)  Enable bit of Mux _mult/lcb1_3 => lc_trk_g2_2 wire_mult/lc_3/in_1
 (31 6)  (31 198)  (31 198)  routing T_0_12.lc_trk_g2_4 <X> T_0_12.wire_mult/lc_3/in_3
 (32 6)  (32 198)  (32 198)  Enable bit of Mux _mult/lcb3_3 => lc_trk_g2_4 wire_mult/lc_3/in_3
 (33 6)  (33 198)  (33 198)  routing T_0_12.lc_trk_g2_4 <X> T_0_12.wire_mult/lc_3/in_3
 (36 6)  (36 198)  (36 198)  LC_3 Logic Functioning bit
 (37 6)  (37 198)  (37 198)  LC_3 Logic Functioning bit
 (42 6)  (42 198)  (42 198)  LC_3 Logic Functioning bit
 (43 6)  (43 198)  (43 198)  LC_3 Logic Functioning bit
 (50 6)  (50 198)  (50 198)  Cascade buffer Enable bit: MULT2_LC03_inmux02_5

 (53 6)  (53 198)  (53 198)  Enable bit of Mux _out_links/OutMuxa_3 => wire_mult/mult/O_19 sp4_r_v_b_23
 (14 7)  (14 199)  (14 199)  routing T_0_12.sp4_h_r_4 <X> T_0_12.lc_trk_g1_4
 (15 7)  (15 199)  (15 199)  routing T_0_12.sp4_h_r_4 <X> T_0_12.lc_trk_g1_4
 (16 7)  (16 199)  (16 199)  routing T_0_12.sp4_h_r_4 <X> T_0_12.lc_trk_g1_4
 (17 7)  (17 199)  (17 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (30 7)  (30 199)  (30 199)  routing T_0_12.lc_trk_g2_2 <X> T_0_12.wire_mult/lc_3/in_1
 (36 7)  (36 199)  (36 199)  LC_3 Logic Functioning bit
 (37 7)  (37 199)  (37 199)  LC_3 Logic Functioning bit
 (42 7)  (42 199)  (42 199)  LC_3 Logic Functioning bit
 (43 7)  (43 199)  (43 199)  LC_3 Logic Functioning bit
 (14 8)  (14 200)  (14 200)  routing T_0_12.sp4_h_r_32 <X> T_0_12.lc_trk_g2_0
 (15 8)  (15 200)  (15 200)  routing T_0_12.sp4_h_l_20 <X> T_0_12.lc_trk_g2_1
 (16 8)  (16 200)  (16 200)  routing T_0_12.sp4_h_l_20 <X> T_0_12.lc_trk_g2_1
 (17 8)  (17 200)  (17 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_20 lc_trk_g2_1
 (18 8)  (18 200)  (18 200)  routing T_0_12.sp4_h_l_20 <X> T_0_12.lc_trk_g2_1
 (21 8)  (21 200)  (21 200)  routing T_0_12.sp4_h_l_22 <X> T_0_12.lc_trk_g2_3
 (22 8)  (22 200)  (22 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_l_22 lc_trk_g2_3
 (23 8)  (23 200)  (23 200)  routing T_0_12.sp4_h_l_22 <X> T_0_12.lc_trk_g2_3
 (24 8)  (24 200)  (24 200)  routing T_0_12.sp4_h_l_22 <X> T_0_12.lc_trk_g2_3
 (25 8)  (25 200)  (25 200)  routing T_0_12.sp4_h_r_42 <X> T_0_12.lc_trk_g2_2
 (27 8)  (27 200)  (27 200)  routing T_0_12.lc_trk_g1_0 <X> T_0_12.wire_mult/lc_4/in_1
 (29 8)  (29 200)  (29 200)  Enable bit of Mux _mult/lcb1_4 => lc_trk_g1_0 wire_mult/lc_4/in_1
 (32 8)  (32 200)  (32 200)  Enable bit of Mux _mult/lcb3_4 => lc_trk_g3_0 wire_mult/lc_4/in_3
 (33 8)  (33 200)  (33 200)  routing T_0_12.lc_trk_g3_0 <X> T_0_12.wire_mult/lc_4/in_3
 (34 8)  (34 200)  (34 200)  routing T_0_12.lc_trk_g3_0 <X> T_0_12.wire_mult/lc_4/in_3
 (36 8)  (36 200)  (36 200)  LC_4 Logic Functioning bit
 (37 8)  (37 200)  (37 200)  LC_4 Logic Functioning bit
 (42 8)  (42 200)  (42 200)  LC_4 Logic Functioning bit
 (43 8)  (43 200)  (43 200)  LC_4 Logic Functioning bit
 (50 8)  (50 200)  (50 200)  Cascade buffer Enable bit: MULT2_LC04_inmux02_5

 (15 9)  (15 201)  (15 201)  routing T_0_12.sp4_h_r_32 <X> T_0_12.lc_trk_g2_0
 (16 9)  (16 201)  (16 201)  routing T_0_12.sp4_h_r_32 <X> T_0_12.lc_trk_g2_0
 (17 9)  (17 201)  (17 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_32 lc_trk_g2_0
 (22 9)  (22 201)  (22 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (23 201)  (23 201)  routing T_0_12.sp4_h_r_42 <X> T_0_12.lc_trk_g2_2
 (24 9)  (24 201)  (24 201)  routing T_0_12.sp4_h_r_42 <X> T_0_12.lc_trk_g2_2
 (25 9)  (25 201)  (25 201)  routing T_0_12.sp4_h_r_42 <X> T_0_12.lc_trk_g2_2
 (36 9)  (36 201)  (36 201)  LC_4 Logic Functioning bit
 (37 9)  (37 201)  (37 201)  LC_4 Logic Functioning bit
 (42 9)  (42 201)  (42 201)  LC_4 Logic Functioning bit
 (43 9)  (43 201)  (43 201)  LC_4 Logic Functioning bit
 (52 9)  (52 201)  (52 201)  Enable bit of Mux _out_links/OutMux9_4 => wire_mult/mult/O_20 sp4_r_v_b_9
 (15 10)  (15 202)  (15 202)  routing T_0_12.sp4_h_r_45 <X> T_0_12.lc_trk_g2_5
 (16 10)  (16 202)  (16 202)  routing T_0_12.sp4_h_r_45 <X> T_0_12.lc_trk_g2_5
 (17 10)  (17 202)  (17 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (18 202)  (18 202)  routing T_0_12.sp4_h_r_45 <X> T_0_12.lc_trk_g2_5
 (29 10)  (29 202)  (29 202)  Enable bit of Mux _mult/lcb1_5 => lc_trk_g0_2 wire_mult/lc_5/in_1
 (31 10)  (31 202)  (31 202)  routing T_0_12.lc_trk_g3_5 <X> T_0_12.wire_mult/lc_5/in_3
 (32 10)  (32 202)  (32 202)  Enable bit of Mux _mult/lcb3_5 => lc_trk_g3_5 wire_mult/lc_5/in_3
 (33 10)  (33 202)  (33 202)  routing T_0_12.lc_trk_g3_5 <X> T_0_12.wire_mult/lc_5/in_3
 (34 10)  (34 202)  (34 202)  routing T_0_12.lc_trk_g3_5 <X> T_0_12.wire_mult/lc_5/in_3
 (36 10)  (36 202)  (36 202)  LC_5 Logic Functioning bit
 (37 10)  (37 202)  (37 202)  LC_5 Logic Functioning bit
 (42 10)  (42 202)  (42 202)  LC_5 Logic Functioning bit
 (43 10)  (43 202)  (43 202)  LC_5 Logic Functioning bit
 (50 10)  (50 202)  (50 202)  Cascade buffer Enable bit: MULT2_LC05_inmux02_5

 (14 11)  (14 203)  (14 203)  routing T_0_12.sp4_h_l_17 <X> T_0_12.lc_trk_g2_4
 (15 11)  (15 203)  (15 203)  routing T_0_12.sp4_h_l_17 <X> T_0_12.lc_trk_g2_4
 (16 11)  (16 203)  (16 203)  routing T_0_12.sp4_h_l_17 <X> T_0_12.lc_trk_g2_4
 (17 11)  (17 203)  (17 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (18 203)  (18 203)  routing T_0_12.sp4_h_r_45 <X> T_0_12.lc_trk_g2_5
 (30 11)  (30 203)  (30 203)  routing T_0_12.lc_trk_g0_2 <X> T_0_12.wire_mult/lc_5/in_1
 (36 11)  (36 203)  (36 203)  LC_5 Logic Functioning bit
 (37 11)  (37 203)  (37 203)  LC_5 Logic Functioning bit
 (42 11)  (42 203)  (42 203)  LC_5 Logic Functioning bit
 (43 11)  (43 203)  (43 203)  LC_5 Logic Functioning bit
 (52 11)  (52 203)  (52 203)  Enable bit of Mux _out_links/OutMux9_5 => wire_mult/mult/O_21 sp4_r_v_b_11
 (6 12)  (6 204)  (6 204)  routing T_0_12.sp4_h_r_4 <X> T_0_12.sp4_v_b_9
 (11 12)  (11 204)  (11 204)  routing T_0_12.sp4_h_r_6 <X> T_0_12.sp4_v_b_11
 (15 12)  (15 204)  (15 204)  routing T_0_12.sp4_v_b_41 <X> T_0_12.lc_trk_g3_1
 (16 12)  (16 204)  (16 204)  routing T_0_12.sp4_v_b_41 <X> T_0_12.lc_trk_g3_1
 (17 12)  (17 204)  (17 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_41 lc_trk_g3_1
 (27 12)  (27 204)  (27 204)  routing T_0_12.lc_trk_g1_4 <X> T_0_12.wire_mult/lc_6/in_1
 (29 12)  (29 204)  (29 204)  Enable bit of Mux _mult/lcb1_6 => lc_trk_g1_4 wire_mult/lc_6/in_1
 (30 12)  (30 204)  (30 204)  routing T_0_12.lc_trk_g1_4 <X> T_0_12.wire_mult/lc_6/in_1
 (31 12)  (31 204)  (31 204)  routing T_0_12.lc_trk_g3_6 <X> T_0_12.wire_mult/lc_6/in_3
 (32 12)  (32 204)  (32 204)  Enable bit of Mux _mult/lcb3_6 => lc_trk_g3_6 wire_mult/lc_6/in_3
 (33 12)  (33 204)  (33 204)  routing T_0_12.lc_trk_g3_6 <X> T_0_12.wire_mult/lc_6/in_3
 (34 12)  (34 204)  (34 204)  routing T_0_12.lc_trk_g3_6 <X> T_0_12.wire_mult/lc_6/in_3
 (36 12)  (36 204)  (36 204)  LC_6 Logic Functioning bit
 (37 12)  (37 204)  (37 204)  LC_6 Logic Functioning bit
 (42 12)  (42 204)  (42 204)  LC_6 Logic Functioning bit
 (43 12)  (43 204)  (43 204)  LC_6 Logic Functioning bit
 (50 12)  (50 204)  (50 204)  Cascade buffer Enable bit: MULT2_LC06_inmux02_5

 (15 13)  (15 205)  (15 205)  routing T_0_12.sp4_v_t_29 <X> T_0_12.lc_trk_g3_0
 (16 13)  (16 205)  (16 205)  routing T_0_12.sp4_v_t_29 <X> T_0_12.lc_trk_g3_0
 (17 13)  (17 205)  (17 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (31 13)  (31 205)  (31 205)  routing T_0_12.lc_trk_g3_6 <X> T_0_12.wire_mult/lc_6/in_3
 (36 13)  (36 205)  (36 205)  LC_6 Logic Functioning bit
 (37 13)  (37 205)  (37 205)  LC_6 Logic Functioning bit
 (42 13)  (42 205)  (42 205)  LC_6 Logic Functioning bit
 (43 13)  (43 205)  (43 205)  LC_6 Logic Functioning bit
 (52 13)  (52 205)  (52 205)  Enable bit of Mux _out_links/OutMux9_6 => wire_mult/mult/O_22 sp4_r_v_b_13
 (14 14)  (14 206)  (14 206)  routing T_0_12.sp4_h_l_33 <X> T_0_12.lc_trk_g3_4
 (15 14)  (15 206)  (15 206)  routing T_0_12.sp4_v_b_45 <X> T_0_12.lc_trk_g3_5
 (16 14)  (16 206)  (16 206)  routing T_0_12.sp4_v_b_45 <X> T_0_12.lc_trk_g3_5
 (17 14)  (17 206)  (17 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (21 14)  (21 206)  (21 206)  routing T_0_12.sp4_h_l_34 <X> T_0_12.lc_trk_g3_7
 (22 14)  (22 206)  (22 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (23 206)  (23 206)  routing T_0_12.sp4_h_l_34 <X> T_0_12.lc_trk_g3_7
 (24 14)  (24 206)  (24 206)  routing T_0_12.sp4_h_l_34 <X> T_0_12.lc_trk_g3_7
 (29 14)  (29 206)  (29 206)  Enable bit of Mux _mult/lcb1_7 => lc_trk_g0_6 wire_mult/lc_7/in_1
 (30 14)  (30 206)  (30 206)  routing T_0_12.lc_trk_g0_6 <X> T_0_12.wire_mult/lc_7/in_1
 (32 14)  (32 206)  (32 206)  Enable bit of Mux _mult/lcb3_7 => lc_trk_g2_0 wire_mult/lc_7/in_3
 (33 14)  (33 206)  (33 206)  routing T_0_12.lc_trk_g2_0 <X> T_0_12.wire_mult/lc_7/in_3
 (36 14)  (36 206)  (36 206)  LC_7 Logic Functioning bit
 (37 14)  (37 206)  (37 206)  LC_7 Logic Functioning bit
 (42 14)  (42 206)  (42 206)  LC_7 Logic Functioning bit
 (43 14)  (43 206)  (43 206)  LC_7 Logic Functioning bit
 (50 14)  (50 206)  (50 206)  Cascade buffer Enable bit: MULT2_LC07_inmux02_5

 (14 15)  (14 207)  (14 207)  routing T_0_12.sp4_h_l_33 <X> T_0_12.lc_trk_g3_4
 (15 15)  (15 207)  (15 207)  routing T_0_12.sp4_h_l_33 <X> T_0_12.lc_trk_g3_4
 (16 15)  (16 207)  (16 207)  routing T_0_12.sp4_h_l_33 <X> T_0_12.lc_trk_g3_4
 (17 15)  (17 207)  (17 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_33 lc_trk_g3_4
 (21 15)  (21 207)  (21 207)  routing T_0_12.sp4_h_l_34 <X> T_0_12.lc_trk_g3_7
 (22 15)  (22 207)  (22 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (23 207)  (23 207)  routing T_0_12.sp4_h_r_30 <X> T_0_12.lc_trk_g3_6
 (24 15)  (24 207)  (24 207)  routing T_0_12.sp4_h_r_30 <X> T_0_12.lc_trk_g3_6
 (25 15)  (25 207)  (25 207)  routing T_0_12.sp4_h_r_30 <X> T_0_12.lc_trk_g3_6
 (30 15)  (30 207)  (30 207)  routing T_0_12.lc_trk_g0_6 <X> T_0_12.wire_mult/lc_7/in_1
 (36 15)  (36 207)  (36 207)  LC_7 Logic Functioning bit
 (37 15)  (37 207)  (37 207)  LC_7 Logic Functioning bit
 (42 15)  (42 207)  (42 207)  LC_7 Logic Functioning bit
 (43 15)  (43 207)  (43 207)  LC_7 Logic Functioning bit
 (48 15)  (48 207)  (48 207)  Enable bit of Mux _out_links/OutMux0_7 => wire_mult/mult/O_23 sp4_v_b_14


LogicTile_1_12

 (6 0)  (60 192)  (60 192)  routing T_1_12.sp4_h_r_7 <X> T_1_12.sp4_v_b_0
 (11 0)  (65 192)  (65 192)  routing T_1_12.sp4_h_r_9 <X> T_1_12.sp4_v_b_2
 (28 0)  (82 192)  (82 192)  routing T_1_12.lc_trk_g2_1 <X> T_1_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 192)  (83 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (86 192)  (86 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 192)  (87 192)  routing T_1_12.lc_trk_g3_0 <X> T_1_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (88 192)  (88 192)  routing T_1_12.lc_trk_g3_0 <X> T_1_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (89 192)  (89 192)  routing T_1_12.lc_trk_g2_4 <X> T_1_12.input_2_0
 (36 0)  (90 192)  (90 192)  LC_0 Logic Functioning bit
 (37 0)  (91 192)  (91 192)  LC_0 Logic Functioning bit
 (38 0)  (92 192)  (92 192)  LC_0 Logic Functioning bit
 (39 0)  (93 192)  (93 192)  LC_0 Logic Functioning bit
 (28 1)  (82 193)  (82 193)  routing T_1_12.lc_trk_g2_0 <X> T_1_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (83 193)  (83 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (86 193)  (86 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (87 193)  (87 193)  routing T_1_12.lc_trk_g2_4 <X> T_1_12.input_2_0
 (40 1)  (94 193)  (94 193)  LC_0 Logic Functioning bit
 (41 1)  (95 193)  (95 193)  LC_0 Logic Functioning bit
 (42 1)  (96 193)  (96 193)  LC_0 Logic Functioning bit
 (43 1)  (97 193)  (97 193)  LC_0 Logic Functioning bit
 (53 1)  (107 193)  (107 193)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (54 194)  (54 194)  routing T_1_12.glb_netwk_7 <X> T_1_12.wire_logic_cluster/lc_7/clk
 (1 2)  (55 194)  (55 194)  routing T_1_12.glb_netwk_7 <X> T_1_12.wire_logic_cluster/lc_7/clk
 (2 2)  (56 194)  (56 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (79 194)  (79 194)  routing T_1_12.sp4_v_t_3 <X> T_1_12.lc_trk_g0_6
 (31 2)  (85 194)  (85 194)  routing T_1_12.lc_trk_g2_6 <X> T_1_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (86 194)  (86 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (87 194)  (87 194)  routing T_1_12.lc_trk_g2_6 <X> T_1_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (90 194)  (90 194)  LC_1 Logic Functioning bit
 (37 2)  (91 194)  (91 194)  LC_1 Logic Functioning bit
 (38 2)  (92 194)  (92 194)  LC_1 Logic Functioning bit
 (39 2)  (93 194)  (93 194)  LC_1 Logic Functioning bit
 (45 2)  (99 194)  (99 194)  LC_1 Logic Functioning bit
 (0 3)  (54 195)  (54 195)  routing T_1_12.glb_netwk_7 <X> T_1_12.wire_logic_cluster/lc_7/clk
 (22 3)  (76 195)  (76 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (77 195)  (77 195)  routing T_1_12.sp4_v_t_3 <X> T_1_12.lc_trk_g0_6
 (25 3)  (79 195)  (79 195)  routing T_1_12.sp4_v_t_3 <X> T_1_12.lc_trk_g0_6
 (31 3)  (85 195)  (85 195)  routing T_1_12.lc_trk_g2_6 <X> T_1_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (90 195)  (90 195)  LC_1 Logic Functioning bit
 (37 3)  (91 195)  (91 195)  LC_1 Logic Functioning bit
 (38 3)  (92 195)  (92 195)  LC_1 Logic Functioning bit
 (39 3)  (93 195)  (93 195)  LC_1 Logic Functioning bit
 (51 3)  (105 195)  (105 195)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (55 196)  (55 196)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (27 4)  (81 196)  (81 196)  routing T_1_12.lc_trk_g3_0 <X> T_1_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (82 196)  (82 196)  routing T_1_12.lc_trk_g3_0 <X> T_1_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (83 196)  (83 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (86 196)  (86 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (87 196)  (87 196)  routing T_1_12.lc_trk_g2_1 <X> T_1_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (90 196)  (90 196)  LC_2 Logic Functioning bit
 (38 4)  (92 196)  (92 196)  LC_2 Logic Functioning bit
 (41 4)  (95 196)  (95 196)  LC_2 Logic Functioning bit
 (43 4)  (97 196)  (97 196)  LC_2 Logic Functioning bit
 (0 5)  (54 197)  (54 197)  routing T_1_12.glb_netwk_3 <X> T_1_12.wire_logic_cluster/lc_7/cen
 (12 5)  (66 197)  (66 197)  routing T_1_12.sp4_h_r_5 <X> T_1_12.sp4_v_b_5
 (15 5)  (69 197)  (69 197)  routing T_1_12.sp4_v_t_5 <X> T_1_12.lc_trk_g1_0
 (16 5)  (70 197)  (70 197)  routing T_1_12.sp4_v_t_5 <X> T_1_12.lc_trk_g1_0
 (17 5)  (71 197)  (71 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (28 5)  (82 197)  (82 197)  routing T_1_12.lc_trk_g2_0 <X> T_1_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (83 197)  (83 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (90 197)  (90 197)  LC_2 Logic Functioning bit
 (37 5)  (91 197)  (91 197)  LC_2 Logic Functioning bit
 (38 5)  (92 197)  (92 197)  LC_2 Logic Functioning bit
 (39 5)  (93 197)  (93 197)  LC_2 Logic Functioning bit
 (47 5)  (101 197)  (101 197)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (17 8)  (71 200)  (71 200)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (72 200)  (72 200)  routing T_1_12.wire_logic_cluster/lc_1/out <X> T_1_12.lc_trk_g2_1
 (27 8)  (81 200)  (81 200)  routing T_1_12.lc_trk_g3_6 <X> T_1_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (82 200)  (82 200)  routing T_1_12.lc_trk_g3_6 <X> T_1_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (83 200)  (83 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (84 200)  (84 200)  routing T_1_12.lc_trk_g3_6 <X> T_1_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (86 200)  (86 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (88 200)  (88 200)  routing T_1_12.lc_trk_g1_0 <X> T_1_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (89 200)  (89 200)  routing T_1_12.lc_trk_g0_6 <X> T_1_12.input_2_4
 (8 9)  (62 201)  (62 201)  routing T_1_12.sp4_h_l_42 <X> T_1_12.sp4_v_b_7
 (9 9)  (63 201)  (63 201)  routing T_1_12.sp4_h_l_42 <X> T_1_12.sp4_v_b_7
 (15 9)  (69 201)  (69 201)  routing T_1_12.sp4_v_t_29 <X> T_1_12.lc_trk_g2_0
 (16 9)  (70 201)  (70 201)  routing T_1_12.sp4_v_t_29 <X> T_1_12.lc_trk_g2_0
 (17 9)  (71 201)  (71 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (27 9)  (81 201)  (81 201)  routing T_1_12.lc_trk_g3_1 <X> T_1_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (82 201)  (82 201)  routing T_1_12.lc_trk_g3_1 <X> T_1_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (83 201)  (83 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (84 201)  (84 201)  routing T_1_12.lc_trk_g3_6 <X> T_1_12.wire_logic_cluster/lc_4/in_1
 (32 9)  (86 201)  (86 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (89 201)  (89 201)  routing T_1_12.lc_trk_g0_6 <X> T_1_12.input_2_4
 (36 9)  (90 201)  (90 201)  LC_4 Logic Functioning bit
 (37 9)  (91 201)  (91 201)  LC_4 Logic Functioning bit
 (38 9)  (92 201)  (92 201)  LC_4 Logic Functioning bit
 (39 9)  (93 201)  (93 201)  LC_4 Logic Functioning bit
 (40 9)  (94 201)  (94 201)  LC_4 Logic Functioning bit
 (41 9)  (95 201)  (95 201)  LC_4 Logic Functioning bit
 (42 9)  (96 201)  (96 201)  LC_4 Logic Functioning bit
 (43 9)  (97 201)  (97 201)  LC_4 Logic Functioning bit
 (53 9)  (107 201)  (107 201)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (8 10)  (62 202)  (62 202)  routing T_1_12.sp4_h_r_11 <X> T_1_12.sp4_h_l_42
 (10 10)  (64 202)  (64 202)  routing T_1_12.sp4_h_r_11 <X> T_1_12.sp4_h_l_42
 (12 10)  (66 202)  (66 202)  routing T_1_12.sp4_h_r_5 <X> T_1_12.sp4_h_l_45
 (25 10)  (79 202)  (79 202)  routing T_1_12.bnl_op_6 <X> T_1_12.lc_trk_g2_6
 (13 11)  (67 203)  (67 203)  routing T_1_12.sp4_h_r_5 <X> T_1_12.sp4_h_l_45
 (14 11)  (68 203)  (68 203)  routing T_1_12.sp4_r_v_b_36 <X> T_1_12.lc_trk_g2_4
 (17 11)  (71 203)  (71 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (76 203)  (76 203)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (79 203)  (79 203)  routing T_1_12.bnl_op_6 <X> T_1_12.lc_trk_g2_6
 (14 12)  (68 204)  (68 204)  routing T_1_12.sp12_v_b_0 <X> T_1_12.lc_trk_g3_0
 (17 12)  (71 204)  (71 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (31 12)  (85 204)  (85 204)  routing T_1_12.lc_trk_g3_6 <X> T_1_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (86 204)  (86 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (87 204)  (87 204)  routing T_1_12.lc_trk_g3_6 <X> T_1_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (88 204)  (88 204)  routing T_1_12.lc_trk_g3_6 <X> T_1_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (90 204)  (90 204)  LC_6 Logic Functioning bit
 (38 12)  (92 204)  (92 204)  LC_6 Logic Functioning bit
 (51 12)  (105 204)  (105 204)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (68 205)  (68 205)  routing T_1_12.sp12_v_b_0 <X> T_1_12.lc_trk_g3_0
 (15 13)  (69 205)  (69 205)  routing T_1_12.sp12_v_b_0 <X> T_1_12.lc_trk_g3_0
 (17 13)  (71 205)  (71 205)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (27 13)  (81 205)  (81 205)  routing T_1_12.lc_trk_g3_1 <X> T_1_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (82 205)  (82 205)  routing T_1_12.lc_trk_g3_1 <X> T_1_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (83 205)  (83 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (85 205)  (85 205)  routing T_1_12.lc_trk_g3_6 <X> T_1_12.wire_logic_cluster/lc_6/in_3
 (37 13)  (91 205)  (91 205)  LC_6 Logic Functioning bit
 (39 13)  (93 205)  (93 205)  LC_6 Logic Functioning bit
 (1 14)  (55 206)  (55 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (9 14)  (63 206)  (63 206)  routing T_1_12.sp4_h_r_7 <X> T_1_12.sp4_h_l_47
 (10 14)  (64 206)  (64 206)  routing T_1_12.sp4_h_r_7 <X> T_1_12.sp4_h_l_47
 (25 14)  (79 206)  (79 206)  routing T_1_12.sp12_v_b_6 <X> T_1_12.lc_trk_g3_6
 (0 15)  (54 207)  (54 207)  routing T_1_12.glb_netwk_2 <X> T_1_12.wire_logic_cluster/lc_7/s_r
 (6 15)  (60 207)  (60 207)  routing T_1_12.sp4_h_r_9 <X> T_1_12.sp4_h_l_44
 (22 15)  (76 207)  (76 207)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (78 207)  (78 207)  routing T_1_12.sp12_v_b_6 <X> T_1_12.lc_trk_g3_6
 (25 15)  (79 207)  (79 207)  routing T_1_12.sp12_v_b_6 <X> T_1_12.lc_trk_g3_6


LogicTile_2_12

 (22 0)  (130 192)  (130 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (131 192)  (131 192)  routing T_2_12.sp4_h_r_3 <X> T_2_12.lc_trk_g0_3
 (24 0)  (132 192)  (132 192)  routing T_2_12.sp4_h_r_3 <X> T_2_12.lc_trk_g0_3
 (27 0)  (135 192)  (135 192)  routing T_2_12.lc_trk_g1_2 <X> T_2_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 192)  (137 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (140 192)  (140 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (144 192)  (144 192)  LC_0 Logic Functioning bit
 (39 0)  (147 192)  (147 192)  LC_0 Logic Functioning bit
 (41 0)  (149 192)  (149 192)  LC_0 Logic Functioning bit
 (42 0)  (150 192)  (150 192)  LC_0 Logic Functioning bit
 (44 0)  (152 192)  (152 192)  LC_0 Logic Functioning bit
 (46 0)  (154 192)  (154 192)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (21 1)  (129 193)  (129 193)  routing T_2_12.sp4_h_r_3 <X> T_2_12.lc_trk_g0_3
 (30 1)  (138 193)  (138 193)  routing T_2_12.lc_trk_g1_2 <X> T_2_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (140 193)  (140 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (141 193)  (141 193)  routing T_2_12.lc_trk_g3_1 <X> T_2_12.input_2_0
 (34 1)  (142 193)  (142 193)  routing T_2_12.lc_trk_g3_1 <X> T_2_12.input_2_0
 (36 1)  (144 193)  (144 193)  LC_0 Logic Functioning bit
 (39 1)  (147 193)  (147 193)  LC_0 Logic Functioning bit
 (41 1)  (149 193)  (149 193)  LC_0 Logic Functioning bit
 (42 1)  (150 193)  (150 193)  LC_0 Logic Functioning bit
 (49 1)  (157 193)  (157 193)  Carry_In_Mux bit 

 (15 2)  (123 194)  (123 194)  routing T_2_12.sp12_h_r_5 <X> T_2_12.lc_trk_g0_5
 (17 2)  (125 194)  (125 194)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (126 194)  (126 194)  routing T_2_12.sp12_h_r_5 <X> T_2_12.lc_trk_g0_5
 (27 2)  (135 194)  (135 194)  routing T_2_12.lc_trk_g1_3 <X> T_2_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 194)  (137 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (140 194)  (140 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (143 194)  (143 194)  routing T_2_12.lc_trk_g0_5 <X> T_2_12.input_2_1
 (36 2)  (144 194)  (144 194)  LC_1 Logic Functioning bit
 (39 2)  (147 194)  (147 194)  LC_1 Logic Functioning bit
 (41 2)  (149 194)  (149 194)  LC_1 Logic Functioning bit
 (42 2)  (150 194)  (150 194)  LC_1 Logic Functioning bit
 (44 2)  (152 194)  (152 194)  LC_1 Logic Functioning bit
 (46 2)  (154 194)  (154 194)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (8 3)  (116 195)  (116 195)  routing T_2_12.sp4_h_l_36 <X> T_2_12.sp4_v_t_36
 (18 3)  (126 195)  (126 195)  routing T_2_12.sp12_h_r_5 <X> T_2_12.lc_trk_g0_5
 (30 3)  (138 195)  (138 195)  routing T_2_12.lc_trk_g1_3 <X> T_2_12.wire_logic_cluster/lc_1/in_1
 (32 3)  (140 195)  (140 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (144 195)  (144 195)  LC_1 Logic Functioning bit
 (39 3)  (147 195)  (147 195)  LC_1 Logic Functioning bit
 (41 3)  (149 195)  (149 195)  LC_1 Logic Functioning bit
 (42 3)  (150 195)  (150 195)  LC_1 Logic Functioning bit
 (15 4)  (123 196)  (123 196)  routing T_2_12.sp4_h_r_1 <X> T_2_12.lc_trk_g1_1
 (16 4)  (124 196)  (124 196)  routing T_2_12.sp4_h_r_1 <X> T_2_12.lc_trk_g1_1
 (17 4)  (125 196)  (125 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (129 196)  (129 196)  routing T_2_12.bnr_op_3 <X> T_2_12.lc_trk_g1_3
 (22 4)  (130 196)  (130 196)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (25 4)  (133 196)  (133 196)  routing T_2_12.bnr_op_2 <X> T_2_12.lc_trk_g1_2
 (27 4)  (135 196)  (135 196)  routing T_2_12.lc_trk_g1_4 <X> T_2_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 196)  (137 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (138 196)  (138 196)  routing T_2_12.lc_trk_g1_4 <X> T_2_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (140 196)  (140 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (144 196)  (144 196)  LC_2 Logic Functioning bit
 (39 4)  (147 196)  (147 196)  LC_2 Logic Functioning bit
 (41 4)  (149 196)  (149 196)  LC_2 Logic Functioning bit
 (42 4)  (150 196)  (150 196)  LC_2 Logic Functioning bit
 (44 4)  (152 196)  (152 196)  LC_2 Logic Functioning bit
 (46 4)  (154 196)  (154 196)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (18 5)  (126 197)  (126 197)  routing T_2_12.sp4_h_r_1 <X> T_2_12.lc_trk_g1_1
 (21 5)  (129 197)  (129 197)  routing T_2_12.bnr_op_3 <X> T_2_12.lc_trk_g1_3
 (22 5)  (130 197)  (130 197)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (133 197)  (133 197)  routing T_2_12.bnr_op_2 <X> T_2_12.lc_trk_g1_2
 (32 5)  (140 197)  (140 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (142 197)  (142 197)  routing T_2_12.lc_trk_g1_1 <X> T_2_12.input_2_2
 (36 5)  (144 197)  (144 197)  LC_2 Logic Functioning bit
 (39 5)  (147 197)  (147 197)  LC_2 Logic Functioning bit
 (41 5)  (149 197)  (149 197)  LC_2 Logic Functioning bit
 (42 5)  (150 197)  (150 197)  LC_2 Logic Functioning bit
 (6 6)  (114 198)  (114 198)  routing T_2_12.sp4_v_b_0 <X> T_2_12.sp4_v_t_38
 (10 6)  (118 198)  (118 198)  routing T_2_12.sp4_v_b_11 <X> T_2_12.sp4_h_l_41
 (14 6)  (122 198)  (122 198)  routing T_2_12.bnr_op_4 <X> T_2_12.lc_trk_g1_4
 (17 6)  (125 198)  (125 198)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (126 198)  (126 198)  routing T_2_12.bnr_op_5 <X> T_2_12.lc_trk_g1_5
 (27 6)  (135 198)  (135 198)  routing T_2_12.lc_trk_g1_5 <X> T_2_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 198)  (137 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (138 198)  (138 198)  routing T_2_12.lc_trk_g1_5 <X> T_2_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (140 198)  (140 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (144 198)  (144 198)  LC_3 Logic Functioning bit
 (39 6)  (147 198)  (147 198)  LC_3 Logic Functioning bit
 (41 6)  (149 198)  (149 198)  LC_3 Logic Functioning bit
 (42 6)  (150 198)  (150 198)  LC_3 Logic Functioning bit
 (44 6)  (152 198)  (152 198)  LC_3 Logic Functioning bit
 (46 6)  (154 198)  (154 198)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (5 7)  (113 199)  (113 199)  routing T_2_12.sp4_v_b_0 <X> T_2_12.sp4_v_t_38
 (14 7)  (122 199)  (122 199)  routing T_2_12.bnr_op_4 <X> T_2_12.lc_trk_g1_4
 (17 7)  (125 199)  (125 199)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (18 7)  (126 199)  (126 199)  routing T_2_12.bnr_op_5 <X> T_2_12.lc_trk_g1_5
 (32 7)  (140 199)  (140 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (143 199)  (143 199)  routing T_2_12.lc_trk_g0_3 <X> T_2_12.input_2_3
 (36 7)  (144 199)  (144 199)  LC_3 Logic Functioning bit
 (39 7)  (147 199)  (147 199)  LC_3 Logic Functioning bit
 (41 7)  (149 199)  (149 199)  LC_3 Logic Functioning bit
 (42 7)  (150 199)  (150 199)  LC_3 Logic Functioning bit
 (25 8)  (133 200)  (133 200)  routing T_2_12.rgt_op_2 <X> T_2_12.lc_trk_g2_2
 (27 8)  (135 200)  (135 200)  routing T_2_12.lc_trk_g3_0 <X> T_2_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (136 200)  (136 200)  routing T_2_12.lc_trk_g3_0 <X> T_2_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 200)  (137 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (140 200)  (140 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (144 200)  (144 200)  LC_4 Logic Functioning bit
 (37 8)  (145 200)  (145 200)  LC_4 Logic Functioning bit
 (38 8)  (146 200)  (146 200)  LC_4 Logic Functioning bit
 (39 8)  (147 200)  (147 200)  LC_4 Logic Functioning bit
 (44 8)  (152 200)  (152 200)  LC_4 Logic Functioning bit
 (46 8)  (154 200)  (154 200)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (130 201)  (130 201)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (132 201)  (132 201)  routing T_2_12.rgt_op_2 <X> T_2_12.lc_trk_g2_2
 (40 9)  (148 201)  (148 201)  LC_4 Logic Functioning bit
 (41 9)  (149 201)  (149 201)  LC_4 Logic Functioning bit
 (42 9)  (150 201)  (150 201)  LC_4 Logic Functioning bit
 (43 9)  (151 201)  (151 201)  LC_4 Logic Functioning bit
 (14 10)  (122 202)  (122 202)  routing T_2_12.sp4_h_r_36 <X> T_2_12.lc_trk_g2_4
 (28 10)  (136 202)  (136 202)  routing T_2_12.lc_trk_g2_2 <X> T_2_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 202)  (137 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (140 202)  (140 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (144 202)  (144 202)  LC_5 Logic Functioning bit
 (37 10)  (145 202)  (145 202)  LC_5 Logic Functioning bit
 (38 10)  (146 202)  (146 202)  LC_5 Logic Functioning bit
 (39 10)  (147 202)  (147 202)  LC_5 Logic Functioning bit
 (44 10)  (152 202)  (152 202)  LC_5 Logic Functioning bit
 (46 10)  (154 202)  (154 202)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (4 11)  (112 203)  (112 203)  routing T_2_12.sp4_v_b_1 <X> T_2_12.sp4_h_l_43
 (13 11)  (121 203)  (121 203)  routing T_2_12.sp4_v_b_3 <X> T_2_12.sp4_h_l_45
 (15 11)  (123 203)  (123 203)  routing T_2_12.sp4_h_r_36 <X> T_2_12.lc_trk_g2_4
 (16 11)  (124 203)  (124 203)  routing T_2_12.sp4_h_r_36 <X> T_2_12.lc_trk_g2_4
 (17 11)  (125 203)  (125 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (30 11)  (138 203)  (138 203)  routing T_2_12.lc_trk_g2_2 <X> T_2_12.wire_logic_cluster/lc_5/in_1
 (40 11)  (148 203)  (148 203)  LC_5 Logic Functioning bit
 (41 11)  (149 203)  (149 203)  LC_5 Logic Functioning bit
 (42 11)  (150 203)  (150 203)  LC_5 Logic Functioning bit
 (43 11)  (151 203)  (151 203)  LC_5 Logic Functioning bit
 (14 12)  (122 204)  (122 204)  routing T_2_12.rgt_op_0 <X> T_2_12.lc_trk_g3_0
 (15 12)  (123 204)  (123 204)  routing T_2_12.sp4_h_r_41 <X> T_2_12.lc_trk_g3_1
 (16 12)  (124 204)  (124 204)  routing T_2_12.sp4_h_r_41 <X> T_2_12.lc_trk_g3_1
 (17 12)  (125 204)  (125 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (126 204)  (126 204)  routing T_2_12.sp4_h_r_41 <X> T_2_12.lc_trk_g3_1
 (27 12)  (135 204)  (135 204)  routing T_2_12.lc_trk_g3_4 <X> T_2_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (136 204)  (136 204)  routing T_2_12.lc_trk_g3_4 <X> T_2_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (137 204)  (137 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (138 204)  (138 204)  routing T_2_12.lc_trk_g3_4 <X> T_2_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (140 204)  (140 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (144 204)  (144 204)  LC_6 Logic Functioning bit
 (37 12)  (145 204)  (145 204)  LC_6 Logic Functioning bit
 (38 12)  (146 204)  (146 204)  LC_6 Logic Functioning bit
 (39 12)  (147 204)  (147 204)  LC_6 Logic Functioning bit
 (44 12)  (152 204)  (152 204)  LC_6 Logic Functioning bit
 (46 12)  (154 204)  (154 204)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (15 13)  (123 205)  (123 205)  routing T_2_12.rgt_op_0 <X> T_2_12.lc_trk_g3_0
 (17 13)  (125 205)  (125 205)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (18 13)  (126 205)  (126 205)  routing T_2_12.sp4_h_r_41 <X> T_2_12.lc_trk_g3_1
 (40 13)  (148 205)  (148 205)  LC_6 Logic Functioning bit
 (41 13)  (149 205)  (149 205)  LC_6 Logic Functioning bit
 (42 13)  (150 205)  (150 205)  LC_6 Logic Functioning bit
 (43 13)  (151 205)  (151 205)  LC_6 Logic Functioning bit
 (5 14)  (113 206)  (113 206)  routing T_2_12.sp4_v_b_9 <X> T_2_12.sp4_h_l_44
 (12 14)  (120 206)  (120 206)  routing T_2_12.sp4_v_t_46 <X> T_2_12.sp4_h_l_46
 (14 14)  (122 206)  (122 206)  routing T_2_12.rgt_op_4 <X> T_2_12.lc_trk_g3_4
 (28 14)  (136 206)  (136 206)  routing T_2_12.lc_trk_g2_4 <X> T_2_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 206)  (137 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (138 206)  (138 206)  routing T_2_12.lc_trk_g2_4 <X> T_2_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (140 206)  (140 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (144 206)  (144 206)  LC_7 Logic Functioning bit
 (38 14)  (146 206)  (146 206)  LC_7 Logic Functioning bit
 (40 14)  (148 206)  (148 206)  LC_7 Logic Functioning bit
 (42 14)  (150 206)  (150 206)  LC_7 Logic Functioning bit
 (46 14)  (154 206)  (154 206)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (11 15)  (119 207)  (119 207)  routing T_2_12.sp4_v_t_46 <X> T_2_12.sp4_h_l_46
 (15 15)  (123 207)  (123 207)  routing T_2_12.rgt_op_4 <X> T_2_12.lc_trk_g3_4
 (17 15)  (125 207)  (125 207)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (36 15)  (144 207)  (144 207)  LC_7 Logic Functioning bit
 (38 15)  (146 207)  (146 207)  LC_7 Logic Functioning bit
 (40 15)  (148 207)  (148 207)  LC_7 Logic Functioning bit
 (42 15)  (150 207)  (150 207)  LC_7 Logic Functioning bit


LogicTile_3_12

 (21 0)  (183 192)  (183 192)  routing T_3_12.wire_logic_cluster/lc_3/out <X> T_3_12.lc_trk_g0_3
 (22 0)  (184 192)  (184 192)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (32 0)  (194 192)  (194 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (195 192)  (195 192)  routing T_3_12.lc_trk_g2_1 <X> T_3_12.wire_logic_cluster/lc_0/in_3
 (40 0)  (202 192)  (202 192)  LC_0 Logic Functioning bit
 (41 0)  (203 192)  (203 192)  LC_0 Logic Functioning bit
 (42 0)  (204 192)  (204 192)  LC_0 Logic Functioning bit
 (43 0)  (205 192)  (205 192)  LC_0 Logic Functioning bit
 (22 1)  (184 193)  (184 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (185 193)  (185 193)  routing T_3_12.sp4_h_r_2 <X> T_3_12.lc_trk_g0_2
 (24 1)  (186 193)  (186 193)  routing T_3_12.sp4_h_r_2 <X> T_3_12.lc_trk_g0_2
 (25 1)  (187 193)  (187 193)  routing T_3_12.sp4_h_r_2 <X> T_3_12.lc_trk_g0_2
 (40 1)  (202 193)  (202 193)  LC_0 Logic Functioning bit
 (41 1)  (203 193)  (203 193)  LC_0 Logic Functioning bit
 (42 1)  (204 193)  (204 193)  LC_0 Logic Functioning bit
 (43 1)  (205 193)  (205 193)  LC_0 Logic Functioning bit
 (0 2)  (162 194)  (162 194)  routing T_3_12.glb_netwk_7 <X> T_3_12.wire_logic_cluster/lc_7/clk
 (1 2)  (163 194)  (163 194)  routing T_3_12.glb_netwk_7 <X> T_3_12.wire_logic_cluster/lc_7/clk
 (2 2)  (164 194)  (164 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (9 2)  (171 194)  (171 194)  routing T_3_12.sp4_v_b_1 <X> T_3_12.sp4_h_l_36
 (32 2)  (194 194)  (194 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (198 194)  (198 194)  LC_1 Logic Functioning bit
 (37 2)  (199 194)  (199 194)  LC_1 Logic Functioning bit
 (38 2)  (200 194)  (200 194)  LC_1 Logic Functioning bit
 (39 2)  (201 194)  (201 194)  LC_1 Logic Functioning bit
 (45 2)  (207 194)  (207 194)  LC_1 Logic Functioning bit
 (0 3)  (162 195)  (162 195)  routing T_3_12.glb_netwk_7 <X> T_3_12.wire_logic_cluster/lc_7/clk
 (14 3)  (176 195)  (176 195)  routing T_3_12.sp4_h_r_4 <X> T_3_12.lc_trk_g0_4
 (15 3)  (177 195)  (177 195)  routing T_3_12.sp4_h_r_4 <X> T_3_12.lc_trk_g0_4
 (16 3)  (178 195)  (178 195)  routing T_3_12.sp4_h_r_4 <X> T_3_12.lc_trk_g0_4
 (17 3)  (179 195)  (179 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (31 3)  (193 195)  (193 195)  routing T_3_12.lc_trk_g0_2 <X> T_3_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (198 195)  (198 195)  LC_1 Logic Functioning bit
 (37 3)  (199 195)  (199 195)  LC_1 Logic Functioning bit
 (38 3)  (200 195)  (200 195)  LC_1 Logic Functioning bit
 (39 3)  (201 195)  (201 195)  LC_1 Logic Functioning bit
 (0 4)  (162 196)  (162 196)  routing T_3_12.lc_trk_g3_3 <X> T_3_12.wire_logic_cluster/lc_7/cen
 (1 4)  (163 196)  (163 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (32 4)  (194 196)  (194 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (40 4)  (202 196)  (202 196)  LC_2 Logic Functioning bit
 (41 4)  (203 196)  (203 196)  LC_2 Logic Functioning bit
 (42 4)  (204 196)  (204 196)  LC_2 Logic Functioning bit
 (43 4)  (205 196)  (205 196)  LC_2 Logic Functioning bit
 (0 5)  (162 197)  (162 197)  routing T_3_12.lc_trk_g3_3 <X> T_3_12.wire_logic_cluster/lc_7/cen
 (1 5)  (163 197)  (163 197)  routing T_3_12.lc_trk_g3_3 <X> T_3_12.wire_logic_cluster/lc_7/cen
 (31 5)  (193 197)  (193 197)  routing T_3_12.lc_trk_g0_3 <X> T_3_12.wire_logic_cluster/lc_2/in_3
 (40 5)  (202 197)  (202 197)  LC_2 Logic Functioning bit
 (41 5)  (203 197)  (203 197)  LC_2 Logic Functioning bit
 (42 5)  (204 197)  (204 197)  LC_2 Logic Functioning bit
 (43 5)  (205 197)  (205 197)  LC_2 Logic Functioning bit
 (4 6)  (166 198)  (166 198)  routing T_3_12.sp4_v_b_7 <X> T_3_12.sp4_v_t_38
 (6 6)  (168 198)  (168 198)  routing T_3_12.sp4_v_b_7 <X> T_3_12.sp4_v_t_38
 (8 6)  (170 198)  (170 198)  routing T_3_12.sp4_h_r_8 <X> T_3_12.sp4_h_l_41
 (10 6)  (172 198)  (172 198)  routing T_3_12.sp4_h_r_8 <X> T_3_12.sp4_h_l_41
 (25 6)  (187 198)  (187 198)  routing T_3_12.bnr_op_6 <X> T_3_12.lc_trk_g1_6
 (31 6)  (193 198)  (193 198)  routing T_3_12.lc_trk_g0_4 <X> T_3_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (194 198)  (194 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (198 198)  (198 198)  LC_3 Logic Functioning bit
 (37 6)  (199 198)  (199 198)  LC_3 Logic Functioning bit
 (38 6)  (200 198)  (200 198)  LC_3 Logic Functioning bit
 (39 6)  (201 198)  (201 198)  LC_3 Logic Functioning bit
 (45 6)  (207 198)  (207 198)  LC_3 Logic Functioning bit
 (22 7)  (184 199)  (184 199)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (187 199)  (187 199)  routing T_3_12.bnr_op_6 <X> T_3_12.lc_trk_g1_6
 (36 7)  (198 199)  (198 199)  LC_3 Logic Functioning bit
 (37 7)  (199 199)  (199 199)  LC_3 Logic Functioning bit
 (38 7)  (200 199)  (200 199)  LC_3 Logic Functioning bit
 (39 7)  (201 199)  (201 199)  LC_3 Logic Functioning bit
 (17 8)  (179 200)  (179 200)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (180 200)  (180 200)  routing T_3_12.wire_logic_cluster/lc_1/out <X> T_3_12.lc_trk_g2_1
 (31 8)  (193 200)  (193 200)  routing T_3_12.lc_trk_g1_6 <X> T_3_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (194 200)  (194 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (196 200)  (196 200)  routing T_3_12.lc_trk_g1_6 <X> T_3_12.wire_logic_cluster/lc_4/in_3
 (40 8)  (202 200)  (202 200)  LC_4 Logic Functioning bit
 (41 8)  (203 200)  (203 200)  LC_4 Logic Functioning bit
 (42 8)  (204 200)  (204 200)  LC_4 Logic Functioning bit
 (43 8)  (205 200)  (205 200)  LC_4 Logic Functioning bit
 (31 9)  (193 201)  (193 201)  routing T_3_12.lc_trk_g1_6 <X> T_3_12.wire_logic_cluster/lc_4/in_3
 (40 9)  (202 201)  (202 201)  LC_4 Logic Functioning bit
 (41 9)  (203 201)  (203 201)  LC_4 Logic Functioning bit
 (42 9)  (204 201)  (204 201)  LC_4 Logic Functioning bit
 (43 9)  (205 201)  (205 201)  LC_4 Logic Functioning bit
 (5 10)  (167 202)  (167 202)  routing T_3_12.sp4_v_b_6 <X> T_3_12.sp4_h_l_43
 (14 10)  (176 202)  (176 202)  routing T_3_12.rgt_op_4 <X> T_3_12.lc_trk_g2_4
 (9 11)  (171 203)  (171 203)  routing T_3_12.sp4_v_b_11 <X> T_3_12.sp4_v_t_42
 (10 11)  (172 203)  (172 203)  routing T_3_12.sp4_v_b_11 <X> T_3_12.sp4_v_t_42
 (15 11)  (177 203)  (177 203)  routing T_3_12.rgt_op_4 <X> T_3_12.lc_trk_g2_4
 (17 11)  (179 203)  (179 203)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (14 12)  (176 204)  (176 204)  routing T_3_12.rgt_op_0 <X> T_3_12.lc_trk_g3_0
 (21 12)  (183 204)  (183 204)  routing T_3_12.sp4_v_t_14 <X> T_3_12.lc_trk_g3_3
 (22 12)  (184 204)  (184 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (185 204)  (185 204)  routing T_3_12.sp4_v_t_14 <X> T_3_12.lc_trk_g3_3
 (32 12)  (194 204)  (194 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (195 204)  (195 204)  routing T_3_12.lc_trk_g3_0 <X> T_3_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (196 204)  (196 204)  routing T_3_12.lc_trk_g3_0 <X> T_3_12.wire_logic_cluster/lc_6/in_3
 (40 12)  (202 204)  (202 204)  LC_6 Logic Functioning bit
 (41 12)  (203 204)  (203 204)  LC_6 Logic Functioning bit
 (42 12)  (204 204)  (204 204)  LC_6 Logic Functioning bit
 (43 12)  (205 204)  (205 204)  LC_6 Logic Functioning bit
 (15 13)  (177 205)  (177 205)  routing T_3_12.rgt_op_0 <X> T_3_12.lc_trk_g3_0
 (17 13)  (179 205)  (179 205)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (40 13)  (202 205)  (202 205)  LC_6 Logic Functioning bit
 (41 13)  (203 205)  (203 205)  LC_6 Logic Functioning bit
 (42 13)  (204 205)  (204 205)  LC_6 Logic Functioning bit
 (43 13)  (205 205)  (205 205)  LC_6 Logic Functioning bit
 (0 14)  (162 206)  (162 206)  routing T_3_12.glb_netwk_6 <X> T_3_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (163 206)  (163 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (31 14)  (193 206)  (193 206)  routing T_3_12.lc_trk_g2_4 <X> T_3_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (194 206)  (194 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (195 206)  (195 206)  routing T_3_12.lc_trk_g2_4 <X> T_3_12.wire_logic_cluster/lc_7/in_3
 (40 14)  (202 206)  (202 206)  LC_7 Logic Functioning bit
 (41 14)  (203 206)  (203 206)  LC_7 Logic Functioning bit
 (42 14)  (204 206)  (204 206)  LC_7 Logic Functioning bit
 (43 14)  (205 206)  (205 206)  LC_7 Logic Functioning bit
 (0 15)  (162 207)  (162 207)  routing T_3_12.glb_netwk_6 <X> T_3_12.wire_logic_cluster/lc_7/s_r
 (40 15)  (202 207)  (202 207)  LC_7 Logic Functioning bit
 (41 15)  (203 207)  (203 207)  LC_7 Logic Functioning bit
 (42 15)  (204 207)  (204 207)  LC_7 Logic Functioning bit
 (43 15)  (205 207)  (205 207)  LC_7 Logic Functioning bit


LogicTile_4_12

 (25 0)  (241 192)  (241 192)  routing T_4_12.sp4_h_l_7 <X> T_4_12.lc_trk_g0_2
 (31 0)  (247 192)  (247 192)  routing T_4_12.lc_trk_g0_7 <X> T_4_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (248 192)  (248 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (252 192)  (252 192)  LC_0 Logic Functioning bit
 (37 0)  (253 192)  (253 192)  LC_0 Logic Functioning bit
 (38 0)  (254 192)  (254 192)  LC_0 Logic Functioning bit
 (39 0)  (255 192)  (255 192)  LC_0 Logic Functioning bit
 (45 0)  (261 192)  (261 192)  LC_0 Logic Functioning bit
 (8 1)  (224 193)  (224 193)  routing T_4_12.sp4_h_r_1 <X> T_4_12.sp4_v_b_1
 (22 1)  (238 193)  (238 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (239 193)  (239 193)  routing T_4_12.sp4_h_l_7 <X> T_4_12.lc_trk_g0_2
 (24 1)  (240 193)  (240 193)  routing T_4_12.sp4_h_l_7 <X> T_4_12.lc_trk_g0_2
 (25 1)  (241 193)  (241 193)  routing T_4_12.sp4_h_l_7 <X> T_4_12.lc_trk_g0_2
 (31 1)  (247 193)  (247 193)  routing T_4_12.lc_trk_g0_7 <X> T_4_12.wire_logic_cluster/lc_0/in_3
 (36 1)  (252 193)  (252 193)  LC_0 Logic Functioning bit
 (37 1)  (253 193)  (253 193)  LC_0 Logic Functioning bit
 (38 1)  (254 193)  (254 193)  LC_0 Logic Functioning bit
 (39 1)  (255 193)  (255 193)  LC_0 Logic Functioning bit
 (0 2)  (216 194)  (216 194)  routing T_4_12.glb_netwk_7 <X> T_4_12.wire_logic_cluster/lc_7/clk
 (1 2)  (217 194)  (217 194)  routing T_4_12.glb_netwk_7 <X> T_4_12.wire_logic_cluster/lc_7/clk
 (2 2)  (218 194)  (218 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (231 194)  (231 194)  routing T_4_12.sp4_h_r_13 <X> T_4_12.lc_trk_g0_5
 (16 2)  (232 194)  (232 194)  routing T_4_12.sp4_h_r_13 <X> T_4_12.lc_trk_g0_5
 (17 2)  (233 194)  (233 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (234 194)  (234 194)  routing T_4_12.sp4_h_r_13 <X> T_4_12.lc_trk_g0_5
 (21 2)  (237 194)  (237 194)  routing T_4_12.sp4_h_l_10 <X> T_4_12.lc_trk_g0_7
 (22 2)  (238 194)  (238 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (239 194)  (239 194)  routing T_4_12.sp4_h_l_10 <X> T_4_12.lc_trk_g0_7
 (24 2)  (240 194)  (240 194)  routing T_4_12.sp4_h_l_10 <X> T_4_12.lc_trk_g0_7
 (0 3)  (216 195)  (216 195)  routing T_4_12.glb_netwk_7 <X> T_4_12.wire_logic_cluster/lc_7/clk
 (21 3)  (237 195)  (237 195)  routing T_4_12.sp4_h_l_10 <X> T_4_12.lc_trk_g0_7
 (1 4)  (217 196)  (217 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (231 196)  (231 196)  routing T_4_12.sp4_h_l_4 <X> T_4_12.lc_trk_g1_1
 (16 4)  (232 196)  (232 196)  routing T_4_12.sp4_h_l_4 <X> T_4_12.lc_trk_g1_1
 (17 4)  (233 196)  (233 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (234 196)  (234 196)  routing T_4_12.sp4_h_l_4 <X> T_4_12.lc_trk_g1_1
 (1 5)  (217 197)  (217 197)  routing T_4_12.lc_trk_g0_2 <X> T_4_12.wire_logic_cluster/lc_7/cen
 (18 5)  (234 197)  (234 197)  routing T_4_12.sp4_h_l_4 <X> T_4_12.lc_trk_g1_1
 (32 6)  (248 198)  (248 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (250 198)  (250 198)  routing T_4_12.lc_trk_g1_1 <X> T_4_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (252 198)  (252 198)  LC_3 Logic Functioning bit
 (37 6)  (253 198)  (253 198)  LC_3 Logic Functioning bit
 (38 6)  (254 198)  (254 198)  LC_3 Logic Functioning bit
 (39 6)  (255 198)  (255 198)  LC_3 Logic Functioning bit
 (45 6)  (261 198)  (261 198)  LC_3 Logic Functioning bit
 (36 7)  (252 199)  (252 199)  LC_3 Logic Functioning bit
 (37 7)  (253 199)  (253 199)  LC_3 Logic Functioning bit
 (38 7)  (254 199)  (254 199)  LC_3 Logic Functioning bit
 (39 7)  (255 199)  (255 199)  LC_3 Logic Functioning bit
 (31 8)  (247 200)  (247 200)  routing T_4_12.lc_trk_g0_5 <X> T_4_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (248 200)  (248 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (252 200)  (252 200)  LC_4 Logic Functioning bit
 (37 8)  (253 200)  (253 200)  LC_4 Logic Functioning bit
 (38 8)  (254 200)  (254 200)  LC_4 Logic Functioning bit
 (39 8)  (255 200)  (255 200)  LC_4 Logic Functioning bit
 (45 8)  (261 200)  (261 200)  LC_4 Logic Functioning bit
 (36 9)  (252 201)  (252 201)  LC_4 Logic Functioning bit
 (37 9)  (253 201)  (253 201)  LC_4 Logic Functioning bit
 (38 9)  (254 201)  (254 201)  LC_4 Logic Functioning bit
 (39 9)  (255 201)  (255 201)  LC_4 Logic Functioning bit
 (10 13)  (226 205)  (226 205)  routing T_4_12.sp4_h_r_5 <X> T_4_12.sp4_v_b_10
 (0 14)  (216 206)  (216 206)  routing T_4_12.glb_netwk_6 <X> T_4_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (217 206)  (217 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (216 207)  (216 207)  routing T_4_12.glb_netwk_6 <X> T_4_12.wire_logic_cluster/lc_7/s_r


LogicTile_5_12

 (4 0)  (274 192)  (274 192)  routing T_5_12.sp4_v_t_37 <X> T_5_12.sp4_v_b_0
 (31 0)  (301 192)  (301 192)  routing T_5_12.lc_trk_g1_6 <X> T_5_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (302 192)  (302 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (304 192)  (304 192)  routing T_5_12.lc_trk_g1_6 <X> T_5_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (306 192)  (306 192)  LC_0 Logic Functioning bit
 (37 0)  (307 192)  (307 192)  LC_0 Logic Functioning bit
 (38 0)  (308 192)  (308 192)  LC_0 Logic Functioning bit
 (39 0)  (309 192)  (309 192)  LC_0 Logic Functioning bit
 (45 0)  (315 192)  (315 192)  LC_0 Logic Functioning bit
 (31 1)  (301 193)  (301 193)  routing T_5_12.lc_trk_g1_6 <X> T_5_12.wire_logic_cluster/lc_0/in_3
 (36 1)  (306 193)  (306 193)  LC_0 Logic Functioning bit
 (37 1)  (307 193)  (307 193)  LC_0 Logic Functioning bit
 (38 1)  (308 193)  (308 193)  LC_0 Logic Functioning bit
 (39 1)  (309 193)  (309 193)  LC_0 Logic Functioning bit
 (47 1)  (317 193)  (317 193)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (270 194)  (270 194)  routing T_5_12.glb_netwk_7 <X> T_5_12.wire_logic_cluster/lc_7/clk
 (1 2)  (271 194)  (271 194)  routing T_5_12.glb_netwk_7 <X> T_5_12.wire_logic_cluster/lc_7/clk
 (2 2)  (272 194)  (272 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (295 194)  (295 194)  routing T_5_12.sp4_h_l_11 <X> T_5_12.lc_trk_g0_6
 (31 2)  (301 194)  (301 194)  routing T_5_12.lc_trk_g0_6 <X> T_5_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (302 194)  (302 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (306 194)  (306 194)  LC_1 Logic Functioning bit
 (37 2)  (307 194)  (307 194)  LC_1 Logic Functioning bit
 (38 2)  (308 194)  (308 194)  LC_1 Logic Functioning bit
 (39 2)  (309 194)  (309 194)  LC_1 Logic Functioning bit
 (45 2)  (315 194)  (315 194)  LC_1 Logic Functioning bit
 (47 2)  (317 194)  (317 194)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (270 195)  (270 195)  routing T_5_12.glb_netwk_7 <X> T_5_12.wire_logic_cluster/lc_7/clk
 (22 3)  (292 195)  (292 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (293 195)  (293 195)  routing T_5_12.sp4_h_l_11 <X> T_5_12.lc_trk_g0_6
 (24 3)  (294 195)  (294 195)  routing T_5_12.sp4_h_l_11 <X> T_5_12.lc_trk_g0_6
 (25 3)  (295 195)  (295 195)  routing T_5_12.sp4_h_l_11 <X> T_5_12.lc_trk_g0_6
 (31 3)  (301 195)  (301 195)  routing T_5_12.lc_trk_g0_6 <X> T_5_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (306 195)  (306 195)  LC_1 Logic Functioning bit
 (37 3)  (307 195)  (307 195)  LC_1 Logic Functioning bit
 (38 3)  (308 195)  (308 195)  LC_1 Logic Functioning bit
 (39 3)  (309 195)  (309 195)  LC_1 Logic Functioning bit
 (0 4)  (270 196)  (270 196)  routing T_5_12.lc_trk_g3_3 <X> T_5_12.wire_logic_cluster/lc_7/cen
 (1 4)  (271 196)  (271 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (3 4)  (273 196)  (273 196)  routing T_5_12.sp12_v_t_23 <X> T_5_12.sp12_h_r_0
 (32 4)  (302 196)  (302 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (303 196)  (303 196)  routing T_5_12.lc_trk_g3_0 <X> T_5_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (304 196)  (304 196)  routing T_5_12.lc_trk_g3_0 <X> T_5_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (306 196)  (306 196)  LC_2 Logic Functioning bit
 (37 4)  (307 196)  (307 196)  LC_2 Logic Functioning bit
 (38 4)  (308 196)  (308 196)  LC_2 Logic Functioning bit
 (39 4)  (309 196)  (309 196)  LC_2 Logic Functioning bit
 (45 4)  (315 196)  (315 196)  LC_2 Logic Functioning bit
 (0 5)  (270 197)  (270 197)  routing T_5_12.lc_trk_g3_3 <X> T_5_12.wire_logic_cluster/lc_7/cen
 (1 5)  (271 197)  (271 197)  routing T_5_12.lc_trk_g3_3 <X> T_5_12.wire_logic_cluster/lc_7/cen
 (36 5)  (306 197)  (306 197)  LC_2 Logic Functioning bit
 (37 5)  (307 197)  (307 197)  LC_2 Logic Functioning bit
 (38 5)  (308 197)  (308 197)  LC_2 Logic Functioning bit
 (39 5)  (309 197)  (309 197)  LC_2 Logic Functioning bit
 (47 5)  (317 197)  (317 197)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (31 6)  (301 198)  (301 198)  routing T_5_12.lc_trk_g3_7 <X> T_5_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (302 198)  (302 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (303 198)  (303 198)  routing T_5_12.lc_trk_g3_7 <X> T_5_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (304 198)  (304 198)  routing T_5_12.lc_trk_g3_7 <X> T_5_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (306 198)  (306 198)  LC_3 Logic Functioning bit
 (37 6)  (307 198)  (307 198)  LC_3 Logic Functioning bit
 (38 6)  (308 198)  (308 198)  LC_3 Logic Functioning bit
 (39 6)  (309 198)  (309 198)  LC_3 Logic Functioning bit
 (45 6)  (315 198)  (315 198)  LC_3 Logic Functioning bit
 (22 7)  (292 199)  (292 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (293 199)  (293 199)  routing T_5_12.sp4_v_b_22 <X> T_5_12.lc_trk_g1_6
 (24 7)  (294 199)  (294 199)  routing T_5_12.sp4_v_b_22 <X> T_5_12.lc_trk_g1_6
 (31 7)  (301 199)  (301 199)  routing T_5_12.lc_trk_g3_7 <X> T_5_12.wire_logic_cluster/lc_3/in_3
 (36 7)  (306 199)  (306 199)  LC_3 Logic Functioning bit
 (37 7)  (307 199)  (307 199)  LC_3 Logic Functioning bit
 (38 7)  (308 199)  (308 199)  LC_3 Logic Functioning bit
 (39 7)  (309 199)  (309 199)  LC_3 Logic Functioning bit
 (47 7)  (317 199)  (317 199)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (8 11)  (278 203)  (278 203)  routing T_5_12.sp4_h_r_1 <X> T_5_12.sp4_v_t_42
 (9 11)  (279 203)  (279 203)  routing T_5_12.sp4_h_r_1 <X> T_5_12.sp4_v_t_42
 (10 11)  (280 203)  (280 203)  routing T_5_12.sp4_h_r_1 <X> T_5_12.sp4_v_t_42
 (10 12)  (280 204)  (280 204)  routing T_5_12.sp4_v_t_40 <X> T_5_12.sp4_h_r_10
 (14 12)  (284 204)  (284 204)  routing T_5_12.sp4_v_t_21 <X> T_5_12.lc_trk_g3_0
 (22 12)  (292 204)  (292 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (293 204)  (293 204)  routing T_5_12.sp4_h_r_27 <X> T_5_12.lc_trk_g3_3
 (24 12)  (294 204)  (294 204)  routing T_5_12.sp4_h_r_27 <X> T_5_12.lc_trk_g3_3
 (14 13)  (284 205)  (284 205)  routing T_5_12.sp4_v_t_21 <X> T_5_12.lc_trk_g3_0
 (16 13)  (286 205)  (286 205)  routing T_5_12.sp4_v_t_21 <X> T_5_12.lc_trk_g3_0
 (17 13)  (287 205)  (287 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 13)  (291 205)  (291 205)  routing T_5_12.sp4_h_r_27 <X> T_5_12.lc_trk_g3_3
 (0 14)  (270 206)  (270 206)  routing T_5_12.glb_netwk_6 <X> T_5_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (271 206)  (271 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (3 14)  (273 206)  (273 206)  routing T_5_12.sp12_h_r_1 <X> T_5_12.sp12_v_t_22
 (22 14)  (292 206)  (292 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (0 15)  (270 207)  (270 207)  routing T_5_12.glb_netwk_6 <X> T_5_12.wire_logic_cluster/lc_7/s_r
 (3 15)  (273 207)  (273 207)  routing T_5_12.sp12_h_r_1 <X> T_5_12.sp12_v_t_22
 (8 15)  (278 207)  (278 207)  routing T_5_12.sp4_h_r_10 <X> T_5_12.sp4_v_t_47
 (9 15)  (279 207)  (279 207)  routing T_5_12.sp4_h_r_10 <X> T_5_12.sp4_v_t_47
 (21 15)  (291 207)  (291 207)  routing T_5_12.sp4_r_v_b_47 <X> T_5_12.lc_trk_g3_7


LogicTile_7_12

 (21 0)  (387 192)  (387 192)  routing T_7_12.wire_logic_cluster/lc_3/out <X> T_7_12.lc_trk_g0_3
 (22 0)  (388 192)  (388 192)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (393 192)  (393 192)  routing T_7_12.lc_trk_g1_4 <X> T_7_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 192)  (395 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (396 192)  (396 192)  routing T_7_12.lc_trk_g1_4 <X> T_7_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (397 192)  (397 192)  routing T_7_12.lc_trk_g0_7 <X> T_7_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (398 192)  (398 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (402 192)  (402 192)  LC_0 Logic Functioning bit
 (37 0)  (403 192)  (403 192)  LC_0 Logic Functioning bit
 (38 0)  (404 192)  (404 192)  LC_0 Logic Functioning bit
 (39 0)  (405 192)  (405 192)  LC_0 Logic Functioning bit
 (41 0)  (407 192)  (407 192)  LC_0 Logic Functioning bit
 (43 0)  (409 192)  (409 192)  LC_0 Logic Functioning bit
 (22 1)  (388 193)  (388 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (31 1)  (397 193)  (397 193)  routing T_7_12.lc_trk_g0_7 <X> T_7_12.wire_logic_cluster/lc_0/in_3
 (36 1)  (402 193)  (402 193)  LC_0 Logic Functioning bit
 (37 1)  (403 193)  (403 193)  LC_0 Logic Functioning bit
 (38 1)  (404 193)  (404 193)  LC_0 Logic Functioning bit
 (39 1)  (405 193)  (405 193)  LC_0 Logic Functioning bit
 (41 1)  (407 193)  (407 193)  LC_0 Logic Functioning bit
 (43 1)  (409 193)  (409 193)  LC_0 Logic Functioning bit
 (46 1)  (412 193)  (412 193)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (366 194)  (366 194)  routing T_7_12.glb_netwk_7 <X> T_7_12.wire_logic_cluster/lc_7/clk
 (1 2)  (367 194)  (367 194)  routing T_7_12.glb_netwk_7 <X> T_7_12.wire_logic_cluster/lc_7/clk
 (2 2)  (368 194)  (368 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (5 2)  (371 194)  (371 194)  routing T_7_12.sp4_v_t_43 <X> T_7_12.sp4_h_l_37
 (12 2)  (378 194)  (378 194)  routing T_7_12.sp4_v_t_45 <X> T_7_12.sp4_h_l_39
 (22 2)  (388 194)  (388 194)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (25 2)  (391 194)  (391 194)  routing T_7_12.sp4_h_r_14 <X> T_7_12.lc_trk_g0_6
 (29 2)  (395 194)  (395 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (396 194)  (396 194)  routing T_7_12.lc_trk_g0_6 <X> T_7_12.wire_logic_cluster/lc_1/in_1
 (32 2)  (398 194)  (398 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (402 194)  (402 194)  LC_1 Logic Functioning bit
 (37 2)  (403 194)  (403 194)  LC_1 Logic Functioning bit
 (38 2)  (404 194)  (404 194)  LC_1 Logic Functioning bit
 (41 2)  (407 194)  (407 194)  LC_1 Logic Functioning bit
 (43 2)  (409 194)  (409 194)  LC_1 Logic Functioning bit
 (45 2)  (411 194)  (411 194)  LC_1 Logic Functioning bit
 (0 3)  (366 195)  (366 195)  routing T_7_12.glb_netwk_7 <X> T_7_12.wire_logic_cluster/lc_7/clk
 (4 3)  (370 195)  (370 195)  routing T_7_12.sp4_v_t_43 <X> T_7_12.sp4_h_l_37
 (6 3)  (372 195)  (372 195)  routing T_7_12.sp4_v_t_43 <X> T_7_12.sp4_h_l_37
 (11 3)  (377 195)  (377 195)  routing T_7_12.sp4_v_t_45 <X> T_7_12.sp4_h_l_39
 (13 3)  (379 195)  (379 195)  routing T_7_12.sp4_v_t_45 <X> T_7_12.sp4_h_l_39
 (22 3)  (388 195)  (388 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (389 195)  (389 195)  routing T_7_12.sp4_h_r_14 <X> T_7_12.lc_trk_g0_6
 (24 3)  (390 195)  (390 195)  routing T_7_12.sp4_h_r_14 <X> T_7_12.lc_trk_g0_6
 (26 3)  (392 195)  (392 195)  routing T_7_12.lc_trk_g0_3 <X> T_7_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (395 195)  (395 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (396 195)  (396 195)  routing T_7_12.lc_trk_g0_6 <X> T_7_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (397 195)  (397 195)  routing T_7_12.lc_trk_g0_2 <X> T_7_12.wire_logic_cluster/lc_1/in_3
 (32 3)  (398 195)  (398 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (399 195)  (399 195)  routing T_7_12.lc_trk_g2_1 <X> T_7_12.input_2_1
 (36 3)  (402 195)  (402 195)  LC_1 Logic Functioning bit
 (37 3)  (403 195)  (403 195)  LC_1 Logic Functioning bit
 (28 4)  (394 196)  (394 196)  routing T_7_12.lc_trk_g2_3 <X> T_7_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (395 196)  (395 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (397 196)  (397 196)  routing T_7_12.lc_trk_g2_7 <X> T_7_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (398 196)  (398 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (399 196)  (399 196)  routing T_7_12.lc_trk_g2_7 <X> T_7_12.wire_logic_cluster/lc_2/in_3
 (40 4)  (406 196)  (406 196)  LC_2 Logic Functioning bit
 (42 4)  (408 196)  (408 196)  LC_2 Logic Functioning bit
 (30 5)  (396 197)  (396 197)  routing T_7_12.lc_trk_g2_3 <X> T_7_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (397 197)  (397 197)  routing T_7_12.lc_trk_g2_7 <X> T_7_12.wire_logic_cluster/lc_2/in_3
 (40 5)  (406 197)  (406 197)  LC_2 Logic Functioning bit
 (42 5)  (408 197)  (408 197)  LC_2 Logic Functioning bit
 (5 6)  (371 198)  (371 198)  routing T_7_12.sp4_h_r_0 <X> T_7_12.sp4_h_l_38
 (8 6)  (374 198)  (374 198)  routing T_7_12.sp4_v_t_47 <X> T_7_12.sp4_h_l_41
 (9 6)  (375 198)  (375 198)  routing T_7_12.sp4_v_t_47 <X> T_7_12.sp4_h_l_41
 (10 6)  (376 198)  (376 198)  routing T_7_12.sp4_v_t_47 <X> T_7_12.sp4_h_l_41
 (14 6)  (380 198)  (380 198)  routing T_7_12.wire_logic_cluster/lc_4/out <X> T_7_12.lc_trk_g1_4
 (26 6)  (392 198)  (392 198)  routing T_7_12.lc_trk_g3_4 <X> T_7_12.wire_logic_cluster/lc_3/in_0
 (28 6)  (394 198)  (394 198)  routing T_7_12.lc_trk_g2_0 <X> T_7_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (395 198)  (395 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (398 198)  (398 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (399 198)  (399 198)  routing T_7_12.lc_trk_g3_3 <X> T_7_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (400 198)  (400 198)  routing T_7_12.lc_trk_g3_3 <X> T_7_12.wire_logic_cluster/lc_3/in_3
 (50 6)  (416 198)  (416 198)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (370 199)  (370 199)  routing T_7_12.sp4_h_r_0 <X> T_7_12.sp4_h_l_38
 (17 7)  (383 199)  (383 199)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (393 199)  (393 199)  routing T_7_12.lc_trk_g3_4 <X> T_7_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (394 199)  (394 199)  routing T_7_12.lc_trk_g3_4 <X> T_7_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (395 199)  (395 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (397 199)  (397 199)  routing T_7_12.lc_trk_g3_3 <X> T_7_12.wire_logic_cluster/lc_3/in_3
 (43 7)  (409 199)  (409 199)  LC_3 Logic Functioning bit
 (14 8)  (380 200)  (380 200)  routing T_7_12.sp4_h_l_21 <X> T_7_12.lc_trk_g2_0
 (17 8)  (383 200)  (383 200)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (384 200)  (384 200)  routing T_7_12.wire_logic_cluster/lc_1/out <X> T_7_12.lc_trk_g2_1
 (22 8)  (388 200)  (388 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (28 8)  (394 200)  (394 200)  routing T_7_12.lc_trk_g2_1 <X> T_7_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (395 200)  (395 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (398 200)  (398 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (399 200)  (399 200)  routing T_7_12.lc_trk_g3_2 <X> T_7_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (400 200)  (400 200)  routing T_7_12.lc_trk_g3_2 <X> T_7_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (402 200)  (402 200)  LC_4 Logic Functioning bit
 (38 8)  (404 200)  (404 200)  LC_4 Logic Functioning bit
 (15 9)  (381 201)  (381 201)  routing T_7_12.sp4_h_l_21 <X> T_7_12.lc_trk_g2_0
 (16 9)  (382 201)  (382 201)  routing T_7_12.sp4_h_l_21 <X> T_7_12.lc_trk_g2_0
 (17 9)  (383 201)  (383 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (387 201)  (387 201)  routing T_7_12.sp4_r_v_b_35 <X> T_7_12.lc_trk_g2_3
 (31 9)  (397 201)  (397 201)  routing T_7_12.lc_trk_g3_2 <X> T_7_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (402 201)  (402 201)  LC_4 Logic Functioning bit
 (38 9)  (404 201)  (404 201)  LC_4 Logic Functioning bit
 (47 9)  (413 201)  (413 201)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (8 10)  (374 202)  (374 202)  routing T_7_12.sp4_h_r_11 <X> T_7_12.sp4_h_l_42
 (10 10)  (376 202)  (376 202)  routing T_7_12.sp4_h_r_11 <X> T_7_12.sp4_h_l_42
 (22 10)  (388 202)  (388 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (27 10)  (393 202)  (393 202)  routing T_7_12.lc_trk_g3_5 <X> T_7_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (394 202)  (394 202)  routing T_7_12.lc_trk_g3_5 <X> T_7_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (395 202)  (395 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (396 202)  (396 202)  routing T_7_12.lc_trk_g3_5 <X> T_7_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (398 202)  (398 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (402 202)  (402 202)  LC_5 Logic Functioning bit
 (37 10)  (403 202)  (403 202)  LC_5 Logic Functioning bit
 (38 10)  (404 202)  (404 202)  LC_5 Logic Functioning bit
 (42 10)  (408 202)  (408 202)  LC_5 Logic Functioning bit
 (43 10)  (409 202)  (409 202)  LC_5 Logic Functioning bit
 (45 10)  (411 202)  (411 202)  LC_5 Logic Functioning bit
 (50 10)  (416 202)  (416 202)  Cascade bit: LH_LC05_inmux02_5

 (21 11)  (387 203)  (387 203)  routing T_7_12.sp4_r_v_b_39 <X> T_7_12.lc_trk_g2_7
 (31 11)  (397 203)  (397 203)  routing T_7_12.lc_trk_g0_2 <X> T_7_12.wire_logic_cluster/lc_5/in_3
 (36 11)  (402 203)  (402 203)  LC_5 Logic Functioning bit
 (37 11)  (403 203)  (403 203)  LC_5 Logic Functioning bit
 (38 11)  (404 203)  (404 203)  LC_5 Logic Functioning bit
 (42 11)  (408 203)  (408 203)  LC_5 Logic Functioning bit
 (43 11)  (409 203)  (409 203)  LC_5 Logic Functioning bit
 (0 12)  (366 204)  (366 204)  routing T_7_12.glb_netwk_6 <X> T_7_12.glb2local_3
 (1 12)  (367 204)  (367 204)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_6 glb2local_3
 (12 12)  (378 204)  (378 204)  routing T_7_12.sp4_v_b_5 <X> T_7_12.sp4_h_r_11
 (22 12)  (388 204)  (388 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (1 13)  (367 205)  (367 205)  routing T_7_12.glb_netwk_6 <X> T_7_12.glb2local_3
 (11 13)  (377 205)  (377 205)  routing T_7_12.sp4_v_b_5 <X> T_7_12.sp4_h_r_11
 (13 13)  (379 205)  (379 205)  routing T_7_12.sp4_v_b_5 <X> T_7_12.sp4_h_r_11
 (21 13)  (387 205)  (387 205)  routing T_7_12.sp4_r_v_b_43 <X> T_7_12.lc_trk_g3_3
 (22 13)  (388 205)  (388 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (0 14)  (366 206)  (366 206)  routing T_7_12.glb_netwk_6 <X> T_7_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (367 206)  (367 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (8 14)  (374 206)  (374 206)  routing T_7_12.sp4_v_t_41 <X> T_7_12.sp4_h_l_47
 (9 14)  (375 206)  (375 206)  routing T_7_12.sp4_v_t_41 <X> T_7_12.sp4_h_l_47
 (10 14)  (376 206)  (376 206)  routing T_7_12.sp4_v_t_41 <X> T_7_12.sp4_h_l_47
 (17 14)  (383 206)  (383 206)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (384 206)  (384 206)  routing T_7_12.wire_logic_cluster/lc_5/out <X> T_7_12.lc_trk_g3_5
 (0 15)  (366 207)  (366 207)  routing T_7_12.glb_netwk_6 <X> T_7_12.wire_logic_cluster/lc_7/s_r
 (14 15)  (380 207)  (380 207)  routing T_7_12.sp4_r_v_b_44 <X> T_7_12.lc_trk_g3_4
 (17 15)  (383 207)  (383 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_8_12

 (11 0)  (431 192)  (431 192)  routing T_8_12.sp4_h_r_9 <X> T_8_12.sp4_v_b_2
 (21 0)  (441 192)  (441 192)  routing T_8_12.wire_logic_cluster/lc_3/out <X> T_8_12.lc_trk_g0_3
 (22 0)  (442 192)  (442 192)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (446 192)  (446 192)  routing T_8_12.lc_trk_g1_7 <X> T_8_12.wire_logic_cluster/lc_0/in_0
 (29 0)  (449 192)  (449 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (452 192)  (452 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (453 192)  (453 192)  routing T_8_12.lc_trk_g3_2 <X> T_8_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (454 192)  (454 192)  routing T_8_12.lc_trk_g3_2 <X> T_8_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (456 192)  (456 192)  LC_0 Logic Functioning bit
 (38 0)  (458 192)  (458 192)  LC_0 Logic Functioning bit
 (41 0)  (461 192)  (461 192)  LC_0 Logic Functioning bit
 (42 0)  (462 192)  (462 192)  LC_0 Logic Functioning bit
 (43 0)  (463 192)  (463 192)  LC_0 Logic Functioning bit
 (45 0)  (465 192)  (465 192)  LC_0 Logic Functioning bit
 (26 1)  (446 193)  (446 193)  routing T_8_12.lc_trk_g1_7 <X> T_8_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (447 193)  (447 193)  routing T_8_12.lc_trk_g1_7 <X> T_8_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (449 193)  (449 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (450 193)  (450 193)  routing T_8_12.lc_trk_g0_3 <X> T_8_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (451 193)  (451 193)  routing T_8_12.lc_trk_g3_2 <X> T_8_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (452 193)  (452 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (453 193)  (453 193)  routing T_8_12.lc_trk_g3_1 <X> T_8_12.input_2_0
 (34 1)  (454 193)  (454 193)  routing T_8_12.lc_trk_g3_1 <X> T_8_12.input_2_0
 (42 1)  (462 193)  (462 193)  LC_0 Logic Functioning bit
 (43 1)  (463 193)  (463 193)  LC_0 Logic Functioning bit
 (48 1)  (468 193)  (468 193)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (473 193)  (473 193)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (420 194)  (420 194)  routing T_8_12.glb_netwk_7 <X> T_8_12.wire_logic_cluster/lc_7/clk
 (1 2)  (421 194)  (421 194)  routing T_8_12.glb_netwk_7 <X> T_8_12.wire_logic_cluster/lc_7/clk
 (2 2)  (422 194)  (422 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (8 2)  (428 194)  (428 194)  routing T_8_12.sp4_v_t_42 <X> T_8_12.sp4_h_l_36
 (9 2)  (429 194)  (429 194)  routing T_8_12.sp4_v_t_42 <X> T_8_12.sp4_h_l_36
 (10 2)  (430 194)  (430 194)  routing T_8_12.sp4_v_t_42 <X> T_8_12.sp4_h_l_36
 (22 2)  (442 194)  (442 194)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (25 2)  (445 194)  (445 194)  routing T_8_12.sp4_v_t_3 <X> T_8_12.lc_trk_g0_6
 (0 3)  (420 195)  (420 195)  routing T_8_12.glb_netwk_7 <X> T_8_12.wire_logic_cluster/lc_7/clk
 (22 3)  (442 195)  (442 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (443 195)  (443 195)  routing T_8_12.sp4_v_t_3 <X> T_8_12.lc_trk_g0_6
 (25 3)  (445 195)  (445 195)  routing T_8_12.sp4_v_t_3 <X> T_8_12.lc_trk_g0_6
 (26 4)  (446 196)  (446 196)  routing T_8_12.lc_trk_g1_7 <X> T_8_12.wire_logic_cluster/lc_2/in_0
 (29 4)  (449 196)  (449 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (451 196)  (451 196)  routing T_8_12.lc_trk_g0_7 <X> T_8_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (452 196)  (452 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (456 196)  (456 196)  LC_2 Logic Functioning bit
 (37 4)  (457 196)  (457 196)  LC_2 Logic Functioning bit
 (38 4)  (458 196)  (458 196)  LC_2 Logic Functioning bit
 (39 4)  (459 196)  (459 196)  LC_2 Logic Functioning bit
 (41 4)  (461 196)  (461 196)  LC_2 Logic Functioning bit
 (43 4)  (463 196)  (463 196)  LC_2 Logic Functioning bit
 (53 4)  (473 196)  (473 196)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (26 5)  (446 197)  (446 197)  routing T_8_12.lc_trk_g1_7 <X> T_8_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (447 197)  (447 197)  routing T_8_12.lc_trk_g1_7 <X> T_8_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (449 197)  (449 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (450 197)  (450 197)  routing T_8_12.lc_trk_g0_3 <X> T_8_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (451 197)  (451 197)  routing T_8_12.lc_trk_g0_7 <X> T_8_12.wire_logic_cluster/lc_2/in_3
 (36 5)  (456 197)  (456 197)  LC_2 Logic Functioning bit
 (37 5)  (457 197)  (457 197)  LC_2 Logic Functioning bit
 (38 5)  (458 197)  (458 197)  LC_2 Logic Functioning bit
 (39 5)  (459 197)  (459 197)  LC_2 Logic Functioning bit
 (47 5)  (467 197)  (467 197)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (4 6)  (424 198)  (424 198)  routing T_8_12.sp4_h_r_9 <X> T_8_12.sp4_v_t_38
 (6 6)  (426 198)  (426 198)  routing T_8_12.sp4_h_r_9 <X> T_8_12.sp4_v_t_38
 (14 6)  (434 198)  (434 198)  routing T_8_12.wire_logic_cluster/lc_4/out <X> T_8_12.lc_trk_g1_4
 (22 6)  (442 198)  (442 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (443 198)  (443 198)  routing T_8_12.sp4_h_r_7 <X> T_8_12.lc_trk_g1_7
 (24 6)  (444 198)  (444 198)  routing T_8_12.sp4_h_r_7 <X> T_8_12.lc_trk_g1_7
 (29 6)  (449 198)  (449 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (450 198)  (450 198)  routing T_8_12.lc_trk_g0_6 <X> T_8_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (452 198)  (452 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (453 198)  (453 198)  routing T_8_12.lc_trk_g2_0 <X> T_8_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (456 198)  (456 198)  LC_3 Logic Functioning bit
 (38 6)  (458 198)  (458 198)  LC_3 Logic Functioning bit
 (41 6)  (461 198)  (461 198)  LC_3 Logic Functioning bit
 (43 6)  (463 198)  (463 198)  LC_3 Logic Functioning bit
 (45 6)  (465 198)  (465 198)  LC_3 Logic Functioning bit
 (5 7)  (425 199)  (425 199)  routing T_8_12.sp4_h_r_9 <X> T_8_12.sp4_v_t_38
 (17 7)  (437 199)  (437 199)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (441 199)  (441 199)  routing T_8_12.sp4_h_r_7 <X> T_8_12.lc_trk_g1_7
 (26 7)  (446 199)  (446 199)  routing T_8_12.lc_trk_g0_3 <X> T_8_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (449 199)  (449 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (450 199)  (450 199)  routing T_8_12.lc_trk_g0_6 <X> T_8_12.wire_logic_cluster/lc_3/in_1
 (36 7)  (456 199)  (456 199)  LC_3 Logic Functioning bit
 (37 7)  (457 199)  (457 199)  LC_3 Logic Functioning bit
 (38 7)  (458 199)  (458 199)  LC_3 Logic Functioning bit
 (39 7)  (459 199)  (459 199)  LC_3 Logic Functioning bit
 (41 7)  (461 199)  (461 199)  LC_3 Logic Functioning bit
 (43 7)  (463 199)  (463 199)  LC_3 Logic Functioning bit
 (10 8)  (430 200)  (430 200)  routing T_8_12.sp4_v_t_39 <X> T_8_12.sp4_h_r_7
 (27 8)  (447 200)  (447 200)  routing T_8_12.lc_trk_g3_0 <X> T_8_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (448 200)  (448 200)  routing T_8_12.lc_trk_g3_0 <X> T_8_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (449 200)  (449 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (451 200)  (451 200)  routing T_8_12.lc_trk_g1_4 <X> T_8_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (452 200)  (452 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (454 200)  (454 200)  routing T_8_12.lc_trk_g1_4 <X> T_8_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (455 200)  (455 200)  routing T_8_12.lc_trk_g1_7 <X> T_8_12.input_2_4
 (36 8)  (456 200)  (456 200)  LC_4 Logic Functioning bit
 (38 8)  (458 200)  (458 200)  LC_4 Logic Functioning bit
 (43 8)  (463 200)  (463 200)  LC_4 Logic Functioning bit
 (45 8)  (465 200)  (465 200)  LC_4 Logic Functioning bit
 (16 9)  (436 201)  (436 201)  routing T_8_12.sp12_v_b_8 <X> T_8_12.lc_trk_g2_0
 (17 9)  (437 201)  (437 201)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (28 9)  (448 201)  (448 201)  routing T_8_12.lc_trk_g2_0 <X> T_8_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (449 201)  (449 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (452 201)  (452 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (454 201)  (454 201)  routing T_8_12.lc_trk_g1_7 <X> T_8_12.input_2_4
 (35 9)  (455 201)  (455 201)  routing T_8_12.lc_trk_g1_7 <X> T_8_12.input_2_4
 (36 9)  (456 201)  (456 201)  LC_4 Logic Functioning bit
 (37 9)  (457 201)  (457 201)  LC_4 Logic Functioning bit
 (39 9)  (459 201)  (459 201)  LC_4 Logic Functioning bit
 (43 9)  (463 201)  (463 201)  LC_4 Logic Functioning bit
 (0 12)  (420 204)  (420 204)  routing T_8_12.glb_netwk_6 <X> T_8_12.glb2local_3
 (1 12)  (421 204)  (421 204)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_6 glb2local_3
 (10 12)  (430 204)  (430 204)  routing T_8_12.sp4_v_t_40 <X> T_8_12.sp4_h_r_10
 (15 12)  (435 204)  (435 204)  routing T_8_12.sp4_h_r_25 <X> T_8_12.lc_trk_g3_1
 (16 12)  (436 204)  (436 204)  routing T_8_12.sp4_h_r_25 <X> T_8_12.lc_trk_g3_1
 (17 12)  (437 204)  (437 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (25 12)  (445 204)  (445 204)  routing T_8_12.sp4_h_r_34 <X> T_8_12.lc_trk_g3_2
 (26 12)  (446 204)  (446 204)  routing T_8_12.lc_trk_g1_7 <X> T_8_12.wire_logic_cluster/lc_6/in_0
 (31 12)  (451 204)  (451 204)  routing T_8_12.lc_trk_g1_4 <X> T_8_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (452 204)  (452 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (454 204)  (454 204)  routing T_8_12.lc_trk_g1_4 <X> T_8_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (456 204)  (456 204)  LC_6 Logic Functioning bit
 (38 12)  (458 204)  (458 204)  LC_6 Logic Functioning bit
 (1 13)  (421 205)  (421 205)  routing T_8_12.glb_netwk_6 <X> T_8_12.glb2local_3
 (14 13)  (434 205)  (434 205)  routing T_8_12.sp12_v_b_16 <X> T_8_12.lc_trk_g3_0
 (16 13)  (436 205)  (436 205)  routing T_8_12.sp12_v_b_16 <X> T_8_12.lc_trk_g3_0
 (17 13)  (437 205)  (437 205)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (18 13)  (438 205)  (438 205)  routing T_8_12.sp4_h_r_25 <X> T_8_12.lc_trk_g3_1
 (22 13)  (442 205)  (442 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (443 205)  (443 205)  routing T_8_12.sp4_h_r_34 <X> T_8_12.lc_trk_g3_2
 (24 13)  (444 205)  (444 205)  routing T_8_12.sp4_h_r_34 <X> T_8_12.lc_trk_g3_2
 (26 13)  (446 205)  (446 205)  routing T_8_12.lc_trk_g1_7 <X> T_8_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (447 205)  (447 205)  routing T_8_12.lc_trk_g1_7 <X> T_8_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (449 205)  (449 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (37 13)  (457 205)  (457 205)  LC_6 Logic Functioning bit
 (39 13)  (459 205)  (459 205)  LC_6 Logic Functioning bit
 (48 13)  (468 205)  (468 205)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (420 206)  (420 206)  routing T_8_12.glb_netwk_6 <X> T_8_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (421 206)  (421 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (12 14)  (432 206)  (432 206)  routing T_8_12.sp4_v_t_46 <X> T_8_12.sp4_h_l_46
 (21 14)  (441 206)  (441 206)  routing T_8_12.wire_logic_cluster/lc_7/out <X> T_8_12.lc_trk_g3_7
 (22 14)  (442 206)  (442 206)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (447 206)  (447 206)  routing T_8_12.lc_trk_g3_7 <X> T_8_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (448 206)  (448 206)  routing T_8_12.lc_trk_g3_7 <X> T_8_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (449 206)  (449 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (450 206)  (450 206)  routing T_8_12.lc_trk_g3_7 <X> T_8_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (452 206)  (452 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (453 206)  (453 206)  routing T_8_12.lc_trk_g2_0 <X> T_8_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (456 206)  (456 206)  LC_7 Logic Functioning bit
 (37 14)  (457 206)  (457 206)  LC_7 Logic Functioning bit
 (38 14)  (458 206)  (458 206)  LC_7 Logic Functioning bit
 (42 14)  (462 206)  (462 206)  LC_7 Logic Functioning bit
 (43 14)  (463 206)  (463 206)  LC_7 Logic Functioning bit
 (45 14)  (465 206)  (465 206)  LC_7 Logic Functioning bit
 (50 14)  (470 206)  (470 206)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (420 207)  (420 207)  routing T_8_12.glb_netwk_6 <X> T_8_12.wire_logic_cluster/lc_7/s_r
 (11 15)  (431 207)  (431 207)  routing T_8_12.sp4_v_t_46 <X> T_8_12.sp4_h_l_46
 (30 15)  (450 207)  (450 207)  routing T_8_12.lc_trk_g3_7 <X> T_8_12.wire_logic_cluster/lc_7/in_1
 (36 15)  (456 207)  (456 207)  LC_7 Logic Functioning bit
 (37 15)  (457 207)  (457 207)  LC_7 Logic Functioning bit
 (38 15)  (458 207)  (458 207)  LC_7 Logic Functioning bit
 (42 15)  (462 207)  (462 207)  LC_7 Logic Functioning bit
 (43 15)  (463 207)  (463 207)  LC_7 Logic Functioning bit


LogicTile_9_12

 (11 0)  (485 192)  (485 192)  routing T_9_12.sp4_v_t_46 <X> T_9_12.sp4_v_b_2
 (26 0)  (500 192)  (500 192)  routing T_9_12.lc_trk_g1_7 <X> T_9_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (501 192)  (501 192)  routing T_9_12.lc_trk_g1_6 <X> T_9_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 192)  (503 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (504 192)  (504 192)  routing T_9_12.lc_trk_g1_6 <X> T_9_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (505 192)  (505 192)  routing T_9_12.lc_trk_g0_5 <X> T_9_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (506 192)  (506 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (509 192)  (509 192)  routing T_9_12.lc_trk_g2_6 <X> T_9_12.input_2_0
 (42 0)  (516 192)  (516 192)  LC_0 Logic Functioning bit
 (12 1)  (486 193)  (486 193)  routing T_9_12.sp4_v_t_46 <X> T_9_12.sp4_v_b_2
 (26 1)  (500 193)  (500 193)  routing T_9_12.lc_trk_g1_7 <X> T_9_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (501 193)  (501 193)  routing T_9_12.lc_trk_g1_7 <X> T_9_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (503 193)  (503 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (504 193)  (504 193)  routing T_9_12.lc_trk_g1_6 <X> T_9_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (506 193)  (506 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (507 193)  (507 193)  routing T_9_12.lc_trk_g2_6 <X> T_9_12.input_2_0
 (35 1)  (509 193)  (509 193)  routing T_9_12.lc_trk_g2_6 <X> T_9_12.input_2_0
 (41 1)  (515 193)  (515 193)  LC_0 Logic Functioning bit
 (42 1)  (516 193)  (516 193)  LC_0 Logic Functioning bit
 (43 1)  (517 193)  (517 193)  LC_0 Logic Functioning bit
 (17 2)  (491 194)  (491 194)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (22 2)  (496 194)  (496 194)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (498 194)  (498 194)  routing T_9_12.bot_op_7 <X> T_9_12.lc_trk_g0_7
 (26 2)  (500 194)  (500 194)  routing T_9_12.lc_trk_g2_7 <X> T_9_12.wire_logic_cluster/lc_1/in_0
 (31 2)  (505 194)  (505 194)  routing T_9_12.lc_trk_g3_5 <X> T_9_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (506 194)  (506 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (507 194)  (507 194)  routing T_9_12.lc_trk_g3_5 <X> T_9_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (508 194)  (508 194)  routing T_9_12.lc_trk_g3_5 <X> T_9_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (510 194)  (510 194)  LC_1 Logic Functioning bit
 (38 2)  (512 194)  (512 194)  LC_1 Logic Functioning bit
 (26 3)  (500 195)  (500 195)  routing T_9_12.lc_trk_g2_7 <X> T_9_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (502 195)  (502 195)  routing T_9_12.lc_trk_g2_7 <X> T_9_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (503 195)  (503 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (37 3)  (511 195)  (511 195)  LC_1 Logic Functioning bit
 (39 3)  (513 195)  (513 195)  LC_1 Logic Functioning bit
 (14 4)  (488 196)  (488 196)  routing T_9_12.lft_op_0 <X> T_9_12.lc_trk_g1_0
 (25 4)  (499 196)  (499 196)  routing T_9_12.sp4_h_l_7 <X> T_9_12.lc_trk_g1_2
 (28 4)  (502 196)  (502 196)  routing T_9_12.lc_trk_g2_5 <X> T_9_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (503 196)  (503 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (504 196)  (504 196)  routing T_9_12.lc_trk_g2_5 <X> T_9_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (506 196)  (506 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (507 196)  (507 196)  routing T_9_12.lc_trk_g3_0 <X> T_9_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (508 196)  (508 196)  routing T_9_12.lc_trk_g3_0 <X> T_9_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (510 196)  (510 196)  LC_2 Logic Functioning bit
 (38 4)  (512 196)  (512 196)  LC_2 Logic Functioning bit
 (15 5)  (489 197)  (489 197)  routing T_9_12.lft_op_0 <X> T_9_12.lc_trk_g1_0
 (17 5)  (491 197)  (491 197)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (496 197)  (496 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (497 197)  (497 197)  routing T_9_12.sp4_h_l_7 <X> T_9_12.lc_trk_g1_2
 (24 5)  (498 197)  (498 197)  routing T_9_12.sp4_h_l_7 <X> T_9_12.lc_trk_g1_2
 (25 5)  (499 197)  (499 197)  routing T_9_12.sp4_h_l_7 <X> T_9_12.lc_trk_g1_2
 (36 5)  (510 197)  (510 197)  LC_2 Logic Functioning bit
 (38 5)  (512 197)  (512 197)  LC_2 Logic Functioning bit
 (21 6)  (495 198)  (495 198)  routing T_9_12.sp4_h_l_10 <X> T_9_12.lc_trk_g1_7
 (22 6)  (496 198)  (496 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (497 198)  (497 198)  routing T_9_12.sp4_h_l_10 <X> T_9_12.lc_trk_g1_7
 (24 6)  (498 198)  (498 198)  routing T_9_12.sp4_h_l_10 <X> T_9_12.lc_trk_g1_7
 (25 6)  (499 198)  (499 198)  routing T_9_12.sp12_h_l_5 <X> T_9_12.lc_trk_g1_6
 (28 6)  (502 198)  (502 198)  routing T_9_12.lc_trk_g2_0 <X> T_9_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (503 198)  (503 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (506 198)  (506 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (507 198)  (507 198)  routing T_9_12.lc_trk_g3_1 <X> T_9_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (508 198)  (508 198)  routing T_9_12.lc_trk_g3_1 <X> T_9_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (510 198)  (510 198)  LC_3 Logic Functioning bit
 (50 6)  (524 198)  (524 198)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (489 199)  (489 199)  routing T_9_12.bot_op_4 <X> T_9_12.lc_trk_g1_4
 (17 7)  (491 199)  (491 199)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 7)  (495 199)  (495 199)  routing T_9_12.sp4_h_l_10 <X> T_9_12.lc_trk_g1_7
 (22 7)  (496 199)  (496 199)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (498 199)  (498 199)  routing T_9_12.sp12_h_l_5 <X> T_9_12.lc_trk_g1_6
 (25 7)  (499 199)  (499 199)  routing T_9_12.sp12_h_l_5 <X> T_9_12.lc_trk_g1_6
 (26 7)  (500 199)  (500 199)  routing T_9_12.lc_trk_g1_2 <X> T_9_12.wire_logic_cluster/lc_3/in_0
 (27 7)  (501 199)  (501 199)  routing T_9_12.lc_trk_g1_2 <X> T_9_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (503 199)  (503 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (47 7)  (521 199)  (521 199)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (0 8)  (474 200)  (474 200)  routing T_9_12.glb_netwk_6 <X> T_9_12.glb2local_1
 (1 8)  (475 200)  (475 200)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (14 8)  (488 200)  (488 200)  routing T_9_12.sp4_v_t_21 <X> T_9_12.lc_trk_g2_0
 (1 9)  (475 201)  (475 201)  routing T_9_12.glb_netwk_6 <X> T_9_12.glb2local_1
 (14 9)  (488 201)  (488 201)  routing T_9_12.sp4_v_t_21 <X> T_9_12.lc_trk_g2_0
 (16 9)  (490 201)  (490 201)  routing T_9_12.sp4_v_t_21 <X> T_9_12.lc_trk_g2_0
 (17 9)  (491 201)  (491 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (496 201)  (496 201)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (498 201)  (498 201)  routing T_9_12.tnr_op_2 <X> T_9_12.lc_trk_g2_2
 (16 10)  (490 202)  (490 202)  routing T_9_12.sp12_v_b_21 <X> T_9_12.lc_trk_g2_5
 (17 10)  (491 202)  (491 202)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (21 10)  (495 202)  (495 202)  routing T_9_12.rgt_op_7 <X> T_9_12.lc_trk_g2_7
 (22 10)  (496 202)  (496 202)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (498 202)  (498 202)  routing T_9_12.rgt_op_7 <X> T_9_12.lc_trk_g2_7
 (13 11)  (487 203)  (487 203)  routing T_9_12.sp4_v_b_3 <X> T_9_12.sp4_h_l_45
 (18 11)  (492 203)  (492 203)  routing T_9_12.sp12_v_b_21 <X> T_9_12.lc_trk_g2_5
 (19 11)  (493 203)  (493 203)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (22 11)  (496 203)  (496 203)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (498 203)  (498 203)  routing T_9_12.tnr_op_6 <X> T_9_12.lc_trk_g2_6
 (14 12)  (488 204)  (488 204)  routing T_9_12.sp4_v_b_24 <X> T_9_12.lc_trk_g3_0
 (16 12)  (490 204)  (490 204)  routing T_9_12.sp12_v_t_6 <X> T_9_12.lc_trk_g3_1
 (17 12)  (491 204)  (491 204)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (27 12)  (501 204)  (501 204)  routing T_9_12.lc_trk_g1_0 <X> T_9_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (503 204)  (503 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (505 204)  (505 204)  routing T_9_12.lc_trk_g0_7 <X> T_9_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (506 204)  (506 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (40 12)  (514 204)  (514 204)  LC_6 Logic Functioning bit
 (42 12)  (516 204)  (516 204)  LC_6 Logic Functioning bit
 (16 13)  (490 205)  (490 205)  routing T_9_12.sp4_v_b_24 <X> T_9_12.lc_trk_g3_0
 (17 13)  (491 205)  (491 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (31 13)  (505 205)  (505 205)  routing T_9_12.lc_trk_g0_7 <X> T_9_12.wire_logic_cluster/lc_6/in_3
 (40 13)  (514 205)  (514 205)  LC_6 Logic Functioning bit
 (42 13)  (516 205)  (516 205)  LC_6 Logic Functioning bit
 (51 13)  (525 205)  (525 205)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (6 14)  (480 206)  (480 206)  routing T_9_12.sp4_v_b_6 <X> T_9_12.sp4_v_t_44
 (15 14)  (489 206)  (489 206)  routing T_9_12.tnr_op_5 <X> T_9_12.lc_trk_g3_5
 (17 14)  (491 206)  (491 206)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (21 14)  (495 206)  (495 206)  routing T_9_12.sp4_h_l_34 <X> T_9_12.lc_trk_g3_7
 (22 14)  (496 206)  (496 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (497 206)  (497 206)  routing T_9_12.sp4_h_l_34 <X> T_9_12.lc_trk_g3_7
 (24 14)  (498 206)  (498 206)  routing T_9_12.sp4_h_l_34 <X> T_9_12.lc_trk_g3_7
 (26 14)  (500 206)  (500 206)  routing T_9_12.lc_trk_g1_4 <X> T_9_12.wire_logic_cluster/lc_7/in_0
 (28 14)  (502 206)  (502 206)  routing T_9_12.lc_trk_g2_2 <X> T_9_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (503 206)  (503 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (505 206)  (505 206)  routing T_9_12.lc_trk_g3_7 <X> T_9_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (506 206)  (506 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (507 206)  (507 206)  routing T_9_12.lc_trk_g3_7 <X> T_9_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (508 206)  (508 206)  routing T_9_12.lc_trk_g3_7 <X> T_9_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (510 206)  (510 206)  LC_7 Logic Functioning bit
 (37 14)  (511 206)  (511 206)  LC_7 Logic Functioning bit
 (38 14)  (512 206)  (512 206)  LC_7 Logic Functioning bit
 (39 14)  (513 206)  (513 206)  LC_7 Logic Functioning bit
 (40 14)  (514 206)  (514 206)  LC_7 Logic Functioning bit
 (50 14)  (524 206)  (524 206)  Cascade bit: LH_LC07_inmux02_5

 (5 15)  (479 207)  (479 207)  routing T_9_12.sp4_v_b_6 <X> T_9_12.sp4_v_t_44
 (21 15)  (495 207)  (495 207)  routing T_9_12.sp4_h_l_34 <X> T_9_12.lc_trk_g3_7
 (27 15)  (501 207)  (501 207)  routing T_9_12.lc_trk_g1_4 <X> T_9_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (503 207)  (503 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (504 207)  (504 207)  routing T_9_12.lc_trk_g2_2 <X> T_9_12.wire_logic_cluster/lc_7/in_1
 (31 15)  (505 207)  (505 207)  routing T_9_12.lc_trk_g3_7 <X> T_9_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (510 207)  (510 207)  LC_7 Logic Functioning bit
 (37 15)  (511 207)  (511 207)  LC_7 Logic Functioning bit
 (38 15)  (512 207)  (512 207)  LC_7 Logic Functioning bit
 (39 15)  (513 207)  (513 207)  LC_7 Logic Functioning bit
 (40 15)  (514 207)  (514 207)  LC_7 Logic Functioning bit
 (42 15)  (516 207)  (516 207)  LC_7 Logic Functioning bit


LogicTile_10_12

 (0 2)  (528 194)  (528 194)  routing T_10_12.glb_netwk_7 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (1 2)  (529 194)  (529 194)  routing T_10_12.glb_netwk_7 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (2 2)  (530 194)  (530 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (8 2)  (536 194)  (536 194)  routing T_10_12.sp4_v_t_36 <X> T_10_12.sp4_h_l_36
 (9 2)  (537 194)  (537 194)  routing T_10_12.sp4_v_t_36 <X> T_10_12.sp4_h_l_36
 (14 2)  (542 194)  (542 194)  routing T_10_12.wire_logic_cluster/lc_4/out <X> T_10_12.lc_trk_g0_4
 (15 2)  (543 194)  (543 194)  routing T_10_12.sp4_v_b_21 <X> T_10_12.lc_trk_g0_5
 (16 2)  (544 194)  (544 194)  routing T_10_12.sp4_v_b_21 <X> T_10_12.lc_trk_g0_5
 (17 2)  (545 194)  (545 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (22 2)  (550 194)  (550 194)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (0 3)  (528 195)  (528 195)  routing T_10_12.glb_netwk_7 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (17 3)  (545 195)  (545 195)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (15 4)  (543 196)  (543 196)  routing T_10_12.bot_op_1 <X> T_10_12.lc_trk_g1_1
 (17 4)  (545 196)  (545 196)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (550 196)  (550 196)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (552 196)  (552 196)  routing T_10_12.bot_op_3 <X> T_10_12.lc_trk_g1_3
 (27 4)  (555 196)  (555 196)  routing T_10_12.lc_trk_g1_4 <X> T_10_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (557 196)  (557 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (558 196)  (558 196)  routing T_10_12.lc_trk_g1_4 <X> T_10_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (560 196)  (560 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (561 196)  (561 196)  routing T_10_12.lc_trk_g2_1 <X> T_10_12.wire_logic_cluster/lc_2/in_3
 (35 4)  (563 196)  (563 196)  routing T_10_12.lc_trk_g3_5 <X> T_10_12.input_2_2
 (41 4)  (569 196)  (569 196)  LC_2 Logic Functioning bit
 (43 4)  (571 196)  (571 196)  LC_2 Logic Functioning bit
 (45 4)  (573 196)  (573 196)  LC_2 Logic Functioning bit
 (26 5)  (554 197)  (554 197)  routing T_10_12.lc_trk_g2_2 <X> T_10_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (556 197)  (556 197)  routing T_10_12.lc_trk_g2_2 <X> T_10_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (557 197)  (557 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (560 197)  (560 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (561 197)  (561 197)  routing T_10_12.lc_trk_g3_5 <X> T_10_12.input_2_2
 (34 5)  (562 197)  (562 197)  routing T_10_12.lc_trk_g3_5 <X> T_10_12.input_2_2
 (42 5)  (570 197)  (570 197)  LC_2 Logic Functioning bit
 (14 7)  (542 199)  (542 199)  routing T_10_12.top_op_4 <X> T_10_12.lc_trk_g1_4
 (15 7)  (543 199)  (543 199)  routing T_10_12.top_op_4 <X> T_10_12.lc_trk_g1_4
 (17 7)  (545 199)  (545 199)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (15 8)  (543 200)  (543 200)  routing T_10_12.sp4_h_r_33 <X> T_10_12.lc_trk_g2_1
 (16 8)  (544 200)  (544 200)  routing T_10_12.sp4_h_r_33 <X> T_10_12.lc_trk_g2_1
 (17 8)  (545 200)  (545 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (546 200)  (546 200)  routing T_10_12.sp4_h_r_33 <X> T_10_12.lc_trk_g2_1
 (25 8)  (553 200)  (553 200)  routing T_10_12.rgt_op_2 <X> T_10_12.lc_trk_g2_2
 (26 8)  (554 200)  (554 200)  routing T_10_12.lc_trk_g0_4 <X> T_10_12.wire_logic_cluster/lc_4/in_0
 (27 8)  (555 200)  (555 200)  routing T_10_12.lc_trk_g1_4 <X> T_10_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (557 200)  (557 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (558 200)  (558 200)  routing T_10_12.lc_trk_g1_4 <X> T_10_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (560 200)  (560 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (561 200)  (561 200)  routing T_10_12.lc_trk_g2_1 <X> T_10_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (563 200)  (563 200)  routing T_10_12.lc_trk_g3_5 <X> T_10_12.input_2_4
 (42 8)  (570 200)  (570 200)  LC_4 Logic Functioning bit
 (45 8)  (573 200)  (573 200)  LC_4 Logic Functioning bit
 (22 9)  (550 201)  (550 201)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (552 201)  (552 201)  routing T_10_12.rgt_op_2 <X> T_10_12.lc_trk_g2_2
 (29 9)  (557 201)  (557 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (560 201)  (560 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (561 201)  (561 201)  routing T_10_12.lc_trk_g3_5 <X> T_10_12.input_2_4
 (34 9)  (562 201)  (562 201)  routing T_10_12.lc_trk_g3_5 <X> T_10_12.input_2_4
 (41 9)  (569 201)  (569 201)  LC_4 Logic Functioning bit
 (43 9)  (571 201)  (571 201)  LC_4 Logic Functioning bit
 (27 10)  (555 202)  (555 202)  routing T_10_12.lc_trk_g3_5 <X> T_10_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (556 202)  (556 202)  routing T_10_12.lc_trk_g3_5 <X> T_10_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (557 202)  (557 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (558 202)  (558 202)  routing T_10_12.lc_trk_g3_5 <X> T_10_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (560 202)  (560 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (562 202)  (562 202)  routing T_10_12.lc_trk_g1_3 <X> T_10_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (563 202)  (563 202)  routing T_10_12.lc_trk_g1_4 <X> T_10_12.input_2_5
 (37 10)  (565 202)  (565 202)  LC_5 Logic Functioning bit
 (45 10)  (573 202)  (573 202)  LC_5 Logic Functioning bit
 (51 10)  (579 202)  (579 202)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (28 11)  (556 203)  (556 203)  routing T_10_12.lc_trk_g2_1 <X> T_10_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (557 203)  (557 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (559 203)  (559 203)  routing T_10_12.lc_trk_g1_3 <X> T_10_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (560 203)  (560 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (562 203)  (562 203)  routing T_10_12.lc_trk_g1_4 <X> T_10_12.input_2_5
 (36 11)  (564 203)  (564 203)  LC_5 Logic Functioning bit
 (38 11)  (566 203)  (566 203)  LC_5 Logic Functioning bit
 (0 12)  (528 204)  (528 204)  routing T_10_12.glb_netwk_6 <X> T_10_12.glb2local_3
 (1 12)  (529 204)  (529 204)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_6 glb2local_3
 (29 12)  (557 204)  (557 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (558 204)  (558 204)  routing T_10_12.lc_trk_g0_5 <X> T_10_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (559 204)  (559 204)  routing T_10_12.lc_trk_g0_7 <X> T_10_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (560 204)  (560 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (564 204)  (564 204)  LC_6 Logic Functioning bit
 (37 12)  (565 204)  (565 204)  LC_6 Logic Functioning bit
 (38 12)  (566 204)  (566 204)  LC_6 Logic Functioning bit
 (39 12)  (567 204)  (567 204)  LC_6 Logic Functioning bit
 (41 12)  (569 204)  (569 204)  LC_6 Logic Functioning bit
 (43 12)  (571 204)  (571 204)  LC_6 Logic Functioning bit
 (1 13)  (529 205)  (529 205)  routing T_10_12.glb_netwk_6 <X> T_10_12.glb2local_3
 (31 13)  (559 205)  (559 205)  routing T_10_12.lc_trk_g0_7 <X> T_10_12.wire_logic_cluster/lc_6/in_3
 (36 13)  (564 205)  (564 205)  LC_6 Logic Functioning bit
 (37 13)  (565 205)  (565 205)  LC_6 Logic Functioning bit
 (38 13)  (566 205)  (566 205)  LC_6 Logic Functioning bit
 (39 13)  (567 205)  (567 205)  LC_6 Logic Functioning bit
 (41 13)  (569 205)  (569 205)  LC_6 Logic Functioning bit
 (43 13)  (571 205)  (571 205)  LC_6 Logic Functioning bit
 (53 13)  (581 205)  (581 205)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (8 14)  (536 206)  (536 206)  routing T_10_12.sp4_v_t_47 <X> T_10_12.sp4_h_l_47
 (9 14)  (537 206)  (537 206)  routing T_10_12.sp4_v_t_47 <X> T_10_12.sp4_h_l_47
 (15 14)  (543 206)  (543 206)  routing T_10_12.sp4_v_t_32 <X> T_10_12.lc_trk_g3_5
 (16 14)  (544 206)  (544 206)  routing T_10_12.sp4_v_t_32 <X> T_10_12.lc_trk_g3_5
 (17 14)  (545 206)  (545 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (27 14)  (555 206)  (555 206)  routing T_10_12.lc_trk_g3_5 <X> T_10_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (556 206)  (556 206)  routing T_10_12.lc_trk_g3_5 <X> T_10_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (557 206)  (557 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (558 206)  (558 206)  routing T_10_12.lc_trk_g3_5 <X> T_10_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (560 206)  (560 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (562 206)  (562 206)  routing T_10_12.lc_trk_g1_1 <X> T_10_12.wire_logic_cluster/lc_7/in_3
 (35 14)  (563 206)  (563 206)  routing T_10_12.lc_trk_g1_4 <X> T_10_12.input_2_7
 (37 14)  (565 206)  (565 206)  LC_7 Logic Functioning bit
 (45 14)  (573 206)  (573 206)  LC_7 Logic Functioning bit
 (28 15)  (556 207)  (556 207)  routing T_10_12.lc_trk_g2_1 <X> T_10_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (557 207)  (557 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (560 207)  (560 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (562 207)  (562 207)  routing T_10_12.lc_trk_g1_4 <X> T_10_12.input_2_7
 (36 15)  (564 207)  (564 207)  LC_7 Logic Functioning bit
 (38 15)  (566 207)  (566 207)  LC_7 Logic Functioning bit


LogicTile_11_12

 (0 2)  (582 194)  (582 194)  routing T_11_12.glb_netwk_7 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (1 2)  (583 194)  (583 194)  routing T_11_12.glb_netwk_7 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (2 2)  (584 194)  (584 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (609 194)  (609 194)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (610 194)  (610 194)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (611 194)  (611 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (612 194)  (612 194)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (613 194)  (613 194)  routing T_11_12.lc_trk_g0_4 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (614 194)  (614 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (41 2)  (623 194)  (623 194)  LC_1 Logic Functioning bit
 (43 2)  (625 194)  (625 194)  LC_1 Logic Functioning bit
 (45 2)  (627 194)  (627 194)  LC_1 Logic Functioning bit
 (47 2)  (629 194)  (629 194)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (582 195)  (582 195)  routing T_11_12.glb_netwk_7 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (17 3)  (599 195)  (599 195)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (19 3)  (601 195)  (601 195)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (28 3)  (610 195)  (610 195)  routing T_11_12.lc_trk_g2_1 <X> T_11_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (611 195)  (611 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (612 195)  (612 195)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_1/in_1
 (32 3)  (614 195)  (614 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (615 195)  (615 195)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.input_2_1
 (34 3)  (616 195)  (616 195)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.input_2_1
 (35 3)  (617 195)  (617 195)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.input_2_1
 (43 3)  (625 195)  (625 195)  LC_1 Logic Functioning bit
 (25 4)  (607 196)  (607 196)  routing T_11_12.lft_op_2 <X> T_11_12.lc_trk_g1_2
 (27 4)  (609 196)  (609 196)  routing T_11_12.lc_trk_g1_4 <X> T_11_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (611 196)  (611 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (612 196)  (612 196)  routing T_11_12.lc_trk_g1_4 <X> T_11_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (614 196)  (614 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (616 196)  (616 196)  routing T_11_12.lc_trk_g1_2 <X> T_11_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (618 196)  (618 196)  LC_2 Logic Functioning bit
 (39 4)  (621 196)  (621 196)  LC_2 Logic Functioning bit
 (41 4)  (623 196)  (623 196)  LC_2 Logic Functioning bit
 (42 4)  (624 196)  (624 196)  LC_2 Logic Functioning bit
 (22 5)  (604 197)  (604 197)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (606 197)  (606 197)  routing T_11_12.lft_op_2 <X> T_11_12.lc_trk_g1_2
 (31 5)  (613 197)  (613 197)  routing T_11_12.lc_trk_g1_2 <X> T_11_12.wire_logic_cluster/lc_2/in_3
 (36 5)  (618 197)  (618 197)  LC_2 Logic Functioning bit
 (39 5)  (621 197)  (621 197)  LC_2 Logic Functioning bit
 (41 5)  (623 197)  (623 197)  LC_2 Logic Functioning bit
 (42 5)  (624 197)  (624 197)  LC_2 Logic Functioning bit
 (0 6)  (582 198)  (582 198)  routing T_11_12.glb_netwk_6 <X> T_11_12.glb2local_0
 (1 6)  (583 198)  (583 198)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (11 6)  (593 198)  (593 198)  routing T_11_12.sp4_h_r_11 <X> T_11_12.sp4_v_t_40
 (13 6)  (595 198)  (595 198)  routing T_11_12.sp4_h_r_11 <X> T_11_12.sp4_v_t_40
 (14 6)  (596 198)  (596 198)  routing T_11_12.lft_op_4 <X> T_11_12.lc_trk_g1_4
 (1 7)  (583 199)  (583 199)  routing T_11_12.glb_netwk_6 <X> T_11_12.glb2local_0
 (12 7)  (594 199)  (594 199)  routing T_11_12.sp4_h_r_11 <X> T_11_12.sp4_v_t_40
 (15 7)  (597 199)  (597 199)  routing T_11_12.lft_op_4 <X> T_11_12.lc_trk_g1_4
 (17 7)  (599 199)  (599 199)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (17 8)  (599 200)  (599 200)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (600 200)  (600 200)  routing T_11_12.wire_logic_cluster/lc_1/out <X> T_11_12.lc_trk_g2_1
 (22 13)  (604 205)  (604 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (607 205)  (607 205)  routing T_11_12.sp4_r_v_b_42 <X> T_11_12.lc_trk_g3_2
 (13 14)  (595 206)  (595 206)  routing T_11_12.sp4_h_r_11 <X> T_11_12.sp4_v_t_46
 (21 14)  (603 206)  (603 206)  routing T_11_12.sp4_h_l_34 <X> T_11_12.lc_trk_g3_7
 (22 14)  (604 206)  (604 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (605 206)  (605 206)  routing T_11_12.sp4_h_l_34 <X> T_11_12.lc_trk_g3_7
 (24 14)  (606 206)  (606 206)  routing T_11_12.sp4_h_l_34 <X> T_11_12.lc_trk_g3_7
 (12 15)  (594 207)  (594 207)  routing T_11_12.sp4_h_r_11 <X> T_11_12.sp4_v_t_46
 (21 15)  (603 207)  (603 207)  routing T_11_12.sp4_h_l_34 <X> T_11_12.lc_trk_g3_7


LogicTile_12_12

 (15 0)  (651 192)  (651 192)  routing T_12_12.top_op_1 <X> T_12_12.lc_trk_g0_1
 (17 0)  (653 192)  (653 192)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (26 0)  (662 192)  (662 192)  routing T_12_12.lc_trk_g2_4 <X> T_12_12.wire_logic_cluster/lc_0/in_0
 (29 0)  (665 192)  (665 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (668 192)  (668 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (669 192)  (669 192)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (670 192)  (670 192)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (38 0)  (674 192)  (674 192)  LC_0 Logic Functioning bit
 (41 0)  (677 192)  (677 192)  LC_0 Logic Functioning bit
 (43 0)  (679 192)  (679 192)  LC_0 Logic Functioning bit
 (45 0)  (681 192)  (681 192)  LC_0 Logic Functioning bit
 (18 1)  (654 193)  (654 193)  routing T_12_12.top_op_1 <X> T_12_12.lc_trk_g0_1
 (28 1)  (664 193)  (664 193)  routing T_12_12.lc_trk_g2_4 <X> T_12_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (665 193)  (665 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (667 193)  (667 193)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (668 193)  (668 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (669 193)  (669 193)  routing T_12_12.lc_trk_g2_2 <X> T_12_12.input_2_0
 (35 1)  (671 193)  (671 193)  routing T_12_12.lc_trk_g2_2 <X> T_12_12.input_2_0
 (36 1)  (672 193)  (672 193)  LC_0 Logic Functioning bit
 (38 1)  (674 193)  (674 193)  LC_0 Logic Functioning bit
 (41 1)  (677 193)  (677 193)  LC_0 Logic Functioning bit
 (43 1)  (679 193)  (679 193)  LC_0 Logic Functioning bit
 (0 2)  (636 194)  (636 194)  routing T_12_12.glb_netwk_7 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (1 2)  (637 194)  (637 194)  routing T_12_12.glb_netwk_7 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (2 2)  (638 194)  (638 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (636 195)  (636 195)  routing T_12_12.glb_netwk_7 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (14 4)  (650 196)  (650 196)  routing T_12_12.wire_logic_cluster/lc_0/out <X> T_12_12.lc_trk_g1_0
 (26 4)  (662 196)  (662 196)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (663 196)  (663 196)  routing T_12_12.lc_trk_g1_2 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (665 196)  (665 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (668 196)  (668 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (670 196)  (670 196)  routing T_12_12.lc_trk_g1_0 <X> T_12_12.wire_logic_cluster/lc_2/in_3
 (42 4)  (678 196)  (678 196)  LC_2 Logic Functioning bit
 (17 5)  (653 197)  (653 197)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (658 197)  (658 197)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (660 197)  (660 197)  routing T_12_12.top_op_2 <X> T_12_12.lc_trk_g1_2
 (25 5)  (661 197)  (661 197)  routing T_12_12.top_op_2 <X> T_12_12.lc_trk_g1_2
 (27 5)  (663 197)  (663 197)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (665 197)  (665 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (666 197)  (666 197)  routing T_12_12.lc_trk_g1_2 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (32 5)  (668 197)  (668 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (669 197)  (669 197)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.input_2_2
 (34 5)  (670 197)  (670 197)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.input_2_2
 (35 5)  (671 197)  (671 197)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.input_2_2
 (6 6)  (642 198)  (642 198)  routing T_12_12.sp4_h_l_47 <X> T_12_12.sp4_v_t_38
 (15 6)  (651 198)  (651 198)  routing T_12_12.top_op_5 <X> T_12_12.lc_trk_g1_5
 (17 6)  (653 198)  (653 198)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (28 6)  (664 198)  (664 198)  routing T_12_12.lc_trk_g2_2 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (665 198)  (665 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (667 198)  (667 198)  routing T_12_12.lc_trk_g2_4 <X> T_12_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (668 198)  (668 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (669 198)  (669 198)  routing T_12_12.lc_trk_g2_4 <X> T_12_12.wire_logic_cluster/lc_3/in_3
 (37 6)  (673 198)  (673 198)  LC_3 Logic Functioning bit
 (38 6)  (674 198)  (674 198)  LC_3 Logic Functioning bit
 (39 6)  (675 198)  (675 198)  LC_3 Logic Functioning bit
 (40 6)  (676 198)  (676 198)  LC_3 Logic Functioning bit
 (41 6)  (677 198)  (677 198)  LC_3 Logic Functioning bit
 (42 6)  (678 198)  (678 198)  LC_3 Logic Functioning bit
 (43 6)  (679 198)  (679 198)  LC_3 Logic Functioning bit
 (45 6)  (681 198)  (681 198)  LC_3 Logic Functioning bit
 (46 6)  (682 198)  (682 198)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (683 198)  (683 198)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (48 6)  (684 198)  (684 198)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (686 198)  (686 198)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (654 199)  (654 199)  routing T_12_12.top_op_5 <X> T_12_12.lc_trk_g1_5
 (30 7)  (666 199)  (666 199)  routing T_12_12.lc_trk_g2_2 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (37 7)  (673 199)  (673 199)  LC_3 Logic Functioning bit
 (38 7)  (674 199)  (674 199)  LC_3 Logic Functioning bit
 (39 7)  (675 199)  (675 199)  LC_3 Logic Functioning bit
 (40 7)  (676 199)  (676 199)  LC_3 Logic Functioning bit
 (41 7)  (677 199)  (677 199)  LC_3 Logic Functioning bit
 (42 7)  (678 199)  (678 199)  LC_3 Logic Functioning bit
 (43 7)  (679 199)  (679 199)  LC_3 Logic Functioning bit
 (48 7)  (684 199)  (684 199)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (687 199)  (687 199)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (22 9)  (658 201)  (658 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (661 201)  (661 201)  routing T_12_12.sp4_r_v_b_34 <X> T_12_12.lc_trk_g2_2
 (15 11)  (651 203)  (651 203)  routing T_12_12.tnr_op_4 <X> T_12_12.lc_trk_g2_4
 (17 11)  (653 203)  (653 203)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 12)  (658 204)  (658 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (659 204)  (659 204)  routing T_12_12.sp4_v_t_30 <X> T_12_12.lc_trk_g3_3
 (24 12)  (660 204)  (660 204)  routing T_12_12.sp4_v_t_30 <X> T_12_12.lc_trk_g3_3
 (25 12)  (661 204)  (661 204)  routing T_12_12.wire_logic_cluster/lc_2/out <X> T_12_12.lc_trk_g3_2
 (22 13)  (658 205)  (658 205)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (5 14)  (641 206)  (641 206)  routing T_12_12.sp4_v_t_44 <X> T_12_12.sp4_h_l_44
 (6 14)  (642 206)  (642 206)  routing T_12_12.sp4_v_b_6 <X> T_12_12.sp4_v_t_44
 (5 15)  (641 207)  (641 207)  routing T_12_12.sp4_v_b_6 <X> T_12_12.sp4_v_t_44
 (6 15)  (642 207)  (642 207)  routing T_12_12.sp4_v_t_44 <X> T_12_12.sp4_h_l_44


LogicTile_17_12

 (3 1)  (913 193)  (913 193)  routing T_17_12.sp12_h_l_23 <X> T_17_12.sp12_v_b_0


DSP_Tile_0_11

 (7 0)  (7 176)  (7 176)  MAC16 functional bit: MULT1_bram_cbit_1

 (31 0)  (31 176)  (31 176)  routing T_0_11.lc_trk_g3_6 <X> T_0_11.wire_mult/lc_0/in_3
 (32 0)  (32 176)  (32 176)  Enable bit of Mux _mult/lcb3_0 => lc_trk_g3_6 wire_mult/lc_0/in_3
 (33 0)  (33 176)  (33 176)  routing T_0_11.lc_trk_g3_6 <X> T_0_11.wire_mult/lc_0/in_3
 (34 0)  (34 176)  (34 176)  routing T_0_11.lc_trk_g3_6 <X> T_0_11.wire_mult/lc_0/in_3
 (36 0)  (36 176)  (36 176)  LC_0 Logic Functioning bit
 (37 0)  (37 176)  (37 176)  LC_0 Logic Functioning bit
 (42 0)  (42 176)  (42 176)  LC_0 Logic Functioning bit
 (43 0)  (43 176)  (43 176)  LC_0 Logic Functioning bit
 (50 0)  (50 176)  (50 176)  Cascade buffer Enable bit: MULT1_LC00_inmux02_5

 (7 1)  (7 177)  (7 177)  MAC16 functional bit: MULT1_bram_cbit_0

 (27 1)  (27 177)  (27 177)  routing T_0_11.lc_trk_g1_1 <X> T_0_11.wire_mult/lc_0/in_0
 (29 1)  (29 177)  (29 177)  Enable bit of Mux _mult/lcb0_0 => lc_trk_g1_1 wire_mult/lc_0/in_0
 (31 1)  (31 177)  (31 177)  routing T_0_11.lc_trk_g3_6 <X> T_0_11.wire_mult/lc_0/in_3
 (36 1)  (36 177)  (36 177)  LC_0 Logic Functioning bit
 (37 1)  (37 177)  (37 177)  LC_0 Logic Functioning bit
 (42 1)  (42 177)  (42 177)  LC_0 Logic Functioning bit
 (43 1)  (43 177)  (43 177)  LC_0 Logic Functioning bit
 (53 1)  (53 177)  (53 177)  Enable bit of Mux _out_links/OutMuxb_0 => wire_mult/mult/O_8 sp4_r_v_b_33
 (25 2)  (25 178)  (25 178)  routing T_0_11.sp4_h_l_3 <X> T_0_11.lc_trk_g0_6
 (31 2)  (31 178)  (31 178)  routing T_0_11.lc_trk_g0_4 <X> T_0_11.wire_mult/lc_1/in_3
 (32 2)  (32 178)  (32 178)  Enable bit of Mux _mult/lcb3_1 => lc_trk_g0_4 wire_mult/lc_1/in_3
 (36 2)  (36 178)  (36 178)  LC_1 Logic Functioning bit
 (37 2)  (37 178)  (37 178)  LC_1 Logic Functioning bit
 (42 2)  (42 178)  (42 178)  LC_1 Logic Functioning bit
 (43 2)  (43 178)  (43 178)  LC_1 Logic Functioning bit
 (50 2)  (50 178)  (50 178)  Cascade buffer Enable bit: MULT1_LC01_inmux02_5

 (6 3)  (6 179)  (6 179)  routing T_0_11.sp4_h_r_0 <X> T_0_11.sp4_h_l_37
 (14 3)  (14 179)  (14 179)  routing T_0_11.sp12_h_l_19 <X> T_0_11.lc_trk_g0_4
 (16 3)  (16 179)  (16 179)  routing T_0_11.sp12_h_l_19 <X> T_0_11.lc_trk_g0_4
 (17 3)  (17 179)  (17 179)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_19 lc_trk_g0_4
 (22 3)  (22 179)  (22 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_3 lc_trk_g0_6
 (23 3)  (23 179)  (23 179)  routing T_0_11.sp4_h_l_3 <X> T_0_11.lc_trk_g0_6
 (24 3)  (24 179)  (24 179)  routing T_0_11.sp4_h_l_3 <X> T_0_11.lc_trk_g0_6
 (36 3)  (36 179)  (36 179)  LC_1 Logic Functioning bit
 (37 3)  (37 179)  (37 179)  LC_1 Logic Functioning bit
 (42 3)  (42 179)  (42 179)  LC_1 Logic Functioning bit
 (43 3)  (43 179)  (43 179)  LC_1 Logic Functioning bit
 (53 3)  (53 179)  (53 179)  Enable bit of Mux _out_links/OutMuxb_1 => wire_mult/mult/O_9 sp4_r_v_b_35
 (15 4)  (15 180)  (15 180)  routing T_0_11.sp4_h_r_9 <X> T_0_11.lc_trk_g1_1
 (16 4)  (16 180)  (16 180)  routing T_0_11.sp4_h_r_9 <X> T_0_11.lc_trk_g1_1
 (17 4)  (17 180)  (17 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (18 180)  (18 180)  routing T_0_11.sp4_h_r_9 <X> T_0_11.lc_trk_g1_1
 (21 4)  (21 180)  (21 180)  routing T_0_11.sp4_h_r_19 <X> T_0_11.lc_trk_g1_3
 (22 4)  (22 180)  (22 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (23 180)  (23 180)  routing T_0_11.sp4_h_r_19 <X> T_0_11.lc_trk_g1_3
 (24 4)  (24 180)  (24 180)  routing T_0_11.sp4_h_r_19 <X> T_0_11.lc_trk_g1_3
 (32 4)  (32 180)  (32 180)  Enable bit of Mux _mult/lcb3_2 => lc_trk_g1_2 wire_mult/lc_2/in_3
 (34 4)  (34 180)  (34 180)  routing T_0_11.lc_trk_g1_2 <X> T_0_11.wire_mult/lc_2/in_3
 (36 4)  (36 180)  (36 180)  LC_2 Logic Functioning bit
 (37 4)  (37 180)  (37 180)  LC_2 Logic Functioning bit
 (42 4)  (42 180)  (42 180)  LC_2 Logic Functioning bit
 (43 4)  (43 180)  (43 180)  LC_2 Logic Functioning bit
 (50 4)  (50 180)  (50 180)  Cascade buffer Enable bit: MULT1_LC02_inmux02_5

 (21 5)  (21 181)  (21 181)  routing T_0_11.sp4_h_r_19 <X> T_0_11.lc_trk_g1_3
 (22 5)  (22 181)  (22 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (25 181)  (25 181)  routing T_0_11.sp4_r_v_b_26 <X> T_0_11.lc_trk_g1_2
 (31 5)  (31 181)  (31 181)  routing T_0_11.lc_trk_g1_2 <X> T_0_11.wire_mult/lc_2/in_3
 (36 5)  (36 181)  (36 181)  LC_2 Logic Functioning bit
 (37 5)  (37 181)  (37 181)  LC_2 Logic Functioning bit
 (42 5)  (42 181)  (42 181)  LC_2 Logic Functioning bit
 (43 5)  (43 181)  (43 181)  LC_2 Logic Functioning bit
 (53 5)  (53 181)  (53 181)  Enable bit of Mux _out_links/OutMuxb_2 => wire_mult/mult/O_10 sp4_r_v_b_37
 (7 6)  (7 182)  (7 182)  MAC16 functional bit: MULT1_bram_cbit_7

 (11 6)  (11 182)  (11 182)  routing T_0_11.sp4_h_l_37 <X> T_0_11.sp4_v_t_40
 (32 6)  (32 182)  (32 182)  Enable bit of Mux _mult/lcb3_3 => lc_trk_g1_3 wire_mult/lc_3/in_3
 (34 6)  (34 182)  (34 182)  routing T_0_11.lc_trk_g1_3 <X> T_0_11.wire_mult/lc_3/in_3
 (36 6)  (36 182)  (36 182)  LC_3 Logic Functioning bit
 (37 6)  (37 182)  (37 182)  LC_3 Logic Functioning bit
 (42 6)  (42 182)  (42 182)  LC_3 Logic Functioning bit
 (43 6)  (43 182)  (43 182)  LC_3 Logic Functioning bit
 (50 6)  (50 182)  (50 182)  Cascade buffer Enable bit: MULT1_LC03_inmux02_5

 (31 7)  (31 183)  (31 183)  routing T_0_11.lc_trk_g1_3 <X> T_0_11.wire_mult/lc_3/in_3
 (36 7)  (36 183)  (36 183)  LC_3 Logic Functioning bit
 (37 7)  (37 183)  (37 183)  LC_3 Logic Functioning bit
 (42 7)  (42 183)  (42 183)  LC_3 Logic Functioning bit
 (43 7)  (43 183)  (43 183)  LC_3 Logic Functioning bit
 (53 7)  (53 183)  (53 183)  Enable bit of Mux _out_links/OutMuxb_3 => wire_mult/mult/O_11 sp4_r_v_b_39
 (32 8)  (32 184)  (32 184)  Enable bit of Mux _mult/lcb3_4 => lc_trk_g3_0 wire_mult/lc_4/in_3
 (33 8)  (33 184)  (33 184)  routing T_0_11.lc_trk_g3_0 <X> T_0_11.wire_mult/lc_4/in_3
 (34 8)  (34 184)  (34 184)  routing T_0_11.lc_trk_g3_0 <X> T_0_11.wire_mult/lc_4/in_3
 (36 8)  (36 184)  (36 184)  LC_4 Logic Functioning bit
 (37 8)  (37 184)  (37 184)  LC_4 Logic Functioning bit
 (42 8)  (42 184)  (42 184)  LC_4 Logic Functioning bit
 (43 8)  (43 184)  (43 184)  LC_4 Logic Functioning bit
 (50 8)  (50 184)  (50 184)  Cascade buffer Enable bit: MULT1_LC04_inmux02_5

 (51 8)  (51 184)  (51 184)  Enable bit of Mux _out_links/OutMux2_4 => wire_mult/mult/O_12 sp4_v_t_29
 (36 9)  (36 185)  (36 185)  LC_4 Logic Functioning bit
 (37 9)  (37 185)  (37 185)  LC_4 Logic Functioning bit
 (42 9)  (42 185)  (42 185)  LC_4 Logic Functioning bit
 (43 9)  (43 185)  (43 185)  LC_4 Logic Functioning bit
 (11 10)  (11 186)  (11 186)  routing T_0_11.sp4_h_r_2 <X> T_0_11.sp4_v_t_45
 (13 10)  (13 186)  (13 186)  routing T_0_11.sp4_h_r_2 <X> T_0_11.sp4_v_t_45
 (31 10)  (31 186)  (31 186)  routing T_0_11.lc_trk_g0_6 <X> T_0_11.wire_mult/lc_5/in_3
 (32 10)  (32 186)  (32 186)  Enable bit of Mux _mult/lcb3_5 => lc_trk_g0_6 wire_mult/lc_5/in_3
 (36 10)  (36 186)  (36 186)  LC_5 Logic Functioning bit
 (37 10)  (37 186)  (37 186)  LC_5 Logic Functioning bit
 (42 10)  (42 186)  (42 186)  LC_5 Logic Functioning bit
 (43 10)  (43 186)  (43 186)  LC_5 Logic Functioning bit
 (50 10)  (50 186)  (50 186)  Cascade buffer Enable bit: MULT1_LC05_inmux02_5

 (51 10)  (51 186)  (51 186)  Enable bit of Mux _out_links/OutMux2_5 => wire_mult/mult/O_13 sp4_v_b_42
 (12 11)  (12 187)  (12 187)  routing T_0_11.sp4_h_r_2 <X> T_0_11.sp4_v_t_45
 (31 11)  (31 187)  (31 187)  routing T_0_11.lc_trk_g0_6 <X> T_0_11.wire_mult/lc_5/in_3
 (36 11)  (36 187)  (36 187)  LC_5 Logic Functioning bit
 (37 11)  (37 187)  (37 187)  LC_5 Logic Functioning bit
 (42 11)  (42 187)  (42 187)  LC_5 Logic Functioning bit
 (43 11)  (43 187)  (43 187)  LC_5 Logic Functioning bit
 (5 12)  (5 188)  (5 188)  routing T_0_11.sp4_v_t_44 <X> T_0_11.sp4_h_r_9
 (14 12)  (14 188)  (14 188)  routing T_0_11.sp4_h_l_21 <X> T_0_11.lc_trk_g3_0
 (31 12)  (31 188)  (31 188)  routing T_0_11.lc_trk_g3_4 <X> T_0_11.wire_mult/lc_6/in_3
 (32 12)  (32 188)  (32 188)  Enable bit of Mux _mult/lcb3_6 => lc_trk_g3_4 wire_mult/lc_6/in_3
 (33 12)  (33 188)  (33 188)  routing T_0_11.lc_trk_g3_4 <X> T_0_11.wire_mult/lc_6/in_3
 (34 12)  (34 188)  (34 188)  routing T_0_11.lc_trk_g3_4 <X> T_0_11.wire_mult/lc_6/in_3
 (36 12)  (36 188)  (36 188)  LC_6 Logic Functioning bit
 (37 12)  (37 188)  (37 188)  LC_6 Logic Functioning bit
 (42 12)  (42 188)  (42 188)  LC_6 Logic Functioning bit
 (43 12)  (43 188)  (43 188)  LC_6 Logic Functioning bit
 (50 12)  (50 188)  (50 188)  Cascade buffer Enable bit: MULT1_LC06_inmux02_5

 (5 13)  (5 189)  (5 189)  routing T_0_11.sp4_h_r_9 <X> T_0_11.sp4_v_b_9
 (15 13)  (15 189)  (15 189)  routing T_0_11.sp4_h_l_21 <X> T_0_11.lc_trk_g3_0
 (16 13)  (16 189)  (16 189)  routing T_0_11.sp4_h_l_21 <X> T_0_11.lc_trk_g3_0
 (17 13)  (17 189)  (17 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (36 13)  (36 189)  (36 189)  LC_6 Logic Functioning bit
 (37 13)  (37 189)  (37 189)  LC_6 Logic Functioning bit
 (42 13)  (42 189)  (42 189)  LC_6 Logic Functioning bit
 (43 13)  (43 189)  (43 189)  LC_6 Logic Functioning bit
 (14 14)  (14 190)  (14 190)  routing T_0_11.sp4_v_t_17 <X> T_0_11.lc_trk_g3_4
 (22 14)  (22 190)  (22 190)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_15 lc_trk_g3_7
 (23 14)  (23 190)  (23 190)  routing T_0_11.sp12_v_b_15 <X> T_0_11.lc_trk_g3_7
 (31 14)  (31 190)  (31 190)  routing T_0_11.lc_trk_g3_7 <X> T_0_11.wire_mult/lc_7/in_3
 (32 14)  (32 190)  (32 190)  Enable bit of Mux _mult/lcb3_7 => lc_trk_g3_7 wire_mult/lc_7/in_3
 (33 14)  (33 190)  (33 190)  routing T_0_11.lc_trk_g3_7 <X> T_0_11.wire_mult/lc_7/in_3
 (34 14)  (34 190)  (34 190)  routing T_0_11.lc_trk_g3_7 <X> T_0_11.wire_mult/lc_7/in_3
 (36 14)  (36 190)  (36 190)  LC_7 Logic Functioning bit
 (37 14)  (37 190)  (37 190)  LC_7 Logic Functioning bit
 (42 14)  (42 190)  (42 190)  LC_7 Logic Functioning bit
 (43 14)  (43 190)  (43 190)  LC_7 Logic Functioning bit
 (50 14)  (50 190)  (50 190)  Cascade buffer Enable bit: MULT1_LC07_inmux02_5

 (16 15)  (16 191)  (16 191)  routing T_0_11.sp4_v_t_17 <X> T_0_11.lc_trk_g3_4
 (17 15)  (17 191)  (17 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (22 15)  (22 191)  (22 191)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_13 lc_trk_g3_6
 (23 15)  (23 191)  (23 191)  routing T_0_11.sp12_v_t_13 <X> T_0_11.lc_trk_g3_6
 (31 15)  (31 191)  (31 191)  routing T_0_11.lc_trk_g3_7 <X> T_0_11.wire_mult/lc_7/in_3
 (36 15)  (36 191)  (36 191)  LC_7 Logic Functioning bit
 (37 15)  (37 191)  (37 191)  LC_7 Logic Functioning bit
 (42 15)  (42 191)  (42 191)  LC_7 Logic Functioning bit
 (43 15)  (43 191)  (43 191)  LC_7 Logic Functioning bit


LogicTile_1_11

 (27 0)  (81 176)  (81 176)  routing T_1_11.lc_trk_g1_6 <X> T_1_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 176)  (83 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (84 176)  (84 176)  routing T_1_11.lc_trk_g1_6 <X> T_1_11.wire_logic_cluster/lc_0/in_1
 (32 0)  (86 176)  (86 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 176)  (87 176)  routing T_1_11.lc_trk_g2_1 <X> T_1_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (89 176)  (89 176)  routing T_1_11.lc_trk_g2_6 <X> T_1_11.input_2_0
 (36 0)  (90 176)  (90 176)  LC_0 Logic Functioning bit
 (39 0)  (93 176)  (93 176)  LC_0 Logic Functioning bit
 (41 0)  (95 176)  (95 176)  LC_0 Logic Functioning bit
 (42 0)  (96 176)  (96 176)  LC_0 Logic Functioning bit
 (8 1)  (62 177)  (62 177)  routing T_1_11.sp4_h_r_1 <X> T_1_11.sp4_v_b_1
 (22 1)  (76 177)  (76 177)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (78 177)  (78 177)  routing T_1_11.top_op_2 <X> T_1_11.lc_trk_g0_2
 (25 1)  (79 177)  (79 177)  routing T_1_11.top_op_2 <X> T_1_11.lc_trk_g0_2
 (26 1)  (80 177)  (80 177)  routing T_1_11.lc_trk_g0_2 <X> T_1_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (83 177)  (83 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (84 177)  (84 177)  routing T_1_11.lc_trk_g1_6 <X> T_1_11.wire_logic_cluster/lc_0/in_1
 (32 1)  (86 177)  (86 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (87 177)  (87 177)  routing T_1_11.lc_trk_g2_6 <X> T_1_11.input_2_0
 (35 1)  (89 177)  (89 177)  routing T_1_11.lc_trk_g2_6 <X> T_1_11.input_2_0
 (36 1)  (90 177)  (90 177)  LC_0 Logic Functioning bit
 (39 1)  (93 177)  (93 177)  LC_0 Logic Functioning bit
 (41 1)  (95 177)  (95 177)  LC_0 Logic Functioning bit
 (42 1)  (96 177)  (96 177)  LC_0 Logic Functioning bit
 (47 1)  (101 177)  (101 177)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (54 178)  (54 178)  routing T_1_11.glb_netwk_7 <X> T_1_11.wire_logic_cluster/lc_7/clk
 (1 2)  (55 178)  (55 178)  routing T_1_11.glb_netwk_7 <X> T_1_11.wire_logic_cluster/lc_7/clk
 (2 2)  (56 178)  (56 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (31 2)  (85 178)  (85 178)  routing T_1_11.lc_trk_g1_7 <X> T_1_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (86 178)  (86 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (88 178)  (88 178)  routing T_1_11.lc_trk_g1_7 <X> T_1_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (90 178)  (90 178)  LC_1 Logic Functioning bit
 (37 2)  (91 178)  (91 178)  LC_1 Logic Functioning bit
 (38 2)  (92 178)  (92 178)  LC_1 Logic Functioning bit
 (39 2)  (93 178)  (93 178)  LC_1 Logic Functioning bit
 (45 2)  (99 178)  (99 178)  LC_1 Logic Functioning bit
 (0 3)  (54 179)  (54 179)  routing T_1_11.glb_netwk_7 <X> T_1_11.wire_logic_cluster/lc_7/clk
 (31 3)  (85 179)  (85 179)  routing T_1_11.lc_trk_g1_7 <X> T_1_11.wire_logic_cluster/lc_1/in_3
 (36 3)  (90 179)  (90 179)  LC_1 Logic Functioning bit
 (37 3)  (91 179)  (91 179)  LC_1 Logic Functioning bit
 (38 3)  (92 179)  (92 179)  LC_1 Logic Functioning bit
 (39 3)  (93 179)  (93 179)  LC_1 Logic Functioning bit
 (47 3)  (101 179)  (101 179)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (55 180)  (55 180)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (15 4)  (69 180)  (69 180)  routing T_1_11.sp4_v_b_17 <X> T_1_11.lc_trk_g1_1
 (16 4)  (70 180)  (70 180)  routing T_1_11.sp4_v_b_17 <X> T_1_11.lc_trk_g1_1
 (17 4)  (71 180)  (71 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (0 5)  (54 181)  (54 181)  routing T_1_11.glb_netwk_3 <X> T_1_11.wire_logic_cluster/lc_7/cen
 (4 6)  (58 182)  (58 182)  routing T_1_11.sp4_v_b_3 <X> T_1_11.sp4_v_t_38
 (21 6)  (75 182)  (75 182)  routing T_1_11.lft_op_7 <X> T_1_11.lc_trk_g1_7
 (22 6)  (76 182)  (76 182)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (78 182)  (78 182)  routing T_1_11.lft_op_7 <X> T_1_11.lc_trk_g1_7
 (25 6)  (79 182)  (79 182)  routing T_1_11.sp4_v_b_6 <X> T_1_11.lc_trk_g1_6
 (31 6)  (85 182)  (85 182)  routing T_1_11.lc_trk_g2_6 <X> T_1_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (86 182)  (86 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (87 182)  (87 182)  routing T_1_11.lc_trk_g2_6 <X> T_1_11.wire_logic_cluster/lc_3/in_3
 (35 6)  (89 182)  (89 182)  routing T_1_11.lc_trk_g1_6 <X> T_1_11.input_2_3
 (36 6)  (90 182)  (90 182)  LC_3 Logic Functioning bit
 (37 6)  (91 182)  (91 182)  LC_3 Logic Functioning bit
 (38 6)  (92 182)  (92 182)  LC_3 Logic Functioning bit
 (43 6)  (97 182)  (97 182)  LC_3 Logic Functioning bit
 (22 7)  (76 183)  (76 183)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (77 183)  (77 183)  routing T_1_11.sp4_v_b_6 <X> T_1_11.lc_trk_g1_6
 (28 7)  (82 183)  (82 183)  routing T_1_11.lc_trk_g2_1 <X> T_1_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (83 183)  (83 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (85 183)  (85 183)  routing T_1_11.lc_trk_g2_6 <X> T_1_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (86 183)  (86 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (88 183)  (88 183)  routing T_1_11.lc_trk_g1_6 <X> T_1_11.input_2_3
 (35 7)  (89 183)  (89 183)  routing T_1_11.lc_trk_g1_6 <X> T_1_11.input_2_3
 (36 7)  (90 183)  (90 183)  LC_3 Logic Functioning bit
 (37 7)  (91 183)  (91 183)  LC_3 Logic Functioning bit
 (39 7)  (93 183)  (93 183)  LC_3 Logic Functioning bit
 (42 7)  (96 183)  (96 183)  LC_3 Logic Functioning bit
 (53 7)  (107 183)  (107 183)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (11 8)  (65 184)  (65 184)  routing T_1_11.sp4_h_r_3 <X> T_1_11.sp4_v_b_8
 (17 8)  (71 184)  (71 184)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (72 184)  (72 184)  routing T_1_11.wire_logic_cluster/lc_1/out <X> T_1_11.lc_trk_g2_1
 (22 8)  (76 184)  (76 184)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (77 184)  (77 184)  routing T_1_11.sp12_v_b_19 <X> T_1_11.lc_trk_g2_3
 (28 8)  (82 184)  (82 184)  routing T_1_11.lc_trk_g2_3 <X> T_1_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (83 184)  (83 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (85 184)  (85 184)  routing T_1_11.lc_trk_g2_5 <X> T_1_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (86 184)  (86 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (87 184)  (87 184)  routing T_1_11.lc_trk_g2_5 <X> T_1_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (90 184)  (90 184)  LC_4 Logic Functioning bit
 (37 8)  (91 184)  (91 184)  LC_4 Logic Functioning bit
 (38 8)  (92 184)  (92 184)  LC_4 Logic Functioning bit
 (39 8)  (93 184)  (93 184)  LC_4 Logic Functioning bit
 (50 8)  (104 184)  (104 184)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (105 184)  (105 184)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (68 185)  (68 185)  routing T_1_11.tnl_op_0 <X> T_1_11.lc_trk_g2_0
 (15 9)  (69 185)  (69 185)  routing T_1_11.tnl_op_0 <X> T_1_11.lc_trk_g2_0
 (17 9)  (71 185)  (71 185)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (21 9)  (75 185)  (75 185)  routing T_1_11.sp12_v_b_19 <X> T_1_11.lc_trk_g2_3
 (27 9)  (81 185)  (81 185)  routing T_1_11.lc_trk_g1_1 <X> T_1_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (83 185)  (83 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (84 185)  (84 185)  routing T_1_11.lc_trk_g2_3 <X> T_1_11.wire_logic_cluster/lc_4/in_1
 (40 9)  (94 185)  (94 185)  LC_4 Logic Functioning bit
 (41 9)  (95 185)  (95 185)  LC_4 Logic Functioning bit
 (42 9)  (96 185)  (96 185)  LC_4 Logic Functioning bit
 (43 9)  (97 185)  (97 185)  LC_4 Logic Functioning bit
 (4 10)  (58 186)  (58 186)  routing T_1_11.sp4_v_b_10 <X> T_1_11.sp4_v_t_43
 (6 10)  (60 186)  (60 186)  routing T_1_11.sp4_v_b_10 <X> T_1_11.sp4_v_t_43
 (17 10)  (71 186)  (71 186)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (72 186)  (72 186)  routing T_1_11.wire_logic_cluster/lc_5/out <X> T_1_11.lc_trk_g2_5
 (32 10)  (86 186)  (86 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (87 186)  (87 186)  routing T_1_11.lc_trk_g2_0 <X> T_1_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (90 186)  (90 186)  LC_5 Logic Functioning bit
 (37 10)  (91 186)  (91 186)  LC_5 Logic Functioning bit
 (38 10)  (92 186)  (92 186)  LC_5 Logic Functioning bit
 (39 10)  (93 186)  (93 186)  LC_5 Logic Functioning bit
 (45 10)  (99 186)  (99 186)  LC_5 Logic Functioning bit
 (46 10)  (100 186)  (100 186)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (22 11)  (76 187)  (76 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (79 187)  (79 187)  routing T_1_11.sp4_r_v_b_38 <X> T_1_11.lc_trk_g2_6
 (36 11)  (90 187)  (90 187)  LC_5 Logic Functioning bit
 (37 11)  (91 187)  (91 187)  LC_5 Logic Functioning bit
 (38 11)  (92 187)  (92 187)  LC_5 Logic Functioning bit
 (39 11)  (93 187)  (93 187)  LC_5 Logic Functioning bit
 (28 12)  (82 188)  (82 188)  routing T_1_11.lc_trk_g2_3 <X> T_1_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 188)  (83 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (85 188)  (85 188)  routing T_1_11.lc_trk_g2_5 <X> T_1_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (86 188)  (86 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (87 188)  (87 188)  routing T_1_11.lc_trk_g2_5 <X> T_1_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (90 188)  (90 188)  LC_6 Logic Functioning bit
 (38 12)  (92 188)  (92 188)  LC_6 Logic Functioning bit
 (41 12)  (95 188)  (95 188)  LC_6 Logic Functioning bit
 (43 12)  (97 188)  (97 188)  LC_6 Logic Functioning bit
 (51 12)  (105 188)  (105 188)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (27 13)  (81 189)  (81 189)  routing T_1_11.lc_trk_g1_1 <X> T_1_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (83 189)  (83 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (84 189)  (84 189)  routing T_1_11.lc_trk_g2_3 <X> T_1_11.wire_logic_cluster/lc_6/in_1
 (36 13)  (90 189)  (90 189)  LC_6 Logic Functioning bit
 (37 13)  (91 189)  (91 189)  LC_6 Logic Functioning bit
 (38 13)  (92 189)  (92 189)  LC_6 Logic Functioning bit
 (39 13)  (93 189)  (93 189)  LC_6 Logic Functioning bit
 (1 14)  (55 190)  (55 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (54 191)  (54 191)  routing T_1_11.glb_netwk_2 <X> T_1_11.wire_logic_cluster/lc_7/s_r


LogicTile_2_11

 (14 0)  (122 176)  (122 176)  routing T_2_11.bnr_op_0 <X> T_2_11.lc_trk_g0_0
 (21 0)  (129 176)  (129 176)  routing T_2_11.sp4_h_r_11 <X> T_2_11.lc_trk_g0_3
 (22 0)  (130 176)  (130 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (131 176)  (131 176)  routing T_2_11.sp4_h_r_11 <X> T_2_11.lc_trk_g0_3
 (24 0)  (132 176)  (132 176)  routing T_2_11.sp4_h_r_11 <X> T_2_11.lc_trk_g0_3
 (44 0)  (152 176)  (152 176)  LC_0 Logic Functioning bit
 (14 1)  (122 177)  (122 177)  routing T_2_11.bnr_op_0 <X> T_2_11.lc_trk_g0_0
 (17 1)  (125 177)  (125 177)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (32 1)  (140 177)  (140 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (141 177)  (141 177)  routing T_2_11.lc_trk_g2_0 <X> T_2_11.input_2_0
 (50 1)  (158 177)  (158 177)  Carry_In_Mux bit 

 (22 2)  (130 178)  (130 178)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (131 178)  (131 178)  routing T_2_11.sp4_h_r_7 <X> T_2_11.lc_trk_g0_7
 (24 2)  (132 178)  (132 178)  routing T_2_11.sp4_h_r_7 <X> T_2_11.lc_trk_g0_7
 (32 2)  (140 178)  (140 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (143 178)  (143 178)  routing T_2_11.lc_trk_g3_6 <X> T_2_11.input_2_1
 (36 2)  (144 178)  (144 178)  LC_1 Logic Functioning bit
 (39 2)  (147 178)  (147 178)  LC_1 Logic Functioning bit
 (41 2)  (149 178)  (149 178)  LC_1 Logic Functioning bit
 (42 2)  (150 178)  (150 178)  LC_1 Logic Functioning bit
 (44 2)  (152 178)  (152 178)  LC_1 Logic Functioning bit
 (48 2)  (156 178)  (156 178)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (53 2)  (161 178)  (161 178)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (3 3)  (111 179)  (111 179)  routing T_2_11.sp12_v_b_0 <X> T_2_11.sp12_h_l_23
 (9 3)  (117 179)  (117 179)  routing T_2_11.sp4_v_b_1 <X> T_2_11.sp4_v_t_36
 (21 3)  (129 179)  (129 179)  routing T_2_11.sp4_h_r_7 <X> T_2_11.lc_trk_g0_7
 (32 3)  (140 179)  (140 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (141 179)  (141 179)  routing T_2_11.lc_trk_g3_6 <X> T_2_11.input_2_1
 (34 3)  (142 179)  (142 179)  routing T_2_11.lc_trk_g3_6 <X> T_2_11.input_2_1
 (35 3)  (143 179)  (143 179)  routing T_2_11.lc_trk_g3_6 <X> T_2_11.input_2_1
 (37 3)  (145 179)  (145 179)  LC_1 Logic Functioning bit
 (38 3)  (146 179)  (146 179)  LC_1 Logic Functioning bit
 (40 3)  (148 179)  (148 179)  LC_1 Logic Functioning bit
 (43 3)  (151 179)  (151 179)  LC_1 Logic Functioning bit
 (11 4)  (119 180)  (119 180)  routing T_2_11.sp4_v_t_44 <X> T_2_11.sp4_v_b_5
 (13 4)  (121 180)  (121 180)  routing T_2_11.sp4_v_t_44 <X> T_2_11.sp4_v_b_5
 (15 4)  (123 180)  (123 180)  routing T_2_11.sp4_h_r_9 <X> T_2_11.lc_trk_g1_1
 (16 4)  (124 180)  (124 180)  routing T_2_11.sp4_h_r_9 <X> T_2_11.lc_trk_g1_1
 (17 4)  (125 180)  (125 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (126 180)  (126 180)  routing T_2_11.sp4_h_r_9 <X> T_2_11.lc_trk_g1_1
 (25 4)  (133 180)  (133 180)  routing T_2_11.bnr_op_2 <X> T_2_11.lc_trk_g1_2
 (32 4)  (140 180)  (140 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (143 180)  (143 180)  routing T_2_11.lc_trk_g2_6 <X> T_2_11.input_2_2
 (36 4)  (144 180)  (144 180)  LC_2 Logic Functioning bit
 (39 4)  (147 180)  (147 180)  LC_2 Logic Functioning bit
 (41 4)  (149 180)  (149 180)  LC_2 Logic Functioning bit
 (42 4)  (150 180)  (150 180)  LC_2 Logic Functioning bit
 (44 4)  (152 180)  (152 180)  LC_2 Logic Functioning bit
 (22 5)  (130 181)  (130 181)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (133 181)  (133 181)  routing T_2_11.bnr_op_2 <X> T_2_11.lc_trk_g1_2
 (32 5)  (140 181)  (140 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (141 181)  (141 181)  routing T_2_11.lc_trk_g2_6 <X> T_2_11.input_2_2
 (35 5)  (143 181)  (143 181)  routing T_2_11.lc_trk_g2_6 <X> T_2_11.input_2_2
 (37 5)  (145 181)  (145 181)  LC_2 Logic Functioning bit
 (38 5)  (146 181)  (146 181)  LC_2 Logic Functioning bit
 (40 5)  (148 181)  (148 181)  LC_2 Logic Functioning bit
 (43 5)  (151 181)  (151 181)  LC_2 Logic Functioning bit
 (48 5)  (156 181)  (156 181)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (52 5)  (160 181)  (160 181)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (17 6)  (125 182)  (125 182)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (126 182)  (126 182)  routing T_2_11.bnr_op_5 <X> T_2_11.lc_trk_g1_5
 (27 6)  (135 182)  (135 182)  routing T_2_11.lc_trk_g3_7 <X> T_2_11.wire_logic_cluster/lc_3/in_1
 (28 6)  (136 182)  (136 182)  routing T_2_11.lc_trk_g3_7 <X> T_2_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 182)  (137 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (138 182)  (138 182)  routing T_2_11.lc_trk_g3_7 <X> T_2_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (140 182)  (140 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (144 182)  (144 182)  LC_3 Logic Functioning bit
 (37 6)  (145 182)  (145 182)  LC_3 Logic Functioning bit
 (38 6)  (146 182)  (146 182)  LC_3 Logic Functioning bit
 (39 6)  (147 182)  (147 182)  LC_3 Logic Functioning bit
 (44 6)  (152 182)  (152 182)  LC_3 Logic Functioning bit
 (48 6)  (156 182)  (156 182)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (18 7)  (126 183)  (126 183)  routing T_2_11.bnr_op_5 <X> T_2_11.lc_trk_g1_5
 (30 7)  (138 183)  (138 183)  routing T_2_11.lc_trk_g3_7 <X> T_2_11.wire_logic_cluster/lc_3/in_1
 (40 7)  (148 183)  (148 183)  LC_3 Logic Functioning bit
 (41 7)  (149 183)  (149 183)  LC_3 Logic Functioning bit
 (42 7)  (150 183)  (150 183)  LC_3 Logic Functioning bit
 (43 7)  (151 183)  (151 183)  LC_3 Logic Functioning bit
 (48 7)  (156 183)  (156 183)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (122 184)  (122 184)  routing T_2_11.sp4_h_r_40 <X> T_2_11.lc_trk_g2_0
 (29 8)  (137 184)  (137 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (138 184)  (138 184)  routing T_2_11.lc_trk_g0_7 <X> T_2_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (140 184)  (140 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (143 184)  (143 184)  routing T_2_11.lc_trk_g1_5 <X> T_2_11.input_2_4
 (36 8)  (144 184)  (144 184)  LC_4 Logic Functioning bit
 (39 8)  (147 184)  (147 184)  LC_4 Logic Functioning bit
 (41 8)  (149 184)  (149 184)  LC_4 Logic Functioning bit
 (42 8)  (150 184)  (150 184)  LC_4 Logic Functioning bit
 (44 8)  (152 184)  (152 184)  LC_4 Logic Functioning bit
 (46 8)  (154 184)  (154 184)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (14 9)  (122 185)  (122 185)  routing T_2_11.sp4_h_r_40 <X> T_2_11.lc_trk_g2_0
 (15 9)  (123 185)  (123 185)  routing T_2_11.sp4_h_r_40 <X> T_2_11.lc_trk_g2_0
 (16 9)  (124 185)  (124 185)  routing T_2_11.sp4_h_r_40 <X> T_2_11.lc_trk_g2_0
 (17 9)  (125 185)  (125 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (30 9)  (138 185)  (138 185)  routing T_2_11.lc_trk_g0_7 <X> T_2_11.wire_logic_cluster/lc_4/in_1
 (32 9)  (140 185)  (140 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (142 185)  (142 185)  routing T_2_11.lc_trk_g1_5 <X> T_2_11.input_2_4
 (36 9)  (144 185)  (144 185)  LC_4 Logic Functioning bit
 (39 9)  (147 185)  (147 185)  LC_4 Logic Functioning bit
 (41 9)  (149 185)  (149 185)  LC_4 Logic Functioning bit
 (42 9)  (150 185)  (150 185)  LC_4 Logic Functioning bit
 (52 9)  (160 185)  (160 185)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (12 10)  (120 186)  (120 186)  routing T_2_11.sp4_v_b_8 <X> T_2_11.sp4_h_l_45
 (27 10)  (135 186)  (135 186)  routing T_2_11.lc_trk_g1_1 <X> T_2_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 186)  (137 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (140 186)  (140 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (144 186)  (144 186)  LC_5 Logic Functioning bit
 (39 10)  (147 186)  (147 186)  LC_5 Logic Functioning bit
 (41 10)  (149 186)  (149 186)  LC_5 Logic Functioning bit
 (42 10)  (150 186)  (150 186)  LC_5 Logic Functioning bit
 (44 10)  (152 186)  (152 186)  LC_5 Logic Functioning bit
 (46 10)  (154 186)  (154 186)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (8 11)  (116 187)  (116 187)  routing T_2_11.sp4_v_b_4 <X> T_2_11.sp4_v_t_42
 (10 11)  (118 187)  (118 187)  routing T_2_11.sp4_v_b_4 <X> T_2_11.sp4_v_t_42
 (22 11)  (130 187)  (130 187)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (132 187)  (132 187)  routing T_2_11.tnr_op_6 <X> T_2_11.lc_trk_g2_6
 (32 11)  (140 187)  (140 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (142 187)  (142 187)  routing T_2_11.lc_trk_g1_2 <X> T_2_11.input_2_5
 (35 11)  (143 187)  (143 187)  routing T_2_11.lc_trk_g1_2 <X> T_2_11.input_2_5
 (36 11)  (144 187)  (144 187)  LC_5 Logic Functioning bit
 (39 11)  (147 187)  (147 187)  LC_5 Logic Functioning bit
 (41 11)  (149 187)  (149 187)  LC_5 Logic Functioning bit
 (42 11)  (150 187)  (150 187)  LC_5 Logic Functioning bit
 (48 11)  (156 187)  (156 187)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (6 12)  (114 188)  (114 188)  routing T_2_11.sp4_v_t_43 <X> T_2_11.sp4_v_b_9
 (11 12)  (119 188)  (119 188)  routing T_2_11.sp4_v_t_38 <X> T_2_11.sp4_v_b_11
 (13 12)  (121 188)  (121 188)  routing T_2_11.sp4_v_t_38 <X> T_2_11.sp4_v_b_11
 (14 12)  (122 188)  (122 188)  routing T_2_11.rgt_op_0 <X> T_2_11.lc_trk_g3_0
 (21 12)  (129 188)  (129 188)  routing T_2_11.sp4_h_r_35 <X> T_2_11.lc_trk_g3_3
 (22 12)  (130 188)  (130 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (131 188)  (131 188)  routing T_2_11.sp4_h_r_35 <X> T_2_11.lc_trk_g3_3
 (24 12)  (132 188)  (132 188)  routing T_2_11.sp4_h_r_35 <X> T_2_11.lc_trk_g3_3
 (29 12)  (137 188)  (137 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (140 188)  (140 188)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (144 188)  (144 188)  LC_6 Logic Functioning bit
 (39 12)  (147 188)  (147 188)  LC_6 Logic Functioning bit
 (41 12)  (149 188)  (149 188)  LC_6 Logic Functioning bit
 (42 12)  (150 188)  (150 188)  LC_6 Logic Functioning bit
 (44 12)  (152 188)  (152 188)  LC_6 Logic Functioning bit
 (5 13)  (113 189)  (113 189)  routing T_2_11.sp4_v_t_43 <X> T_2_11.sp4_v_b_9
 (15 13)  (123 189)  (123 189)  routing T_2_11.rgt_op_0 <X> T_2_11.lc_trk_g3_0
 (17 13)  (125 189)  (125 189)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (30 13)  (138 189)  (138 189)  routing T_2_11.lc_trk_g0_3 <X> T_2_11.wire_logic_cluster/lc_6/in_1
 (32 13)  (140 189)  (140 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (144 189)  (144 189)  LC_6 Logic Functioning bit
 (39 13)  (147 189)  (147 189)  LC_6 Logic Functioning bit
 (41 13)  (149 189)  (149 189)  LC_6 Logic Functioning bit
 (42 13)  (150 189)  (150 189)  LC_6 Logic Functioning bit
 (46 13)  (154 189)  (154 189)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (156 189)  (156 189)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (22 14)  (130 190)  (130 190)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (132 190)  (132 190)  routing T_2_11.tnr_op_7 <X> T_2_11.lc_trk_g3_7
 (25 14)  (133 190)  (133 190)  routing T_2_11.rgt_op_6 <X> T_2_11.lc_trk_g3_6
 (27 14)  (135 190)  (135 190)  routing T_2_11.lc_trk_g3_3 <X> T_2_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (136 190)  (136 190)  routing T_2_11.lc_trk_g3_3 <X> T_2_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 190)  (137 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (140 190)  (140 190)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (144 190)  (144 190)  LC_7 Logic Functioning bit
 (39 14)  (147 190)  (147 190)  LC_7 Logic Functioning bit
 (41 14)  (149 190)  (149 190)  LC_7 Logic Functioning bit
 (42 14)  (150 190)  (150 190)  LC_7 Logic Functioning bit
 (44 14)  (152 190)  (152 190)  LC_7 Logic Functioning bit
 (22 15)  (130 191)  (130 191)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (132 191)  (132 191)  routing T_2_11.rgt_op_6 <X> T_2_11.lc_trk_g3_6
 (30 15)  (138 191)  (138 191)  routing T_2_11.lc_trk_g3_3 <X> T_2_11.wire_logic_cluster/lc_7/in_1
 (32 15)  (140 191)  (140 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (141 191)  (141 191)  routing T_2_11.lc_trk_g3_0 <X> T_2_11.input_2_7
 (34 15)  (142 191)  (142 191)  routing T_2_11.lc_trk_g3_0 <X> T_2_11.input_2_7
 (36 15)  (144 191)  (144 191)  LC_7 Logic Functioning bit
 (39 15)  (147 191)  (147 191)  LC_7 Logic Functioning bit
 (41 15)  (149 191)  (149 191)  LC_7 Logic Functioning bit
 (42 15)  (150 191)  (150 191)  LC_7 Logic Functioning bit
 (46 15)  (154 191)  (154 191)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (156 191)  (156 191)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_3_11

 (32 0)  (194 176)  (194 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (195 176)  (195 176)  routing T_3_11.lc_trk_g2_1 <X> T_3_11.wire_logic_cluster/lc_0/in_3
 (40 0)  (202 176)  (202 176)  LC_0 Logic Functioning bit
 (41 0)  (203 176)  (203 176)  LC_0 Logic Functioning bit
 (42 0)  (204 176)  (204 176)  LC_0 Logic Functioning bit
 (43 0)  (205 176)  (205 176)  LC_0 Logic Functioning bit
 (40 1)  (202 177)  (202 177)  LC_0 Logic Functioning bit
 (41 1)  (203 177)  (203 177)  LC_0 Logic Functioning bit
 (42 1)  (204 177)  (204 177)  LC_0 Logic Functioning bit
 (43 1)  (205 177)  (205 177)  LC_0 Logic Functioning bit
 (0 2)  (162 178)  (162 178)  routing T_3_11.glb_netwk_7 <X> T_3_11.wire_logic_cluster/lc_7/clk
 (1 2)  (163 178)  (163 178)  routing T_3_11.glb_netwk_7 <X> T_3_11.wire_logic_cluster/lc_7/clk
 (2 2)  (164 178)  (164 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (32 2)  (194 178)  (194 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (196 178)  (196 178)  routing T_3_11.lc_trk_g1_1 <X> T_3_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (198 178)  (198 178)  LC_1 Logic Functioning bit
 (37 2)  (199 178)  (199 178)  LC_1 Logic Functioning bit
 (38 2)  (200 178)  (200 178)  LC_1 Logic Functioning bit
 (39 2)  (201 178)  (201 178)  LC_1 Logic Functioning bit
 (45 2)  (207 178)  (207 178)  LC_1 Logic Functioning bit
 (0 3)  (162 179)  (162 179)  routing T_3_11.glb_netwk_7 <X> T_3_11.wire_logic_cluster/lc_7/clk
 (10 3)  (172 179)  (172 179)  routing T_3_11.sp4_h_l_45 <X> T_3_11.sp4_v_t_36
 (36 3)  (198 179)  (198 179)  LC_1 Logic Functioning bit
 (37 3)  (199 179)  (199 179)  LC_1 Logic Functioning bit
 (38 3)  (200 179)  (200 179)  LC_1 Logic Functioning bit
 (39 3)  (201 179)  (201 179)  LC_1 Logic Functioning bit
 (1 4)  (163 180)  (163 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (16 4)  (178 180)  (178 180)  routing T_3_11.sp12_h_l_14 <X> T_3_11.lc_trk_g1_1
 (17 4)  (179 180)  (179 180)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (21 4)  (183 180)  (183 180)  routing T_3_11.sp4_h_r_19 <X> T_3_11.lc_trk_g1_3
 (22 4)  (184 180)  (184 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (185 180)  (185 180)  routing T_3_11.sp4_h_r_19 <X> T_3_11.lc_trk_g1_3
 (24 4)  (186 180)  (186 180)  routing T_3_11.sp4_h_r_19 <X> T_3_11.lc_trk_g1_3
 (31 4)  (193 180)  (193 180)  routing T_3_11.lc_trk_g2_5 <X> T_3_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (194 180)  (194 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (195 180)  (195 180)  routing T_3_11.lc_trk_g2_5 <X> T_3_11.wire_logic_cluster/lc_2/in_3
 (40 4)  (202 180)  (202 180)  LC_2 Logic Functioning bit
 (41 4)  (203 180)  (203 180)  LC_2 Logic Functioning bit
 (42 4)  (204 180)  (204 180)  LC_2 Logic Functioning bit
 (43 4)  (205 180)  (205 180)  LC_2 Logic Functioning bit
 (0 5)  (162 181)  (162 181)  routing T_3_11.lc_trk_g1_3 <X> T_3_11.wire_logic_cluster/lc_7/cen
 (1 5)  (163 181)  (163 181)  routing T_3_11.lc_trk_g1_3 <X> T_3_11.wire_logic_cluster/lc_7/cen
 (18 5)  (180 181)  (180 181)  routing T_3_11.sp12_h_l_14 <X> T_3_11.lc_trk_g1_1
 (21 5)  (183 181)  (183 181)  routing T_3_11.sp4_h_r_19 <X> T_3_11.lc_trk_g1_3
 (40 5)  (202 181)  (202 181)  LC_2 Logic Functioning bit
 (41 5)  (203 181)  (203 181)  LC_2 Logic Functioning bit
 (42 5)  (204 181)  (204 181)  LC_2 Logic Functioning bit
 (43 5)  (205 181)  (205 181)  LC_2 Logic Functioning bit
 (5 6)  (167 182)  (167 182)  routing T_3_11.sp4_v_b_3 <X> T_3_11.sp4_h_l_38
 (6 6)  (168 182)  (168 182)  routing T_3_11.sp4_h_l_47 <X> T_3_11.sp4_v_t_38
 (12 6)  (174 182)  (174 182)  routing T_3_11.sp4_v_t_40 <X> T_3_11.sp4_h_l_40
 (32 6)  (194 182)  (194 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (195 182)  (195 182)  routing T_3_11.lc_trk_g2_2 <X> T_3_11.wire_logic_cluster/lc_3/in_3
 (40 6)  (202 182)  (202 182)  LC_3 Logic Functioning bit
 (41 6)  (203 182)  (203 182)  LC_3 Logic Functioning bit
 (42 6)  (204 182)  (204 182)  LC_3 Logic Functioning bit
 (43 6)  (205 182)  (205 182)  LC_3 Logic Functioning bit
 (11 7)  (173 183)  (173 183)  routing T_3_11.sp4_v_t_40 <X> T_3_11.sp4_h_l_40
 (31 7)  (193 183)  (193 183)  routing T_3_11.lc_trk_g2_2 <X> T_3_11.wire_logic_cluster/lc_3/in_3
 (40 7)  (202 183)  (202 183)  LC_3 Logic Functioning bit
 (41 7)  (203 183)  (203 183)  LC_3 Logic Functioning bit
 (42 7)  (204 183)  (204 183)  LC_3 Logic Functioning bit
 (43 7)  (205 183)  (205 183)  LC_3 Logic Functioning bit
 (4 8)  (166 184)  (166 184)  routing T_3_11.sp4_v_t_43 <X> T_3_11.sp4_v_b_6
 (17 8)  (179 184)  (179 184)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (180 184)  (180 184)  routing T_3_11.wire_logic_cluster/lc_1/out <X> T_3_11.lc_trk_g2_1
 (25 8)  (187 184)  (187 184)  routing T_3_11.rgt_op_2 <X> T_3_11.lc_trk_g2_2
 (31 8)  (193 184)  (193 184)  routing T_3_11.lc_trk_g3_4 <X> T_3_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (194 184)  (194 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (195 184)  (195 184)  routing T_3_11.lc_trk_g3_4 <X> T_3_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (196 184)  (196 184)  routing T_3_11.lc_trk_g3_4 <X> T_3_11.wire_logic_cluster/lc_4/in_3
 (40 8)  (202 184)  (202 184)  LC_4 Logic Functioning bit
 (41 8)  (203 184)  (203 184)  LC_4 Logic Functioning bit
 (42 8)  (204 184)  (204 184)  LC_4 Logic Functioning bit
 (43 8)  (205 184)  (205 184)  LC_4 Logic Functioning bit
 (8 9)  (170 185)  (170 185)  routing T_3_11.sp4_v_t_41 <X> T_3_11.sp4_v_b_7
 (10 9)  (172 185)  (172 185)  routing T_3_11.sp4_v_t_41 <X> T_3_11.sp4_v_b_7
 (22 9)  (184 185)  (184 185)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (186 185)  (186 185)  routing T_3_11.rgt_op_2 <X> T_3_11.lc_trk_g2_2
 (40 9)  (202 185)  (202 185)  LC_4 Logic Functioning bit
 (41 9)  (203 185)  (203 185)  LC_4 Logic Functioning bit
 (42 9)  (204 185)  (204 185)  LC_4 Logic Functioning bit
 (43 9)  (205 185)  (205 185)  LC_4 Logic Functioning bit
 (15 10)  (177 186)  (177 186)  routing T_3_11.rgt_op_5 <X> T_3_11.lc_trk_g2_5
 (17 10)  (179 186)  (179 186)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (180 186)  (180 186)  routing T_3_11.rgt_op_5 <X> T_3_11.lc_trk_g2_5
 (21 10)  (183 186)  (183 186)  routing T_3_11.wire_logic_cluster/lc_7/out <X> T_3_11.lc_trk_g2_7
 (22 10)  (184 186)  (184 186)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (32 10)  (194 186)  (194 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (195 186)  (195 186)  routing T_3_11.lc_trk_g3_1 <X> T_3_11.wire_logic_cluster/lc_5/in_3
 (34 10)  (196 186)  (196 186)  routing T_3_11.lc_trk_g3_1 <X> T_3_11.wire_logic_cluster/lc_5/in_3
 (40 10)  (202 186)  (202 186)  LC_5 Logic Functioning bit
 (41 10)  (203 186)  (203 186)  LC_5 Logic Functioning bit
 (42 10)  (204 186)  (204 186)  LC_5 Logic Functioning bit
 (43 10)  (205 186)  (205 186)  LC_5 Logic Functioning bit
 (4 11)  (166 187)  (166 187)  routing T_3_11.sp4_v_b_1 <X> T_3_11.sp4_h_l_43
 (10 11)  (172 187)  (172 187)  routing T_3_11.sp4_h_l_39 <X> T_3_11.sp4_v_t_42
 (40 11)  (202 187)  (202 187)  LC_5 Logic Functioning bit
 (41 11)  (203 187)  (203 187)  LC_5 Logic Functioning bit
 (42 11)  (204 187)  (204 187)  LC_5 Logic Functioning bit
 (43 11)  (205 187)  (205 187)  LC_5 Logic Functioning bit
 (15 12)  (177 188)  (177 188)  routing T_3_11.rgt_op_1 <X> T_3_11.lc_trk_g3_1
 (17 12)  (179 188)  (179 188)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (180 188)  (180 188)  routing T_3_11.rgt_op_1 <X> T_3_11.lc_trk_g3_1
 (31 12)  (193 188)  (193 188)  routing T_3_11.lc_trk_g2_7 <X> T_3_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (194 188)  (194 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (195 188)  (195 188)  routing T_3_11.lc_trk_g2_7 <X> T_3_11.wire_logic_cluster/lc_6/in_3
 (40 12)  (202 188)  (202 188)  LC_6 Logic Functioning bit
 (41 12)  (203 188)  (203 188)  LC_6 Logic Functioning bit
 (42 12)  (204 188)  (204 188)  LC_6 Logic Functioning bit
 (43 12)  (205 188)  (205 188)  LC_6 Logic Functioning bit
 (31 13)  (193 189)  (193 189)  routing T_3_11.lc_trk_g2_7 <X> T_3_11.wire_logic_cluster/lc_6/in_3
 (40 13)  (202 189)  (202 189)  LC_6 Logic Functioning bit
 (41 13)  (203 189)  (203 189)  LC_6 Logic Functioning bit
 (42 13)  (204 189)  (204 189)  LC_6 Logic Functioning bit
 (43 13)  (205 189)  (205 189)  LC_6 Logic Functioning bit
 (0 14)  (162 190)  (162 190)  routing T_3_11.glb_netwk_6 <X> T_3_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (163 190)  (163 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (176 190)  (176 190)  routing T_3_11.rgt_op_4 <X> T_3_11.lc_trk_g3_4
 (26 14)  (188 190)  (188 190)  routing T_3_11.lc_trk_g3_6 <X> T_3_11.wire_logic_cluster/lc_7/in_0
 (36 14)  (198 190)  (198 190)  LC_7 Logic Functioning bit
 (38 14)  (200 190)  (200 190)  LC_7 Logic Functioning bit
 (41 14)  (203 190)  (203 190)  LC_7 Logic Functioning bit
 (43 14)  (205 190)  (205 190)  LC_7 Logic Functioning bit
 (45 14)  (207 190)  (207 190)  LC_7 Logic Functioning bit
 (0 15)  (162 191)  (162 191)  routing T_3_11.glb_netwk_6 <X> T_3_11.wire_logic_cluster/lc_7/s_r
 (15 15)  (177 191)  (177 191)  routing T_3_11.rgt_op_4 <X> T_3_11.lc_trk_g3_4
 (17 15)  (179 191)  (179 191)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (184 191)  (184 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (187 191)  (187 191)  routing T_3_11.sp4_r_v_b_46 <X> T_3_11.lc_trk_g3_6
 (26 15)  (188 191)  (188 191)  routing T_3_11.lc_trk_g3_6 <X> T_3_11.wire_logic_cluster/lc_7/in_0
 (27 15)  (189 191)  (189 191)  routing T_3_11.lc_trk_g3_6 <X> T_3_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (190 191)  (190 191)  routing T_3_11.lc_trk_g3_6 <X> T_3_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (191 191)  (191 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (37 15)  (199 191)  (199 191)  LC_7 Logic Functioning bit
 (39 15)  (201 191)  (201 191)  LC_7 Logic Functioning bit
 (40 15)  (202 191)  (202 191)  LC_7 Logic Functioning bit
 (42 15)  (204 191)  (204 191)  LC_7 Logic Functioning bit


LogicTile_4_11

 (4 0)  (220 176)  (220 176)  routing T_4_11.sp4_v_t_37 <X> T_4_11.sp4_v_b_0
 (12 1)  (228 177)  (228 177)  routing T_4_11.sp4_h_r_2 <X> T_4_11.sp4_v_b_2
 (0 2)  (216 178)  (216 178)  routing T_4_11.glb_netwk_7 <X> T_4_11.wire_logic_cluster/lc_7/clk
 (1 2)  (217 178)  (217 178)  routing T_4_11.glb_netwk_7 <X> T_4_11.wire_logic_cluster/lc_7/clk
 (2 2)  (218 178)  (218 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (230 178)  (230 178)  routing T_4_11.sp4_v_t_1 <X> T_4_11.lc_trk_g0_4
 (31 2)  (247 178)  (247 178)  routing T_4_11.lc_trk_g0_4 <X> T_4_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (248 178)  (248 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (252 178)  (252 178)  LC_1 Logic Functioning bit
 (37 2)  (253 178)  (253 178)  LC_1 Logic Functioning bit
 (38 2)  (254 178)  (254 178)  LC_1 Logic Functioning bit
 (39 2)  (255 178)  (255 178)  LC_1 Logic Functioning bit
 (45 2)  (261 178)  (261 178)  LC_1 Logic Functioning bit
 (0 3)  (216 179)  (216 179)  routing T_4_11.glb_netwk_7 <X> T_4_11.wire_logic_cluster/lc_7/clk
 (14 3)  (230 179)  (230 179)  routing T_4_11.sp4_v_t_1 <X> T_4_11.lc_trk_g0_4
 (16 3)  (232 179)  (232 179)  routing T_4_11.sp4_v_t_1 <X> T_4_11.lc_trk_g0_4
 (17 3)  (233 179)  (233 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (36 3)  (252 179)  (252 179)  LC_1 Logic Functioning bit
 (37 3)  (253 179)  (253 179)  LC_1 Logic Functioning bit
 (38 3)  (254 179)  (254 179)  LC_1 Logic Functioning bit
 (39 3)  (255 179)  (255 179)  LC_1 Logic Functioning bit
 (1 4)  (217 180)  (217 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (230 180)  (230 180)  routing T_4_11.sp4_h_l_5 <X> T_4_11.lc_trk_g1_0
 (22 4)  (238 180)  (238 180)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (239 180)  (239 180)  routing T_4_11.sp12_h_r_11 <X> T_4_11.lc_trk_g1_3
 (25 4)  (241 180)  (241 180)  routing T_4_11.sp4_h_l_7 <X> T_4_11.lc_trk_g1_2
 (31 4)  (247 180)  (247 180)  routing T_4_11.lc_trk_g3_6 <X> T_4_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (248 180)  (248 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (249 180)  (249 180)  routing T_4_11.lc_trk_g3_6 <X> T_4_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (250 180)  (250 180)  routing T_4_11.lc_trk_g3_6 <X> T_4_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (252 180)  (252 180)  LC_2 Logic Functioning bit
 (37 4)  (253 180)  (253 180)  LC_2 Logic Functioning bit
 (38 4)  (254 180)  (254 180)  LC_2 Logic Functioning bit
 (39 4)  (255 180)  (255 180)  LC_2 Logic Functioning bit
 (45 4)  (261 180)  (261 180)  LC_2 Logic Functioning bit
 (0 5)  (216 181)  (216 181)  routing T_4_11.lc_trk_g1_3 <X> T_4_11.wire_logic_cluster/lc_7/cen
 (1 5)  (217 181)  (217 181)  routing T_4_11.lc_trk_g1_3 <X> T_4_11.wire_logic_cluster/lc_7/cen
 (12 5)  (228 181)  (228 181)  routing T_4_11.sp4_h_r_5 <X> T_4_11.sp4_v_b_5
 (14 5)  (230 181)  (230 181)  routing T_4_11.sp4_h_l_5 <X> T_4_11.lc_trk_g1_0
 (15 5)  (231 181)  (231 181)  routing T_4_11.sp4_h_l_5 <X> T_4_11.lc_trk_g1_0
 (16 5)  (232 181)  (232 181)  routing T_4_11.sp4_h_l_5 <X> T_4_11.lc_trk_g1_0
 (17 5)  (233 181)  (233 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (238 181)  (238 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (239 181)  (239 181)  routing T_4_11.sp4_h_l_7 <X> T_4_11.lc_trk_g1_2
 (24 5)  (240 181)  (240 181)  routing T_4_11.sp4_h_l_7 <X> T_4_11.lc_trk_g1_2
 (25 5)  (241 181)  (241 181)  routing T_4_11.sp4_h_l_7 <X> T_4_11.lc_trk_g1_2
 (31 5)  (247 181)  (247 181)  routing T_4_11.lc_trk_g3_6 <X> T_4_11.wire_logic_cluster/lc_2/in_3
 (36 5)  (252 181)  (252 181)  LC_2 Logic Functioning bit
 (37 5)  (253 181)  (253 181)  LC_2 Logic Functioning bit
 (38 5)  (254 181)  (254 181)  LC_2 Logic Functioning bit
 (39 5)  (255 181)  (255 181)  LC_2 Logic Functioning bit
 (32 8)  (248 184)  (248 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (250 184)  (250 184)  routing T_4_11.lc_trk_g1_2 <X> T_4_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (252 184)  (252 184)  LC_4 Logic Functioning bit
 (37 8)  (253 184)  (253 184)  LC_4 Logic Functioning bit
 (38 8)  (254 184)  (254 184)  LC_4 Logic Functioning bit
 (39 8)  (255 184)  (255 184)  LC_4 Logic Functioning bit
 (45 8)  (261 184)  (261 184)  LC_4 Logic Functioning bit
 (31 9)  (247 185)  (247 185)  routing T_4_11.lc_trk_g1_2 <X> T_4_11.wire_logic_cluster/lc_4/in_3
 (36 9)  (252 185)  (252 185)  LC_4 Logic Functioning bit
 (37 9)  (253 185)  (253 185)  LC_4 Logic Functioning bit
 (38 9)  (254 185)  (254 185)  LC_4 Logic Functioning bit
 (39 9)  (255 185)  (255 185)  LC_4 Logic Functioning bit
 (25 10)  (241 186)  (241 186)  routing T_4_11.sp4_v_b_38 <X> T_4_11.lc_trk_g2_6
 (31 10)  (247 186)  (247 186)  routing T_4_11.lc_trk_g2_6 <X> T_4_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (248 186)  (248 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (249 186)  (249 186)  routing T_4_11.lc_trk_g2_6 <X> T_4_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (252 186)  (252 186)  LC_5 Logic Functioning bit
 (37 10)  (253 186)  (253 186)  LC_5 Logic Functioning bit
 (38 10)  (254 186)  (254 186)  LC_5 Logic Functioning bit
 (39 10)  (255 186)  (255 186)  LC_5 Logic Functioning bit
 (45 10)  (261 186)  (261 186)  LC_5 Logic Functioning bit
 (22 11)  (238 187)  (238 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (239 187)  (239 187)  routing T_4_11.sp4_v_b_38 <X> T_4_11.lc_trk_g2_6
 (25 11)  (241 187)  (241 187)  routing T_4_11.sp4_v_b_38 <X> T_4_11.lc_trk_g2_6
 (31 11)  (247 187)  (247 187)  routing T_4_11.lc_trk_g2_6 <X> T_4_11.wire_logic_cluster/lc_5/in_3
 (36 11)  (252 187)  (252 187)  LC_5 Logic Functioning bit
 (37 11)  (253 187)  (253 187)  LC_5 Logic Functioning bit
 (38 11)  (254 187)  (254 187)  LC_5 Logic Functioning bit
 (39 11)  (255 187)  (255 187)  LC_5 Logic Functioning bit
 (32 12)  (248 188)  (248 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (250 188)  (250 188)  routing T_4_11.lc_trk_g1_0 <X> T_4_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (252 188)  (252 188)  LC_6 Logic Functioning bit
 (37 12)  (253 188)  (253 188)  LC_6 Logic Functioning bit
 (38 12)  (254 188)  (254 188)  LC_6 Logic Functioning bit
 (39 12)  (255 188)  (255 188)  LC_6 Logic Functioning bit
 (45 12)  (261 188)  (261 188)  LC_6 Logic Functioning bit
 (36 13)  (252 189)  (252 189)  LC_6 Logic Functioning bit
 (37 13)  (253 189)  (253 189)  LC_6 Logic Functioning bit
 (38 13)  (254 189)  (254 189)  LC_6 Logic Functioning bit
 (39 13)  (255 189)  (255 189)  LC_6 Logic Functioning bit
 (0 14)  (216 190)  (216 190)  routing T_4_11.glb_netwk_6 <X> T_4_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (217 190)  (217 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (216 191)  (216 191)  routing T_4_11.glb_netwk_6 <X> T_4_11.wire_logic_cluster/lc_7/s_r
 (13 15)  (229 191)  (229 191)  routing T_4_11.sp4_v_b_6 <X> T_4_11.sp4_h_l_46
 (22 15)  (238 191)  (238 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (239 191)  (239 191)  routing T_4_11.sp4_v_b_46 <X> T_4_11.lc_trk_g3_6
 (24 15)  (240 191)  (240 191)  routing T_4_11.sp4_v_b_46 <X> T_4_11.lc_trk_g3_6


LogicTile_5_11

 (29 0)  (299 176)  (299 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (300 176)  (300 176)  routing T_5_11.lc_trk_g0_7 <X> T_5_11.wire_logic_cluster/lc_0/in_1
 (31 0)  (301 176)  (301 176)  routing T_5_11.lc_trk_g0_5 <X> T_5_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (302 176)  (302 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (40 0)  (310 176)  (310 176)  LC_0 Logic Functioning bit
 (42 0)  (312 176)  (312 176)  LC_0 Logic Functioning bit
 (46 0)  (316 176)  (316 176)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (30 1)  (300 177)  (300 177)  routing T_5_11.lc_trk_g0_7 <X> T_5_11.wire_logic_cluster/lc_0/in_1
 (40 1)  (310 177)  (310 177)  LC_0 Logic Functioning bit
 (42 1)  (312 177)  (312 177)  LC_0 Logic Functioning bit
 (46 1)  (316 177)  (316 177)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (15 2)  (285 178)  (285 178)  routing T_5_11.sp4_h_r_13 <X> T_5_11.lc_trk_g0_5
 (16 2)  (286 178)  (286 178)  routing T_5_11.sp4_h_r_13 <X> T_5_11.lc_trk_g0_5
 (17 2)  (287 178)  (287 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (288 178)  (288 178)  routing T_5_11.sp4_h_r_13 <X> T_5_11.lc_trk_g0_5
 (21 2)  (291 178)  (291 178)  routing T_5_11.sp4_h_l_2 <X> T_5_11.lc_trk_g0_7
 (22 2)  (292 178)  (292 178)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (293 178)  (293 178)  routing T_5_11.sp4_h_l_2 <X> T_5_11.lc_trk_g0_7
 (24 2)  (294 178)  (294 178)  routing T_5_11.sp4_h_l_2 <X> T_5_11.lc_trk_g0_7
 (22 3)  (292 179)  (292 179)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (294 179)  (294 179)  routing T_5_11.bot_op_6 <X> T_5_11.lc_trk_g0_6
 (15 4)  (285 180)  (285 180)  routing T_5_11.bot_op_1 <X> T_5_11.lc_trk_g1_1
 (17 4)  (287 180)  (287 180)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 8)  (292 184)  (292 184)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (294 184)  (294 184)  routing T_5_11.tnl_op_3 <X> T_5_11.lc_trk_g2_3
 (21 9)  (291 185)  (291 185)  routing T_5_11.tnl_op_3 <X> T_5_11.lc_trk_g2_3
 (31 10)  (301 186)  (301 186)  routing T_5_11.lc_trk_g0_6 <X> T_5_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (302 186)  (302 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (40 10)  (310 186)  (310 186)  LC_5 Logic Functioning bit
 (41 10)  (311 186)  (311 186)  LC_5 Logic Functioning bit
 (42 10)  (312 186)  (312 186)  LC_5 Logic Functioning bit
 (43 10)  (313 186)  (313 186)  LC_5 Logic Functioning bit
 (31 11)  (301 187)  (301 187)  routing T_5_11.lc_trk_g0_6 <X> T_5_11.wire_logic_cluster/lc_5/in_3
 (40 11)  (310 187)  (310 187)  LC_5 Logic Functioning bit
 (41 11)  (311 187)  (311 187)  LC_5 Logic Functioning bit
 (42 11)  (312 187)  (312 187)  LC_5 Logic Functioning bit
 (43 11)  (313 187)  (313 187)  LC_5 Logic Functioning bit
 (47 11)  (317 187)  (317 187)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (4 12)  (274 188)  (274 188)  routing T_5_11.sp4_v_t_44 <X> T_5_11.sp4_v_b_9
 (32 12)  (302 188)  (302 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (303 188)  (303 188)  routing T_5_11.lc_trk_g2_3 <X> T_5_11.wire_logic_cluster/lc_6/in_3
 (40 12)  (310 188)  (310 188)  LC_6 Logic Functioning bit
 (41 12)  (311 188)  (311 188)  LC_6 Logic Functioning bit
 (42 12)  (312 188)  (312 188)  LC_6 Logic Functioning bit
 (43 12)  (313 188)  (313 188)  LC_6 Logic Functioning bit
 (31 13)  (301 189)  (301 189)  routing T_5_11.lc_trk_g2_3 <X> T_5_11.wire_logic_cluster/lc_6/in_3
 (40 13)  (310 189)  (310 189)  LC_6 Logic Functioning bit
 (41 13)  (311 189)  (311 189)  LC_6 Logic Functioning bit
 (42 13)  (312 189)  (312 189)  LC_6 Logic Functioning bit
 (43 13)  (313 189)  (313 189)  LC_6 Logic Functioning bit
 (47 13)  (317 189)  (317 189)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (32 14)  (302 190)  (302 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (304 190)  (304 190)  routing T_5_11.lc_trk_g1_1 <X> T_5_11.wire_logic_cluster/lc_7/in_3
 (40 14)  (310 190)  (310 190)  LC_7 Logic Functioning bit
 (41 14)  (311 190)  (311 190)  LC_7 Logic Functioning bit
 (42 14)  (312 190)  (312 190)  LC_7 Logic Functioning bit
 (43 14)  (313 190)  (313 190)  LC_7 Logic Functioning bit
 (40 15)  (310 191)  (310 191)  LC_7 Logic Functioning bit
 (41 15)  (311 191)  (311 191)  LC_7 Logic Functioning bit
 (42 15)  (312 191)  (312 191)  LC_7 Logic Functioning bit
 (43 15)  (313 191)  (313 191)  LC_7 Logic Functioning bit
 (47 15)  (317 191)  (317 191)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


RAM_Tile_6_11

 (4 6)  (328 182)  (328 182)  routing T_6_11.sp4_h_r_3 <X> T_6_11.sp4_v_t_38
 (13 6)  (337 182)  (337 182)  routing T_6_11.sp4_h_r_5 <X> T_6_11.sp4_v_t_40
 (5 7)  (329 183)  (329 183)  routing T_6_11.sp4_h_r_3 <X> T_6_11.sp4_v_t_38
 (12 7)  (336 183)  (336 183)  routing T_6_11.sp4_h_r_5 <X> T_6_11.sp4_v_t_40
 (6 8)  (330 184)  (330 184)  routing T_6_11.sp4_h_r_1 <X> T_6_11.sp4_v_b_6
 (5 10)  (329 186)  (329 186)  routing T_6_11.sp4_v_b_6 <X> T_6_11.sp4_h_l_43
 (11 12)  (335 188)  (335 188)  routing T_6_11.sp4_v_t_45 <X> T_6_11.sp4_v_b_11
 (12 13)  (336 189)  (336 189)  routing T_6_11.sp4_v_t_45 <X> T_6_11.sp4_v_b_11


LogicTile_7_11

 (25 0)  (391 176)  (391 176)  routing T_7_11.wire_logic_cluster/lc_2/out <X> T_7_11.lc_trk_g0_2
 (26 0)  (392 176)  (392 176)  routing T_7_11.lc_trk_g3_5 <X> T_7_11.wire_logic_cluster/lc_0/in_0
 (28 0)  (394 176)  (394 176)  routing T_7_11.lc_trk_g2_5 <X> T_7_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 176)  (395 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (396 176)  (396 176)  routing T_7_11.lc_trk_g2_5 <X> T_7_11.wire_logic_cluster/lc_0/in_1
 (31 0)  (397 176)  (397 176)  routing T_7_11.lc_trk_g0_5 <X> T_7_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (398 176)  (398 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (401 176)  (401 176)  routing T_7_11.lc_trk_g1_7 <X> T_7_11.input_2_0
 (36 0)  (402 176)  (402 176)  LC_0 Logic Functioning bit
 (37 0)  (403 176)  (403 176)  LC_0 Logic Functioning bit
 (38 0)  (404 176)  (404 176)  LC_0 Logic Functioning bit
 (39 0)  (405 176)  (405 176)  LC_0 Logic Functioning bit
 (42 0)  (408 176)  (408 176)  LC_0 Logic Functioning bit
 (46 0)  (412 176)  (412 176)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (388 177)  (388 177)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (393 177)  (393 177)  routing T_7_11.lc_trk_g3_5 <X> T_7_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (394 177)  (394 177)  routing T_7_11.lc_trk_g3_5 <X> T_7_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (395 177)  (395 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (398 177)  (398 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (400 177)  (400 177)  routing T_7_11.lc_trk_g1_7 <X> T_7_11.input_2_0
 (35 1)  (401 177)  (401 177)  routing T_7_11.lc_trk_g1_7 <X> T_7_11.input_2_0
 (36 1)  (402 177)  (402 177)  LC_0 Logic Functioning bit
 (37 1)  (403 177)  (403 177)  LC_0 Logic Functioning bit
 (38 1)  (404 177)  (404 177)  LC_0 Logic Functioning bit
 (39 1)  (405 177)  (405 177)  LC_0 Logic Functioning bit
 (48 1)  (414 177)  (414 177)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (366 178)  (366 178)  routing T_7_11.glb_netwk_7 <X> T_7_11.wire_logic_cluster/lc_7/clk
 (1 2)  (367 178)  (367 178)  routing T_7_11.glb_netwk_7 <X> T_7_11.wire_logic_cluster/lc_7/clk
 (2 2)  (368 178)  (368 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (383 178)  (383 178)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (0 3)  (366 179)  (366 179)  routing T_7_11.glb_netwk_7 <X> T_7_11.wire_logic_cluster/lc_7/clk
 (26 4)  (392 180)  (392 180)  routing T_7_11.lc_trk_g2_6 <X> T_7_11.wire_logic_cluster/lc_2/in_0
 (28 4)  (394 180)  (394 180)  routing T_7_11.lc_trk_g2_5 <X> T_7_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (395 180)  (395 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (396 180)  (396 180)  routing T_7_11.lc_trk_g2_5 <X> T_7_11.wire_logic_cluster/lc_2/in_1
 (31 4)  (397 180)  (397 180)  routing T_7_11.lc_trk_g3_4 <X> T_7_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (398 180)  (398 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (399 180)  (399 180)  routing T_7_11.lc_trk_g3_4 <X> T_7_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (400 180)  (400 180)  routing T_7_11.lc_trk_g3_4 <X> T_7_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (402 180)  (402 180)  LC_2 Logic Functioning bit
 (37 4)  (403 180)  (403 180)  LC_2 Logic Functioning bit
 (38 4)  (404 180)  (404 180)  LC_2 Logic Functioning bit
 (41 4)  (407 180)  (407 180)  LC_2 Logic Functioning bit
 (43 4)  (409 180)  (409 180)  LC_2 Logic Functioning bit
 (45 4)  (411 180)  (411 180)  LC_2 Logic Functioning bit
 (26 5)  (392 181)  (392 181)  routing T_7_11.lc_trk_g2_6 <X> T_7_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (394 181)  (394 181)  routing T_7_11.lc_trk_g2_6 <X> T_7_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (395 181)  (395 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (398 181)  (398 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (401 181)  (401 181)  routing T_7_11.lc_trk_g0_2 <X> T_7_11.input_2_2
 (36 5)  (402 181)  (402 181)  LC_2 Logic Functioning bit
 (37 5)  (403 181)  (403 181)  LC_2 Logic Functioning bit
 (12 6)  (378 182)  (378 182)  routing T_7_11.sp4_v_t_40 <X> T_7_11.sp4_h_l_40
 (21 6)  (387 182)  (387 182)  routing T_7_11.wire_logic_cluster/lc_7/out <X> T_7_11.lc_trk_g1_7
 (22 6)  (388 182)  (388 182)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (391 182)  (391 182)  routing T_7_11.wire_logic_cluster/lc_6/out <X> T_7_11.lc_trk_g1_6
 (26 6)  (392 182)  (392 182)  routing T_7_11.lc_trk_g2_5 <X> T_7_11.wire_logic_cluster/lc_3/in_0
 (27 6)  (393 182)  (393 182)  routing T_7_11.lc_trk_g1_7 <X> T_7_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (395 182)  (395 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (396 182)  (396 182)  routing T_7_11.lc_trk_g1_7 <X> T_7_11.wire_logic_cluster/lc_3/in_1
 (31 6)  (397 182)  (397 182)  routing T_7_11.lc_trk_g3_5 <X> T_7_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (398 182)  (398 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (399 182)  (399 182)  routing T_7_11.lc_trk_g3_5 <X> T_7_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (400 182)  (400 182)  routing T_7_11.lc_trk_g3_5 <X> T_7_11.wire_logic_cluster/lc_3/in_3
 (35 6)  (401 182)  (401 182)  routing T_7_11.lc_trk_g1_6 <X> T_7_11.input_2_3
 (42 6)  (408 182)  (408 182)  LC_3 Logic Functioning bit
 (11 7)  (377 183)  (377 183)  routing T_7_11.sp4_v_t_40 <X> T_7_11.sp4_h_l_40
 (22 7)  (388 183)  (388 183)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (394 183)  (394 183)  routing T_7_11.lc_trk_g2_5 <X> T_7_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (395 183)  (395 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (396 183)  (396 183)  routing T_7_11.lc_trk_g1_7 <X> T_7_11.wire_logic_cluster/lc_3/in_1
 (32 7)  (398 183)  (398 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (400 183)  (400 183)  routing T_7_11.lc_trk_g1_6 <X> T_7_11.input_2_3
 (35 7)  (401 183)  (401 183)  routing T_7_11.lc_trk_g1_6 <X> T_7_11.input_2_3
 (0 8)  (366 184)  (366 184)  routing T_7_11.glb_netwk_6 <X> T_7_11.glb2local_1
 (1 8)  (367 184)  (367 184)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (31 8)  (397 184)  (397 184)  routing T_7_11.lc_trk_g2_7 <X> T_7_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (398 184)  (398 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (399 184)  (399 184)  routing T_7_11.lc_trk_g2_7 <X> T_7_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (402 184)  (402 184)  LC_4 Logic Functioning bit
 (37 8)  (403 184)  (403 184)  LC_4 Logic Functioning bit
 (38 8)  (404 184)  (404 184)  LC_4 Logic Functioning bit
 (39 8)  (405 184)  (405 184)  LC_4 Logic Functioning bit
 (42 8)  (408 184)  (408 184)  LC_4 Logic Functioning bit
 (43 8)  (409 184)  (409 184)  LC_4 Logic Functioning bit
 (48 8)  (414 184)  (414 184)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (416 184)  (416 184)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (417 184)  (417 184)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (1 9)  (367 185)  (367 185)  routing T_7_11.glb_netwk_6 <X> T_7_11.glb2local_1
 (31 9)  (397 185)  (397 185)  routing T_7_11.lc_trk_g2_7 <X> T_7_11.wire_logic_cluster/lc_4/in_3
 (36 9)  (402 185)  (402 185)  LC_4 Logic Functioning bit
 (37 9)  (403 185)  (403 185)  LC_4 Logic Functioning bit
 (38 9)  (404 185)  (404 185)  LC_4 Logic Functioning bit
 (39 9)  (405 185)  (405 185)  LC_4 Logic Functioning bit
 (42 9)  (408 185)  (408 185)  LC_4 Logic Functioning bit
 (43 9)  (409 185)  (409 185)  LC_4 Logic Functioning bit
 (3 10)  (369 186)  (369 186)  routing T_7_11.sp12_v_t_22 <X> T_7_11.sp12_h_l_22
 (8 10)  (374 186)  (374 186)  routing T_7_11.sp4_v_t_36 <X> T_7_11.sp4_h_l_42
 (9 10)  (375 186)  (375 186)  routing T_7_11.sp4_v_t_36 <X> T_7_11.sp4_h_l_42
 (10 10)  (376 186)  (376 186)  routing T_7_11.sp4_v_t_36 <X> T_7_11.sp4_h_l_42
 (16 10)  (382 186)  (382 186)  routing T_7_11.sp4_v_b_37 <X> T_7_11.lc_trk_g2_5
 (17 10)  (383 186)  (383 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (384 186)  (384 186)  routing T_7_11.sp4_v_b_37 <X> T_7_11.lc_trk_g2_5
 (22 10)  (388 186)  (388 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (18 11)  (384 187)  (384 187)  routing T_7_11.sp4_v_b_37 <X> T_7_11.lc_trk_g2_5
 (22 11)  (388 187)  (388 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (389 187)  (389 187)  routing T_7_11.sp4_h_r_30 <X> T_7_11.lc_trk_g2_6
 (24 11)  (390 187)  (390 187)  routing T_7_11.sp4_h_r_30 <X> T_7_11.lc_trk_g2_6
 (25 11)  (391 187)  (391 187)  routing T_7_11.sp4_h_r_30 <X> T_7_11.lc_trk_g2_6
 (26 12)  (392 188)  (392 188)  routing T_7_11.lc_trk_g2_6 <X> T_7_11.wire_logic_cluster/lc_6/in_0
 (27 12)  (393 188)  (393 188)  routing T_7_11.lc_trk_g1_6 <X> T_7_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (395 188)  (395 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (396 188)  (396 188)  routing T_7_11.lc_trk_g1_6 <X> T_7_11.wire_logic_cluster/lc_6/in_1
 (31 12)  (397 188)  (397 188)  routing T_7_11.lc_trk_g3_4 <X> T_7_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (398 188)  (398 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (399 188)  (399 188)  routing T_7_11.lc_trk_g3_4 <X> T_7_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (400 188)  (400 188)  routing T_7_11.lc_trk_g3_4 <X> T_7_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (402 188)  (402 188)  LC_6 Logic Functioning bit
 (38 12)  (404 188)  (404 188)  LC_6 Logic Functioning bit
 (43 12)  (409 188)  (409 188)  LC_6 Logic Functioning bit
 (45 12)  (411 188)  (411 188)  LC_6 Logic Functioning bit
 (26 13)  (392 189)  (392 189)  routing T_7_11.lc_trk_g2_6 <X> T_7_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (394 189)  (394 189)  routing T_7_11.lc_trk_g2_6 <X> T_7_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (395 189)  (395 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (396 189)  (396 189)  routing T_7_11.lc_trk_g1_6 <X> T_7_11.wire_logic_cluster/lc_6/in_1
 (32 13)  (398 189)  (398 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (401 189)  (401 189)  routing T_7_11.lc_trk_g0_2 <X> T_7_11.input_2_6
 (36 13)  (402 189)  (402 189)  LC_6 Logic Functioning bit
 (37 13)  (403 189)  (403 189)  LC_6 Logic Functioning bit
 (38 13)  (404 189)  (404 189)  LC_6 Logic Functioning bit
 (42 13)  (408 189)  (408 189)  LC_6 Logic Functioning bit
 (0 14)  (366 190)  (366 190)  routing T_7_11.glb_netwk_6 <X> T_7_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (367 190)  (367 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (381 190)  (381 190)  routing T_7_11.rgt_op_5 <X> T_7_11.lc_trk_g3_5
 (17 14)  (383 190)  (383 190)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (384 190)  (384 190)  routing T_7_11.rgt_op_5 <X> T_7_11.lc_trk_g3_5
 (26 14)  (392 190)  (392 190)  routing T_7_11.lc_trk_g3_4 <X> T_7_11.wire_logic_cluster/lc_7/in_0
 (27 14)  (393 190)  (393 190)  routing T_7_11.lc_trk_g1_7 <X> T_7_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (395 190)  (395 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (396 190)  (396 190)  routing T_7_11.lc_trk_g1_7 <X> T_7_11.wire_logic_cluster/lc_7/in_1
 (31 14)  (397 190)  (397 190)  routing T_7_11.lc_trk_g2_6 <X> T_7_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (398 190)  (398 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (399 190)  (399 190)  routing T_7_11.lc_trk_g2_6 <X> T_7_11.wire_logic_cluster/lc_7/in_3
 (35 14)  (401 190)  (401 190)  routing T_7_11.lc_trk_g1_6 <X> T_7_11.input_2_7
 (36 14)  (402 190)  (402 190)  LC_7 Logic Functioning bit
 (37 14)  (403 190)  (403 190)  LC_7 Logic Functioning bit
 (38 14)  (404 190)  (404 190)  LC_7 Logic Functioning bit
 (41 14)  (407 190)  (407 190)  LC_7 Logic Functioning bit
 (43 14)  (409 190)  (409 190)  LC_7 Logic Functioning bit
 (45 14)  (411 190)  (411 190)  LC_7 Logic Functioning bit
 (0 15)  (366 191)  (366 191)  routing T_7_11.glb_netwk_6 <X> T_7_11.wire_logic_cluster/lc_7/s_r
 (14 15)  (380 191)  (380 191)  routing T_7_11.sp4_h_l_17 <X> T_7_11.lc_trk_g3_4
 (15 15)  (381 191)  (381 191)  routing T_7_11.sp4_h_l_17 <X> T_7_11.lc_trk_g3_4
 (16 15)  (382 191)  (382 191)  routing T_7_11.sp4_h_l_17 <X> T_7_11.lc_trk_g3_4
 (17 15)  (383 191)  (383 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (27 15)  (393 191)  (393 191)  routing T_7_11.lc_trk_g3_4 <X> T_7_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (394 191)  (394 191)  routing T_7_11.lc_trk_g3_4 <X> T_7_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (395 191)  (395 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (396 191)  (396 191)  routing T_7_11.lc_trk_g1_7 <X> T_7_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (397 191)  (397 191)  routing T_7_11.lc_trk_g2_6 <X> T_7_11.wire_logic_cluster/lc_7/in_3
 (32 15)  (398 191)  (398 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (400 191)  (400 191)  routing T_7_11.lc_trk_g1_6 <X> T_7_11.input_2_7
 (35 15)  (401 191)  (401 191)  routing T_7_11.lc_trk_g1_6 <X> T_7_11.input_2_7
 (36 15)  (402 191)  (402 191)  LC_7 Logic Functioning bit
 (37 15)  (403 191)  (403 191)  LC_7 Logic Functioning bit
 (46 15)  (412 191)  (412 191)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_8_11

 (22 0)  (442 176)  (442 176)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (444 176)  (444 176)  routing T_8_11.bot_op_3 <X> T_8_11.lc_trk_g0_3
 (25 0)  (445 176)  (445 176)  routing T_8_11.lft_op_2 <X> T_8_11.lc_trk_g0_2
 (22 1)  (442 177)  (442 177)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (444 177)  (444 177)  routing T_8_11.lft_op_2 <X> T_8_11.lc_trk_g0_2
 (5 2)  (425 178)  (425 178)  routing T_8_11.sp4_v_t_43 <X> T_8_11.sp4_h_l_37
 (12 2)  (432 178)  (432 178)  routing T_8_11.sp4_v_t_39 <X> T_8_11.sp4_h_l_39
 (25 2)  (445 178)  (445 178)  routing T_8_11.bnr_op_6 <X> T_8_11.lc_trk_g0_6
 (26 2)  (446 178)  (446 178)  routing T_8_11.lc_trk_g2_7 <X> T_8_11.wire_logic_cluster/lc_1/in_0
 (31 2)  (451 178)  (451 178)  routing T_8_11.lc_trk_g0_4 <X> T_8_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (452 178)  (452 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (456 178)  (456 178)  LC_1 Logic Functioning bit
 (37 2)  (457 178)  (457 178)  LC_1 Logic Functioning bit
 (38 2)  (458 178)  (458 178)  LC_1 Logic Functioning bit
 (39 2)  (459 178)  (459 178)  LC_1 Logic Functioning bit
 (41 2)  (461 178)  (461 178)  LC_1 Logic Functioning bit
 (43 2)  (463 178)  (463 178)  LC_1 Logic Functioning bit
 (46 2)  (466 178)  (466 178)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (4 3)  (424 179)  (424 179)  routing T_8_11.sp4_v_t_43 <X> T_8_11.sp4_h_l_37
 (6 3)  (426 179)  (426 179)  routing T_8_11.sp4_v_t_43 <X> T_8_11.sp4_h_l_37
 (11 3)  (431 179)  (431 179)  routing T_8_11.sp4_v_t_39 <X> T_8_11.sp4_h_l_39
 (17 3)  (437 179)  (437 179)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (442 179)  (442 179)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (445 179)  (445 179)  routing T_8_11.bnr_op_6 <X> T_8_11.lc_trk_g0_6
 (26 3)  (446 179)  (446 179)  routing T_8_11.lc_trk_g2_7 <X> T_8_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (448 179)  (448 179)  routing T_8_11.lc_trk_g2_7 <X> T_8_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (449 179)  (449 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (456 179)  (456 179)  LC_1 Logic Functioning bit
 (37 3)  (457 179)  (457 179)  LC_1 Logic Functioning bit
 (38 3)  (458 179)  (458 179)  LC_1 Logic Functioning bit
 (39 3)  (459 179)  (459 179)  LC_1 Logic Functioning bit
 (40 3)  (460 179)  (460 179)  LC_1 Logic Functioning bit
 (42 3)  (462 179)  (462 179)  LC_1 Logic Functioning bit
 (26 4)  (446 180)  (446 180)  routing T_8_11.lc_trk_g0_4 <X> T_8_11.wire_logic_cluster/lc_2/in_0
 (32 4)  (452 180)  (452 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (456 180)  (456 180)  LC_2 Logic Functioning bit
 (37 4)  (457 180)  (457 180)  LC_2 Logic Functioning bit
 (38 4)  (458 180)  (458 180)  LC_2 Logic Functioning bit
 (39 4)  (459 180)  (459 180)  LC_2 Logic Functioning bit
 (41 4)  (461 180)  (461 180)  LC_2 Logic Functioning bit
 (43 4)  (463 180)  (463 180)  LC_2 Logic Functioning bit
 (29 5)  (449 181)  (449 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (451 181)  (451 181)  routing T_8_11.lc_trk_g0_3 <X> T_8_11.wire_logic_cluster/lc_2/in_3
 (36 5)  (456 181)  (456 181)  LC_2 Logic Functioning bit
 (37 5)  (457 181)  (457 181)  LC_2 Logic Functioning bit
 (38 5)  (458 181)  (458 181)  LC_2 Logic Functioning bit
 (39 5)  (459 181)  (459 181)  LC_2 Logic Functioning bit
 (40 5)  (460 181)  (460 181)  LC_2 Logic Functioning bit
 (42 5)  (462 181)  (462 181)  LC_2 Logic Functioning bit
 (51 5)  (471 181)  (471 181)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (0 6)  (420 182)  (420 182)  routing T_8_11.glb_netwk_6 <X> T_8_11.glb2local_0
 (1 6)  (421 182)  (421 182)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (1 7)  (421 183)  (421 183)  routing T_8_11.glb_netwk_6 <X> T_8_11.glb2local_0
 (10 8)  (430 184)  (430 184)  routing T_8_11.sp4_v_t_39 <X> T_8_11.sp4_h_r_7
 (15 8)  (435 184)  (435 184)  routing T_8_11.sp4_v_t_28 <X> T_8_11.lc_trk_g2_1
 (16 8)  (436 184)  (436 184)  routing T_8_11.sp4_v_t_28 <X> T_8_11.lc_trk_g2_1
 (17 8)  (437 184)  (437 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 10)  (441 186)  (441 186)  routing T_8_11.sp4_v_t_18 <X> T_8_11.lc_trk_g2_7
 (22 10)  (442 186)  (442 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (443 186)  (443 186)  routing T_8_11.sp4_v_t_18 <X> T_8_11.lc_trk_g2_7
 (29 10)  (449 186)  (449 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (450 186)  (450 186)  routing T_8_11.lc_trk_g0_6 <X> T_8_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (452 186)  (452 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (456 186)  (456 186)  LC_5 Logic Functioning bit
 (37 10)  (457 186)  (457 186)  LC_5 Logic Functioning bit
 (38 10)  (458 186)  (458 186)  LC_5 Logic Functioning bit
 (39 10)  (459 186)  (459 186)  LC_5 Logic Functioning bit
 (40 10)  (460 186)  (460 186)  LC_5 Logic Functioning bit
 (42 10)  (462 186)  (462 186)  LC_5 Logic Functioning bit
 (30 11)  (450 187)  (450 187)  routing T_8_11.lc_trk_g0_6 <X> T_8_11.wire_logic_cluster/lc_5/in_1
 (31 11)  (451 187)  (451 187)  routing T_8_11.lc_trk_g0_2 <X> T_8_11.wire_logic_cluster/lc_5/in_3
 (36 11)  (456 187)  (456 187)  LC_5 Logic Functioning bit
 (37 11)  (457 187)  (457 187)  LC_5 Logic Functioning bit
 (38 11)  (458 187)  (458 187)  LC_5 Logic Functioning bit
 (39 11)  (459 187)  (459 187)  LC_5 Logic Functioning bit
 (40 11)  (460 187)  (460 187)  LC_5 Logic Functioning bit
 (42 11)  (462 187)  (462 187)  LC_5 Logic Functioning bit
 (11 12)  (431 188)  (431 188)  routing T_8_11.sp4_v_t_45 <X> T_8_11.sp4_v_b_11
 (12 13)  (432 189)  (432 189)  routing T_8_11.sp4_v_t_45 <X> T_8_11.sp4_v_b_11
 (13 13)  (433 189)  (433 189)  routing T_8_11.sp4_v_t_43 <X> T_8_11.sp4_h_r_11
 (15 14)  (435 190)  (435 190)  routing T_8_11.sp4_h_l_24 <X> T_8_11.lc_trk_g3_5
 (16 14)  (436 190)  (436 190)  routing T_8_11.sp4_h_l_24 <X> T_8_11.lc_trk_g3_5
 (17 14)  (437 190)  (437 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (438 190)  (438 190)  routing T_8_11.sp4_h_l_24 <X> T_8_11.lc_trk_g3_5
 (21 14)  (441 190)  (441 190)  routing T_8_11.rgt_op_7 <X> T_8_11.lc_trk_g3_7
 (22 14)  (442 190)  (442 190)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (444 190)  (444 190)  routing T_8_11.rgt_op_7 <X> T_8_11.lc_trk_g3_7
 (26 14)  (446 190)  (446 190)  routing T_8_11.lc_trk_g3_6 <X> T_8_11.wire_logic_cluster/lc_7/in_0
 (27 14)  (447 190)  (447 190)  routing T_8_11.lc_trk_g3_7 <X> T_8_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (448 190)  (448 190)  routing T_8_11.lc_trk_g3_7 <X> T_8_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (449 190)  (449 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (450 190)  (450 190)  routing T_8_11.lc_trk_g3_7 <X> T_8_11.wire_logic_cluster/lc_7/in_1
 (31 14)  (451 190)  (451 190)  routing T_8_11.lc_trk_g3_5 <X> T_8_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (452 190)  (452 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (453 190)  (453 190)  routing T_8_11.lc_trk_g3_5 <X> T_8_11.wire_logic_cluster/lc_7/in_3
 (34 14)  (454 190)  (454 190)  routing T_8_11.lc_trk_g3_5 <X> T_8_11.wire_logic_cluster/lc_7/in_3
 (22 15)  (442 191)  (442 191)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (443 191)  (443 191)  routing T_8_11.sp12_v_t_21 <X> T_8_11.lc_trk_g3_6
 (25 15)  (445 191)  (445 191)  routing T_8_11.sp12_v_t_21 <X> T_8_11.lc_trk_g3_6
 (26 15)  (446 191)  (446 191)  routing T_8_11.lc_trk_g3_6 <X> T_8_11.wire_logic_cluster/lc_7/in_0
 (27 15)  (447 191)  (447 191)  routing T_8_11.lc_trk_g3_6 <X> T_8_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (448 191)  (448 191)  routing T_8_11.lc_trk_g3_6 <X> T_8_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (449 191)  (449 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (450 191)  (450 191)  routing T_8_11.lc_trk_g3_7 <X> T_8_11.wire_logic_cluster/lc_7/in_1
 (32 15)  (452 191)  (452 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (453 191)  (453 191)  routing T_8_11.lc_trk_g2_1 <X> T_8_11.input_2_7
 (38 15)  (458 191)  (458 191)  LC_7 Logic Functioning bit


LogicTile_9_11

 (22 1)  (496 177)  (496 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (499 177)  (499 177)  routing T_9_11.sp4_r_v_b_33 <X> T_9_11.lc_trk_g0_2
 (0 2)  (474 178)  (474 178)  routing T_9_11.glb_netwk_7 <X> T_9_11.wire_logic_cluster/lc_7/clk
 (1 2)  (475 178)  (475 178)  routing T_9_11.glb_netwk_7 <X> T_9_11.wire_logic_cluster/lc_7/clk
 (2 2)  (476 178)  (476 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (496 178)  (496 178)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (498 178)  (498 178)  routing T_9_11.top_op_7 <X> T_9_11.lc_trk_g0_7
 (0 3)  (474 179)  (474 179)  routing T_9_11.glb_netwk_7 <X> T_9_11.wire_logic_cluster/lc_7/clk
 (21 3)  (495 179)  (495 179)  routing T_9_11.top_op_7 <X> T_9_11.lc_trk_g0_7
 (22 4)  (496 180)  (496 180)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (498 180)  (498 180)  routing T_9_11.top_op_3 <X> T_9_11.lc_trk_g1_3
 (25 4)  (499 180)  (499 180)  routing T_9_11.sp4_h_l_7 <X> T_9_11.lc_trk_g1_2
 (26 4)  (500 180)  (500 180)  routing T_9_11.lc_trk_g2_4 <X> T_9_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (501 180)  (501 180)  routing T_9_11.lc_trk_g1_2 <X> T_9_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (503 180)  (503 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (505 180)  (505 180)  routing T_9_11.lc_trk_g1_6 <X> T_9_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (506 180)  (506 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (508 180)  (508 180)  routing T_9_11.lc_trk_g1_6 <X> T_9_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (510 180)  (510 180)  LC_2 Logic Functioning bit
 (21 5)  (495 181)  (495 181)  routing T_9_11.top_op_3 <X> T_9_11.lc_trk_g1_3
 (22 5)  (496 181)  (496 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (497 181)  (497 181)  routing T_9_11.sp4_h_l_7 <X> T_9_11.lc_trk_g1_2
 (24 5)  (498 181)  (498 181)  routing T_9_11.sp4_h_l_7 <X> T_9_11.lc_trk_g1_2
 (25 5)  (499 181)  (499 181)  routing T_9_11.sp4_h_l_7 <X> T_9_11.lc_trk_g1_2
 (28 5)  (502 181)  (502 181)  routing T_9_11.lc_trk_g2_4 <X> T_9_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (503 181)  (503 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (504 181)  (504 181)  routing T_9_11.lc_trk_g1_2 <X> T_9_11.wire_logic_cluster/lc_2/in_1
 (31 5)  (505 181)  (505 181)  routing T_9_11.lc_trk_g1_6 <X> T_9_11.wire_logic_cluster/lc_2/in_3
 (32 5)  (506 181)  (506 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (507 181)  (507 181)  routing T_9_11.lc_trk_g3_3 <X> T_9_11.input_2_2
 (34 5)  (508 181)  (508 181)  routing T_9_11.lc_trk_g3_3 <X> T_9_11.input_2_2
 (35 5)  (509 181)  (509 181)  routing T_9_11.lc_trk_g3_3 <X> T_9_11.input_2_2
 (8 6)  (482 182)  (482 182)  routing T_9_11.sp4_v_t_47 <X> T_9_11.sp4_h_l_41
 (9 6)  (483 182)  (483 182)  routing T_9_11.sp4_v_t_47 <X> T_9_11.sp4_h_l_41
 (10 6)  (484 182)  (484 182)  routing T_9_11.sp4_v_t_47 <X> T_9_11.sp4_h_l_41
 (14 6)  (488 182)  (488 182)  routing T_9_11.wire_logic_cluster/lc_4/out <X> T_9_11.lc_trk_g1_4
 (21 6)  (495 182)  (495 182)  routing T_9_11.lft_op_7 <X> T_9_11.lc_trk_g1_7
 (22 6)  (496 182)  (496 182)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (498 182)  (498 182)  routing T_9_11.lft_op_7 <X> T_9_11.lc_trk_g1_7
 (25 6)  (499 182)  (499 182)  routing T_9_11.sp4_h_l_11 <X> T_9_11.lc_trk_g1_6
 (27 6)  (501 182)  (501 182)  routing T_9_11.lc_trk_g1_3 <X> T_9_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (503 182)  (503 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (505 182)  (505 182)  routing T_9_11.lc_trk_g1_7 <X> T_9_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (506 182)  (506 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (508 182)  (508 182)  routing T_9_11.lc_trk_g1_7 <X> T_9_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (510 182)  (510 182)  LC_3 Logic Functioning bit
 (38 6)  (512 182)  (512 182)  LC_3 Logic Functioning bit
 (43 6)  (517 182)  (517 182)  LC_3 Logic Functioning bit
 (50 6)  (524 182)  (524 182)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (491 183)  (491 183)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (496 183)  (496 183)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (497 183)  (497 183)  routing T_9_11.sp4_h_l_11 <X> T_9_11.lc_trk_g1_6
 (24 7)  (498 183)  (498 183)  routing T_9_11.sp4_h_l_11 <X> T_9_11.lc_trk_g1_6
 (25 7)  (499 183)  (499 183)  routing T_9_11.sp4_h_l_11 <X> T_9_11.lc_trk_g1_6
 (28 7)  (502 183)  (502 183)  routing T_9_11.lc_trk_g2_1 <X> T_9_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (503 183)  (503 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (504 183)  (504 183)  routing T_9_11.lc_trk_g1_3 <X> T_9_11.wire_logic_cluster/lc_3/in_1
 (31 7)  (505 183)  (505 183)  routing T_9_11.lc_trk_g1_7 <X> T_9_11.wire_logic_cluster/lc_3/in_3
 (36 7)  (510 183)  (510 183)  LC_3 Logic Functioning bit
 (38 7)  (512 183)  (512 183)  LC_3 Logic Functioning bit
 (15 8)  (489 184)  (489 184)  routing T_9_11.sp4_v_t_28 <X> T_9_11.lc_trk_g2_1
 (16 8)  (490 184)  (490 184)  routing T_9_11.sp4_v_t_28 <X> T_9_11.lc_trk_g2_1
 (17 8)  (491 184)  (491 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (28 8)  (502 184)  (502 184)  routing T_9_11.lc_trk_g2_7 <X> T_9_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (503 184)  (503 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (504 184)  (504 184)  routing T_9_11.lc_trk_g2_7 <X> T_9_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (505 184)  (505 184)  routing T_9_11.lc_trk_g0_7 <X> T_9_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (506 184)  (506 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (39 8)  (513 184)  (513 184)  LC_4 Logic Functioning bit
 (45 8)  (519 184)  (519 184)  LC_4 Logic Functioning bit
 (50 8)  (524 184)  (524 184)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (500 185)  (500 185)  routing T_9_11.lc_trk_g0_2 <X> T_9_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (503 185)  (503 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (504 185)  (504 185)  routing T_9_11.lc_trk_g2_7 <X> T_9_11.wire_logic_cluster/lc_4/in_1
 (31 9)  (505 185)  (505 185)  routing T_9_11.lc_trk_g0_7 <X> T_9_11.wire_logic_cluster/lc_4/in_3
 (38 9)  (512 185)  (512 185)  LC_4 Logic Functioning bit
 (39 9)  (513 185)  (513 185)  LC_4 Logic Functioning bit
 (44 9)  (518 185)  (518 185)  LC_4 Logic Functioning bit
 (14 10)  (488 186)  (488 186)  routing T_9_11.sp4_v_b_36 <X> T_9_11.lc_trk_g2_4
 (21 10)  (495 186)  (495 186)  routing T_9_11.wire_logic_cluster/lc_7/out <X> T_9_11.lc_trk_g2_7
 (22 10)  (496 186)  (496 186)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (32 10)  (506 186)  (506 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (507 186)  (507 186)  routing T_9_11.lc_trk_g3_3 <X> T_9_11.wire_logic_cluster/lc_5/in_3
 (34 10)  (508 186)  (508 186)  routing T_9_11.lc_trk_g3_3 <X> T_9_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (510 186)  (510 186)  LC_5 Logic Functioning bit
 (38 10)  (512 186)  (512 186)  LC_5 Logic Functioning bit
 (4 11)  (478 187)  (478 187)  routing T_9_11.sp4_v_b_1 <X> T_9_11.sp4_h_l_43
 (14 11)  (488 187)  (488 187)  routing T_9_11.sp4_v_b_36 <X> T_9_11.lc_trk_g2_4
 (16 11)  (490 187)  (490 187)  routing T_9_11.sp4_v_b_36 <X> T_9_11.lc_trk_g2_4
 (17 11)  (491 187)  (491 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (26 11)  (500 187)  (500 187)  routing T_9_11.lc_trk_g1_2 <X> T_9_11.wire_logic_cluster/lc_5/in_0
 (27 11)  (501 187)  (501 187)  routing T_9_11.lc_trk_g1_2 <X> T_9_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (503 187)  (503 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (505 187)  (505 187)  routing T_9_11.lc_trk_g3_3 <X> T_9_11.wire_logic_cluster/lc_5/in_3
 (37 11)  (511 187)  (511 187)  LC_5 Logic Functioning bit
 (39 11)  (513 187)  (513 187)  LC_5 Logic Functioning bit
 (22 12)  (496 188)  (496 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (497 188)  (497 188)  routing T_9_11.sp4_v_t_30 <X> T_9_11.lc_trk_g3_3
 (24 12)  (498 188)  (498 188)  routing T_9_11.sp4_v_t_30 <X> T_9_11.lc_trk_g3_3
 (26 12)  (500 188)  (500 188)  routing T_9_11.lc_trk_g2_4 <X> T_9_11.wire_logic_cluster/lc_6/in_0
 (27 12)  (501 188)  (501 188)  routing T_9_11.lc_trk_g1_4 <X> T_9_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (503 188)  (503 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (504 188)  (504 188)  routing T_9_11.lc_trk_g1_4 <X> T_9_11.wire_logic_cluster/lc_6/in_1
 (31 12)  (505 188)  (505 188)  routing T_9_11.lc_trk_g1_6 <X> T_9_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (506 188)  (506 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (508 188)  (508 188)  routing T_9_11.lc_trk_g1_6 <X> T_9_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (510 188)  (510 188)  LC_6 Logic Functioning bit
 (50 12)  (524 188)  (524 188)  Cascade bit: LH_LC06_inmux02_5

 (28 13)  (502 189)  (502 189)  routing T_9_11.lc_trk_g2_4 <X> T_9_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (503 189)  (503 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (505 189)  (505 189)  routing T_9_11.lc_trk_g1_6 <X> T_9_11.wire_logic_cluster/lc_6/in_3
 (0 14)  (474 190)  (474 190)  routing T_9_11.glb_netwk_6 <X> T_9_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (475 190)  (475 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (26 14)  (500 190)  (500 190)  routing T_9_11.lc_trk_g2_7 <X> T_9_11.wire_logic_cluster/lc_7/in_0
 (27 14)  (501 190)  (501 190)  routing T_9_11.lc_trk_g1_3 <X> T_9_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (503 190)  (503 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (506 190)  (506 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (510 190)  (510 190)  LC_7 Logic Functioning bit
 (38 14)  (512 190)  (512 190)  LC_7 Logic Functioning bit
 (43 14)  (517 190)  (517 190)  LC_7 Logic Functioning bit
 (45 14)  (519 190)  (519 190)  LC_7 Logic Functioning bit
 (50 14)  (524 190)  (524 190)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (474 191)  (474 191)  routing T_9_11.glb_netwk_6 <X> T_9_11.wire_logic_cluster/lc_7/s_r
 (26 15)  (500 191)  (500 191)  routing T_9_11.lc_trk_g2_7 <X> T_9_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (502 191)  (502 191)  routing T_9_11.lc_trk_g2_7 <X> T_9_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (503 191)  (503 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (504 191)  (504 191)  routing T_9_11.lc_trk_g1_3 <X> T_9_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (505 191)  (505 191)  routing T_9_11.lc_trk_g0_2 <X> T_9_11.wire_logic_cluster/lc_7/in_3
 (36 15)  (510 191)  (510 191)  LC_7 Logic Functioning bit
 (37 15)  (511 191)  (511 191)  LC_7 Logic Functioning bit
 (39 15)  (513 191)  (513 191)  LC_7 Logic Functioning bit
 (43 15)  (517 191)  (517 191)  LC_7 Logic Functioning bit
 (48 15)  (522 191)  (522 191)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_10_11

 (8 0)  (536 176)  (536 176)  routing T_10_11.sp4_h_l_40 <X> T_10_11.sp4_h_r_1
 (10 0)  (538 176)  (538 176)  routing T_10_11.sp4_h_l_40 <X> T_10_11.sp4_h_r_1
 (26 0)  (554 176)  (554 176)  routing T_10_11.lc_trk_g0_4 <X> T_10_11.wire_logic_cluster/lc_0/in_0
 (27 0)  (555 176)  (555 176)  routing T_10_11.lc_trk_g1_2 <X> T_10_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (557 176)  (557 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (35 0)  (563 176)  (563 176)  routing T_10_11.lc_trk_g0_4 <X> T_10_11.input_2_0
 (37 0)  (565 176)  (565 176)  LC_0 Logic Functioning bit
 (39 0)  (567 176)  (567 176)  LC_0 Logic Functioning bit
 (40 0)  (568 176)  (568 176)  LC_0 Logic Functioning bit
 (42 0)  (570 176)  (570 176)  LC_0 Logic Functioning bit
 (44 0)  (572 176)  (572 176)  LC_0 Logic Functioning bit
 (52 0)  (580 176)  (580 176)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (29 1)  (557 177)  (557 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (558 177)  (558 177)  routing T_10_11.lc_trk_g1_2 <X> T_10_11.wire_logic_cluster/lc_0/in_1
 (32 1)  (560 177)  (560 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (8 2)  (536 178)  (536 178)  routing T_10_11.sp4_h_r_1 <X> T_10_11.sp4_h_l_36
 (27 2)  (555 178)  (555 178)  routing T_10_11.lc_trk_g1_7 <X> T_10_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (557 178)  (557 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (558 178)  (558 178)  routing T_10_11.lc_trk_g1_7 <X> T_10_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (560 178)  (560 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (564 178)  (564 178)  LC_1 Logic Functioning bit
 (37 2)  (565 178)  (565 178)  LC_1 Logic Functioning bit
 (38 2)  (566 178)  (566 178)  LC_1 Logic Functioning bit
 (39 2)  (567 178)  (567 178)  LC_1 Logic Functioning bit
 (44 2)  (572 178)  (572 178)  LC_1 Logic Functioning bit
 (14 3)  (542 179)  (542 179)  routing T_10_11.top_op_4 <X> T_10_11.lc_trk_g0_4
 (15 3)  (543 179)  (543 179)  routing T_10_11.top_op_4 <X> T_10_11.lc_trk_g0_4
 (17 3)  (545 179)  (545 179)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (30 3)  (558 179)  (558 179)  routing T_10_11.lc_trk_g1_7 <X> T_10_11.wire_logic_cluster/lc_1/in_1
 (40 3)  (568 179)  (568 179)  LC_1 Logic Functioning bit
 (41 3)  (569 179)  (569 179)  LC_1 Logic Functioning bit
 (42 3)  (570 179)  (570 179)  LC_1 Logic Functioning bit
 (43 3)  (571 179)  (571 179)  LC_1 Logic Functioning bit
 (27 4)  (555 180)  (555 180)  routing T_10_11.lc_trk_g3_2 <X> T_10_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (556 180)  (556 180)  routing T_10_11.lc_trk_g3_2 <X> T_10_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (557 180)  (557 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (560 180)  (560 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (564 180)  (564 180)  LC_2 Logic Functioning bit
 (37 4)  (565 180)  (565 180)  LC_2 Logic Functioning bit
 (38 4)  (566 180)  (566 180)  LC_2 Logic Functioning bit
 (39 4)  (567 180)  (567 180)  LC_2 Logic Functioning bit
 (44 4)  (572 180)  (572 180)  LC_2 Logic Functioning bit
 (52 4)  (580 180)  (580 180)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (22 5)  (550 181)  (550 181)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (552 181)  (552 181)  routing T_10_11.top_op_2 <X> T_10_11.lc_trk_g1_2
 (25 5)  (553 181)  (553 181)  routing T_10_11.top_op_2 <X> T_10_11.lc_trk_g1_2
 (30 5)  (558 181)  (558 181)  routing T_10_11.lc_trk_g3_2 <X> T_10_11.wire_logic_cluster/lc_2/in_1
 (40 5)  (568 181)  (568 181)  LC_2 Logic Functioning bit
 (41 5)  (569 181)  (569 181)  LC_2 Logic Functioning bit
 (42 5)  (570 181)  (570 181)  LC_2 Logic Functioning bit
 (43 5)  (571 181)  (571 181)  LC_2 Logic Functioning bit
 (15 6)  (543 182)  (543 182)  routing T_10_11.top_op_5 <X> T_10_11.lc_trk_g1_5
 (17 6)  (545 182)  (545 182)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (550 182)  (550 182)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (552 182)  (552 182)  routing T_10_11.top_op_7 <X> T_10_11.lc_trk_g1_7
 (27 6)  (555 182)  (555 182)  routing T_10_11.lc_trk_g1_5 <X> T_10_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (557 182)  (557 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (558 182)  (558 182)  routing T_10_11.lc_trk_g1_5 <X> T_10_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (560 182)  (560 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (565 182)  (565 182)  LC_3 Logic Functioning bit
 (39 6)  (567 182)  (567 182)  LC_3 Logic Functioning bit
 (41 6)  (569 182)  (569 182)  LC_3 Logic Functioning bit
 (43 6)  (571 182)  (571 182)  LC_3 Logic Functioning bit
 (18 7)  (546 183)  (546 183)  routing T_10_11.top_op_5 <X> T_10_11.lc_trk_g1_5
 (21 7)  (549 183)  (549 183)  routing T_10_11.top_op_7 <X> T_10_11.lc_trk_g1_7
 (37 7)  (565 183)  (565 183)  LC_3 Logic Functioning bit
 (39 7)  (567 183)  (567 183)  LC_3 Logic Functioning bit
 (41 7)  (569 183)  (569 183)  LC_3 Logic Functioning bit
 (43 7)  (571 183)  (571 183)  LC_3 Logic Functioning bit
 (25 12)  (553 188)  (553 188)  routing T_10_11.sp4_v_t_23 <X> T_10_11.lc_trk_g3_2
 (22 13)  (550 189)  (550 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (551 189)  (551 189)  routing T_10_11.sp4_v_t_23 <X> T_10_11.lc_trk_g3_2
 (25 13)  (553 189)  (553 189)  routing T_10_11.sp4_v_t_23 <X> T_10_11.lc_trk_g3_2


LogicTile_11_11

 (8 7)  (590 183)  (590 183)  routing T_11_11.sp4_h_r_10 <X> T_11_11.sp4_v_t_41
 (9 7)  (591 183)  (591 183)  routing T_11_11.sp4_h_r_10 <X> T_11_11.sp4_v_t_41
 (10 7)  (592 183)  (592 183)  routing T_11_11.sp4_h_r_10 <X> T_11_11.sp4_v_t_41
 (9 12)  (591 188)  (591 188)  routing T_11_11.sp4_h_l_42 <X> T_11_11.sp4_h_r_10
 (10 12)  (592 188)  (592 188)  routing T_11_11.sp4_h_l_42 <X> T_11_11.sp4_h_r_10


DSP_Tile_0_10

 (36 0)  (36 160)  (36 160)  LC_0 Logic Functioning bit
 (37 0)  (37 160)  (37 160)  LC_0 Logic Functioning bit
 (42 0)  (42 160)  (42 160)  LC_0 Logic Functioning bit
 (43 0)  (43 160)  (43 160)  LC_0 Logic Functioning bit
 (50 0)  (50 160)  (50 160)  Cascade buffer Enable bit: MULT0_LC00_inmux02_5

 (36 1)  (36 161)  (36 161)  LC_0 Logic Functioning bit
 (37 1)  (37 161)  (37 161)  LC_0 Logic Functioning bit
 (42 1)  (42 161)  (42 161)  LC_0 Logic Functioning bit
 (43 1)  (43 161)  (43 161)  LC_0 Logic Functioning bit
 (36 2)  (36 162)  (36 162)  LC_1 Logic Functioning bit
 (37 2)  (37 162)  (37 162)  LC_1 Logic Functioning bit
 (42 2)  (42 162)  (42 162)  LC_1 Logic Functioning bit
 (43 2)  (43 162)  (43 162)  LC_1 Logic Functioning bit
 (50 2)  (50 162)  (50 162)  Cascade buffer Enable bit: MULT0_LC01_inmux02_5

 (36 3)  (36 163)  (36 163)  LC_1 Logic Functioning bit
 (37 3)  (37 163)  (37 163)  LC_1 Logic Functioning bit
 (42 3)  (42 163)  (42 163)  LC_1 Logic Functioning bit
 (43 3)  (43 163)  (43 163)  LC_1 Logic Functioning bit
 (36 4)  (36 164)  (36 164)  LC_2 Logic Functioning bit
 (37 4)  (37 164)  (37 164)  LC_2 Logic Functioning bit
 (42 4)  (42 164)  (42 164)  LC_2 Logic Functioning bit
 (43 4)  (43 164)  (43 164)  LC_2 Logic Functioning bit
 (50 4)  (50 164)  (50 164)  Cascade buffer Enable bit: MULT0_LC02_inmux02_5

 (36 5)  (36 165)  (36 165)  LC_2 Logic Functioning bit
 (37 5)  (37 165)  (37 165)  LC_2 Logic Functioning bit
 (42 5)  (42 165)  (42 165)  LC_2 Logic Functioning bit
 (43 5)  (43 165)  (43 165)  LC_2 Logic Functioning bit
 (36 6)  (36 166)  (36 166)  LC_3 Logic Functioning bit
 (37 6)  (37 166)  (37 166)  LC_3 Logic Functioning bit
 (42 6)  (42 166)  (42 166)  LC_3 Logic Functioning bit
 (43 6)  (43 166)  (43 166)  LC_3 Logic Functioning bit
 (50 6)  (50 166)  (50 166)  Cascade buffer Enable bit: MULT0_LC03_inmux02_5

 (36 7)  (36 167)  (36 167)  LC_3 Logic Functioning bit
 (37 7)  (37 167)  (37 167)  LC_3 Logic Functioning bit
 (42 7)  (42 167)  (42 167)  LC_3 Logic Functioning bit
 (43 7)  (43 167)  (43 167)  LC_3 Logic Functioning bit
 (9 8)  (9 168)  (9 168)  routing T_0_10.sp4_v_t_42 <X> T_0_10.sp4_h_r_7
 (36 8)  (36 168)  (36 168)  LC_4 Logic Functioning bit
 (37 8)  (37 168)  (37 168)  LC_4 Logic Functioning bit
 (42 8)  (42 168)  (42 168)  LC_4 Logic Functioning bit
 (43 8)  (43 168)  (43 168)  LC_4 Logic Functioning bit
 (50 8)  (50 168)  (50 168)  Cascade buffer Enable bit: MULT0_LC04_inmux02_5

 (36 9)  (36 169)  (36 169)  LC_4 Logic Functioning bit
 (37 9)  (37 169)  (37 169)  LC_4 Logic Functioning bit
 (42 9)  (42 169)  (42 169)  LC_4 Logic Functioning bit
 (43 9)  (43 169)  (43 169)  LC_4 Logic Functioning bit
 (36 10)  (36 170)  (36 170)  LC_5 Logic Functioning bit
 (37 10)  (37 170)  (37 170)  LC_5 Logic Functioning bit
 (42 10)  (42 170)  (42 170)  LC_5 Logic Functioning bit
 (43 10)  (43 170)  (43 170)  LC_5 Logic Functioning bit
 (50 10)  (50 170)  (50 170)  Cascade buffer Enable bit: MULT0_LC05_inmux02_5

 (51 10)  (51 170)  (51 170)  Enable bit of Mux _out_links/OutMux2_5 => wire_mult/mult/O_5 sp4_v_t_31
 (36 11)  (36 171)  (36 171)  LC_5 Logic Functioning bit
 (37 11)  (37 171)  (37 171)  LC_5 Logic Functioning bit
 (42 11)  (42 171)  (42 171)  LC_5 Logic Functioning bit
 (43 11)  (43 171)  (43 171)  LC_5 Logic Functioning bit
 (10 12)  (10 172)  (10 172)  routing T_0_10.sp4_v_t_40 <X> T_0_10.sp4_h_r_10
 (36 12)  (36 172)  (36 172)  LC_6 Logic Functioning bit
 (37 12)  (37 172)  (37 172)  LC_6 Logic Functioning bit
 (42 12)  (42 172)  (42 172)  LC_6 Logic Functioning bit
 (43 12)  (43 172)  (43 172)  LC_6 Logic Functioning bit
 (50 12)  (50 172)  (50 172)  Cascade buffer Enable bit: MULT0_LC06_inmux02_5

 (36 13)  (36 173)  (36 173)  LC_6 Logic Functioning bit
 (37 13)  (37 173)  (37 173)  LC_6 Logic Functioning bit
 (42 13)  (42 173)  (42 173)  LC_6 Logic Functioning bit
 (43 13)  (43 173)  (43 173)  LC_6 Logic Functioning bit
 (36 14)  (36 174)  (36 174)  LC_7 Logic Functioning bit
 (37 14)  (37 174)  (37 174)  LC_7 Logic Functioning bit
 (42 14)  (42 174)  (42 174)  LC_7 Logic Functioning bit
 (43 14)  (43 174)  (43 174)  LC_7 Logic Functioning bit
 (50 14)  (50 174)  (50 174)  Cascade buffer Enable bit: MULT0_LC07_inmux02_5

 (51 14)  (51 174)  (51 174)  Enable bit of Mux _out_links/OutMux2_7 => wire_mult/mult/O_7 sp4_v_b_46
 (36 15)  (36 175)  (36 175)  LC_7 Logic Functioning bit
 (37 15)  (37 175)  (37 175)  LC_7 Logic Functioning bit
 (42 15)  (42 175)  (42 175)  LC_7 Logic Functioning bit
 (43 15)  (43 175)  (43 175)  LC_7 Logic Functioning bit


LogicTile_1_10

 (6 0)  (60 160)  (60 160)  routing T_1_10.sp4_v_t_44 <X> T_1_10.sp4_v_b_0
 (10 0)  (64 160)  (64 160)  routing T_1_10.sp4_v_t_45 <X> T_1_10.sp4_h_r_1
 (12 0)  (66 160)  (66 160)  routing T_1_10.sp4_v_t_39 <X> T_1_10.sp4_h_r_2
 (31 0)  (85 160)  (85 160)  routing T_1_10.lc_trk_g1_4 <X> T_1_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (86 160)  (86 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (88 160)  (88 160)  routing T_1_10.lc_trk_g1_4 <X> T_1_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (90 160)  (90 160)  LC_0 Logic Functioning bit
 (37 0)  (91 160)  (91 160)  LC_0 Logic Functioning bit
 (38 0)  (92 160)  (92 160)  LC_0 Logic Functioning bit
 (39 0)  (93 160)  (93 160)  LC_0 Logic Functioning bit
 (45 0)  (99 160)  (99 160)  LC_0 Logic Functioning bit
 (46 0)  (100 160)  (100 160)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (53 0)  (107 160)  (107 160)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (5 1)  (59 161)  (59 161)  routing T_1_10.sp4_v_t_44 <X> T_1_10.sp4_v_b_0
 (36 1)  (90 161)  (90 161)  LC_0 Logic Functioning bit
 (37 1)  (91 161)  (91 161)  LC_0 Logic Functioning bit
 (38 1)  (92 161)  (92 161)  LC_0 Logic Functioning bit
 (39 1)  (93 161)  (93 161)  LC_0 Logic Functioning bit
 (0 2)  (54 162)  (54 162)  routing T_1_10.glb_netwk_7 <X> T_1_10.wire_logic_cluster/lc_7/clk
 (1 2)  (55 162)  (55 162)  routing T_1_10.glb_netwk_7 <X> T_1_10.wire_logic_cluster/lc_7/clk
 (2 2)  (56 162)  (56 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (32 2)  (86 162)  (86 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (87 162)  (87 162)  routing T_1_10.lc_trk_g3_3 <X> T_1_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (88 162)  (88 162)  routing T_1_10.lc_trk_g3_3 <X> T_1_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (90 162)  (90 162)  LC_1 Logic Functioning bit
 (37 2)  (91 162)  (91 162)  LC_1 Logic Functioning bit
 (38 2)  (92 162)  (92 162)  LC_1 Logic Functioning bit
 (39 2)  (93 162)  (93 162)  LC_1 Logic Functioning bit
 (45 2)  (99 162)  (99 162)  LC_1 Logic Functioning bit
 (0 3)  (54 163)  (54 163)  routing T_1_10.glb_netwk_7 <X> T_1_10.wire_logic_cluster/lc_7/clk
 (31 3)  (85 163)  (85 163)  routing T_1_10.lc_trk_g3_3 <X> T_1_10.wire_logic_cluster/lc_1/in_3
 (36 3)  (90 163)  (90 163)  LC_1 Logic Functioning bit
 (37 3)  (91 163)  (91 163)  LC_1 Logic Functioning bit
 (38 3)  (92 163)  (92 163)  LC_1 Logic Functioning bit
 (39 3)  (93 163)  (93 163)  LC_1 Logic Functioning bit
 (47 3)  (101 163)  (101 163)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (102 163)  (102 163)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (55 164)  (55 164)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (31 4)  (85 164)  (85 164)  routing T_1_10.lc_trk_g2_7 <X> T_1_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (86 164)  (86 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (87 164)  (87 164)  routing T_1_10.lc_trk_g2_7 <X> T_1_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (90 164)  (90 164)  LC_2 Logic Functioning bit
 (37 4)  (91 164)  (91 164)  LC_2 Logic Functioning bit
 (38 4)  (92 164)  (92 164)  LC_2 Logic Functioning bit
 (39 4)  (93 164)  (93 164)  LC_2 Logic Functioning bit
 (45 4)  (99 164)  (99 164)  LC_2 Logic Functioning bit
 (46 4)  (100 164)  (100 164)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (48 4)  (102 164)  (102 164)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (0 5)  (54 165)  (54 165)  routing T_1_10.glb_netwk_3 <X> T_1_10.wire_logic_cluster/lc_7/cen
 (13 5)  (67 165)  (67 165)  routing T_1_10.sp4_v_t_37 <X> T_1_10.sp4_h_r_5
 (31 5)  (85 165)  (85 165)  routing T_1_10.lc_trk_g2_7 <X> T_1_10.wire_logic_cluster/lc_2/in_3
 (36 5)  (90 165)  (90 165)  LC_2 Logic Functioning bit
 (37 5)  (91 165)  (91 165)  LC_2 Logic Functioning bit
 (38 5)  (92 165)  (92 165)  LC_2 Logic Functioning bit
 (39 5)  (93 165)  (93 165)  LC_2 Logic Functioning bit
 (3 6)  (57 166)  (57 166)  routing T_1_10.sp12_v_b_0 <X> T_1_10.sp12_v_t_23
 (14 6)  (68 166)  (68 166)  routing T_1_10.lft_op_4 <X> T_1_10.lc_trk_g1_4
 (25 6)  (79 166)  (79 166)  routing T_1_10.lft_op_6 <X> T_1_10.lc_trk_g1_6
 (32 6)  (86 166)  (86 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (87 166)  (87 166)  routing T_1_10.lc_trk_g3_1 <X> T_1_10.wire_logic_cluster/lc_3/in_3
 (34 6)  (88 166)  (88 166)  routing T_1_10.lc_trk_g3_1 <X> T_1_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (90 166)  (90 166)  LC_3 Logic Functioning bit
 (37 6)  (91 166)  (91 166)  LC_3 Logic Functioning bit
 (38 6)  (92 166)  (92 166)  LC_3 Logic Functioning bit
 (39 6)  (93 166)  (93 166)  LC_3 Logic Functioning bit
 (45 6)  (99 166)  (99 166)  LC_3 Logic Functioning bit
 (46 6)  (100 166)  (100 166)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (102 166)  (102 166)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (15 7)  (69 167)  (69 167)  routing T_1_10.lft_op_4 <X> T_1_10.lc_trk_g1_4
 (17 7)  (71 167)  (71 167)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (76 167)  (76 167)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (78 167)  (78 167)  routing T_1_10.lft_op_6 <X> T_1_10.lc_trk_g1_6
 (36 7)  (90 167)  (90 167)  LC_3 Logic Functioning bit
 (37 7)  (91 167)  (91 167)  LC_3 Logic Functioning bit
 (38 7)  (92 167)  (92 167)  LC_3 Logic Functioning bit
 (39 7)  (93 167)  (93 167)  LC_3 Logic Functioning bit
 (51 7)  (105 167)  (105 167)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (21 8)  (75 168)  (75 168)  routing T_1_10.sp4_v_t_22 <X> T_1_10.lc_trk_g2_3
 (22 8)  (76 168)  (76 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (77 168)  (77 168)  routing T_1_10.sp4_v_t_22 <X> T_1_10.lc_trk_g2_3
 (32 8)  (86 168)  (86 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (87 168)  (87 168)  routing T_1_10.lc_trk_g2_3 <X> T_1_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (90 168)  (90 168)  LC_4 Logic Functioning bit
 (37 8)  (91 168)  (91 168)  LC_4 Logic Functioning bit
 (38 8)  (92 168)  (92 168)  LC_4 Logic Functioning bit
 (39 8)  (93 168)  (93 168)  LC_4 Logic Functioning bit
 (45 8)  (99 168)  (99 168)  LC_4 Logic Functioning bit
 (46 8)  (100 168)  (100 168)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (21 9)  (75 169)  (75 169)  routing T_1_10.sp4_v_t_22 <X> T_1_10.lc_trk_g2_3
 (31 9)  (85 169)  (85 169)  routing T_1_10.lc_trk_g2_3 <X> T_1_10.wire_logic_cluster/lc_4/in_3
 (36 9)  (90 169)  (90 169)  LC_4 Logic Functioning bit
 (37 9)  (91 169)  (91 169)  LC_4 Logic Functioning bit
 (38 9)  (92 169)  (92 169)  LC_4 Logic Functioning bit
 (39 9)  (93 169)  (93 169)  LC_4 Logic Functioning bit
 (53 9)  (107 169)  (107 169)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (68 170)  (68 170)  routing T_1_10.sp4_v_b_36 <X> T_1_10.lc_trk_g2_4
 (22 10)  (76 170)  (76 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (77 170)  (77 170)  routing T_1_10.sp4_v_b_47 <X> T_1_10.lc_trk_g2_7
 (24 10)  (78 170)  (78 170)  routing T_1_10.sp4_v_b_47 <X> T_1_10.lc_trk_g2_7
 (31 10)  (85 170)  (85 170)  routing T_1_10.lc_trk_g3_5 <X> T_1_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (86 170)  (86 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (87 170)  (87 170)  routing T_1_10.lc_trk_g3_5 <X> T_1_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (88 170)  (88 170)  routing T_1_10.lc_trk_g3_5 <X> T_1_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (90 170)  (90 170)  LC_5 Logic Functioning bit
 (37 10)  (91 170)  (91 170)  LC_5 Logic Functioning bit
 (38 10)  (92 170)  (92 170)  LC_5 Logic Functioning bit
 (39 10)  (93 170)  (93 170)  LC_5 Logic Functioning bit
 (45 10)  (99 170)  (99 170)  LC_5 Logic Functioning bit
 (46 10)  (100 170)  (100 170)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (105 170)  (105 170)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (68 171)  (68 171)  routing T_1_10.sp4_v_b_36 <X> T_1_10.lc_trk_g2_4
 (16 11)  (70 171)  (70 171)  routing T_1_10.sp4_v_b_36 <X> T_1_10.lc_trk_g2_4
 (17 11)  (71 171)  (71 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (36 11)  (90 171)  (90 171)  LC_5 Logic Functioning bit
 (37 11)  (91 171)  (91 171)  LC_5 Logic Functioning bit
 (38 11)  (92 171)  (92 171)  LC_5 Logic Functioning bit
 (39 11)  (93 171)  (93 171)  LC_5 Logic Functioning bit
 (4 12)  (58 172)  (58 172)  routing T_1_10.sp4_v_t_36 <X> T_1_10.sp4_v_b_9
 (6 12)  (60 172)  (60 172)  routing T_1_10.sp4_v_t_36 <X> T_1_10.sp4_v_b_9
 (11 12)  (65 172)  (65 172)  routing T_1_10.sp4_v_t_38 <X> T_1_10.sp4_v_b_11
 (13 12)  (67 172)  (67 172)  routing T_1_10.sp4_v_t_38 <X> T_1_10.sp4_v_b_11
 (16 12)  (70 172)  (70 172)  routing T_1_10.sp4_v_b_33 <X> T_1_10.lc_trk_g3_1
 (17 12)  (71 172)  (71 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (72 172)  (72 172)  routing T_1_10.sp4_v_b_33 <X> T_1_10.lc_trk_g3_1
 (22 12)  (76 172)  (76 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (77 172)  (77 172)  routing T_1_10.sp4_v_t_30 <X> T_1_10.lc_trk_g3_3
 (24 12)  (78 172)  (78 172)  routing T_1_10.sp4_v_t_30 <X> T_1_10.lc_trk_g3_3
 (31 12)  (85 172)  (85 172)  routing T_1_10.lc_trk_g1_6 <X> T_1_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (86 172)  (86 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (88 172)  (88 172)  routing T_1_10.lc_trk_g1_6 <X> T_1_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (90 172)  (90 172)  LC_6 Logic Functioning bit
 (37 12)  (91 172)  (91 172)  LC_6 Logic Functioning bit
 (38 12)  (92 172)  (92 172)  LC_6 Logic Functioning bit
 (39 12)  (93 172)  (93 172)  LC_6 Logic Functioning bit
 (45 12)  (99 172)  (99 172)  LC_6 Logic Functioning bit
 (52 12)  (106 172)  (106 172)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (4 13)  (58 173)  (58 173)  routing T_1_10.sp4_v_t_41 <X> T_1_10.sp4_h_r_9
 (13 13)  (67 173)  (67 173)  routing T_1_10.sp4_v_t_43 <X> T_1_10.sp4_h_r_11
 (18 13)  (72 173)  (72 173)  routing T_1_10.sp4_v_b_33 <X> T_1_10.lc_trk_g3_1
 (31 13)  (85 173)  (85 173)  routing T_1_10.lc_trk_g1_6 <X> T_1_10.wire_logic_cluster/lc_6/in_3
 (36 13)  (90 173)  (90 173)  LC_6 Logic Functioning bit
 (37 13)  (91 173)  (91 173)  LC_6 Logic Functioning bit
 (38 13)  (92 173)  (92 173)  LC_6 Logic Functioning bit
 (39 13)  (93 173)  (93 173)  LC_6 Logic Functioning bit
 (53 13)  (107 173)  (107 173)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (1 14)  (55 174)  (55 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (16 14)  (70 174)  (70 174)  routing T_1_10.sp4_v_b_37 <X> T_1_10.lc_trk_g3_5
 (17 14)  (71 174)  (71 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (72 174)  (72 174)  routing T_1_10.sp4_v_b_37 <X> T_1_10.lc_trk_g3_5
 (31 14)  (85 174)  (85 174)  routing T_1_10.lc_trk_g2_4 <X> T_1_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (86 174)  (86 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (87 174)  (87 174)  routing T_1_10.lc_trk_g2_4 <X> T_1_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (90 174)  (90 174)  LC_7 Logic Functioning bit
 (37 14)  (91 174)  (91 174)  LC_7 Logic Functioning bit
 (38 14)  (92 174)  (92 174)  LC_7 Logic Functioning bit
 (39 14)  (93 174)  (93 174)  LC_7 Logic Functioning bit
 (45 14)  (99 174)  (99 174)  LC_7 Logic Functioning bit
 (52 14)  (106 174)  (106 174)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (54 175)  (54 175)  routing T_1_10.glb_netwk_2 <X> T_1_10.wire_logic_cluster/lc_7/s_r
 (18 15)  (72 175)  (72 175)  routing T_1_10.sp4_v_b_37 <X> T_1_10.lc_trk_g3_5
 (36 15)  (90 175)  (90 175)  LC_7 Logic Functioning bit
 (37 15)  (91 175)  (91 175)  LC_7 Logic Functioning bit
 (38 15)  (92 175)  (92 175)  LC_7 Logic Functioning bit
 (39 15)  (93 175)  (93 175)  LC_7 Logic Functioning bit
 (48 15)  (102 175)  (102 175)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (53 15)  (107 175)  (107 175)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_2_10

 (14 0)  (122 160)  (122 160)  routing T_2_10.sp12_h_r_0 <X> T_2_10.lc_trk_g0_0
 (26 0)  (134 160)  (134 160)  routing T_2_10.lc_trk_g0_6 <X> T_2_10.wire_logic_cluster/lc_0/in_0
 (27 0)  (135 160)  (135 160)  routing T_2_10.lc_trk_g1_4 <X> T_2_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 160)  (137 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (138 160)  (138 160)  routing T_2_10.lc_trk_g1_4 <X> T_2_10.wire_logic_cluster/lc_0/in_1
 (32 0)  (140 160)  (140 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (141 160)  (141 160)  routing T_2_10.lc_trk_g2_1 <X> T_2_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (144 160)  (144 160)  LC_0 Logic Functioning bit
 (37 0)  (145 160)  (145 160)  LC_0 Logic Functioning bit
 (38 0)  (146 160)  (146 160)  LC_0 Logic Functioning bit
 (39 0)  (147 160)  (147 160)  LC_0 Logic Functioning bit
 (52 0)  (160 160)  (160 160)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (14 1)  (122 161)  (122 161)  routing T_2_10.sp12_h_r_0 <X> T_2_10.lc_trk_g0_0
 (15 1)  (123 161)  (123 161)  routing T_2_10.sp12_h_r_0 <X> T_2_10.lc_trk_g0_0
 (17 1)  (125 161)  (125 161)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (26 1)  (134 161)  (134 161)  routing T_2_10.lc_trk_g0_6 <X> T_2_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (137 161)  (137 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (140 161)  (140 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (40 1)  (148 161)  (148 161)  LC_0 Logic Functioning bit
 (41 1)  (149 161)  (149 161)  LC_0 Logic Functioning bit
 (42 1)  (150 161)  (150 161)  LC_0 Logic Functioning bit
 (43 1)  (151 161)  (151 161)  LC_0 Logic Functioning bit
 (0 2)  (108 162)  (108 162)  routing T_2_10.glb_netwk_7 <X> T_2_10.wire_logic_cluster/lc_7/clk
 (1 2)  (109 162)  (109 162)  routing T_2_10.glb_netwk_7 <X> T_2_10.wire_logic_cluster/lc_7/clk
 (2 2)  (110 162)  (110 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (133 162)  (133 162)  routing T_2_10.sp4_v_t_3 <X> T_2_10.lc_trk_g0_6
 (32 2)  (140 162)  (140 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (141 162)  (141 162)  routing T_2_10.lc_trk_g2_2 <X> T_2_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (144 162)  (144 162)  LC_1 Logic Functioning bit
 (37 2)  (145 162)  (145 162)  LC_1 Logic Functioning bit
 (38 2)  (146 162)  (146 162)  LC_1 Logic Functioning bit
 (39 2)  (147 162)  (147 162)  LC_1 Logic Functioning bit
 (45 2)  (153 162)  (153 162)  LC_1 Logic Functioning bit
 (0 3)  (108 163)  (108 163)  routing T_2_10.glb_netwk_7 <X> T_2_10.wire_logic_cluster/lc_7/clk
 (9 3)  (117 163)  (117 163)  routing T_2_10.sp4_v_b_1 <X> T_2_10.sp4_v_t_36
 (22 3)  (130 163)  (130 163)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (131 163)  (131 163)  routing T_2_10.sp4_v_t_3 <X> T_2_10.lc_trk_g0_6
 (25 3)  (133 163)  (133 163)  routing T_2_10.sp4_v_t_3 <X> T_2_10.lc_trk_g0_6
 (31 3)  (139 163)  (139 163)  routing T_2_10.lc_trk_g2_2 <X> T_2_10.wire_logic_cluster/lc_1/in_3
 (36 3)  (144 163)  (144 163)  LC_1 Logic Functioning bit
 (37 3)  (145 163)  (145 163)  LC_1 Logic Functioning bit
 (38 3)  (146 163)  (146 163)  LC_1 Logic Functioning bit
 (39 3)  (147 163)  (147 163)  LC_1 Logic Functioning bit
 (53 3)  (161 163)  (161 163)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (109 164)  (109 164)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (21 4)  (129 164)  (129 164)  routing T_2_10.sp4_v_b_3 <X> T_2_10.lc_trk_g1_3
 (22 4)  (130 164)  (130 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (131 164)  (131 164)  routing T_2_10.sp4_v_b_3 <X> T_2_10.lc_trk_g1_3
 (0 5)  (108 165)  (108 165)  routing T_2_10.glb_netwk_3 <X> T_2_10.wire_logic_cluster/lc_7/cen
 (9 5)  (117 165)  (117 165)  routing T_2_10.sp4_v_t_41 <X> T_2_10.sp4_v_b_4
 (3 6)  (111 166)  (111 166)  routing T_2_10.sp12_h_r_0 <X> T_2_10.sp12_v_t_23
 (13 6)  (121 166)  (121 166)  routing T_2_10.sp4_v_b_5 <X> T_2_10.sp4_v_t_40
 (14 6)  (122 166)  (122 166)  routing T_2_10.sp4_h_l_1 <X> T_2_10.lc_trk_g1_4
 (25 6)  (133 166)  (133 166)  routing T_2_10.sp4_h_l_11 <X> T_2_10.lc_trk_g1_6
 (31 6)  (139 166)  (139 166)  routing T_2_10.lc_trk_g0_6 <X> T_2_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (140 166)  (140 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (143 166)  (143 166)  routing T_2_10.lc_trk_g1_4 <X> T_2_10.input_2_3
 (36 6)  (144 166)  (144 166)  LC_3 Logic Functioning bit
 (37 6)  (145 166)  (145 166)  LC_3 Logic Functioning bit
 (38 6)  (146 166)  (146 166)  LC_3 Logic Functioning bit
 (43 6)  (151 166)  (151 166)  LC_3 Logic Functioning bit
 (52 6)  (160 166)  (160 166)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (3 7)  (111 167)  (111 167)  routing T_2_10.sp12_h_r_0 <X> T_2_10.sp12_v_t_23
 (15 7)  (123 167)  (123 167)  routing T_2_10.sp4_h_l_1 <X> T_2_10.lc_trk_g1_4
 (16 7)  (124 167)  (124 167)  routing T_2_10.sp4_h_l_1 <X> T_2_10.lc_trk_g1_4
 (17 7)  (125 167)  (125 167)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (130 167)  (130 167)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (131 167)  (131 167)  routing T_2_10.sp4_h_l_11 <X> T_2_10.lc_trk_g1_6
 (24 7)  (132 167)  (132 167)  routing T_2_10.sp4_h_l_11 <X> T_2_10.lc_trk_g1_6
 (25 7)  (133 167)  (133 167)  routing T_2_10.sp4_h_l_11 <X> T_2_10.lc_trk_g1_6
 (28 7)  (136 167)  (136 167)  routing T_2_10.lc_trk_g2_1 <X> T_2_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (137 167)  (137 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (139 167)  (139 167)  routing T_2_10.lc_trk_g0_6 <X> T_2_10.wire_logic_cluster/lc_3/in_3
 (32 7)  (140 167)  (140 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (142 167)  (142 167)  routing T_2_10.lc_trk_g1_4 <X> T_2_10.input_2_3
 (36 7)  (144 167)  (144 167)  LC_3 Logic Functioning bit
 (37 7)  (145 167)  (145 167)  LC_3 Logic Functioning bit
 (39 7)  (147 167)  (147 167)  LC_3 Logic Functioning bit
 (42 7)  (150 167)  (150 167)  LC_3 Logic Functioning bit
 (17 8)  (125 168)  (125 168)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (126 168)  (126 168)  routing T_2_10.wire_logic_cluster/lc_1/out <X> T_2_10.lc_trk_g2_1
 (25 8)  (133 168)  (133 168)  routing T_2_10.sp4_h_r_34 <X> T_2_10.lc_trk_g2_2
 (27 8)  (135 168)  (135 168)  routing T_2_10.lc_trk_g1_6 <X> T_2_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 168)  (137 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (138 168)  (138 168)  routing T_2_10.lc_trk_g1_6 <X> T_2_10.wire_logic_cluster/lc_4/in_1
 (31 8)  (139 168)  (139 168)  routing T_2_10.lc_trk_g2_5 <X> T_2_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (140 168)  (140 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (141 168)  (141 168)  routing T_2_10.lc_trk_g2_5 <X> T_2_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (144 168)  (144 168)  LC_4 Logic Functioning bit
 (37 8)  (145 168)  (145 168)  LC_4 Logic Functioning bit
 (38 8)  (146 168)  (146 168)  LC_4 Logic Functioning bit
 (39 8)  (147 168)  (147 168)  LC_4 Logic Functioning bit
 (50 8)  (158 168)  (158 168)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (130 169)  (130 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (131 169)  (131 169)  routing T_2_10.sp4_h_r_34 <X> T_2_10.lc_trk_g2_2
 (24 9)  (132 169)  (132 169)  routing T_2_10.sp4_h_r_34 <X> T_2_10.lc_trk_g2_2
 (26 9)  (134 169)  (134 169)  routing T_2_10.lc_trk_g1_3 <X> T_2_10.wire_logic_cluster/lc_4/in_0
 (27 9)  (135 169)  (135 169)  routing T_2_10.lc_trk_g1_3 <X> T_2_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (137 169)  (137 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (138 169)  (138 169)  routing T_2_10.lc_trk_g1_6 <X> T_2_10.wire_logic_cluster/lc_4/in_1
 (40 9)  (148 169)  (148 169)  LC_4 Logic Functioning bit
 (41 9)  (149 169)  (149 169)  LC_4 Logic Functioning bit
 (42 9)  (150 169)  (150 169)  LC_4 Logic Functioning bit
 (43 9)  (151 169)  (151 169)  LC_4 Logic Functioning bit
 (46 9)  (154 169)  (154 169)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (4 10)  (112 170)  (112 170)  routing T_2_10.sp4_h_r_0 <X> T_2_10.sp4_v_t_43
 (6 10)  (114 170)  (114 170)  routing T_2_10.sp4_h_r_0 <X> T_2_10.sp4_v_t_43
 (13 10)  (121 170)  (121 170)  routing T_2_10.sp4_h_r_8 <X> T_2_10.sp4_v_t_45
 (17 10)  (125 170)  (125 170)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (126 170)  (126 170)  routing T_2_10.wire_logic_cluster/lc_5/out <X> T_2_10.lc_trk_g2_5
 (31 10)  (139 170)  (139 170)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (140 170)  (140 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (141 170)  (141 170)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (142 170)  (142 170)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (144 170)  (144 170)  LC_5 Logic Functioning bit
 (37 10)  (145 170)  (145 170)  LC_5 Logic Functioning bit
 (38 10)  (146 170)  (146 170)  LC_5 Logic Functioning bit
 (39 10)  (147 170)  (147 170)  LC_5 Logic Functioning bit
 (45 10)  (153 170)  (153 170)  LC_5 Logic Functioning bit
 (46 10)  (154 170)  (154 170)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (5 11)  (113 171)  (113 171)  routing T_2_10.sp4_h_r_0 <X> T_2_10.sp4_v_t_43
 (12 11)  (120 171)  (120 171)  routing T_2_10.sp4_h_r_8 <X> T_2_10.sp4_v_t_45
 (31 11)  (139 171)  (139 171)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.wire_logic_cluster/lc_5/in_3
 (36 11)  (144 171)  (144 171)  LC_5 Logic Functioning bit
 (37 11)  (145 171)  (145 171)  LC_5 Logic Functioning bit
 (38 11)  (146 171)  (146 171)  LC_5 Logic Functioning bit
 (39 11)  (147 171)  (147 171)  LC_5 Logic Functioning bit
 (11 12)  (119 172)  (119 172)  routing T_2_10.sp4_h_r_6 <X> T_2_10.sp4_v_b_11
 (27 12)  (135 172)  (135 172)  routing T_2_10.lc_trk_g1_6 <X> T_2_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (137 172)  (137 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (138 172)  (138 172)  routing T_2_10.lc_trk_g1_6 <X> T_2_10.wire_logic_cluster/lc_6/in_1
 (31 12)  (139 172)  (139 172)  routing T_2_10.lc_trk_g2_5 <X> T_2_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (140 172)  (140 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (141 172)  (141 172)  routing T_2_10.lc_trk_g2_5 <X> T_2_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (144 172)  (144 172)  LC_6 Logic Functioning bit
 (38 12)  (146 172)  (146 172)  LC_6 Logic Functioning bit
 (41 12)  (149 172)  (149 172)  LC_6 Logic Functioning bit
 (43 12)  (151 172)  (151 172)  LC_6 Logic Functioning bit
 (26 13)  (134 173)  (134 173)  routing T_2_10.lc_trk_g1_3 <X> T_2_10.wire_logic_cluster/lc_6/in_0
 (27 13)  (135 173)  (135 173)  routing T_2_10.lc_trk_g1_3 <X> T_2_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (137 173)  (137 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (138 173)  (138 173)  routing T_2_10.lc_trk_g1_6 <X> T_2_10.wire_logic_cluster/lc_6/in_1
 (36 13)  (144 173)  (144 173)  LC_6 Logic Functioning bit
 (37 13)  (145 173)  (145 173)  LC_6 Logic Functioning bit
 (38 13)  (146 173)  (146 173)  LC_6 Logic Functioning bit
 (39 13)  (147 173)  (147 173)  LC_6 Logic Functioning bit
 (47 13)  (155 173)  (155 173)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (48 13)  (156 173)  (156 173)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (109 174)  (109 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (22 14)  (130 174)  (130 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (131 174)  (131 174)  routing T_2_10.sp4_h_r_31 <X> T_2_10.lc_trk_g3_7
 (24 14)  (132 174)  (132 174)  routing T_2_10.sp4_h_r_31 <X> T_2_10.lc_trk_g3_7
 (0 15)  (108 175)  (108 175)  routing T_2_10.glb_netwk_2 <X> T_2_10.wire_logic_cluster/lc_7/s_r
 (8 15)  (116 175)  (116 175)  routing T_2_10.sp4_h_r_10 <X> T_2_10.sp4_v_t_47
 (9 15)  (117 175)  (117 175)  routing T_2_10.sp4_h_r_10 <X> T_2_10.sp4_v_t_47
 (21 15)  (129 175)  (129 175)  routing T_2_10.sp4_h_r_31 <X> T_2_10.lc_trk_g3_7


LogicTile_3_10

 (17 0)  (179 160)  (179 160)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (26 0)  (188 160)  (188 160)  routing T_3_10.lc_trk_g0_6 <X> T_3_10.wire_logic_cluster/lc_0/in_0
 (29 0)  (191 160)  (191 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (194 160)  (194 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (196 160)  (196 160)  routing T_3_10.lc_trk_g1_0 <X> T_3_10.wire_logic_cluster/lc_0/in_3
 (35 0)  (197 160)  (197 160)  routing T_3_10.lc_trk_g0_4 <X> T_3_10.input_2_0
 (37 0)  (199 160)  (199 160)  LC_0 Logic Functioning bit
 (38 0)  (200 160)  (200 160)  LC_0 Logic Functioning bit
 (39 0)  (201 160)  (201 160)  LC_0 Logic Functioning bit
 (41 0)  (203 160)  (203 160)  LC_0 Logic Functioning bit
 (45 0)  (207 160)  (207 160)  LC_0 Logic Functioning bit
 (18 1)  (180 161)  (180 161)  routing T_3_10.sp4_r_v_b_34 <X> T_3_10.lc_trk_g0_1
 (26 1)  (188 161)  (188 161)  routing T_3_10.lc_trk_g0_6 <X> T_3_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (191 161)  (191 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (194 161)  (194 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (37 1)  (199 161)  (199 161)  LC_0 Logic Functioning bit
 (39 1)  (201 161)  (201 161)  LC_0 Logic Functioning bit
 (0 2)  (162 162)  (162 162)  routing T_3_10.glb_netwk_7 <X> T_3_10.wire_logic_cluster/lc_7/clk
 (1 2)  (163 162)  (163 162)  routing T_3_10.glb_netwk_7 <X> T_3_10.wire_logic_cluster/lc_7/clk
 (2 2)  (164 162)  (164 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (176 162)  (176 162)  routing T_3_10.wire_logic_cluster/lc_4/out <X> T_3_10.lc_trk_g0_4
 (16 2)  (178 162)  (178 162)  routing T_3_10.sp12_h_r_13 <X> T_3_10.lc_trk_g0_5
 (17 2)  (179 162)  (179 162)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (29 2)  (191 162)  (191 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (192 162)  (192 162)  routing T_3_10.lc_trk_g0_4 <X> T_3_10.wire_logic_cluster/lc_1/in_1
 (32 2)  (194 162)  (194 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (195 162)  (195 162)  routing T_3_10.lc_trk_g3_1 <X> T_3_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (196 162)  (196 162)  routing T_3_10.lc_trk_g3_1 <X> T_3_10.wire_logic_cluster/lc_1/in_3
 (35 2)  (197 162)  (197 162)  routing T_3_10.lc_trk_g2_5 <X> T_3_10.input_2_1
 (37 2)  (199 162)  (199 162)  LC_1 Logic Functioning bit
 (39 2)  (201 162)  (201 162)  LC_1 Logic Functioning bit
 (45 2)  (207 162)  (207 162)  LC_1 Logic Functioning bit
 (53 2)  (215 162)  (215 162)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (162 163)  (162 163)  routing T_3_10.glb_netwk_7 <X> T_3_10.wire_logic_cluster/lc_7/clk
 (5 3)  (167 163)  (167 163)  routing T_3_10.sp4_h_l_37 <X> T_3_10.sp4_v_t_37
 (12 3)  (174 163)  (174 163)  routing T_3_10.sp4_h_l_39 <X> T_3_10.sp4_v_t_39
 (17 3)  (179 163)  (179 163)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (184 163)  (184 163)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (185 163)  (185 163)  routing T_3_10.sp12_h_r_14 <X> T_3_10.lc_trk_g0_6
 (29 3)  (191 163)  (191 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (194 163)  (194 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (195 163)  (195 163)  routing T_3_10.lc_trk_g2_5 <X> T_3_10.input_2_1
 (36 3)  (198 163)  (198 163)  LC_1 Logic Functioning bit
 (37 3)  (199 163)  (199 163)  LC_1 Logic Functioning bit
 (38 3)  (200 163)  (200 163)  LC_1 Logic Functioning bit
 (42 3)  (204 163)  (204 163)  LC_1 Logic Functioning bit
 (5 4)  (167 164)  (167 164)  routing T_3_10.sp4_v_b_9 <X> T_3_10.sp4_h_r_3
 (14 4)  (176 164)  (176 164)  routing T_3_10.wire_logic_cluster/lc_0/out <X> T_3_10.lc_trk_g1_0
 (29 4)  (191 164)  (191 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (194 164)  (194 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (195 164)  (195 164)  routing T_3_10.lc_trk_g3_2 <X> T_3_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (196 164)  (196 164)  routing T_3_10.lc_trk_g3_2 <X> T_3_10.wire_logic_cluster/lc_2/in_3
 (35 4)  (197 164)  (197 164)  routing T_3_10.lc_trk_g0_4 <X> T_3_10.input_2_2
 (37 4)  (199 164)  (199 164)  LC_2 Logic Functioning bit
 (38 4)  (200 164)  (200 164)  LC_2 Logic Functioning bit
 (39 4)  (201 164)  (201 164)  LC_2 Logic Functioning bit
 (41 4)  (203 164)  (203 164)  LC_2 Logic Functioning bit
 (45 4)  (207 164)  (207 164)  LC_2 Logic Functioning bit
 (4 5)  (166 165)  (166 165)  routing T_3_10.sp4_v_b_9 <X> T_3_10.sp4_h_r_3
 (6 5)  (168 165)  (168 165)  routing T_3_10.sp4_v_b_9 <X> T_3_10.sp4_h_r_3
 (17 5)  (179 165)  (179 165)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (188 165)  (188 165)  routing T_3_10.lc_trk_g3_3 <X> T_3_10.wire_logic_cluster/lc_2/in_0
 (27 5)  (189 165)  (189 165)  routing T_3_10.lc_trk_g3_3 <X> T_3_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (190 165)  (190 165)  routing T_3_10.lc_trk_g3_3 <X> T_3_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (191 165)  (191 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (193 165)  (193 165)  routing T_3_10.lc_trk_g3_2 <X> T_3_10.wire_logic_cluster/lc_2/in_3
 (32 5)  (194 165)  (194 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (37 5)  (199 165)  (199 165)  LC_2 Logic Functioning bit
 (39 5)  (201 165)  (201 165)  LC_2 Logic Functioning bit
 (2 6)  (164 166)  (164 166)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (11 6)  (173 166)  (173 166)  routing T_3_10.sp4_v_b_9 <X> T_3_10.sp4_v_t_40
 (13 6)  (175 166)  (175 166)  routing T_3_10.sp4_v_b_9 <X> T_3_10.sp4_v_t_40
 (17 6)  (179 166)  (179 166)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (180 166)  (180 166)  routing T_3_10.wire_logic_cluster/lc_5/out <X> T_3_10.lc_trk_g1_5
 (26 6)  (188 166)  (188 166)  routing T_3_10.lc_trk_g2_5 <X> T_3_10.wire_logic_cluster/lc_3/in_0
 (29 6)  (191 166)  (191 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (192 166)  (192 166)  routing T_3_10.lc_trk_g0_6 <X> T_3_10.wire_logic_cluster/lc_3/in_1
 (32 6)  (194 166)  (194 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (195 166)  (195 166)  routing T_3_10.lc_trk_g3_3 <X> T_3_10.wire_logic_cluster/lc_3/in_3
 (34 6)  (196 166)  (196 166)  routing T_3_10.lc_trk_g3_3 <X> T_3_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (198 166)  (198 166)  LC_3 Logic Functioning bit
 (38 6)  (200 166)  (200 166)  LC_3 Logic Functioning bit
 (41 6)  (203 166)  (203 166)  LC_3 Logic Functioning bit
 (43 6)  (205 166)  (205 166)  LC_3 Logic Functioning bit
 (28 7)  (190 167)  (190 167)  routing T_3_10.lc_trk_g2_5 <X> T_3_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (191 167)  (191 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (192 167)  (192 167)  routing T_3_10.lc_trk_g0_6 <X> T_3_10.wire_logic_cluster/lc_3/in_1
 (31 7)  (193 167)  (193 167)  routing T_3_10.lc_trk_g3_3 <X> T_3_10.wire_logic_cluster/lc_3/in_3
 (37 7)  (199 167)  (199 167)  LC_3 Logic Functioning bit
 (39 7)  (201 167)  (201 167)  LC_3 Logic Functioning bit
 (6 8)  (168 168)  (168 168)  routing T_3_10.sp4_v_t_38 <X> T_3_10.sp4_v_b_6
 (25 8)  (187 168)  (187 168)  routing T_3_10.sp4_h_r_34 <X> T_3_10.lc_trk_g2_2
 (29 8)  (191 168)  (191 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (192 168)  (192 168)  routing T_3_10.lc_trk_g0_5 <X> T_3_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (194 168)  (194 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (195 168)  (195 168)  routing T_3_10.lc_trk_g3_0 <X> T_3_10.wire_logic_cluster/lc_4/in_3
 (34 8)  (196 168)  (196 168)  routing T_3_10.lc_trk_g3_0 <X> T_3_10.wire_logic_cluster/lc_4/in_3
 (39 8)  (201 168)  (201 168)  LC_4 Logic Functioning bit
 (50 8)  (212 168)  (212 168)  Cascade bit: LH_LC04_inmux02_5

 (5 9)  (167 169)  (167 169)  routing T_3_10.sp4_v_t_38 <X> T_3_10.sp4_v_b_6
 (22 9)  (184 169)  (184 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (185 169)  (185 169)  routing T_3_10.sp4_h_r_34 <X> T_3_10.lc_trk_g2_2
 (24 9)  (186 169)  (186 169)  routing T_3_10.sp4_h_r_34 <X> T_3_10.lc_trk_g2_2
 (26 9)  (188 169)  (188 169)  routing T_3_10.lc_trk_g2_2 <X> T_3_10.wire_logic_cluster/lc_4/in_0
 (28 9)  (190 169)  (190 169)  routing T_3_10.lc_trk_g2_2 <X> T_3_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (191 169)  (191 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (17 10)  (179 170)  (179 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (27 10)  (189 170)  (189 170)  routing T_3_10.lc_trk_g3_5 <X> T_3_10.wire_logic_cluster/lc_5/in_1
 (28 10)  (190 170)  (190 170)  routing T_3_10.lc_trk_g3_5 <X> T_3_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (191 170)  (191 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (192 170)  (192 170)  routing T_3_10.lc_trk_g3_5 <X> T_3_10.wire_logic_cluster/lc_5/in_1
 (31 10)  (193 170)  (193 170)  routing T_3_10.lc_trk_g1_5 <X> T_3_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (194 170)  (194 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (196 170)  (196 170)  routing T_3_10.lc_trk_g1_5 <X> T_3_10.wire_logic_cluster/lc_5/in_3
 (37 10)  (199 170)  (199 170)  LC_5 Logic Functioning bit
 (38 10)  (200 170)  (200 170)  LC_5 Logic Functioning bit
 (39 10)  (201 170)  (201 170)  LC_5 Logic Functioning bit
 (41 10)  (203 170)  (203 170)  LC_5 Logic Functioning bit
 (45 10)  (207 170)  (207 170)  LC_5 Logic Functioning bit
 (50 10)  (212 170)  (212 170)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (170 171)  (170 171)  routing T_3_10.sp4_h_r_7 <X> T_3_10.sp4_v_t_42
 (9 11)  (171 171)  (171 171)  routing T_3_10.sp4_h_r_7 <X> T_3_10.sp4_v_t_42
 (29 11)  (191 171)  (191 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (198 171)  (198 171)  LC_5 Logic Functioning bit
 (38 11)  (200 171)  (200 171)  LC_5 Logic Functioning bit
 (17 12)  (179 172)  (179 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (180 172)  (180 172)  routing T_3_10.wire_logic_cluster/lc_1/out <X> T_3_10.lc_trk_g3_1
 (22 12)  (184 172)  (184 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (185 172)  (185 172)  routing T_3_10.sp4_h_r_27 <X> T_3_10.lc_trk_g3_3
 (24 12)  (186 172)  (186 172)  routing T_3_10.sp4_h_r_27 <X> T_3_10.lc_trk_g3_3
 (25 12)  (187 172)  (187 172)  routing T_3_10.wire_logic_cluster/lc_2/out <X> T_3_10.lc_trk_g3_2
 (17 13)  (179 173)  (179 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (183 173)  (183 173)  routing T_3_10.sp4_h_r_27 <X> T_3_10.lc_trk_g3_3
 (22 13)  (184 173)  (184 173)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (162 174)  (162 174)  routing T_3_10.glb_netwk_6 <X> T_3_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (163 174)  (163 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (177 174)  (177 174)  routing T_3_10.sp4_h_r_45 <X> T_3_10.lc_trk_g3_5
 (16 14)  (178 174)  (178 174)  routing T_3_10.sp4_h_r_45 <X> T_3_10.lc_trk_g3_5
 (17 14)  (179 174)  (179 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (180 174)  (180 174)  routing T_3_10.sp4_h_r_45 <X> T_3_10.lc_trk_g3_5
 (0 15)  (162 175)  (162 175)  routing T_3_10.glb_netwk_6 <X> T_3_10.wire_logic_cluster/lc_7/s_r
 (5 15)  (167 175)  (167 175)  routing T_3_10.sp4_h_l_44 <X> T_3_10.sp4_v_t_44
 (8 15)  (170 175)  (170 175)  routing T_3_10.sp4_h_l_47 <X> T_3_10.sp4_v_t_47
 (18 15)  (180 175)  (180 175)  routing T_3_10.sp4_h_r_45 <X> T_3_10.lc_trk_g3_5


LogicTile_4_10

 (5 0)  (221 160)  (221 160)  routing T_4_10.sp4_h_l_44 <X> T_4_10.sp4_h_r_0
 (13 0)  (229 160)  (229 160)  routing T_4_10.sp4_v_t_39 <X> T_4_10.sp4_v_b_2
 (4 1)  (220 161)  (220 161)  routing T_4_10.sp4_h_l_44 <X> T_4_10.sp4_h_r_0
 (0 2)  (216 162)  (216 162)  routing T_4_10.glb_netwk_7 <X> T_4_10.wire_logic_cluster/lc_7/clk
 (1 2)  (217 162)  (217 162)  routing T_4_10.glb_netwk_7 <X> T_4_10.wire_logic_cluster/lc_7/clk
 (2 2)  (218 162)  (218 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (4 2)  (220 162)  (220 162)  routing T_4_10.sp4_h_r_0 <X> T_4_10.sp4_v_t_37
 (32 2)  (248 162)  (248 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (249 162)  (249 162)  routing T_4_10.lc_trk_g2_0 <X> T_4_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (252 162)  (252 162)  LC_1 Logic Functioning bit
 (37 2)  (253 162)  (253 162)  LC_1 Logic Functioning bit
 (38 2)  (254 162)  (254 162)  LC_1 Logic Functioning bit
 (39 2)  (255 162)  (255 162)  LC_1 Logic Functioning bit
 (45 2)  (261 162)  (261 162)  LC_1 Logic Functioning bit
 (46 2)  (262 162)  (262 162)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (216 163)  (216 163)  routing T_4_10.glb_netwk_7 <X> T_4_10.wire_logic_cluster/lc_7/clk
 (5 3)  (221 163)  (221 163)  routing T_4_10.sp4_h_r_0 <X> T_4_10.sp4_v_t_37
 (36 3)  (252 163)  (252 163)  LC_1 Logic Functioning bit
 (37 3)  (253 163)  (253 163)  LC_1 Logic Functioning bit
 (38 3)  (254 163)  (254 163)  LC_1 Logic Functioning bit
 (39 3)  (255 163)  (255 163)  LC_1 Logic Functioning bit
 (47 3)  (263 163)  (263 163)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (217 164)  (217 164)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (6 4)  (222 164)  (222 164)  routing T_4_10.sp4_h_r_10 <X> T_4_10.sp4_v_b_3
 (16 4)  (232 164)  (232 164)  routing T_4_10.sp4_v_b_9 <X> T_4_10.lc_trk_g1_1
 (17 4)  (233 164)  (233 164)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (234 164)  (234 164)  routing T_4_10.sp4_v_b_9 <X> T_4_10.lc_trk_g1_1
 (25 4)  (241 164)  (241 164)  routing T_4_10.sp4_v_b_10 <X> T_4_10.lc_trk_g1_2
 (0 5)  (216 165)  (216 165)  routing T_4_10.glb_netwk_3 <X> T_4_10.wire_logic_cluster/lc_7/cen
 (18 5)  (234 165)  (234 165)  routing T_4_10.sp4_v_b_9 <X> T_4_10.lc_trk_g1_1
 (22 5)  (238 165)  (238 165)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (239 165)  (239 165)  routing T_4_10.sp4_v_b_10 <X> T_4_10.lc_trk_g1_2
 (25 5)  (241 165)  (241 165)  routing T_4_10.sp4_v_b_10 <X> T_4_10.lc_trk_g1_2
 (25 6)  (241 166)  (241 166)  routing T_4_10.sp4_h_r_14 <X> T_4_10.lc_trk_g1_6
 (27 6)  (243 166)  (243 166)  routing T_4_10.lc_trk_g3_1 <X> T_4_10.wire_logic_cluster/lc_3/in_1
 (28 6)  (244 166)  (244 166)  routing T_4_10.lc_trk_g3_1 <X> T_4_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (245 166)  (245 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (247 166)  (247 166)  routing T_4_10.lc_trk_g2_4 <X> T_4_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (248 166)  (248 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (249 166)  (249 166)  routing T_4_10.lc_trk_g2_4 <X> T_4_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (252 166)  (252 166)  LC_3 Logic Functioning bit
 (38 6)  (254 166)  (254 166)  LC_3 Logic Functioning bit
 (41 6)  (257 166)  (257 166)  LC_3 Logic Functioning bit
 (43 6)  (259 166)  (259 166)  LC_3 Logic Functioning bit
 (52 6)  (268 166)  (268 166)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (10 7)  (226 167)  (226 167)  routing T_4_10.sp4_h_l_46 <X> T_4_10.sp4_v_t_41
 (22 7)  (238 167)  (238 167)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (239 167)  (239 167)  routing T_4_10.sp4_h_r_14 <X> T_4_10.lc_trk_g1_6
 (24 7)  (240 167)  (240 167)  routing T_4_10.sp4_h_r_14 <X> T_4_10.lc_trk_g1_6
 (26 7)  (242 167)  (242 167)  routing T_4_10.lc_trk_g1_2 <X> T_4_10.wire_logic_cluster/lc_3/in_0
 (27 7)  (243 167)  (243 167)  routing T_4_10.lc_trk_g1_2 <X> T_4_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (245 167)  (245 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (36 7)  (252 167)  (252 167)  LC_3 Logic Functioning bit
 (37 7)  (253 167)  (253 167)  LC_3 Logic Functioning bit
 (38 7)  (254 167)  (254 167)  LC_3 Logic Functioning bit
 (39 7)  (255 167)  (255 167)  LC_3 Logic Functioning bit
 (14 8)  (230 168)  (230 168)  routing T_4_10.sp4_h_r_40 <X> T_4_10.lc_trk_g2_0
 (28 8)  (244 168)  (244 168)  routing T_4_10.lc_trk_g2_5 <X> T_4_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 168)  (245 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (246 168)  (246 168)  routing T_4_10.lc_trk_g2_5 <X> T_4_10.wire_logic_cluster/lc_4/in_1
 (31 8)  (247 168)  (247 168)  routing T_4_10.lc_trk_g1_6 <X> T_4_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (248 168)  (248 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (250 168)  (250 168)  routing T_4_10.lc_trk_g1_6 <X> T_4_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (252 168)  (252 168)  LC_4 Logic Functioning bit
 (37 8)  (253 168)  (253 168)  LC_4 Logic Functioning bit
 (38 8)  (254 168)  (254 168)  LC_4 Logic Functioning bit
 (39 8)  (255 168)  (255 168)  LC_4 Logic Functioning bit
 (46 8)  (262 168)  (262 168)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (266 168)  (266 168)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (230 169)  (230 169)  routing T_4_10.sp4_h_r_40 <X> T_4_10.lc_trk_g2_0
 (15 9)  (231 169)  (231 169)  routing T_4_10.sp4_h_r_40 <X> T_4_10.lc_trk_g2_0
 (16 9)  (232 169)  (232 169)  routing T_4_10.sp4_h_r_40 <X> T_4_10.lc_trk_g2_0
 (17 9)  (233 169)  (233 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (27 9)  (243 169)  (243 169)  routing T_4_10.lc_trk_g1_1 <X> T_4_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (245 169)  (245 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (247 169)  (247 169)  routing T_4_10.lc_trk_g1_6 <X> T_4_10.wire_logic_cluster/lc_4/in_3
 (40 9)  (256 169)  (256 169)  LC_4 Logic Functioning bit
 (41 9)  (257 169)  (257 169)  LC_4 Logic Functioning bit
 (42 9)  (258 169)  (258 169)  LC_4 Logic Functioning bit
 (43 9)  (259 169)  (259 169)  LC_4 Logic Functioning bit
 (12 10)  (228 170)  (228 170)  routing T_4_10.sp4_v_t_39 <X> T_4_10.sp4_h_l_45
 (14 10)  (230 170)  (230 170)  routing T_4_10.sp4_h_r_44 <X> T_4_10.lc_trk_g2_4
 (17 10)  (233 170)  (233 170)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (234 170)  (234 170)  routing T_4_10.wire_logic_cluster/lc_5/out <X> T_4_10.lc_trk_g2_5
 (31 10)  (247 170)  (247 170)  routing T_4_10.lc_trk_g3_7 <X> T_4_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (248 170)  (248 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (249 170)  (249 170)  routing T_4_10.lc_trk_g3_7 <X> T_4_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (250 170)  (250 170)  routing T_4_10.lc_trk_g3_7 <X> T_4_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (252 170)  (252 170)  LC_5 Logic Functioning bit
 (37 10)  (253 170)  (253 170)  LC_5 Logic Functioning bit
 (38 10)  (254 170)  (254 170)  LC_5 Logic Functioning bit
 (39 10)  (255 170)  (255 170)  LC_5 Logic Functioning bit
 (45 10)  (261 170)  (261 170)  LC_5 Logic Functioning bit
 (51 10)  (267 170)  (267 170)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (10 11)  (226 171)  (226 171)  routing T_4_10.sp4_h_l_39 <X> T_4_10.sp4_v_t_42
 (11 11)  (227 171)  (227 171)  routing T_4_10.sp4_v_t_39 <X> T_4_10.sp4_h_l_45
 (13 11)  (229 171)  (229 171)  routing T_4_10.sp4_v_t_39 <X> T_4_10.sp4_h_l_45
 (14 11)  (230 171)  (230 171)  routing T_4_10.sp4_h_r_44 <X> T_4_10.lc_trk_g2_4
 (15 11)  (231 171)  (231 171)  routing T_4_10.sp4_h_r_44 <X> T_4_10.lc_trk_g2_4
 (16 11)  (232 171)  (232 171)  routing T_4_10.sp4_h_r_44 <X> T_4_10.lc_trk_g2_4
 (17 11)  (233 171)  (233 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (31 11)  (247 171)  (247 171)  routing T_4_10.lc_trk_g3_7 <X> T_4_10.wire_logic_cluster/lc_5/in_3
 (36 11)  (252 171)  (252 171)  LC_5 Logic Functioning bit
 (37 11)  (253 171)  (253 171)  LC_5 Logic Functioning bit
 (38 11)  (254 171)  (254 171)  LC_5 Logic Functioning bit
 (39 11)  (255 171)  (255 171)  LC_5 Logic Functioning bit
 (17 12)  (233 172)  (233 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (234 172)  (234 172)  routing T_4_10.wire_logic_cluster/lc_1/out <X> T_4_10.lc_trk_g3_1
 (28 12)  (244 172)  (244 172)  routing T_4_10.lc_trk_g2_5 <X> T_4_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (245 172)  (245 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (246 172)  (246 172)  routing T_4_10.lc_trk_g2_5 <X> T_4_10.wire_logic_cluster/lc_6/in_1
 (31 12)  (247 172)  (247 172)  routing T_4_10.lc_trk_g1_6 <X> T_4_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (248 172)  (248 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (250 172)  (250 172)  routing T_4_10.lc_trk_g1_6 <X> T_4_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (252 172)  (252 172)  LC_6 Logic Functioning bit
 (38 12)  (254 172)  (254 172)  LC_6 Logic Functioning bit
 (41 12)  (257 172)  (257 172)  LC_6 Logic Functioning bit
 (43 12)  (259 172)  (259 172)  LC_6 Logic Functioning bit
 (47 12)  (263 172)  (263 172)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (27 13)  (243 173)  (243 173)  routing T_4_10.lc_trk_g1_1 <X> T_4_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (245 173)  (245 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (247 173)  (247 173)  routing T_4_10.lc_trk_g1_6 <X> T_4_10.wire_logic_cluster/lc_6/in_3
 (36 13)  (252 173)  (252 173)  LC_6 Logic Functioning bit
 (37 13)  (253 173)  (253 173)  LC_6 Logic Functioning bit
 (38 13)  (254 173)  (254 173)  LC_6 Logic Functioning bit
 (39 13)  (255 173)  (255 173)  LC_6 Logic Functioning bit
 (1 14)  (217 174)  (217 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (21 14)  (237 174)  (237 174)  routing T_4_10.sp4_h_r_39 <X> T_4_10.lc_trk_g3_7
 (22 14)  (238 174)  (238 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (239 174)  (239 174)  routing T_4_10.sp4_h_r_39 <X> T_4_10.lc_trk_g3_7
 (24 14)  (240 174)  (240 174)  routing T_4_10.sp4_h_r_39 <X> T_4_10.lc_trk_g3_7
 (0 15)  (216 175)  (216 175)  routing T_4_10.glb_netwk_2 <X> T_4_10.wire_logic_cluster/lc_7/s_r
 (5 15)  (221 175)  (221 175)  routing T_4_10.sp4_h_l_44 <X> T_4_10.sp4_v_t_44
 (10 15)  (226 175)  (226 175)  routing T_4_10.sp4_h_l_40 <X> T_4_10.sp4_v_t_47


LogicTile_5_10

 (3 0)  (273 160)  (273 160)  routing T_5_10.sp12_v_t_23 <X> T_5_10.sp12_v_b_0
 (0 2)  (270 162)  (270 162)  routing T_5_10.glb_netwk_7 <X> T_5_10.wire_logic_cluster/lc_7/clk
 (1 2)  (271 162)  (271 162)  routing T_5_10.glb_netwk_7 <X> T_5_10.wire_logic_cluster/lc_7/clk
 (2 2)  (272 162)  (272 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (31 2)  (301 162)  (301 162)  routing T_5_10.lc_trk_g0_4 <X> T_5_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (302 162)  (302 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (306 162)  (306 162)  LC_1 Logic Functioning bit
 (37 2)  (307 162)  (307 162)  LC_1 Logic Functioning bit
 (38 2)  (308 162)  (308 162)  LC_1 Logic Functioning bit
 (39 2)  (309 162)  (309 162)  LC_1 Logic Functioning bit
 (45 2)  (315 162)  (315 162)  LC_1 Logic Functioning bit
 (0 3)  (270 163)  (270 163)  routing T_5_10.glb_netwk_7 <X> T_5_10.wire_logic_cluster/lc_7/clk
 (14 3)  (284 163)  (284 163)  routing T_5_10.sp12_h_r_20 <X> T_5_10.lc_trk_g0_4
 (16 3)  (286 163)  (286 163)  routing T_5_10.sp12_h_r_20 <X> T_5_10.lc_trk_g0_4
 (17 3)  (287 163)  (287 163)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (36 3)  (306 163)  (306 163)  LC_1 Logic Functioning bit
 (37 3)  (307 163)  (307 163)  LC_1 Logic Functioning bit
 (38 3)  (308 163)  (308 163)  LC_1 Logic Functioning bit
 (39 3)  (309 163)  (309 163)  LC_1 Logic Functioning bit
 (0 4)  (270 164)  (270 164)  routing T_5_10.lc_trk_g3_3 <X> T_5_10.wire_logic_cluster/lc_7/cen
 (1 4)  (271 164)  (271 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (270 165)  (270 165)  routing T_5_10.lc_trk_g3_3 <X> T_5_10.wire_logic_cluster/lc_7/cen
 (1 5)  (271 165)  (271 165)  routing T_5_10.lc_trk_g3_3 <X> T_5_10.wire_logic_cluster/lc_7/cen
 (5 6)  (275 166)  (275 166)  routing T_5_10.sp4_v_t_38 <X> T_5_10.sp4_h_l_38
 (6 7)  (276 167)  (276 167)  routing T_5_10.sp4_v_t_38 <X> T_5_10.sp4_h_l_38
 (14 12)  (284 172)  (284 172)  routing T_5_10.sp4_v_b_24 <X> T_5_10.lc_trk_g3_0
 (22 12)  (292 172)  (292 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (32 12)  (302 172)  (302 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (303 172)  (303 172)  routing T_5_10.lc_trk_g3_0 <X> T_5_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (304 172)  (304 172)  routing T_5_10.lc_trk_g3_0 <X> T_5_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (306 172)  (306 172)  LC_6 Logic Functioning bit
 (37 12)  (307 172)  (307 172)  LC_6 Logic Functioning bit
 (38 12)  (308 172)  (308 172)  LC_6 Logic Functioning bit
 (39 12)  (309 172)  (309 172)  LC_6 Logic Functioning bit
 (45 12)  (315 172)  (315 172)  LC_6 Logic Functioning bit
 (16 13)  (286 173)  (286 173)  routing T_5_10.sp4_v_b_24 <X> T_5_10.lc_trk_g3_0
 (17 13)  (287 173)  (287 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (36 13)  (306 173)  (306 173)  LC_6 Logic Functioning bit
 (37 13)  (307 173)  (307 173)  LC_6 Logic Functioning bit
 (38 13)  (308 173)  (308 173)  LC_6 Logic Functioning bit
 (39 13)  (309 173)  (309 173)  LC_6 Logic Functioning bit
 (0 14)  (270 174)  (270 174)  routing T_5_10.glb_netwk_6 <X> T_5_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (271 174)  (271 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (8 14)  (278 174)  (278 174)  routing T_5_10.sp4_h_r_2 <X> T_5_10.sp4_h_l_47
 (10 14)  (280 174)  (280 174)  routing T_5_10.sp4_h_r_2 <X> T_5_10.sp4_h_l_47
 (0 15)  (270 175)  (270 175)  routing T_5_10.glb_netwk_6 <X> T_5_10.wire_logic_cluster/lc_7/s_r


LogicTile_7_10

 (0 2)  (366 162)  (366 162)  routing T_7_10.glb_netwk_7 <X> T_7_10.wire_logic_cluster/lc_7/clk
 (1 2)  (367 162)  (367 162)  routing T_7_10.glb_netwk_7 <X> T_7_10.wire_logic_cluster/lc_7/clk
 (2 2)  (368 162)  (368 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (3 2)  (369 162)  (369 162)  routing T_7_10.sp12_v_t_23 <X> T_7_10.sp12_h_l_23
 (0 3)  (366 163)  (366 163)  routing T_7_10.glb_netwk_7 <X> T_7_10.wire_logic_cluster/lc_7/clk
 (0 4)  (366 164)  (366 164)  routing T_7_10.lc_trk_g2_2 <X> T_7_10.wire_logic_cluster/lc_7/cen
 (1 4)  (367 164)  (367 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (31 4)  (397 164)  (397 164)  routing T_7_10.lc_trk_g3_6 <X> T_7_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (398 164)  (398 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (399 164)  (399 164)  routing T_7_10.lc_trk_g3_6 <X> T_7_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (400 164)  (400 164)  routing T_7_10.lc_trk_g3_6 <X> T_7_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (402 164)  (402 164)  LC_2 Logic Functioning bit
 (37 4)  (403 164)  (403 164)  LC_2 Logic Functioning bit
 (38 4)  (404 164)  (404 164)  LC_2 Logic Functioning bit
 (39 4)  (405 164)  (405 164)  LC_2 Logic Functioning bit
 (45 4)  (411 164)  (411 164)  LC_2 Logic Functioning bit
 (52 4)  (418 164)  (418 164)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (1 5)  (367 165)  (367 165)  routing T_7_10.lc_trk_g2_2 <X> T_7_10.wire_logic_cluster/lc_7/cen
 (31 5)  (397 165)  (397 165)  routing T_7_10.lc_trk_g3_6 <X> T_7_10.wire_logic_cluster/lc_2/in_3
 (36 5)  (402 165)  (402 165)  LC_2 Logic Functioning bit
 (37 5)  (403 165)  (403 165)  LC_2 Logic Functioning bit
 (38 5)  (404 165)  (404 165)  LC_2 Logic Functioning bit
 (39 5)  (405 165)  (405 165)  LC_2 Logic Functioning bit
 (22 9)  (388 169)  (388 169)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (390 169)  (390 169)  routing T_7_10.tnr_op_2 <X> T_7_10.lc_trk_g2_2
 (0 14)  (366 174)  (366 174)  routing T_7_10.glb_netwk_6 <X> T_7_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (367 174)  (367 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (366 175)  (366 175)  routing T_7_10.glb_netwk_6 <X> T_7_10.wire_logic_cluster/lc_7/s_r
 (22 15)  (388 175)  (388 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_8_10

 (14 0)  (434 160)  (434 160)  routing T_8_10.sp4_h_r_8 <X> T_8_10.lc_trk_g0_0
 (15 1)  (435 161)  (435 161)  routing T_8_10.sp4_h_r_8 <X> T_8_10.lc_trk_g0_0
 (16 1)  (436 161)  (436 161)  routing T_8_10.sp4_h_r_8 <X> T_8_10.lc_trk_g0_0
 (17 1)  (437 161)  (437 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (29 6)  (449 166)  (449 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (452 166)  (452 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (453 166)  (453 166)  routing T_8_10.lc_trk_g2_2 <X> T_8_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (456 166)  (456 166)  LC_3 Logic Functioning bit
 (38 6)  (458 166)  (458 166)  LC_3 Logic Functioning bit
 (31 7)  (451 167)  (451 167)  routing T_8_10.lc_trk_g2_2 <X> T_8_10.wire_logic_cluster/lc_3/in_3
 (36 7)  (456 167)  (456 167)  LC_3 Logic Functioning bit
 (38 7)  (458 167)  (458 167)  LC_3 Logic Functioning bit
 (51 7)  (471 167)  (471 167)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (22 9)  (442 169)  (442 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (443 169)  (443 169)  routing T_8_10.sp4_v_b_42 <X> T_8_10.lc_trk_g2_2
 (24 9)  (444 169)  (444 169)  routing T_8_10.sp4_v_b_42 <X> T_8_10.lc_trk_g2_2
 (3 10)  (423 170)  (423 170)  routing T_8_10.sp12_v_t_22 <X> T_8_10.sp12_h_l_22
 (9 14)  (429 174)  (429 174)  routing T_8_10.sp4_v_b_10 <X> T_8_10.sp4_h_l_47


LogicTile_9_10

 (0 2)  (474 162)  (474 162)  routing T_9_10.glb_netwk_7 <X> T_9_10.wire_logic_cluster/lc_7/clk
 (1 2)  (475 162)  (475 162)  routing T_9_10.glb_netwk_7 <X> T_9_10.wire_logic_cluster/lc_7/clk
 (2 2)  (476 162)  (476 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (12 2)  (486 162)  (486 162)  routing T_9_10.sp4_v_t_45 <X> T_9_10.sp4_h_l_39
 (0 3)  (474 163)  (474 163)  routing T_9_10.glb_netwk_7 <X> T_9_10.wire_logic_cluster/lc_7/clk
 (11 3)  (485 163)  (485 163)  routing T_9_10.sp4_v_t_45 <X> T_9_10.sp4_h_l_39
 (13 3)  (487 163)  (487 163)  routing T_9_10.sp4_v_t_45 <X> T_9_10.sp4_h_l_39
 (3 10)  (477 170)  (477 170)  routing T_9_10.sp12_v_t_22 <X> T_9_10.sp12_h_l_22
 (25 12)  (499 172)  (499 172)  routing T_9_10.sp4_v_b_26 <X> T_9_10.lc_trk_g3_2
 (27 12)  (501 172)  (501 172)  routing T_9_10.lc_trk_g3_6 <X> T_9_10.wire_logic_cluster/lc_6/in_1
 (28 12)  (502 172)  (502 172)  routing T_9_10.lc_trk_g3_6 <X> T_9_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (503 172)  (503 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (504 172)  (504 172)  routing T_9_10.lc_trk_g3_6 <X> T_9_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (506 172)  (506 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (507 172)  (507 172)  routing T_9_10.lc_trk_g3_2 <X> T_9_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (508 172)  (508 172)  routing T_9_10.lc_trk_g3_2 <X> T_9_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (510 172)  (510 172)  LC_6 Logic Functioning bit
 (38 12)  (512 172)  (512 172)  LC_6 Logic Functioning bit
 (45 12)  (519 172)  (519 172)  LC_6 Logic Functioning bit
 (51 12)  (525 172)  (525 172)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (496 173)  (496 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (497 173)  (497 173)  routing T_9_10.sp4_v_b_26 <X> T_9_10.lc_trk_g3_2
 (30 13)  (504 173)  (504 173)  routing T_9_10.lc_trk_g3_6 <X> T_9_10.wire_logic_cluster/lc_6/in_1
 (31 13)  (505 173)  (505 173)  routing T_9_10.lc_trk_g3_2 <X> T_9_10.wire_logic_cluster/lc_6/in_3
 (36 13)  (510 173)  (510 173)  LC_6 Logic Functioning bit
 (38 13)  (512 173)  (512 173)  LC_6 Logic Functioning bit
 (48 13)  (522 173)  (522 173)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (53 13)  (527 173)  (527 173)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (474 174)  (474 174)  routing T_9_10.glb_netwk_6 <X> T_9_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (475 174)  (475 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (474 175)  (474 175)  routing T_9_10.glb_netwk_6 <X> T_9_10.wire_logic_cluster/lc_7/s_r
 (22 15)  (496 175)  (496 175)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (497 175)  (497 175)  routing T_9_10.sp12_v_t_21 <X> T_9_10.lc_trk_g3_6
 (25 15)  (499 175)  (499 175)  routing T_9_10.sp12_v_t_21 <X> T_9_10.lc_trk_g3_6


LogicTile_10_10

 (14 0)  (542 160)  (542 160)  routing T_10_10.wire_logic_cluster/lc_0/out <X> T_10_10.lc_trk_g0_0
 (28 0)  (556 160)  (556 160)  routing T_10_10.lc_trk_g2_7 <X> T_10_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (557 160)  (557 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (558 160)  (558 160)  routing T_10_10.lc_trk_g2_7 <X> T_10_10.wire_logic_cluster/lc_0/in_1
 (31 0)  (559 160)  (559 160)  routing T_10_10.lc_trk_g3_4 <X> T_10_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (560 160)  (560 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (561 160)  (561 160)  routing T_10_10.lc_trk_g3_4 <X> T_10_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (562 160)  (562 160)  routing T_10_10.lc_trk_g3_4 <X> T_10_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (564 160)  (564 160)  LC_0 Logic Functioning bit
 (38 0)  (566 160)  (566 160)  LC_0 Logic Functioning bit
 (41 0)  (569 160)  (569 160)  LC_0 Logic Functioning bit
 (43 0)  (571 160)  (571 160)  LC_0 Logic Functioning bit
 (45 0)  (573 160)  (573 160)  LC_0 Logic Functioning bit
 (17 1)  (545 161)  (545 161)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (557 161)  (557 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (558 161)  (558 161)  routing T_10_10.lc_trk_g2_7 <X> T_10_10.wire_logic_cluster/lc_0/in_1
 (36 1)  (564 161)  (564 161)  LC_0 Logic Functioning bit
 (37 1)  (565 161)  (565 161)  LC_0 Logic Functioning bit
 (38 1)  (566 161)  (566 161)  LC_0 Logic Functioning bit
 (39 1)  (567 161)  (567 161)  LC_0 Logic Functioning bit
 (41 1)  (569 161)  (569 161)  LC_0 Logic Functioning bit
 (43 1)  (571 161)  (571 161)  LC_0 Logic Functioning bit
 (47 1)  (575 161)  (575 161)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (528 162)  (528 162)  routing T_10_10.glb_netwk_7 <X> T_10_10.wire_logic_cluster/lc_7/clk
 (1 2)  (529 162)  (529 162)  routing T_10_10.glb_netwk_7 <X> T_10_10.wire_logic_cluster/lc_7/clk
 (2 2)  (530 162)  (530 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (528 163)  (528 163)  routing T_10_10.glb_netwk_7 <X> T_10_10.wire_logic_cluster/lc_7/clk
 (21 10)  (549 170)  (549 170)  routing T_10_10.sp4_v_t_26 <X> T_10_10.lc_trk_g2_7
 (22 10)  (550 170)  (550 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (551 170)  (551 170)  routing T_10_10.sp4_v_t_26 <X> T_10_10.lc_trk_g2_7
 (21 11)  (549 171)  (549 171)  routing T_10_10.sp4_v_t_26 <X> T_10_10.lc_trk_g2_7
 (0 14)  (528 174)  (528 174)  routing T_10_10.glb_netwk_6 <X> T_10_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (529 174)  (529 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (528 175)  (528 175)  routing T_10_10.glb_netwk_6 <X> T_10_10.wire_logic_cluster/lc_7/s_r
 (15 15)  (543 175)  (543 175)  routing T_10_10.sp4_v_t_33 <X> T_10_10.lc_trk_g3_4
 (16 15)  (544 175)  (544 175)  routing T_10_10.sp4_v_t_33 <X> T_10_10.lc_trk_g3_4
 (17 15)  (545 175)  (545 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


IpCon_Tile_0_9

 (36 0)  (36 144)  (36 144)  LC_0 Logic Functioning bit
 (37 0)  (37 144)  (37 144)  LC_0 Logic Functioning bit
 (42 0)  (42 144)  (42 144)  LC_0 Logic Functioning bit
 (43 0)  (43 144)  (43 144)  LC_0 Logic Functioning bit
 (50 0)  (50 144)  (50 144)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 145)  (36 145)  LC_0 Logic Functioning bit
 (37 1)  (37 145)  (37 145)  LC_0 Logic Functioning bit
 (42 1)  (42 145)  (42 145)  LC_0 Logic Functioning bit
 (43 1)  (43 145)  (43 145)  LC_0 Logic Functioning bit
 (36 2)  (36 146)  (36 146)  LC_1 Logic Functioning bit
 (37 2)  (37 146)  (37 146)  LC_1 Logic Functioning bit
 (42 2)  (42 146)  (42 146)  LC_1 Logic Functioning bit
 (43 2)  (43 146)  (43 146)  LC_1 Logic Functioning bit
 (50 2)  (50 146)  (50 146)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 147)  (36 147)  LC_1 Logic Functioning bit
 (37 3)  (37 147)  (37 147)  LC_1 Logic Functioning bit
 (42 3)  (42 147)  (42 147)  LC_1 Logic Functioning bit
 (43 3)  (43 147)  (43 147)  LC_1 Logic Functioning bit
 (36 4)  (36 148)  (36 148)  LC_2 Logic Functioning bit
 (37 4)  (37 148)  (37 148)  LC_2 Logic Functioning bit
 (42 4)  (42 148)  (42 148)  LC_2 Logic Functioning bit
 (43 4)  (43 148)  (43 148)  LC_2 Logic Functioning bit
 (50 4)  (50 148)  (50 148)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 149)  (36 149)  LC_2 Logic Functioning bit
 (37 5)  (37 149)  (37 149)  LC_2 Logic Functioning bit
 (42 5)  (42 149)  (42 149)  LC_2 Logic Functioning bit
 (43 5)  (43 149)  (43 149)  LC_2 Logic Functioning bit
 (36 6)  (36 150)  (36 150)  LC_3 Logic Functioning bit
 (37 6)  (37 150)  (37 150)  LC_3 Logic Functioning bit
 (42 6)  (42 150)  (42 150)  LC_3 Logic Functioning bit
 (43 6)  (43 150)  (43 150)  LC_3 Logic Functioning bit
 (50 6)  (50 150)  (50 150)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (8 7)  (8 151)  (8 151)  routing T_0_9.sp4_h_r_4 <X> T_0_9.sp4_v_t_41
 (9 7)  (9 151)  (9 151)  routing T_0_9.sp4_h_r_4 <X> T_0_9.sp4_v_t_41
 (36 7)  (36 151)  (36 151)  LC_3 Logic Functioning bit
 (37 7)  (37 151)  (37 151)  LC_3 Logic Functioning bit
 (42 7)  (42 151)  (42 151)  LC_3 Logic Functioning bit
 (43 7)  (43 151)  (43 151)  LC_3 Logic Functioning bit
 (36 8)  (36 152)  (36 152)  LC_4 Logic Functioning bit
 (37 8)  (37 152)  (37 152)  LC_4 Logic Functioning bit
 (42 8)  (42 152)  (42 152)  LC_4 Logic Functioning bit
 (43 8)  (43 152)  (43 152)  LC_4 Logic Functioning bit
 (50 8)  (50 152)  (50 152)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (13 9)  (13 153)  (13 153)  routing T_0_9.sp4_v_t_38 <X> T_0_9.sp4_h_r_8
 (36 9)  (36 153)  (36 153)  LC_4 Logic Functioning bit
 (37 9)  (37 153)  (37 153)  LC_4 Logic Functioning bit
 (42 9)  (42 153)  (42 153)  LC_4 Logic Functioning bit
 (43 9)  (43 153)  (43 153)  LC_4 Logic Functioning bit
 (36 10)  (36 154)  (36 154)  LC_5 Logic Functioning bit
 (37 10)  (37 154)  (37 154)  LC_5 Logic Functioning bit
 (42 10)  (42 154)  (42 154)  LC_5 Logic Functioning bit
 (43 10)  (43 154)  (43 154)  LC_5 Logic Functioning bit
 (50 10)  (50 154)  (50 154)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 155)  (36 155)  LC_5 Logic Functioning bit
 (37 11)  (37 155)  (37 155)  LC_5 Logic Functioning bit
 (42 11)  (42 155)  (42 155)  LC_5 Logic Functioning bit
 (43 11)  (43 155)  (43 155)  LC_5 Logic Functioning bit
 (36 12)  (36 156)  (36 156)  LC_6 Logic Functioning bit
 (37 12)  (37 156)  (37 156)  LC_6 Logic Functioning bit
 (42 12)  (42 156)  (42 156)  LC_6 Logic Functioning bit
 (43 12)  (43 156)  (43 156)  LC_6 Logic Functioning bit
 (50 12)  (50 156)  (50 156)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 157)  (36 157)  LC_6 Logic Functioning bit
 (37 13)  (37 157)  (37 157)  LC_6 Logic Functioning bit
 (42 13)  (42 157)  (42 157)  LC_6 Logic Functioning bit
 (43 13)  (43 157)  (43 157)  LC_6 Logic Functioning bit
 (36 14)  (36 158)  (36 158)  LC_7 Logic Functioning bit
 (37 14)  (37 158)  (37 158)  LC_7 Logic Functioning bit
 (42 14)  (42 158)  (42 158)  LC_7 Logic Functioning bit
 (43 14)  (43 158)  (43 158)  LC_7 Logic Functioning bit
 (50 14)  (50 158)  (50 158)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 159)  (36 159)  LC_7 Logic Functioning bit
 (37 15)  (37 159)  (37 159)  LC_7 Logic Functioning bit
 (42 15)  (42 159)  (42 159)  LC_7 Logic Functioning bit
 (43 15)  (43 159)  (43 159)  LC_7 Logic Functioning bit


LogicTile_1_9

 (21 0)  (75 144)  (75 144)  routing T_1_9.wire_logic_cluster/lc_3/out <X> T_1_9.lc_trk_g0_3
 (22 0)  (76 144)  (76 144)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (54 146)  (54 146)  routing T_1_9.glb_netwk_7 <X> T_1_9.wire_logic_cluster/lc_7/clk
 (1 2)  (55 146)  (55 146)  routing T_1_9.glb_netwk_7 <X> T_1_9.wire_logic_cluster/lc_7/clk
 (2 2)  (56 146)  (56 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (12 2)  (66 146)  (66 146)  routing T_1_9.sp4_h_r_11 <X> T_1_9.sp4_h_l_39
 (21 2)  (75 146)  (75 146)  routing T_1_9.sp4_v_b_15 <X> T_1_9.lc_trk_g0_7
 (22 2)  (76 146)  (76 146)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (77 146)  (77 146)  routing T_1_9.sp4_v_b_15 <X> T_1_9.lc_trk_g0_7
 (0 3)  (54 147)  (54 147)  routing T_1_9.glb_netwk_7 <X> T_1_9.wire_logic_cluster/lc_7/clk
 (12 3)  (66 147)  (66 147)  routing T_1_9.sp4_h_l_39 <X> T_1_9.sp4_v_t_39
 (13 3)  (67 147)  (67 147)  routing T_1_9.sp4_h_r_11 <X> T_1_9.sp4_h_l_39
 (21 3)  (75 147)  (75 147)  routing T_1_9.sp4_v_b_15 <X> T_1_9.lc_trk_g0_7
 (1 4)  (55 148)  (55 148)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (12 4)  (66 148)  (66 148)  routing T_1_9.sp4_v_b_5 <X> T_1_9.sp4_h_r_5
 (29 4)  (83 148)  (83 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (85 148)  (85 148)  routing T_1_9.lc_trk_g0_7 <X> T_1_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (86 148)  (86 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (90 148)  (90 148)  LC_2 Logic Functioning bit
 (38 4)  (92 148)  (92 148)  LC_2 Logic Functioning bit
 (0 5)  (54 149)  (54 149)  routing T_1_9.glb_netwk_3 <X> T_1_9.wire_logic_cluster/lc_7/cen
 (11 5)  (65 149)  (65 149)  routing T_1_9.sp4_v_b_5 <X> T_1_9.sp4_h_r_5
 (30 5)  (84 149)  (84 149)  routing T_1_9.lc_trk_g0_3 <X> T_1_9.wire_logic_cluster/lc_2/in_1
 (31 5)  (85 149)  (85 149)  routing T_1_9.lc_trk_g0_7 <X> T_1_9.wire_logic_cluster/lc_2/in_3
 (36 5)  (90 149)  (90 149)  LC_2 Logic Functioning bit
 (38 5)  (92 149)  (92 149)  LC_2 Logic Functioning bit
 (53 5)  (107 149)  (107 149)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (11 6)  (65 150)  (65 150)  routing T_1_9.sp4_v_b_9 <X> T_1_9.sp4_v_t_40
 (13 6)  (67 150)  (67 150)  routing T_1_9.sp4_v_b_9 <X> T_1_9.sp4_v_t_40
 (15 6)  (69 150)  (69 150)  routing T_1_9.sp4_h_r_21 <X> T_1_9.lc_trk_g1_5
 (16 6)  (70 150)  (70 150)  routing T_1_9.sp4_h_r_21 <X> T_1_9.lc_trk_g1_5
 (17 6)  (71 150)  (71 150)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (72 150)  (72 150)  routing T_1_9.sp4_h_r_21 <X> T_1_9.lc_trk_g1_5
 (31 6)  (85 150)  (85 150)  routing T_1_9.lc_trk_g1_5 <X> T_1_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (86 150)  (86 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (88 150)  (88 150)  routing T_1_9.lc_trk_g1_5 <X> T_1_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (90 150)  (90 150)  LC_3 Logic Functioning bit
 (37 6)  (91 150)  (91 150)  LC_3 Logic Functioning bit
 (38 6)  (92 150)  (92 150)  LC_3 Logic Functioning bit
 (39 6)  (93 150)  (93 150)  LC_3 Logic Functioning bit
 (45 6)  (99 150)  (99 150)  LC_3 Logic Functioning bit
 (46 6)  (100 150)  (100 150)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (106 150)  (106 150)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (18 7)  (72 151)  (72 151)  routing T_1_9.sp4_h_r_21 <X> T_1_9.lc_trk_g1_5
 (36 7)  (90 151)  (90 151)  LC_3 Logic Functioning bit
 (37 7)  (91 151)  (91 151)  LC_3 Logic Functioning bit
 (38 7)  (92 151)  (92 151)  LC_3 Logic Functioning bit
 (39 7)  (93 151)  (93 151)  LC_3 Logic Functioning bit
 (3 8)  (57 152)  (57 152)  routing T_1_9.sp12_v_t_22 <X> T_1_9.sp12_v_b_1
 (1 14)  (55 158)  (55 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (54 159)  (54 159)  routing T_1_9.glb_netwk_2 <X> T_1_9.wire_logic_cluster/lc_7/s_r


LogicTile_2_9

 (15 0)  (123 144)  (123 144)  routing T_2_9.sp4_h_l_4 <X> T_2_9.lc_trk_g0_1
 (16 0)  (124 144)  (124 144)  routing T_2_9.sp4_h_l_4 <X> T_2_9.lc_trk_g0_1
 (17 0)  (125 144)  (125 144)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (126 144)  (126 144)  routing T_2_9.sp4_h_l_4 <X> T_2_9.lc_trk_g0_1
 (22 0)  (130 144)  (130 144)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (131 144)  (131 144)  routing T_2_9.sp12_h_r_11 <X> T_2_9.lc_trk_g0_3
 (25 0)  (133 144)  (133 144)  routing T_2_9.sp4_h_l_7 <X> T_2_9.lc_trk_g0_2
 (26 0)  (134 144)  (134 144)  routing T_2_9.lc_trk_g0_4 <X> T_2_9.wire_logic_cluster/lc_0/in_0
 (31 0)  (139 144)  (139 144)  routing T_2_9.lc_trk_g0_5 <X> T_2_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (140 144)  (140 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (41 0)  (149 144)  (149 144)  LC_0 Logic Functioning bit
 (43 0)  (151 144)  (151 144)  LC_0 Logic Functioning bit
 (45 0)  (153 144)  (153 144)  LC_0 Logic Functioning bit
 (18 1)  (126 145)  (126 145)  routing T_2_9.sp4_h_l_4 <X> T_2_9.lc_trk_g0_1
 (22 1)  (130 145)  (130 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (131 145)  (131 145)  routing T_2_9.sp4_h_l_7 <X> T_2_9.lc_trk_g0_2
 (24 1)  (132 145)  (132 145)  routing T_2_9.sp4_h_l_7 <X> T_2_9.lc_trk_g0_2
 (25 1)  (133 145)  (133 145)  routing T_2_9.sp4_h_l_7 <X> T_2_9.lc_trk_g0_2
 (29 1)  (137 145)  (137 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (40 1)  (148 145)  (148 145)  LC_0 Logic Functioning bit
 (42 1)  (150 145)  (150 145)  LC_0 Logic Functioning bit
 (51 1)  (159 145)  (159 145)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (108 146)  (108 146)  routing T_2_9.glb_netwk_7 <X> T_2_9.wire_logic_cluster/lc_7/clk
 (1 2)  (109 146)  (109 146)  routing T_2_9.glb_netwk_7 <X> T_2_9.wire_logic_cluster/lc_7/clk
 (2 2)  (110 146)  (110 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (6 2)  (114 146)  (114 146)  routing T_2_9.sp4_v_b_9 <X> T_2_9.sp4_v_t_37
 (14 2)  (122 146)  (122 146)  routing T_2_9.sp4_h_l_1 <X> T_2_9.lc_trk_g0_4
 (17 2)  (125 146)  (125 146)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (0 3)  (108 147)  (108 147)  routing T_2_9.glb_netwk_7 <X> T_2_9.wire_logic_cluster/lc_7/clk
 (5 3)  (113 147)  (113 147)  routing T_2_9.sp4_v_b_9 <X> T_2_9.sp4_v_t_37
 (15 3)  (123 147)  (123 147)  routing T_2_9.sp4_h_l_1 <X> T_2_9.lc_trk_g0_4
 (16 3)  (124 147)  (124 147)  routing T_2_9.sp4_h_l_1 <X> T_2_9.lc_trk_g0_4
 (17 3)  (125 147)  (125 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (130 147)  (130 147)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (131 147)  (131 147)  routing T_2_9.sp4_v_b_22 <X> T_2_9.lc_trk_g0_6
 (24 3)  (132 147)  (132 147)  routing T_2_9.sp4_v_b_22 <X> T_2_9.lc_trk_g0_6
 (1 4)  (109 148)  (109 148)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (29 4)  (137 148)  (137 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (139 148)  (139 148)  routing T_2_9.lc_trk_g0_5 <X> T_2_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (140 148)  (140 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (41 4)  (149 148)  (149 148)  LC_2 Logic Functioning bit
 (43 4)  (151 148)  (151 148)  LC_2 Logic Functioning bit
 (45 4)  (153 148)  (153 148)  LC_2 Logic Functioning bit
 (51 4)  (159 148)  (159 148)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (1 5)  (109 149)  (109 149)  routing T_2_9.lc_trk_g0_2 <X> T_2_9.wire_logic_cluster/lc_7/cen
 (30 5)  (138 149)  (138 149)  routing T_2_9.lc_trk_g0_3 <X> T_2_9.wire_logic_cluster/lc_2/in_1
 (41 5)  (149 149)  (149 149)  LC_2 Logic Functioning bit
 (43 5)  (151 149)  (151 149)  LC_2 Logic Functioning bit
 (22 6)  (130 150)  (130 150)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (134 150)  (134 150)  routing T_2_9.lc_trk_g0_5 <X> T_2_9.wire_logic_cluster/lc_3/in_0
 (31 6)  (139 150)  (139 150)  routing T_2_9.lc_trk_g0_6 <X> T_2_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (140 150)  (140 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (145 150)  (145 150)  LC_3 Logic Functioning bit
 (39 6)  (147 150)  (147 150)  LC_3 Logic Functioning bit
 (45 6)  (153 150)  (153 150)  LC_3 Logic Functioning bit
 (46 6)  (154 150)  (154 150)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (122 151)  (122 151)  routing T_2_9.sp4_h_r_4 <X> T_2_9.lc_trk_g1_4
 (15 7)  (123 151)  (123 151)  routing T_2_9.sp4_h_r_4 <X> T_2_9.lc_trk_g1_4
 (16 7)  (124 151)  (124 151)  routing T_2_9.sp4_h_r_4 <X> T_2_9.lc_trk_g1_4
 (17 7)  (125 151)  (125 151)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (21 7)  (129 151)  (129 151)  routing T_2_9.sp4_r_v_b_31 <X> T_2_9.lc_trk_g1_7
 (29 7)  (137 151)  (137 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (139 151)  (139 151)  routing T_2_9.lc_trk_g0_6 <X> T_2_9.wire_logic_cluster/lc_3/in_3
 (36 7)  (144 151)  (144 151)  LC_3 Logic Functioning bit
 (38 7)  (146 151)  (146 151)  LC_3 Logic Functioning bit
 (0 8)  (108 152)  (108 152)  routing T_2_9.glb_netwk_2 <X> T_2_9.glb2local_1
 (1 8)  (109 152)  (109 152)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_2 glb2local_1
 (27 8)  (135 152)  (135 152)  routing T_2_9.lc_trk_g1_4 <X> T_2_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 152)  (137 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (138 152)  (138 152)  routing T_2_9.lc_trk_g1_4 <X> T_2_9.wire_logic_cluster/lc_4/in_1
 (31 8)  (139 152)  (139 152)  routing T_2_9.lc_trk_g0_5 <X> T_2_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (140 152)  (140 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (41 8)  (149 152)  (149 152)  LC_4 Logic Functioning bit
 (43 8)  (151 152)  (151 152)  LC_4 Logic Functioning bit
 (45 8)  (153 152)  (153 152)  LC_4 Logic Functioning bit
 (53 8)  (161 152)  (161 152)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (41 9)  (149 153)  (149 153)  LC_4 Logic Functioning bit
 (43 9)  (151 153)  (151 153)  LC_4 Logic Functioning bit
 (26 10)  (134 154)  (134 154)  routing T_2_9.lc_trk_g0_5 <X> T_2_9.wire_logic_cluster/lc_5/in_0
 (31 10)  (139 154)  (139 154)  routing T_2_9.lc_trk_g1_7 <X> T_2_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (140 154)  (140 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (142 154)  (142 154)  routing T_2_9.lc_trk_g1_7 <X> T_2_9.wire_logic_cluster/lc_5/in_3
 (37 10)  (145 154)  (145 154)  LC_5 Logic Functioning bit
 (39 10)  (147 154)  (147 154)  LC_5 Logic Functioning bit
 (45 10)  (153 154)  (153 154)  LC_5 Logic Functioning bit
 (53 10)  (161 154)  (161 154)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (9 11)  (117 155)  (117 155)  routing T_2_9.sp4_v_b_7 <X> T_2_9.sp4_v_t_42
 (29 11)  (137 155)  (137 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (139 155)  (139 155)  routing T_2_9.lc_trk_g1_7 <X> T_2_9.wire_logic_cluster/lc_5/in_3
 (36 11)  (144 155)  (144 155)  LC_5 Logic Functioning bit
 (38 11)  (146 155)  (146 155)  LC_5 Logic Functioning bit
 (29 12)  (137 156)  (137 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (139 156)  (139 156)  routing T_2_9.lc_trk_g0_5 <X> T_2_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (140 156)  (140 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (41 12)  (149 156)  (149 156)  LC_6 Logic Functioning bit
 (43 12)  (151 156)  (151 156)  LC_6 Logic Functioning bit
 (45 12)  (153 156)  (153 156)  LC_6 Logic Functioning bit
 (46 12)  (154 156)  (154 156)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (41 13)  (149 157)  (149 157)  LC_6 Logic Functioning bit
 (43 13)  (151 157)  (151 157)  LC_6 Logic Functioning bit
 (11 14)  (119 158)  (119 158)  routing T_2_9.sp4_v_b_8 <X> T_2_9.sp4_v_t_46
 (12 15)  (120 159)  (120 159)  routing T_2_9.sp4_v_b_8 <X> T_2_9.sp4_v_t_46


LogicTile_3_9

 (22 0)  (184 144)  (184 144)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (185 144)  (185 144)  routing T_3_9.sp4_h_r_3 <X> T_3_9.lc_trk_g0_3
 (24 0)  (186 144)  (186 144)  routing T_3_9.sp4_h_r_3 <X> T_3_9.lc_trk_g0_3
 (21 1)  (183 145)  (183 145)  routing T_3_9.sp4_h_r_3 <X> T_3_9.lc_trk_g0_3
 (0 2)  (162 146)  (162 146)  routing T_3_9.glb_netwk_7 <X> T_3_9.wire_logic_cluster/lc_7/clk
 (1 2)  (163 146)  (163 146)  routing T_3_9.glb_netwk_7 <X> T_3_9.wire_logic_cluster/lc_7/clk
 (2 2)  (164 146)  (164 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (162 147)  (162 147)  routing T_3_9.glb_netwk_7 <X> T_3_9.wire_logic_cluster/lc_7/clk
 (1 4)  (163 148)  (163 148)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (184 148)  (184 148)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (185 148)  (185 148)  routing T_3_9.sp4_v_b_19 <X> T_3_9.lc_trk_g1_3
 (24 4)  (186 148)  (186 148)  routing T_3_9.sp4_v_b_19 <X> T_3_9.lc_trk_g1_3
 (32 4)  (194 148)  (194 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (198 148)  (198 148)  LC_2 Logic Functioning bit
 (37 4)  (199 148)  (199 148)  LC_2 Logic Functioning bit
 (38 4)  (200 148)  (200 148)  LC_2 Logic Functioning bit
 (39 4)  (201 148)  (201 148)  LC_2 Logic Functioning bit
 (45 4)  (207 148)  (207 148)  LC_2 Logic Functioning bit
 (0 5)  (162 149)  (162 149)  routing T_3_9.lc_trk_g1_3 <X> T_3_9.wire_logic_cluster/lc_7/cen
 (1 5)  (163 149)  (163 149)  routing T_3_9.lc_trk_g1_3 <X> T_3_9.wire_logic_cluster/lc_7/cen
 (31 5)  (193 149)  (193 149)  routing T_3_9.lc_trk_g0_3 <X> T_3_9.wire_logic_cluster/lc_2/in_3
 (36 5)  (198 149)  (198 149)  LC_2 Logic Functioning bit
 (37 5)  (199 149)  (199 149)  LC_2 Logic Functioning bit
 (38 5)  (200 149)  (200 149)  LC_2 Logic Functioning bit
 (39 5)  (201 149)  (201 149)  LC_2 Logic Functioning bit
 (51 5)  (213 149)  (213 149)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (0 14)  (162 158)  (162 158)  routing T_3_9.glb_netwk_6 <X> T_3_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (163 158)  (163 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (162 159)  (162 159)  routing T_3_9.glb_netwk_6 <X> T_3_9.wire_logic_cluster/lc_7/s_r


LogicTile_4_9

 (14 0)  (230 144)  (230 144)  routing T_4_9.wire_logic_cluster/lc_0/out <X> T_4_9.lc_trk_g0_0
 (29 0)  (245 144)  (245 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (246 144)  (246 144)  routing T_4_9.lc_trk_g0_7 <X> T_4_9.wire_logic_cluster/lc_0/in_1
 (31 0)  (247 144)  (247 144)  routing T_4_9.lc_trk_g3_4 <X> T_4_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (248 144)  (248 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (249 144)  (249 144)  routing T_4_9.lc_trk_g3_4 <X> T_4_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (250 144)  (250 144)  routing T_4_9.lc_trk_g3_4 <X> T_4_9.wire_logic_cluster/lc_0/in_3
 (35 0)  (251 144)  (251 144)  routing T_4_9.lc_trk_g0_6 <X> T_4_9.input_2_0
 (36 0)  (252 144)  (252 144)  LC_0 Logic Functioning bit
 (38 0)  (254 144)  (254 144)  LC_0 Logic Functioning bit
 (41 0)  (257 144)  (257 144)  LC_0 Logic Functioning bit
 (45 0)  (261 144)  (261 144)  LC_0 Logic Functioning bit
 (17 1)  (233 145)  (233 145)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (245 145)  (245 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (246 145)  (246 145)  routing T_4_9.lc_trk_g0_7 <X> T_4_9.wire_logic_cluster/lc_0/in_1
 (32 1)  (248 145)  (248 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (251 145)  (251 145)  routing T_4_9.lc_trk_g0_6 <X> T_4_9.input_2_0
 (36 1)  (252 145)  (252 145)  LC_0 Logic Functioning bit
 (37 1)  (253 145)  (253 145)  LC_0 Logic Functioning bit
 (39 1)  (255 145)  (255 145)  LC_0 Logic Functioning bit
 (40 1)  (256 145)  (256 145)  LC_0 Logic Functioning bit
 (42 1)  (258 145)  (258 145)  LC_0 Logic Functioning bit
 (44 1)  (260 145)  (260 145)  LC_0 Logic Functioning bit
 (48 1)  (264 145)  (264 145)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (216 146)  (216 146)  routing T_4_9.glb_netwk_7 <X> T_4_9.wire_logic_cluster/lc_7/clk
 (1 2)  (217 146)  (217 146)  routing T_4_9.glb_netwk_7 <X> T_4_9.wire_logic_cluster/lc_7/clk
 (2 2)  (218 146)  (218 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (238 146)  (238 146)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (239 146)  (239 146)  routing T_4_9.sp4_h_r_7 <X> T_4_9.lc_trk_g0_7
 (24 2)  (240 146)  (240 146)  routing T_4_9.sp4_h_r_7 <X> T_4_9.lc_trk_g0_7
 (25 2)  (241 146)  (241 146)  routing T_4_9.sp4_v_t_3 <X> T_4_9.lc_trk_g0_6
 (0 3)  (216 147)  (216 147)  routing T_4_9.glb_netwk_7 <X> T_4_9.wire_logic_cluster/lc_7/clk
 (21 3)  (237 147)  (237 147)  routing T_4_9.sp4_h_r_7 <X> T_4_9.lc_trk_g0_7
 (22 3)  (238 147)  (238 147)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (239 147)  (239 147)  routing T_4_9.sp4_v_t_3 <X> T_4_9.lc_trk_g0_6
 (25 3)  (241 147)  (241 147)  routing T_4_9.sp4_v_t_3 <X> T_4_9.lc_trk_g0_6
 (4 6)  (220 150)  (220 150)  routing T_4_9.sp4_h_r_9 <X> T_4_9.sp4_v_t_38
 (6 6)  (222 150)  (222 150)  routing T_4_9.sp4_h_r_9 <X> T_4_9.sp4_v_t_38
 (5 7)  (221 151)  (221 151)  routing T_4_9.sp4_h_r_9 <X> T_4_9.sp4_v_t_38
 (0 14)  (216 158)  (216 158)  routing T_4_9.glb_netwk_6 <X> T_4_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (217 158)  (217 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (230 158)  (230 158)  routing T_4_9.sp4_h_r_36 <X> T_4_9.lc_trk_g3_4
 (0 15)  (216 159)  (216 159)  routing T_4_9.glb_netwk_6 <X> T_4_9.wire_logic_cluster/lc_7/s_r
 (12 15)  (228 159)  (228 159)  routing T_4_9.sp4_h_l_46 <X> T_4_9.sp4_v_t_46
 (15 15)  (231 159)  (231 159)  routing T_4_9.sp4_h_r_36 <X> T_4_9.lc_trk_g3_4
 (16 15)  (232 159)  (232 159)  routing T_4_9.sp4_h_r_36 <X> T_4_9.lc_trk_g3_4
 (17 15)  (233 159)  (233 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_5_9

 (8 1)  (278 145)  (278 145)  routing T_5_9.sp4_v_t_47 <X> T_5_9.sp4_v_b_1
 (10 1)  (280 145)  (280 145)  routing T_5_9.sp4_v_t_47 <X> T_5_9.sp4_v_b_1
 (0 2)  (270 146)  (270 146)  routing T_5_9.glb_netwk_7 <X> T_5_9.wire_logic_cluster/lc_7/clk
 (1 2)  (271 146)  (271 146)  routing T_5_9.glb_netwk_7 <X> T_5_9.wire_logic_cluster/lc_7/clk
 (2 2)  (272 146)  (272 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (8 2)  (278 146)  (278 146)  routing T_5_9.sp4_h_r_5 <X> T_5_9.sp4_h_l_36
 (10 2)  (280 146)  (280 146)  routing T_5_9.sp4_h_r_5 <X> T_5_9.sp4_h_l_36
 (14 2)  (284 146)  (284 146)  routing T_5_9.sp4_h_l_9 <X> T_5_9.lc_trk_g0_4
 (0 3)  (270 147)  (270 147)  routing T_5_9.glb_netwk_7 <X> T_5_9.wire_logic_cluster/lc_7/clk
 (14 3)  (284 147)  (284 147)  routing T_5_9.sp4_h_l_9 <X> T_5_9.lc_trk_g0_4
 (15 3)  (285 147)  (285 147)  routing T_5_9.sp4_h_l_9 <X> T_5_9.lc_trk_g0_4
 (16 3)  (286 147)  (286 147)  routing T_5_9.sp4_h_l_9 <X> T_5_9.lc_trk_g0_4
 (17 3)  (287 147)  (287 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (26 4)  (296 148)  (296 148)  routing T_5_9.lc_trk_g0_4 <X> T_5_9.wire_logic_cluster/lc_2/in_0
 (28 4)  (298 148)  (298 148)  routing T_5_9.lc_trk_g2_3 <X> T_5_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (299 148)  (299 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (302 148)  (302 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (303 148)  (303 148)  routing T_5_9.lc_trk_g2_1 <X> T_5_9.wire_logic_cluster/lc_2/in_3
 (45 4)  (315 148)  (315 148)  LC_2 Logic Functioning bit
 (46 4)  (316 148)  (316 148)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (52 4)  (322 148)  (322 148)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (29 5)  (299 149)  (299 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (300 149)  (300 149)  routing T_5_9.lc_trk_g2_3 <X> T_5_9.wire_logic_cluster/lc_2/in_1
 (41 5)  (311 149)  (311 149)  LC_2 Logic Functioning bit
 (43 5)  (313 149)  (313 149)  LC_2 Logic Functioning bit
 (48 5)  (318 149)  (318 149)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (8 6)  (278 150)  (278 150)  routing T_5_9.sp4_v_t_47 <X> T_5_9.sp4_h_l_41
 (9 6)  (279 150)  (279 150)  routing T_5_9.sp4_v_t_47 <X> T_5_9.sp4_h_l_41
 (10 6)  (280 150)  (280 150)  routing T_5_9.sp4_v_t_47 <X> T_5_9.sp4_h_l_41
 (12 7)  (282 151)  (282 151)  routing T_5_9.sp4_h_l_40 <X> T_5_9.sp4_v_t_40
 (16 8)  (286 152)  (286 152)  routing T_5_9.sp4_v_b_33 <X> T_5_9.lc_trk_g2_1
 (17 8)  (287 152)  (287 152)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (288 152)  (288 152)  routing T_5_9.sp4_v_b_33 <X> T_5_9.lc_trk_g2_1
 (22 8)  (292 152)  (292 152)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (18 9)  (288 153)  (288 153)  routing T_5_9.sp4_v_b_33 <X> T_5_9.lc_trk_g2_1
 (21 9)  (291 153)  (291 153)  routing T_5_9.sp4_r_v_b_35 <X> T_5_9.lc_trk_g2_3
 (8 10)  (278 154)  (278 154)  routing T_5_9.sp4_h_r_11 <X> T_5_9.sp4_h_l_42
 (10 10)  (280 154)  (280 154)  routing T_5_9.sp4_h_r_11 <X> T_5_9.sp4_h_l_42
 (13 10)  (283 154)  (283 154)  routing T_5_9.sp4_v_b_8 <X> T_5_9.sp4_v_t_45
 (0 14)  (270 158)  (270 158)  routing T_5_9.glb_netwk_6 <X> T_5_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (271 158)  (271 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (270 159)  (270 159)  routing T_5_9.glb_netwk_6 <X> T_5_9.wire_logic_cluster/lc_7/s_r


RAM_Tile_6_9

 (8 6)  (332 150)  (332 150)  routing T_6_9.sp4_v_t_47 <X> T_6_9.sp4_h_l_41
 (9 6)  (333 150)  (333 150)  routing T_6_9.sp4_v_t_47 <X> T_6_9.sp4_h_l_41
 (10 6)  (334 150)  (334 150)  routing T_6_9.sp4_v_t_47 <X> T_6_9.sp4_h_l_41


LogicTile_7_9

 (5 6)  (371 150)  (371 150)  routing T_7_9.sp4_v_t_38 <X> T_7_9.sp4_h_l_38
 (6 7)  (372 151)  (372 151)  routing T_7_9.sp4_v_t_38 <X> T_7_9.sp4_h_l_38


LogicTile_8_9

 (22 1)  (442 145)  (442 145)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (444 145)  (444 145)  routing T_8_9.bot_op_2 <X> T_8_9.lc_trk_g0_2
 (0 2)  (420 146)  (420 146)  routing T_8_9.glb_netwk_7 <X> T_8_9.wire_logic_cluster/lc_7/clk
 (1 2)  (421 146)  (421 146)  routing T_8_9.glb_netwk_7 <X> T_8_9.wire_logic_cluster/lc_7/clk
 (2 2)  (422 146)  (422 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (420 147)  (420 147)  routing T_8_9.glb_netwk_7 <X> T_8_9.wire_logic_cluster/lc_7/clk
 (9 9)  (429 153)  (429 153)  routing T_8_9.sp4_v_t_42 <X> T_8_9.sp4_v_b_7
 (8 10)  (428 154)  (428 154)  routing T_8_9.sp4_v_t_42 <X> T_8_9.sp4_h_l_42
 (9 10)  (429 154)  (429 154)  routing T_8_9.sp4_v_t_42 <X> T_8_9.sp4_h_l_42
 (19 10)  (439 154)  (439 154)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (32 10)  (452 154)  (452 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (456 154)  (456 154)  LC_5 Logic Functioning bit
 (37 10)  (457 154)  (457 154)  LC_5 Logic Functioning bit
 (38 10)  (458 154)  (458 154)  LC_5 Logic Functioning bit
 (39 10)  (459 154)  (459 154)  LC_5 Logic Functioning bit
 (45 10)  (465 154)  (465 154)  LC_5 Logic Functioning bit
 (31 11)  (451 155)  (451 155)  routing T_8_9.lc_trk_g0_2 <X> T_8_9.wire_logic_cluster/lc_5/in_3
 (36 11)  (456 155)  (456 155)  LC_5 Logic Functioning bit
 (37 11)  (457 155)  (457 155)  LC_5 Logic Functioning bit
 (38 11)  (458 155)  (458 155)  LC_5 Logic Functioning bit
 (39 11)  (459 155)  (459 155)  LC_5 Logic Functioning bit
 (53 11)  (473 155)  (473 155)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43


LogicTile_9_9

 (3 2)  (477 146)  (477 146)  routing T_9_9.sp12_v_t_23 <X> T_9_9.sp12_h_l_23
 (12 6)  (486 150)  (486 150)  routing T_9_9.sp4_v_t_46 <X> T_9_9.sp4_h_l_40
 (11 7)  (485 151)  (485 151)  routing T_9_9.sp4_v_t_46 <X> T_9_9.sp4_h_l_40
 (13 7)  (487 151)  (487 151)  routing T_9_9.sp4_v_t_46 <X> T_9_9.sp4_h_l_40
 (12 8)  (486 152)  (486 152)  routing T_9_9.sp4_v_t_45 <X> T_9_9.sp4_h_r_8
 (12 14)  (486 158)  (486 158)  routing T_9_9.sp4_h_r_8 <X> T_9_9.sp4_h_l_46
 (13 15)  (487 159)  (487 159)  routing T_9_9.sp4_h_r_8 <X> T_9_9.sp4_h_l_46


IpCon_Tile_25_9

 (36 0)  (1366 144)  (1366 144)  LC_0 Logic Functioning bit
 (37 0)  (1367 144)  (1367 144)  LC_0 Logic Functioning bit
 (42 0)  (1372 144)  (1372 144)  LC_0 Logic Functioning bit
 (43 0)  (1373 144)  (1373 144)  LC_0 Logic Functioning bit
 (50 0)  (1380 144)  (1380 144)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 145)  (1366 145)  LC_0 Logic Functioning bit
 (37 1)  (1367 145)  (1367 145)  LC_0 Logic Functioning bit
 (42 1)  (1372 145)  (1372 145)  LC_0 Logic Functioning bit
 (43 1)  (1373 145)  (1373 145)  LC_0 Logic Functioning bit
 (36 2)  (1366 146)  (1366 146)  LC_1 Logic Functioning bit
 (37 2)  (1367 146)  (1367 146)  LC_1 Logic Functioning bit
 (42 2)  (1372 146)  (1372 146)  LC_1 Logic Functioning bit
 (43 2)  (1373 146)  (1373 146)  LC_1 Logic Functioning bit
 (50 2)  (1380 146)  (1380 146)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 147)  (1366 147)  LC_1 Logic Functioning bit
 (37 3)  (1367 147)  (1367 147)  LC_1 Logic Functioning bit
 (42 3)  (1372 147)  (1372 147)  LC_1 Logic Functioning bit
 (43 3)  (1373 147)  (1373 147)  LC_1 Logic Functioning bit
 (36 4)  (1366 148)  (1366 148)  LC_2 Logic Functioning bit
 (37 4)  (1367 148)  (1367 148)  LC_2 Logic Functioning bit
 (42 4)  (1372 148)  (1372 148)  LC_2 Logic Functioning bit
 (43 4)  (1373 148)  (1373 148)  LC_2 Logic Functioning bit
 (50 4)  (1380 148)  (1380 148)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 149)  (1366 149)  LC_2 Logic Functioning bit
 (37 5)  (1367 149)  (1367 149)  LC_2 Logic Functioning bit
 (42 5)  (1372 149)  (1372 149)  LC_2 Logic Functioning bit
 (43 5)  (1373 149)  (1373 149)  LC_2 Logic Functioning bit
 (36 6)  (1366 150)  (1366 150)  LC_3 Logic Functioning bit
 (37 6)  (1367 150)  (1367 150)  LC_3 Logic Functioning bit
 (42 6)  (1372 150)  (1372 150)  LC_3 Logic Functioning bit
 (43 6)  (1373 150)  (1373 150)  LC_3 Logic Functioning bit
 (50 6)  (1380 150)  (1380 150)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 151)  (1366 151)  LC_3 Logic Functioning bit
 (37 7)  (1367 151)  (1367 151)  LC_3 Logic Functioning bit
 (42 7)  (1372 151)  (1372 151)  LC_3 Logic Functioning bit
 (43 7)  (1373 151)  (1373 151)  LC_3 Logic Functioning bit
 (36 8)  (1366 152)  (1366 152)  LC_4 Logic Functioning bit
 (37 8)  (1367 152)  (1367 152)  LC_4 Logic Functioning bit
 (42 8)  (1372 152)  (1372 152)  LC_4 Logic Functioning bit
 (43 8)  (1373 152)  (1373 152)  LC_4 Logic Functioning bit
 (50 8)  (1380 152)  (1380 152)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 153)  (1366 153)  LC_4 Logic Functioning bit
 (37 9)  (1367 153)  (1367 153)  LC_4 Logic Functioning bit
 (42 9)  (1372 153)  (1372 153)  LC_4 Logic Functioning bit
 (43 9)  (1373 153)  (1373 153)  LC_4 Logic Functioning bit
 (36 10)  (1366 154)  (1366 154)  LC_5 Logic Functioning bit
 (37 10)  (1367 154)  (1367 154)  LC_5 Logic Functioning bit
 (42 10)  (1372 154)  (1372 154)  LC_5 Logic Functioning bit
 (43 10)  (1373 154)  (1373 154)  LC_5 Logic Functioning bit
 (50 10)  (1380 154)  (1380 154)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 155)  (1366 155)  LC_5 Logic Functioning bit
 (37 11)  (1367 155)  (1367 155)  LC_5 Logic Functioning bit
 (42 11)  (1372 155)  (1372 155)  LC_5 Logic Functioning bit
 (43 11)  (1373 155)  (1373 155)  LC_5 Logic Functioning bit
 (36 12)  (1366 156)  (1366 156)  LC_6 Logic Functioning bit
 (37 12)  (1367 156)  (1367 156)  LC_6 Logic Functioning bit
 (42 12)  (1372 156)  (1372 156)  LC_6 Logic Functioning bit
 (43 12)  (1373 156)  (1373 156)  LC_6 Logic Functioning bit
 (50 12)  (1380 156)  (1380 156)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 157)  (1366 157)  LC_6 Logic Functioning bit
 (37 13)  (1367 157)  (1367 157)  LC_6 Logic Functioning bit
 (42 13)  (1372 157)  (1372 157)  LC_6 Logic Functioning bit
 (43 13)  (1373 157)  (1373 157)  LC_6 Logic Functioning bit
 (36 14)  (1366 158)  (1366 158)  LC_7 Logic Functioning bit
 (37 14)  (1367 158)  (1367 158)  LC_7 Logic Functioning bit
 (42 14)  (1372 158)  (1372 158)  LC_7 Logic Functioning bit
 (43 14)  (1373 158)  (1373 158)  LC_7 Logic Functioning bit
 (50 14)  (1380 158)  (1380 158)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 159)  (1366 159)  LC_7 Logic Functioning bit
 (37 15)  (1367 159)  (1367 159)  LC_7 Logic Functioning bit
 (42 15)  (1372 159)  (1372 159)  LC_7 Logic Functioning bit
 (43 15)  (1373 159)  (1373 159)  LC_7 Logic Functioning bit


DSP_Tile_0_8

 (6 0)  (6 128)  (6 128)  routing T_0_8.sp4_v_t_44 <X> T_0_8.sp4_v_b_0
 (11 0)  (11 128)  (11 128)  routing T_0_8.sp4_v_t_46 <X> T_0_8.sp4_v_b_2
 (36 0)  (36 128)  (36 128)  LC_0 Logic Functioning bit
 (37 0)  (37 128)  (37 128)  LC_0 Logic Functioning bit
 (42 0)  (42 128)  (42 128)  LC_0 Logic Functioning bit
 (43 0)  (43 128)  (43 128)  LC_0 Logic Functioning bit
 (50 0)  (50 128)  (50 128)  Cascade buffer Enable bit: MULT3_LC00_inmux02_5

 (53 0)  (53 128)  (53 128)  Enable bit of Mux _out_links/OutMuxa_0 => wire_mult/mult/O_24 sp4_r_v_b_17
 (5 1)  (5 129)  (5 129)  routing T_0_8.sp4_v_t_44 <X> T_0_8.sp4_v_b_0
 (7 1)  (7 129)  (7 129)  MAC16 functional bit: MULT3_bram_cbit_0

 (9 1)  (9 129)  (9 129)  routing T_0_8.sp4_v_t_40 <X> T_0_8.sp4_v_b_1
 (10 1)  (10 129)  (10 129)  routing T_0_8.sp4_v_t_40 <X> T_0_8.sp4_v_b_1
 (12 1)  (12 129)  (12 129)  routing T_0_8.sp4_v_t_46 <X> T_0_8.sp4_v_b_2
 (36 1)  (36 129)  (36 129)  LC_0 Logic Functioning bit
 (37 1)  (37 129)  (37 129)  LC_0 Logic Functioning bit
 (42 1)  (42 129)  (42 129)  LC_0 Logic Functioning bit
 (43 1)  (43 129)  (43 129)  LC_0 Logic Functioning bit
 (36 2)  (36 130)  (36 130)  LC_1 Logic Functioning bit
 (37 2)  (37 130)  (37 130)  LC_1 Logic Functioning bit
 (42 2)  (42 130)  (42 130)  LC_1 Logic Functioning bit
 (43 2)  (43 130)  (43 130)  LC_1 Logic Functioning bit
 (50 2)  (50 130)  (50 130)  Cascade buffer Enable bit: MULT3_LC01_inmux02_5

 (36 3)  (36 131)  (36 131)  LC_1 Logic Functioning bit
 (37 3)  (37 131)  (37 131)  LC_1 Logic Functioning bit
 (42 3)  (42 131)  (42 131)  LC_1 Logic Functioning bit
 (43 3)  (43 131)  (43 131)  LC_1 Logic Functioning bit
 (11 4)  (11 132)  (11 132)  routing T_0_8.sp4_v_t_39 <X> T_0_8.sp4_v_b_5
 (36 4)  (36 132)  (36 132)  LC_2 Logic Functioning bit
 (37 4)  (37 132)  (37 132)  LC_2 Logic Functioning bit
 (42 4)  (42 132)  (42 132)  LC_2 Logic Functioning bit
 (43 4)  (43 132)  (43 132)  LC_2 Logic Functioning bit
 (50 4)  (50 132)  (50 132)  Cascade buffer Enable bit: MULT3_LC02_inmux02_5

 (12 5)  (12 133)  (12 133)  routing T_0_8.sp4_v_t_39 <X> T_0_8.sp4_v_b_5
 (36 5)  (36 133)  (36 133)  LC_2 Logic Functioning bit
 (37 5)  (37 133)  (37 133)  LC_2 Logic Functioning bit
 (42 5)  (42 133)  (42 133)  LC_2 Logic Functioning bit
 (43 5)  (43 133)  (43 133)  LC_2 Logic Functioning bit
 (36 6)  (36 134)  (36 134)  LC_3 Logic Functioning bit
 (37 6)  (37 134)  (37 134)  LC_3 Logic Functioning bit
 (42 6)  (42 134)  (42 134)  LC_3 Logic Functioning bit
 (43 6)  (43 134)  (43 134)  LC_3 Logic Functioning bit
 (50 6)  (50 134)  (50 134)  Cascade buffer Enable bit: MULT3_LC03_inmux02_5

 (36 7)  (36 135)  (36 135)  LC_3 Logic Functioning bit
 (37 7)  (37 135)  (37 135)  LC_3 Logic Functioning bit
 (42 7)  (42 135)  (42 135)  LC_3 Logic Functioning bit
 (43 7)  (43 135)  (43 135)  LC_3 Logic Functioning bit
 (36 8)  (36 136)  (36 136)  LC_4 Logic Functioning bit
 (37 8)  (37 136)  (37 136)  LC_4 Logic Functioning bit
 (42 8)  (42 136)  (42 136)  LC_4 Logic Functioning bit
 (43 8)  (43 136)  (43 136)  LC_4 Logic Functioning bit
 (50 8)  (50 136)  (50 136)  Cascade buffer Enable bit: MULT3_LC04_inmux02_5

 (36 9)  (36 137)  (36 137)  LC_4 Logic Functioning bit
 (37 9)  (37 137)  (37 137)  LC_4 Logic Functioning bit
 (42 9)  (42 137)  (42 137)  LC_4 Logic Functioning bit
 (43 9)  (43 137)  (43 137)  LC_4 Logic Functioning bit
 (36 10)  (36 138)  (36 138)  LC_5 Logic Functioning bit
 (37 10)  (37 138)  (37 138)  LC_5 Logic Functioning bit
 (42 10)  (42 138)  (42 138)  LC_5 Logic Functioning bit
 (43 10)  (43 138)  (43 138)  LC_5 Logic Functioning bit
 (50 10)  (50 138)  (50 138)  Cascade buffer Enable bit: MULT3_LC05_inmux02_5

 (36 11)  (36 139)  (36 139)  LC_5 Logic Functioning bit
 (37 11)  (37 139)  (37 139)  LC_5 Logic Functioning bit
 (42 11)  (42 139)  (42 139)  LC_5 Logic Functioning bit
 (43 11)  (43 139)  (43 139)  LC_5 Logic Functioning bit
 (36 12)  (36 140)  (36 140)  LC_6 Logic Functioning bit
 (37 12)  (37 140)  (37 140)  LC_6 Logic Functioning bit
 (42 12)  (42 140)  (42 140)  LC_6 Logic Functioning bit
 (43 12)  (43 140)  (43 140)  LC_6 Logic Functioning bit
 (50 12)  (50 140)  (50 140)  Cascade buffer Enable bit: MULT3_LC06_inmux02_5

 (4 13)  (4 141)  (4 141)  routing T_0_8.sp4_v_t_41 <X> T_0_8.sp4_h_r_9
 (36 13)  (36 141)  (36 141)  LC_6 Logic Functioning bit
 (37 13)  (37 141)  (37 141)  LC_6 Logic Functioning bit
 (42 13)  (42 141)  (42 141)  LC_6 Logic Functioning bit
 (43 13)  (43 141)  (43 141)  LC_6 Logic Functioning bit
 (36 14)  (36 142)  (36 142)  LC_7 Logic Functioning bit
 (37 14)  (37 142)  (37 142)  LC_7 Logic Functioning bit
 (42 14)  (42 142)  (42 142)  LC_7 Logic Functioning bit
 (43 14)  (43 142)  (43 142)  LC_7 Logic Functioning bit
 (50 14)  (50 142)  (50 142)  Cascade buffer Enable bit: MULT3_LC07_inmux02_5

 (36 15)  (36 143)  (36 143)  LC_7 Logic Functioning bit
 (37 15)  (37 143)  (37 143)  LC_7 Logic Functioning bit
 (42 15)  (42 143)  (42 143)  LC_7 Logic Functioning bit
 (43 15)  (43 143)  (43 143)  LC_7 Logic Functioning bit


LogicTile_1_8

 (13 0)  (67 128)  (67 128)  routing T_1_8.sp4_v_t_39 <X> T_1_8.sp4_v_b_2
 (0 2)  (54 130)  (54 130)  routing T_1_8.glb_netwk_7 <X> T_1_8.wire_logic_cluster/lc_7/clk
 (1 2)  (55 130)  (55 130)  routing T_1_8.glb_netwk_7 <X> T_1_8.wire_logic_cluster/lc_7/clk
 (2 2)  (56 130)  (56 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (54 131)  (54 131)  routing T_1_8.glb_netwk_7 <X> T_1_8.wire_logic_cluster/lc_7/clk
 (1 4)  (55 132)  (55 132)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (4 4)  (58 132)  (58 132)  routing T_1_8.sp4_v_t_42 <X> T_1_8.sp4_v_b_3
 (6 4)  (60 132)  (60 132)  routing T_1_8.sp4_v_t_42 <X> T_1_8.sp4_v_b_3
 (13 4)  (67 132)  (67 132)  routing T_1_8.sp4_v_t_40 <X> T_1_8.sp4_v_b_5
 (27 4)  (81 132)  (81 132)  routing T_1_8.lc_trk_g3_2 <X> T_1_8.wire_logic_cluster/lc_2/in_1
 (28 4)  (82 132)  (82 132)  routing T_1_8.lc_trk_g3_2 <X> T_1_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (83 132)  (83 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (86 132)  (86 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (87 132)  (87 132)  routing T_1_8.lc_trk_g3_0 <X> T_1_8.wire_logic_cluster/lc_2/in_3
 (34 4)  (88 132)  (88 132)  routing T_1_8.lc_trk_g3_0 <X> T_1_8.wire_logic_cluster/lc_2/in_3
 (36 4)  (90 132)  (90 132)  LC_2 Logic Functioning bit
 (37 4)  (91 132)  (91 132)  LC_2 Logic Functioning bit
 (38 4)  (92 132)  (92 132)  LC_2 Logic Functioning bit
 (39 4)  (93 132)  (93 132)  LC_2 Logic Functioning bit
 (53 4)  (107 132)  (107 132)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (0 5)  (54 133)  (54 133)  routing T_1_8.glb_netwk_3 <X> T_1_8.wire_logic_cluster/lc_7/cen
 (26 5)  (80 133)  (80 133)  routing T_1_8.lc_trk_g3_3 <X> T_1_8.wire_logic_cluster/lc_2/in_0
 (27 5)  (81 133)  (81 133)  routing T_1_8.lc_trk_g3_3 <X> T_1_8.wire_logic_cluster/lc_2/in_0
 (28 5)  (82 133)  (82 133)  routing T_1_8.lc_trk_g3_3 <X> T_1_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (83 133)  (83 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (84 133)  (84 133)  routing T_1_8.lc_trk_g3_2 <X> T_1_8.wire_logic_cluster/lc_2/in_1
 (32 5)  (86 133)  (86 133)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (87 133)  (87 133)  routing T_1_8.lc_trk_g2_0 <X> T_1_8.input_2_2
 (40 5)  (94 133)  (94 133)  LC_2 Logic Functioning bit
 (41 5)  (95 133)  (95 133)  LC_2 Logic Functioning bit
 (42 5)  (96 133)  (96 133)  LC_2 Logic Functioning bit
 (43 5)  (97 133)  (97 133)  LC_2 Logic Functioning bit
 (14 6)  (68 134)  (68 134)  routing T_1_8.sp4_h_l_9 <X> T_1_8.lc_trk_g1_4
 (8 7)  (62 135)  (62 135)  routing T_1_8.sp4_v_b_1 <X> T_1_8.sp4_v_t_41
 (10 7)  (64 135)  (64 135)  routing T_1_8.sp4_v_b_1 <X> T_1_8.sp4_v_t_41
 (14 7)  (68 135)  (68 135)  routing T_1_8.sp4_h_l_9 <X> T_1_8.lc_trk_g1_4
 (15 7)  (69 135)  (69 135)  routing T_1_8.sp4_h_l_9 <X> T_1_8.lc_trk_g1_4
 (16 7)  (70 135)  (70 135)  routing T_1_8.sp4_h_l_9 <X> T_1_8.lc_trk_g1_4
 (17 7)  (71 135)  (71 135)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (76 135)  (76 135)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (77 135)  (77 135)  routing T_1_8.sp4_v_b_22 <X> T_1_8.lc_trk_g1_6
 (24 7)  (78 135)  (78 135)  routing T_1_8.sp4_v_b_22 <X> T_1_8.lc_trk_g1_6
 (11 8)  (65 136)  (65 136)  routing T_1_8.sp4_v_t_37 <X> T_1_8.sp4_v_b_8
 (13 8)  (67 136)  (67 136)  routing T_1_8.sp4_v_t_37 <X> T_1_8.sp4_v_b_8
 (14 8)  (68 136)  (68 136)  routing T_1_8.sp4_v_b_24 <X> T_1_8.lc_trk_g2_0
 (27 8)  (81 136)  (81 136)  routing T_1_8.lc_trk_g3_6 <X> T_1_8.wire_logic_cluster/lc_4/in_1
 (28 8)  (82 136)  (82 136)  routing T_1_8.lc_trk_g3_6 <X> T_1_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (83 136)  (83 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (84 136)  (84 136)  routing T_1_8.lc_trk_g3_6 <X> T_1_8.wire_logic_cluster/lc_4/in_1
 (31 8)  (85 136)  (85 136)  routing T_1_8.lc_trk_g1_6 <X> T_1_8.wire_logic_cluster/lc_4/in_3
 (32 8)  (86 136)  (86 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (88 136)  (88 136)  routing T_1_8.lc_trk_g1_6 <X> T_1_8.wire_logic_cluster/lc_4/in_3
 (37 8)  (91 136)  (91 136)  LC_4 Logic Functioning bit
 (39 8)  (93 136)  (93 136)  LC_4 Logic Functioning bit
 (41 8)  (95 136)  (95 136)  LC_4 Logic Functioning bit
 (43 8)  (97 136)  (97 136)  LC_4 Logic Functioning bit
 (53 8)  (107 136)  (107 136)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (16 9)  (70 137)  (70 137)  routing T_1_8.sp4_v_b_24 <X> T_1_8.lc_trk_g2_0
 (17 9)  (71 137)  (71 137)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (76 137)  (76 137)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (77 137)  (77 137)  routing T_1_8.sp4_v_b_42 <X> T_1_8.lc_trk_g2_2
 (24 9)  (78 137)  (78 137)  routing T_1_8.sp4_v_b_42 <X> T_1_8.lc_trk_g2_2
 (30 9)  (84 137)  (84 137)  routing T_1_8.lc_trk_g3_6 <X> T_1_8.wire_logic_cluster/lc_4/in_1
 (31 9)  (85 137)  (85 137)  routing T_1_8.lc_trk_g1_6 <X> T_1_8.wire_logic_cluster/lc_4/in_3
 (37 9)  (91 137)  (91 137)  LC_4 Logic Functioning bit
 (39 9)  (93 137)  (93 137)  LC_4 Logic Functioning bit
 (41 9)  (95 137)  (95 137)  LC_4 Logic Functioning bit
 (43 9)  (97 137)  (97 137)  LC_4 Logic Functioning bit
 (28 10)  (82 138)  (82 138)  routing T_1_8.lc_trk_g2_2 <X> T_1_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (83 138)  (83 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (86 138)  (86 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (87 138)  (87 138)  routing T_1_8.lc_trk_g3_3 <X> T_1_8.wire_logic_cluster/lc_5/in_3
 (34 10)  (88 138)  (88 138)  routing T_1_8.lc_trk_g3_3 <X> T_1_8.wire_logic_cluster/lc_5/in_3
 (36 10)  (90 138)  (90 138)  LC_5 Logic Functioning bit
 (38 10)  (92 138)  (92 138)  LC_5 Logic Functioning bit
 (41 10)  (95 138)  (95 138)  LC_5 Logic Functioning bit
 (43 10)  (97 138)  (97 138)  LC_5 Logic Functioning bit
 (46 10)  (100 138)  (100 138)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (104 138)  (104 138)  Cascade bit: LH_LC05_inmux02_5

 (27 11)  (81 139)  (81 139)  routing T_1_8.lc_trk_g3_0 <X> T_1_8.wire_logic_cluster/lc_5/in_0
 (28 11)  (82 139)  (82 139)  routing T_1_8.lc_trk_g3_0 <X> T_1_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (83 139)  (83 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (84 139)  (84 139)  routing T_1_8.lc_trk_g2_2 <X> T_1_8.wire_logic_cluster/lc_5/in_1
 (31 11)  (85 139)  (85 139)  routing T_1_8.lc_trk_g3_3 <X> T_1_8.wire_logic_cluster/lc_5/in_3
 (36 11)  (90 139)  (90 139)  LC_5 Logic Functioning bit
 (37 11)  (91 139)  (91 139)  LC_5 Logic Functioning bit
 (38 11)  (92 139)  (92 139)  LC_5 Logic Functioning bit
 (39 11)  (93 139)  (93 139)  LC_5 Logic Functioning bit
 (22 12)  (76 140)  (76 140)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (77 140)  (77 140)  routing T_1_8.sp12_v_b_11 <X> T_1_8.lc_trk_g3_3
 (31 12)  (85 140)  (85 140)  routing T_1_8.lc_trk_g1_4 <X> T_1_8.wire_logic_cluster/lc_6/in_3
 (32 12)  (86 140)  (86 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (88 140)  (88 140)  routing T_1_8.lc_trk_g1_4 <X> T_1_8.wire_logic_cluster/lc_6/in_3
 (36 12)  (90 140)  (90 140)  LC_6 Logic Functioning bit
 (37 12)  (91 140)  (91 140)  LC_6 Logic Functioning bit
 (38 12)  (92 140)  (92 140)  LC_6 Logic Functioning bit
 (39 12)  (93 140)  (93 140)  LC_6 Logic Functioning bit
 (45 12)  (99 140)  (99 140)  LC_6 Logic Functioning bit
 (48 12)  (102 140)  (102 140)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (53 12)  (107 140)  (107 140)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (14 13)  (68 141)  (68 141)  routing T_1_8.sp4_r_v_b_40 <X> T_1_8.lc_trk_g3_0
 (17 13)  (71 141)  (71 141)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (76 141)  (76 141)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (77 141)  (77 141)  routing T_1_8.sp4_v_b_42 <X> T_1_8.lc_trk_g3_2
 (24 13)  (78 141)  (78 141)  routing T_1_8.sp4_v_b_42 <X> T_1_8.lc_trk_g3_2
 (36 13)  (90 141)  (90 141)  LC_6 Logic Functioning bit
 (37 13)  (91 141)  (91 141)  LC_6 Logic Functioning bit
 (38 13)  (92 141)  (92 141)  LC_6 Logic Functioning bit
 (39 13)  (93 141)  (93 141)  LC_6 Logic Functioning bit
 (1 14)  (55 142)  (55 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (25 14)  (79 142)  (79 142)  routing T_1_8.wire_logic_cluster/lc_6/out <X> T_1_8.lc_trk_g3_6
 (26 14)  (80 142)  (80 142)  routing T_1_8.lc_trk_g1_6 <X> T_1_8.wire_logic_cluster/lc_7/in_0
 (35 14)  (89 142)  (89 142)  routing T_1_8.lc_trk_g3_6 <X> T_1_8.input_2_7
 (36 14)  (90 142)  (90 142)  LC_7 Logic Functioning bit
 (43 14)  (97 142)  (97 142)  LC_7 Logic Functioning bit
 (48 14)  (102 142)  (102 142)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (0 15)  (54 143)  (54 143)  routing T_1_8.glb_netwk_2 <X> T_1_8.wire_logic_cluster/lc_7/s_r
 (22 15)  (76 143)  (76 143)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (80 143)  (80 143)  routing T_1_8.lc_trk_g1_6 <X> T_1_8.wire_logic_cluster/lc_7/in_0
 (27 15)  (81 143)  (81 143)  routing T_1_8.lc_trk_g1_6 <X> T_1_8.wire_logic_cluster/lc_7/in_0
 (29 15)  (83 143)  (83 143)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (32 15)  (86 143)  (86 143)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (87 143)  (87 143)  routing T_1_8.lc_trk_g3_6 <X> T_1_8.input_2_7
 (34 15)  (88 143)  (88 143)  routing T_1_8.lc_trk_g3_6 <X> T_1_8.input_2_7
 (35 15)  (89 143)  (89 143)  routing T_1_8.lc_trk_g3_6 <X> T_1_8.input_2_7
 (37 15)  (91 143)  (91 143)  LC_7 Logic Functioning bit
 (42 15)  (96 143)  (96 143)  LC_7 Logic Functioning bit


LogicTile_2_8

 (14 0)  (122 128)  (122 128)  routing T_2_8.wire_logic_cluster/lc_0/out <X> T_2_8.lc_trk_g0_0
 (27 0)  (135 128)  (135 128)  routing T_2_8.lc_trk_g3_0 <X> T_2_8.wire_logic_cluster/lc_0/in_1
 (28 0)  (136 128)  (136 128)  routing T_2_8.lc_trk_g3_0 <X> T_2_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 128)  (137 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (139 128)  (139 128)  routing T_2_8.lc_trk_g3_6 <X> T_2_8.wire_logic_cluster/lc_0/in_3
 (32 0)  (140 128)  (140 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (141 128)  (141 128)  routing T_2_8.lc_trk_g3_6 <X> T_2_8.wire_logic_cluster/lc_0/in_3
 (34 0)  (142 128)  (142 128)  routing T_2_8.lc_trk_g3_6 <X> T_2_8.wire_logic_cluster/lc_0/in_3
 (36 0)  (144 128)  (144 128)  LC_0 Logic Functioning bit
 (37 0)  (145 128)  (145 128)  LC_0 Logic Functioning bit
 (38 0)  (146 128)  (146 128)  LC_0 Logic Functioning bit
 (39 0)  (147 128)  (147 128)  LC_0 Logic Functioning bit
 (42 0)  (150 128)  (150 128)  LC_0 Logic Functioning bit
 (43 0)  (151 128)  (151 128)  LC_0 Logic Functioning bit
 (45 0)  (153 128)  (153 128)  LC_0 Logic Functioning bit
 (17 1)  (125 129)  (125 129)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (134 129)  (134 129)  routing T_2_8.lc_trk_g3_3 <X> T_2_8.wire_logic_cluster/lc_0/in_0
 (27 1)  (135 129)  (135 129)  routing T_2_8.lc_trk_g3_3 <X> T_2_8.wire_logic_cluster/lc_0/in_0
 (28 1)  (136 129)  (136 129)  routing T_2_8.lc_trk_g3_3 <X> T_2_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (137 129)  (137 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (139 129)  (139 129)  routing T_2_8.lc_trk_g3_6 <X> T_2_8.wire_logic_cluster/lc_0/in_3
 (32 1)  (140 129)  (140 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (145 129)  (145 129)  LC_0 Logic Functioning bit
 (39 1)  (147 129)  (147 129)  LC_0 Logic Functioning bit
 (42 1)  (150 129)  (150 129)  LC_0 Logic Functioning bit
 (43 1)  (151 129)  (151 129)  LC_0 Logic Functioning bit
 (53 1)  (161 129)  (161 129)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (108 130)  (108 130)  routing T_2_8.glb_netwk_7 <X> T_2_8.wire_logic_cluster/lc_7/clk
 (1 2)  (109 130)  (109 130)  routing T_2_8.glb_netwk_7 <X> T_2_8.wire_logic_cluster/lc_7/clk
 (2 2)  (110 130)  (110 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (108 131)  (108 131)  routing T_2_8.glb_netwk_7 <X> T_2_8.wire_logic_cluster/lc_7/clk
 (14 10)  (122 138)  (122 138)  routing T_2_8.sp4_v_t_17 <X> T_2_8.lc_trk_g2_4
 (16 11)  (124 139)  (124 139)  routing T_2_8.sp4_v_t_17 <X> T_2_8.lc_trk_g2_4
 (17 11)  (125 139)  (125 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 12)  (130 140)  (130 140)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (14 13)  (122 141)  (122 141)  routing T_2_8.sp12_v_b_16 <X> T_2_8.lc_trk_g3_0
 (16 13)  (124 141)  (124 141)  routing T_2_8.sp12_v_b_16 <X> T_2_8.lc_trk_g3_0
 (17 13)  (125 141)  (125 141)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (21 13)  (129 141)  (129 141)  routing T_2_8.sp4_r_v_b_43 <X> T_2_8.lc_trk_g3_3
 (0 14)  (108 142)  (108 142)  routing T_2_8.lc_trk_g2_4 <X> T_2_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (109 142)  (109 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (109 143)  (109 143)  routing T_2_8.lc_trk_g2_4 <X> T_2_8.wire_logic_cluster/lc_7/s_r
 (3 15)  (111 143)  (111 143)  routing T_2_8.sp12_h_l_22 <X> T_2_8.sp12_v_t_22
 (22 15)  (130 143)  (130 143)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (131 143)  (131 143)  routing T_2_8.sp4_v_b_46 <X> T_2_8.lc_trk_g3_6
 (24 15)  (132 143)  (132 143)  routing T_2_8.sp4_v_b_46 <X> T_2_8.lc_trk_g3_6


LogicTile_3_8

 (3 7)  (165 135)  (165 135)  routing T_3_8.sp12_h_l_23 <X> T_3_8.sp12_v_t_23
 (10 11)  (172 139)  (172 139)  routing T_3_8.sp4_h_l_39 <X> T_3_8.sp4_v_t_42


LogicTile_7_8

 (22 2)  (388 130)  (388 130)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (19 6)  (385 134)  (385 134)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (22 9)  (388 137)  (388 137)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (391 137)  (391 137)  routing T_7_8.sp4_r_v_b_34 <X> T_7_8.lc_trk_g2_2
 (0 12)  (366 140)  (366 140)  routing T_7_8.glb_netwk_6 <X> T_7_8.glb2local_3
 (1 12)  (367 140)  (367 140)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_6 glb2local_3
 (27 12)  (393 140)  (393 140)  routing T_7_8.lc_trk_g3_2 <X> T_7_8.wire_logic_cluster/lc_6/in_1
 (28 12)  (394 140)  (394 140)  routing T_7_8.lc_trk_g3_2 <X> T_7_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (395 140)  (395 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (397 140)  (397 140)  routing T_7_8.lc_trk_g0_7 <X> T_7_8.wire_logic_cluster/lc_6/in_3
 (32 12)  (398 140)  (398 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (402 140)  (402 140)  LC_6 Logic Functioning bit
 (37 12)  (403 140)  (403 140)  LC_6 Logic Functioning bit
 (38 12)  (404 140)  (404 140)  LC_6 Logic Functioning bit
 (39 12)  (405 140)  (405 140)  LC_6 Logic Functioning bit
 (41 12)  (407 140)  (407 140)  LC_6 Logic Functioning bit
 (43 12)  (409 140)  (409 140)  LC_6 Logic Functioning bit
 (51 12)  (417 140)  (417 140)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (1 13)  (367 141)  (367 141)  routing T_7_8.glb_netwk_6 <X> T_7_8.glb2local_3
 (22 13)  (388 141)  (388 141)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (392 141)  (392 141)  routing T_7_8.lc_trk_g2_2 <X> T_7_8.wire_logic_cluster/lc_6/in_0
 (28 13)  (394 141)  (394 141)  routing T_7_8.lc_trk_g2_2 <X> T_7_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (395 141)  (395 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (396 141)  (396 141)  routing T_7_8.lc_trk_g3_2 <X> T_7_8.wire_logic_cluster/lc_6/in_1
 (31 13)  (397 141)  (397 141)  routing T_7_8.lc_trk_g0_7 <X> T_7_8.wire_logic_cluster/lc_6/in_3
 (36 13)  (402 141)  (402 141)  LC_6 Logic Functioning bit
 (37 13)  (403 141)  (403 141)  LC_6 Logic Functioning bit
 (38 13)  (404 141)  (404 141)  LC_6 Logic Functioning bit
 (39 13)  (405 141)  (405 141)  LC_6 Logic Functioning bit
 (48 13)  (414 141)  (414 141)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (417 141)  (417 141)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17


LogicTile_8_8

 (5 1)  (425 129)  (425 129)  routing T_8_8.sp4_h_r_0 <X> T_8_8.sp4_v_b_0
 (0 2)  (420 130)  (420 130)  routing T_8_8.glb_netwk_7 <X> T_8_8.wire_logic_cluster/lc_7/clk
 (1 2)  (421 130)  (421 130)  routing T_8_8.glb_netwk_7 <X> T_8_8.wire_logic_cluster/lc_7/clk
 (2 2)  (422 130)  (422 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (435 130)  (435 130)  routing T_8_8.bot_op_5 <X> T_8_8.lc_trk_g0_5
 (17 2)  (437 130)  (437 130)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (0 3)  (420 131)  (420 131)  routing T_8_8.glb_netwk_7 <X> T_8_8.wire_logic_cluster/lc_7/clk
 (31 4)  (451 132)  (451 132)  routing T_8_8.lc_trk_g0_5 <X> T_8_8.wire_logic_cluster/lc_2/in_3
 (32 4)  (452 132)  (452 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (456 132)  (456 132)  LC_2 Logic Functioning bit
 (37 4)  (457 132)  (457 132)  LC_2 Logic Functioning bit
 (38 4)  (458 132)  (458 132)  LC_2 Logic Functioning bit
 (39 4)  (459 132)  (459 132)  LC_2 Logic Functioning bit
 (45 4)  (465 132)  (465 132)  LC_2 Logic Functioning bit
 (36 5)  (456 133)  (456 133)  LC_2 Logic Functioning bit
 (37 5)  (457 133)  (457 133)  LC_2 Logic Functioning bit
 (38 5)  (458 133)  (458 133)  LC_2 Logic Functioning bit
 (39 5)  (459 133)  (459 133)  LC_2 Logic Functioning bit


LogicTile_12_8

 (5 2)  (641 130)  (641 130)  routing T_12_8.sp4_v_t_43 <X> T_12_8.sp4_h_l_37
 (4 3)  (640 131)  (640 131)  routing T_12_8.sp4_v_t_43 <X> T_12_8.sp4_h_l_37
 (6 3)  (642 131)  (642 131)  routing T_12_8.sp4_v_t_43 <X> T_12_8.sp4_h_l_37


DSP_Tile_0_7

 (6 0)  (6 112)  (6 112)  routing T_0_7.sp4_v_t_44 <X> T_0_7.sp4_v_b_0
 (27 0)  (27 112)  (27 112)  routing T_0_7.lc_trk_g3_0 <X> T_0_7.wire_mult/lc_0/in_1
 (28 0)  (28 112)  (28 112)  routing T_0_7.lc_trk_g3_0 <X> T_0_7.wire_mult/lc_0/in_1
 (29 0)  (29 112)  (29 112)  Enable bit of Mux _mult/lcb1_0 => lc_trk_g3_0 wire_mult/lc_0/in_1
 (32 0)  (32 112)  (32 112)  Enable bit of Mux _mult/lcb3_0 => lc_trk_g2_1 wire_mult/lc_0/in_3
 (33 0)  (33 112)  (33 112)  routing T_0_7.lc_trk_g2_1 <X> T_0_7.wire_mult/lc_0/in_3
 (36 0)  (36 112)  (36 112)  LC_0 Logic Functioning bit
 (37 0)  (37 112)  (37 112)  LC_0 Logic Functioning bit
 (42 0)  (42 112)  (42 112)  LC_0 Logic Functioning bit
 (43 0)  (43 112)  (43 112)  LC_0 Logic Functioning bit
 (50 0)  (50 112)  (50 112)  Cascade buffer Enable bit: MULT2_LC00_inmux02_5

 (53 0)  (53 112)  (53 112)  Enable bit of Mux _out_links/OutMuxa_0 => wire_mult/mult/O_16 sp4_r_v_b_17
 (5 1)  (5 113)  (5 113)  routing T_0_7.sp4_v_t_44 <X> T_0_7.sp4_v_b_0
 (7 1)  (7 113)  (7 113)  MAC16 functional bit: MULT2_bram_cbit_0

 (15 1)  (15 113)  (15 113)  routing T_0_7.sp4_v_b_16 <X> T_0_7.lc_trk_g0_0
 (16 1)  (16 113)  (16 113)  routing T_0_7.sp4_v_b_16 <X> T_0_7.lc_trk_g0_0
 (17 1)  (17 113)  (17 113)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_16 lc_trk_g0_0
 (27 1)  (27 113)  (27 113)  routing T_0_7.lc_trk_g1_1 <X> T_0_7.wire_mult/lc_0/in_0
 (29 1)  (29 113)  (29 113)  Enable bit of Mux _mult/lcb0_0 => lc_trk_g1_1 wire_mult/lc_0/in_0
 (36 1)  (36 113)  (36 113)  LC_0 Logic Functioning bit
 (37 1)  (37 113)  (37 113)  LC_0 Logic Functioning bit
 (42 1)  (42 113)  (42 113)  LC_0 Logic Functioning bit
 (43 1)  (43 113)  (43 113)  LC_0 Logic Functioning bit
 (16 2)  (16 114)  (16 114)  routing T_0_7.sp4_v_t_0 <X> T_0_7.lc_trk_g0_5
 (17 2)  (17 114)  (17 114)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_t_0 lc_trk_g0_5
 (18 2)  (18 114)  (18 114)  routing T_0_7.sp4_v_t_0 <X> T_0_7.lc_trk_g0_5
 (27 2)  (27 114)  (27 114)  routing T_0_7.lc_trk_g3_5 <X> T_0_7.wire_mult/lc_1/in_1
 (28 2)  (28 114)  (28 114)  routing T_0_7.lc_trk_g3_5 <X> T_0_7.wire_mult/lc_1/in_1
 (29 2)  (29 114)  (29 114)  Enable bit of Mux _mult/lcb1_1 => lc_trk_g3_5 wire_mult/lc_1/in_1
 (30 2)  (30 114)  (30 114)  routing T_0_7.lc_trk_g3_5 <X> T_0_7.wire_mult/lc_1/in_1
 (32 2)  (32 114)  (32 114)  Enable bit of Mux _mult/lcb3_1 => lc_trk_g2_2 wire_mult/lc_1/in_3
 (33 2)  (33 114)  (33 114)  routing T_0_7.lc_trk_g2_2 <X> T_0_7.wire_mult/lc_1/in_3
 (36 2)  (36 114)  (36 114)  LC_1 Logic Functioning bit
 (37 2)  (37 114)  (37 114)  LC_1 Logic Functioning bit
 (42 2)  (42 114)  (42 114)  LC_1 Logic Functioning bit
 (43 2)  (43 114)  (43 114)  LC_1 Logic Functioning bit
 (50 2)  (50 114)  (50 114)  Cascade buffer Enable bit: MULT2_LC01_inmux02_5

 (53 2)  (53 114)  (53 114)  Enable bit of Mux _out_links/OutMuxa_1 => wire_mult/mult/O_17 sp4_r_v_b_19
 (18 3)  (18 115)  (18 115)  routing T_0_7.sp4_v_t_0 <X> T_0_7.lc_trk_g0_5
 (31 3)  (31 115)  (31 115)  routing T_0_7.lc_trk_g2_2 <X> T_0_7.wire_mult/lc_1/in_3
 (36 3)  (36 115)  (36 115)  LC_1 Logic Functioning bit
 (37 3)  (37 115)  (37 115)  LC_1 Logic Functioning bit
 (42 3)  (42 115)  (42 115)  LC_1 Logic Functioning bit
 (43 3)  (43 115)  (43 115)  LC_1 Logic Functioning bit
 (14 4)  (14 116)  (14 116)  routing T_0_7.sp4_h_r_16 <X> T_0_7.lc_trk_g1_0
 (15 4)  (15 116)  (15 116)  routing T_0_7.sp4_h_r_9 <X> T_0_7.lc_trk_g1_1
 (16 4)  (16 116)  (16 116)  routing T_0_7.sp4_h_r_9 <X> T_0_7.lc_trk_g1_1
 (17 4)  (17 116)  (17 116)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (18 116)  (18 116)  routing T_0_7.sp4_h_r_9 <X> T_0_7.lc_trk_g1_1
 (28 4)  (28 116)  (28 116)  routing T_0_7.lc_trk_g2_7 <X> T_0_7.wire_mult/lc_2/in_1
 (29 4)  (29 116)  (29 116)  Enable bit of Mux _mult/lcb1_2 => lc_trk_g2_7 wire_mult/lc_2/in_1
 (30 4)  (30 116)  (30 116)  routing T_0_7.lc_trk_g2_7 <X> T_0_7.wire_mult/lc_2/in_1
 (32 4)  (32 116)  (32 116)  Enable bit of Mux _mult/lcb3_2 => lc_trk_g1_0 wire_mult/lc_2/in_3
 (34 4)  (34 116)  (34 116)  routing T_0_7.lc_trk_g1_0 <X> T_0_7.wire_mult/lc_2/in_3
 (36 4)  (36 116)  (36 116)  LC_2 Logic Functioning bit
 (37 4)  (37 116)  (37 116)  LC_2 Logic Functioning bit
 (42 4)  (42 116)  (42 116)  LC_2 Logic Functioning bit
 (43 4)  (43 116)  (43 116)  LC_2 Logic Functioning bit
 (50 4)  (50 116)  (50 116)  Cascade buffer Enable bit: MULT2_LC02_inmux02_5

 (14 5)  (14 117)  (14 117)  routing T_0_7.sp4_h_r_16 <X> T_0_7.lc_trk_g1_0
 (15 5)  (15 117)  (15 117)  routing T_0_7.sp4_h_r_16 <X> T_0_7.lc_trk_g1_0
 (16 5)  (16 117)  (16 117)  routing T_0_7.sp4_h_r_16 <X> T_0_7.lc_trk_g1_0
 (17 5)  (17 117)  (17 117)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_16 lc_trk_g1_0
 (30 5)  (30 117)  (30 117)  routing T_0_7.lc_trk_g2_7 <X> T_0_7.wire_mult/lc_2/in_1
 (36 5)  (36 117)  (36 117)  LC_2 Logic Functioning bit
 (37 5)  (37 117)  (37 117)  LC_2 Logic Functioning bit
 (42 5)  (42 117)  (42 117)  LC_2 Logic Functioning bit
 (43 5)  (43 117)  (43 117)  LC_2 Logic Functioning bit
 (7 6)  (7 118)  (7 118)  MAC16 functional bit: MULT2_bram_cbit_7

 (14 6)  (14 118)  (14 118)  routing T_0_7.sp4_v_t_1 <X> T_0_7.lc_trk_g1_4
 (21 6)  (21 118)  (21 118)  routing T_0_7.sp4_v_t_2 <X> T_0_7.lc_trk_g1_7
 (22 6)  (22 118)  (22 118)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_t_2 lc_trk_g1_7
 (23 6)  (23 118)  (23 118)  routing T_0_7.sp4_v_t_2 <X> T_0_7.lc_trk_g1_7
 (25 6)  (25 118)  (25 118)  routing T_0_7.sp4_h_l_3 <X> T_0_7.lc_trk_g1_6
 (28 6)  (28 118)  (28 118)  routing T_0_7.lc_trk_g2_6 <X> T_0_7.wire_mult/lc_3/in_1
 (29 6)  (29 118)  (29 118)  Enable bit of Mux _mult/lcb1_3 => lc_trk_g2_6 wire_mult/lc_3/in_1
 (30 6)  (30 118)  (30 118)  routing T_0_7.lc_trk_g2_6 <X> T_0_7.wire_mult/lc_3/in_1
 (32 6)  (32 118)  (32 118)  Enable bit of Mux _mult/lcb3_3 => lc_trk_g2_0 wire_mult/lc_3/in_3
 (33 6)  (33 118)  (33 118)  routing T_0_7.lc_trk_g2_0 <X> T_0_7.wire_mult/lc_3/in_3
 (36 6)  (36 118)  (36 118)  LC_3 Logic Functioning bit
 (37 6)  (37 118)  (37 118)  LC_3 Logic Functioning bit
 (42 6)  (42 118)  (42 118)  LC_3 Logic Functioning bit
 (43 6)  (43 118)  (43 118)  LC_3 Logic Functioning bit
 (50 6)  (50 118)  (50 118)  Cascade buffer Enable bit: MULT2_LC03_inmux02_5

 (14 7)  (14 119)  (14 119)  routing T_0_7.sp4_v_t_1 <X> T_0_7.lc_trk_g1_4
 (16 7)  (16 119)  (16 119)  routing T_0_7.sp4_v_t_1 <X> T_0_7.lc_trk_g1_4
 (17 7)  (17 119)  (17 119)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (21 7)  (21 119)  (21 119)  routing T_0_7.sp4_v_t_2 <X> T_0_7.lc_trk_g1_7
 (22 7)  (22 119)  (22 119)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_3 lc_trk_g1_6
 (23 7)  (23 119)  (23 119)  routing T_0_7.sp4_h_l_3 <X> T_0_7.lc_trk_g1_6
 (24 7)  (24 119)  (24 119)  routing T_0_7.sp4_h_l_3 <X> T_0_7.lc_trk_g1_6
 (30 7)  (30 119)  (30 119)  routing T_0_7.lc_trk_g2_6 <X> T_0_7.wire_mult/lc_3/in_1
 (36 7)  (36 119)  (36 119)  LC_3 Logic Functioning bit
 (37 7)  (37 119)  (37 119)  LC_3 Logic Functioning bit
 (42 7)  (42 119)  (42 119)  LC_3 Logic Functioning bit
 (43 7)  (43 119)  (43 119)  LC_3 Logic Functioning bit
 (15 8)  (15 120)  (15 120)  routing T_0_7.sp4_h_l_20 <X> T_0_7.lc_trk_g2_1
 (16 8)  (16 120)  (16 120)  routing T_0_7.sp4_h_l_20 <X> T_0_7.lc_trk_g2_1
 (17 8)  (17 120)  (17 120)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_20 lc_trk_g2_1
 (18 8)  (18 120)  (18 120)  routing T_0_7.sp4_h_l_20 <X> T_0_7.lc_trk_g2_1
 (27 8)  (27 120)  (27 120)  routing T_0_7.lc_trk_g1_4 <X> T_0_7.wire_mult/lc_4/in_1
 (29 8)  (29 120)  (29 120)  Enable bit of Mux _mult/lcb1_4 => lc_trk_g1_4 wire_mult/lc_4/in_1
 (30 8)  (30 120)  (30 120)  routing T_0_7.lc_trk_g1_4 <X> T_0_7.wire_mult/lc_4/in_1
 (31 8)  (31 120)  (31 120)  routing T_0_7.lc_trk_g1_6 <X> T_0_7.wire_mult/lc_4/in_3
 (32 8)  (32 120)  (32 120)  Enable bit of Mux _mult/lcb3_4 => lc_trk_g1_6 wire_mult/lc_4/in_3
 (34 8)  (34 120)  (34 120)  routing T_0_7.lc_trk_g1_6 <X> T_0_7.wire_mult/lc_4/in_3
 (36 8)  (36 120)  (36 120)  LC_4 Logic Functioning bit
 (37 8)  (37 120)  (37 120)  LC_4 Logic Functioning bit
 (42 8)  (42 120)  (42 120)  LC_4 Logic Functioning bit
 (43 8)  (43 120)  (43 120)  LC_4 Logic Functioning bit
 (50 8)  (50 120)  (50 120)  Cascade buffer Enable bit: MULT2_LC04_inmux02_5

 (14 9)  (14 121)  (14 121)  routing T_0_7.sp4_h_l_13 <X> T_0_7.lc_trk_g2_0
 (15 9)  (15 121)  (15 121)  routing T_0_7.sp4_h_l_13 <X> T_0_7.lc_trk_g2_0
 (16 9)  (16 121)  (16 121)  routing T_0_7.sp4_h_l_13 <X> T_0_7.lc_trk_g2_0
 (17 9)  (17 121)  (17 121)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_13 lc_trk_g2_0
 (22 9)  (22 121)  (22 121)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (23 121)  (23 121)  routing T_0_7.sp4_h_l_15 <X> T_0_7.lc_trk_g2_2
 (24 9)  (24 121)  (24 121)  routing T_0_7.sp4_h_l_15 <X> T_0_7.lc_trk_g2_2
 (25 9)  (25 121)  (25 121)  routing T_0_7.sp4_h_l_15 <X> T_0_7.lc_trk_g2_2
 (31 9)  (31 121)  (31 121)  routing T_0_7.lc_trk_g1_6 <X> T_0_7.wire_mult/lc_4/in_3
 (36 9)  (36 121)  (36 121)  LC_4 Logic Functioning bit
 (37 9)  (37 121)  (37 121)  LC_4 Logic Functioning bit
 (42 9)  (42 121)  (42 121)  LC_4 Logic Functioning bit
 (43 9)  (43 121)  (43 121)  LC_4 Logic Functioning bit
 (22 10)  (22 122)  (22 122)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (29 10)  (29 122)  (29 122)  Enable bit of Mux _mult/lcb1_5 => lc_trk_g0_0 wire_mult/lc_5/in_1
 (31 10)  (31 122)  (31 122)  routing T_0_7.lc_trk_g2_4 <X> T_0_7.wire_mult/lc_5/in_3
 (32 10)  (32 122)  (32 122)  Enable bit of Mux _mult/lcb3_5 => lc_trk_g2_4 wire_mult/lc_5/in_3
 (33 10)  (33 122)  (33 122)  routing T_0_7.lc_trk_g2_4 <X> T_0_7.wire_mult/lc_5/in_3
 (36 10)  (36 122)  (36 122)  LC_5 Logic Functioning bit
 (37 10)  (37 122)  (37 122)  LC_5 Logic Functioning bit
 (42 10)  (42 122)  (42 122)  LC_5 Logic Functioning bit
 (43 10)  (43 122)  (43 122)  LC_5 Logic Functioning bit
 (50 10)  (50 122)  (50 122)  Cascade buffer Enable bit: MULT2_LC05_inmux02_5

 (14 11)  (14 123)  (14 123)  routing T_0_7.sp4_h_l_17 <X> T_0_7.lc_trk_g2_4
 (15 11)  (15 123)  (15 123)  routing T_0_7.sp4_h_l_17 <X> T_0_7.lc_trk_g2_4
 (16 11)  (16 123)  (16 123)  routing T_0_7.sp4_h_l_17 <X> T_0_7.lc_trk_g2_4
 (17 11)  (17 123)  (17 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (22 123)  (22 123)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (36 11)  (36 123)  (36 123)  LC_5 Logic Functioning bit
 (37 11)  (37 123)  (37 123)  LC_5 Logic Functioning bit
 (42 11)  (42 123)  (42 123)  LC_5 Logic Functioning bit
 (43 11)  (43 123)  (43 123)  LC_5 Logic Functioning bit
 (52 11)  (52 123)  (52 123)  Enable bit of Mux _out_links/OutMux9_5 => wire_mult/mult/O_21 sp4_r_v_b_11
 (5 12)  (5 124)  (5 124)  routing T_0_7.sp4_v_t_44 <X> T_0_7.sp4_h_r_9
 (25 12)  (25 124)  (25 124)  routing T_0_7.sp4_h_r_42 <X> T_0_7.lc_trk_g3_2
 (29 12)  (29 124)  (29 124)  Enable bit of Mux _mult/lcb1_6 => lc_trk_g0_5 wire_mult/lc_6/in_1
 (30 12)  (30 124)  (30 124)  routing T_0_7.lc_trk_g0_5 <X> T_0_7.wire_mult/lc_6/in_1
 (32 12)  (32 124)  (32 124)  Enable bit of Mux _mult/lcb3_6 => lc_trk_g3_2 wire_mult/lc_6/in_3
 (33 12)  (33 124)  (33 124)  routing T_0_7.lc_trk_g3_2 <X> T_0_7.wire_mult/lc_6/in_3
 (34 12)  (34 124)  (34 124)  routing T_0_7.lc_trk_g3_2 <X> T_0_7.wire_mult/lc_6/in_3
 (36 12)  (36 124)  (36 124)  LC_6 Logic Functioning bit
 (37 12)  (37 124)  (37 124)  LC_6 Logic Functioning bit
 (42 12)  (42 124)  (42 124)  LC_6 Logic Functioning bit
 (43 12)  (43 124)  (43 124)  LC_6 Logic Functioning bit
 (50 12)  (50 124)  (50 124)  Cascade buffer Enable bit: MULT2_LC06_inmux02_5

 (17 13)  (17 125)  (17 125)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (22 125)  (22 125)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (23 125)  (23 125)  routing T_0_7.sp4_h_r_42 <X> T_0_7.lc_trk_g3_2
 (24 13)  (24 125)  (24 125)  routing T_0_7.sp4_h_r_42 <X> T_0_7.lc_trk_g3_2
 (25 13)  (25 125)  (25 125)  routing T_0_7.sp4_h_r_42 <X> T_0_7.lc_trk_g3_2
 (31 13)  (31 125)  (31 125)  routing T_0_7.lc_trk_g3_2 <X> T_0_7.wire_mult/lc_6/in_3
 (36 13)  (36 125)  (36 125)  LC_6 Logic Functioning bit
 (37 13)  (37 125)  (37 125)  LC_6 Logic Functioning bit
 (42 13)  (42 125)  (42 125)  LC_6 Logic Functioning bit
 (43 13)  (43 125)  (43 125)  LC_6 Logic Functioning bit
 (52 13)  (52 125)  (52 125)  Enable bit of Mux _out_links/OutMux9_6 => wire_mult/mult/O_22 sp4_r_v_b_13
 (17 14)  (17 126)  (17 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (21 126)  (21 126)  routing T_0_7.sp4_h_r_39 <X> T_0_7.lc_trk_g3_7
 (22 14)  (22 126)  (22 126)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (23 126)  (23 126)  routing T_0_7.sp4_h_r_39 <X> T_0_7.lc_trk_g3_7
 (24 14)  (24 126)  (24 126)  routing T_0_7.sp4_h_r_39 <X> T_0_7.lc_trk_g3_7
 (27 14)  (27 126)  (27 126)  routing T_0_7.lc_trk_g1_7 <X> T_0_7.wire_mult/lc_7/in_1
 (29 14)  (29 126)  (29 126)  Enable bit of Mux _mult/lcb1_7 => lc_trk_g1_7 wire_mult/lc_7/in_1
 (30 14)  (30 126)  (30 126)  routing T_0_7.lc_trk_g1_7 <X> T_0_7.wire_mult/lc_7/in_1
 (31 14)  (31 126)  (31 126)  routing T_0_7.lc_trk_g3_7 <X> T_0_7.wire_mult/lc_7/in_3
 (32 14)  (32 126)  (32 126)  Enable bit of Mux _mult/lcb3_7 => lc_trk_g3_7 wire_mult/lc_7/in_3
 (33 14)  (33 126)  (33 126)  routing T_0_7.lc_trk_g3_7 <X> T_0_7.wire_mult/lc_7/in_3
 (34 14)  (34 126)  (34 126)  routing T_0_7.lc_trk_g3_7 <X> T_0_7.wire_mult/lc_7/in_3
 (36 14)  (36 126)  (36 126)  LC_7 Logic Functioning bit
 (37 14)  (37 126)  (37 126)  LC_7 Logic Functioning bit
 (42 14)  (42 126)  (42 126)  LC_7 Logic Functioning bit
 (43 14)  (43 126)  (43 126)  LC_7 Logic Functioning bit
 (50 14)  (50 126)  (50 126)  Cascade buffer Enable bit: MULT2_LC07_inmux02_5

 (30 15)  (30 127)  (30 127)  routing T_0_7.lc_trk_g1_7 <X> T_0_7.wire_mult/lc_7/in_1
 (31 15)  (31 127)  (31 127)  routing T_0_7.lc_trk_g3_7 <X> T_0_7.wire_mult/lc_7/in_3
 (36 15)  (36 127)  (36 127)  LC_7 Logic Functioning bit
 (37 15)  (37 127)  (37 127)  LC_7 Logic Functioning bit
 (42 15)  (42 127)  (42 127)  LC_7 Logic Functioning bit
 (43 15)  (43 127)  (43 127)  LC_7 Logic Functioning bit


LogicTile_1_7

 (21 0)  (75 112)  (75 112)  routing T_1_7.wire_logic_cluster/lc_3/out <X> T_1_7.lc_trk_g0_3
 (22 0)  (76 112)  (76 112)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (80 112)  (80 112)  routing T_1_7.lc_trk_g2_4 <X> T_1_7.wire_logic_cluster/lc_0/in_0
 (28 0)  (82 112)  (82 112)  routing T_1_7.lc_trk_g2_5 <X> T_1_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 112)  (83 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (84 112)  (84 112)  routing T_1_7.lc_trk_g2_5 <X> T_1_7.wire_logic_cluster/lc_0/in_1
 (32 0)  (86 112)  (86 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (89 112)  (89 112)  routing T_1_7.lc_trk_g2_6 <X> T_1_7.input_2_0
 (36 0)  (90 112)  (90 112)  LC_0 Logic Functioning bit
 (37 0)  (91 112)  (91 112)  LC_0 Logic Functioning bit
 (38 0)  (92 112)  (92 112)  LC_0 Logic Functioning bit
 (39 0)  (93 112)  (93 112)  LC_0 Logic Functioning bit
 (28 1)  (82 113)  (82 113)  routing T_1_7.lc_trk_g2_4 <X> T_1_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (83 113)  (83 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (85 113)  (85 113)  routing T_1_7.lc_trk_g0_3 <X> T_1_7.wire_logic_cluster/lc_0/in_3
 (32 1)  (86 113)  (86 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (87 113)  (87 113)  routing T_1_7.lc_trk_g2_6 <X> T_1_7.input_2_0
 (35 1)  (89 113)  (89 113)  routing T_1_7.lc_trk_g2_6 <X> T_1_7.input_2_0
 (40 1)  (94 113)  (94 113)  LC_0 Logic Functioning bit
 (41 1)  (95 113)  (95 113)  LC_0 Logic Functioning bit
 (42 1)  (96 113)  (96 113)  LC_0 Logic Functioning bit
 (43 1)  (97 113)  (97 113)  LC_0 Logic Functioning bit
 (53 1)  (107 113)  (107 113)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (54 114)  (54 114)  routing T_1_7.glb_netwk_7 <X> T_1_7.wire_logic_cluster/lc_7/clk
 (1 2)  (55 114)  (55 114)  routing T_1_7.glb_netwk_7 <X> T_1_7.wire_logic_cluster/lc_7/clk
 (2 2)  (56 114)  (56 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (12 2)  (66 114)  (66 114)  routing T_1_7.sp4_v_t_45 <X> T_1_7.sp4_h_l_39
 (15 2)  (69 114)  (69 114)  routing T_1_7.bot_op_5 <X> T_1_7.lc_trk_g0_5
 (17 2)  (71 114)  (71 114)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (0 3)  (54 115)  (54 115)  routing T_1_7.glb_netwk_7 <X> T_1_7.wire_logic_cluster/lc_7/clk
 (11 3)  (65 115)  (65 115)  routing T_1_7.sp4_v_t_45 <X> T_1_7.sp4_h_l_39
 (13 3)  (67 115)  (67 115)  routing T_1_7.sp4_v_t_45 <X> T_1_7.sp4_h_l_39
 (22 3)  (76 115)  (76 115)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (78 115)  (78 115)  routing T_1_7.bot_op_6 <X> T_1_7.lc_trk_g0_6
 (1 4)  (55 116)  (55 116)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (54 117)  (54 117)  routing T_1_7.glb_netwk_3 <X> T_1_7.wire_logic_cluster/lc_7/cen
 (15 6)  (69 118)  (69 118)  routing T_1_7.bot_op_5 <X> T_1_7.lc_trk_g1_5
 (17 6)  (71 118)  (71 118)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (76 118)  (76 118)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (78 118)  (78 118)  routing T_1_7.bot_op_7 <X> T_1_7.lc_trk_g1_7
 (32 6)  (86 118)  (86 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (87 118)  (87 118)  routing T_1_7.lc_trk_g3_1 <X> T_1_7.wire_logic_cluster/lc_3/in_3
 (34 6)  (88 118)  (88 118)  routing T_1_7.lc_trk_g3_1 <X> T_1_7.wire_logic_cluster/lc_3/in_3
 (36 6)  (90 118)  (90 118)  LC_3 Logic Functioning bit
 (37 6)  (91 118)  (91 118)  LC_3 Logic Functioning bit
 (38 6)  (92 118)  (92 118)  LC_3 Logic Functioning bit
 (39 6)  (93 118)  (93 118)  LC_3 Logic Functioning bit
 (45 6)  (99 118)  (99 118)  LC_3 Logic Functioning bit
 (52 6)  (106 118)  (106 118)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (22 7)  (76 119)  (76 119)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (78 119)  (78 119)  routing T_1_7.top_op_6 <X> T_1_7.lc_trk_g1_6
 (25 7)  (79 119)  (79 119)  routing T_1_7.top_op_6 <X> T_1_7.lc_trk_g1_6
 (36 7)  (90 119)  (90 119)  LC_3 Logic Functioning bit
 (37 7)  (91 119)  (91 119)  LC_3 Logic Functioning bit
 (38 7)  (92 119)  (92 119)  LC_3 Logic Functioning bit
 (39 7)  (93 119)  (93 119)  LC_3 Logic Functioning bit
 (15 8)  (69 120)  (69 120)  routing T_1_7.sp4_v_t_28 <X> T_1_7.lc_trk_g2_1
 (16 8)  (70 120)  (70 120)  routing T_1_7.sp4_v_t_28 <X> T_1_7.lc_trk_g2_1
 (17 8)  (71 120)  (71 120)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (80 120)  (80 120)  routing T_1_7.lc_trk_g1_7 <X> T_1_7.wire_logic_cluster/lc_4/in_0
 (28 8)  (82 120)  (82 120)  routing T_1_7.lc_trk_g2_1 <X> T_1_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (83 120)  (83 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (85 120)  (85 120)  routing T_1_7.lc_trk_g1_6 <X> T_1_7.wire_logic_cluster/lc_4/in_3
 (32 8)  (86 120)  (86 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (88 120)  (88 120)  routing T_1_7.lc_trk_g1_6 <X> T_1_7.wire_logic_cluster/lc_4/in_3
 (35 8)  (89 120)  (89 120)  routing T_1_7.lc_trk_g1_5 <X> T_1_7.input_2_4
 (37 8)  (91 120)  (91 120)  LC_4 Logic Functioning bit
 (38 8)  (92 120)  (92 120)  LC_4 Logic Functioning bit
 (41 8)  (95 120)  (95 120)  LC_4 Logic Functioning bit
 (42 8)  (96 120)  (96 120)  LC_4 Logic Functioning bit
 (47 8)  (101 120)  (101 120)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (80 121)  (80 121)  routing T_1_7.lc_trk_g1_7 <X> T_1_7.wire_logic_cluster/lc_4/in_0
 (27 9)  (81 121)  (81 121)  routing T_1_7.lc_trk_g1_7 <X> T_1_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (83 121)  (83 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (85 121)  (85 121)  routing T_1_7.lc_trk_g1_6 <X> T_1_7.wire_logic_cluster/lc_4/in_3
 (32 9)  (86 121)  (86 121)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (88 121)  (88 121)  routing T_1_7.lc_trk_g1_5 <X> T_1_7.input_2_4
 (37 9)  (91 121)  (91 121)  LC_4 Logic Functioning bit
 (38 9)  (92 121)  (92 121)  LC_4 Logic Functioning bit
 (41 9)  (95 121)  (95 121)  LC_4 Logic Functioning bit
 (42 9)  (96 121)  (96 121)  LC_4 Logic Functioning bit
 (4 10)  (58 122)  (58 122)  routing T_1_7.sp4_v_b_10 <X> T_1_7.sp4_v_t_43
 (6 10)  (60 122)  (60 122)  routing T_1_7.sp4_v_b_10 <X> T_1_7.sp4_v_t_43
 (8 10)  (62 122)  (62 122)  routing T_1_7.sp4_v_t_36 <X> T_1_7.sp4_h_l_42
 (9 10)  (63 122)  (63 122)  routing T_1_7.sp4_v_t_36 <X> T_1_7.sp4_h_l_42
 (10 10)  (64 122)  (64 122)  routing T_1_7.sp4_v_t_36 <X> T_1_7.sp4_h_l_42
 (15 10)  (69 122)  (69 122)  routing T_1_7.sp12_v_t_2 <X> T_1_7.lc_trk_g2_5
 (17 10)  (71 122)  (71 122)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (72 122)  (72 122)  routing T_1_7.sp12_v_t_2 <X> T_1_7.lc_trk_g2_5
 (15 11)  (69 123)  (69 123)  routing T_1_7.sp4_v_t_33 <X> T_1_7.lc_trk_g2_4
 (16 11)  (70 123)  (70 123)  routing T_1_7.sp4_v_t_33 <X> T_1_7.lc_trk_g2_4
 (17 11)  (71 123)  (71 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (72 123)  (72 123)  routing T_1_7.sp12_v_t_2 <X> T_1_7.lc_trk_g2_5
 (22 11)  (76 123)  (76 123)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (77 123)  (77 123)  routing T_1_7.sp4_v_b_46 <X> T_1_7.lc_trk_g2_6
 (24 11)  (78 123)  (78 123)  routing T_1_7.sp4_v_b_46 <X> T_1_7.lc_trk_g2_6
 (17 12)  (71 124)  (71 124)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (72 124)  (72 124)  routing T_1_7.bnl_op_1 <X> T_1_7.lc_trk_g3_1
 (22 12)  (76 124)  (76 124)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (77 124)  (77 124)  routing T_1_7.sp4_v_t_30 <X> T_1_7.lc_trk_g3_3
 (24 12)  (78 124)  (78 124)  routing T_1_7.sp4_v_t_30 <X> T_1_7.lc_trk_g3_3
 (26 12)  (80 124)  (80 124)  routing T_1_7.lc_trk_g1_5 <X> T_1_7.wire_logic_cluster/lc_6/in_0
 (32 12)  (86 124)  (86 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (87 124)  (87 124)  routing T_1_7.lc_trk_g2_1 <X> T_1_7.wire_logic_cluster/lc_6/in_3
 (36 12)  (90 124)  (90 124)  LC_6 Logic Functioning bit
 (38 12)  (92 124)  (92 124)  LC_6 Logic Functioning bit
 (48 12)  (102 124)  (102 124)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (18 13)  (72 125)  (72 125)  routing T_1_7.bnl_op_1 <X> T_1_7.lc_trk_g3_1
 (27 13)  (81 125)  (81 125)  routing T_1_7.lc_trk_g1_5 <X> T_1_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (83 125)  (83 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (37 13)  (91 125)  (91 125)  LC_6 Logic Functioning bit
 (39 13)  (93 125)  (93 125)  LC_6 Logic Functioning bit
 (1 14)  (55 126)  (55 126)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (3 14)  (57 126)  (57 126)  routing T_1_7.sp12_v_b_1 <X> T_1_7.sp12_v_t_22
 (26 14)  (80 126)  (80 126)  routing T_1_7.lc_trk_g0_5 <X> T_1_7.wire_logic_cluster/lc_7/in_0
 (27 14)  (81 126)  (81 126)  routing T_1_7.lc_trk_g3_3 <X> T_1_7.wire_logic_cluster/lc_7/in_1
 (28 14)  (82 126)  (82 126)  routing T_1_7.lc_trk_g3_3 <X> T_1_7.wire_logic_cluster/lc_7/in_1
 (29 14)  (83 126)  (83 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (85 126)  (85 126)  routing T_1_7.lc_trk_g0_6 <X> T_1_7.wire_logic_cluster/lc_7/in_3
 (32 14)  (86 126)  (86 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (37 14)  (91 126)  (91 126)  LC_7 Logic Functioning bit
 (39 14)  (93 126)  (93 126)  LC_7 Logic Functioning bit
 (41 14)  (95 126)  (95 126)  LC_7 Logic Functioning bit
 (43 14)  (97 126)  (97 126)  LC_7 Logic Functioning bit
 (48 14)  (102 126)  (102 126)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (0 15)  (54 127)  (54 127)  routing T_1_7.glb_netwk_2 <X> T_1_7.wire_logic_cluster/lc_7/s_r
 (8 15)  (62 127)  (62 127)  routing T_1_7.sp4_v_b_7 <X> T_1_7.sp4_v_t_47
 (10 15)  (64 127)  (64 127)  routing T_1_7.sp4_v_b_7 <X> T_1_7.sp4_v_t_47
 (29 15)  (83 127)  (83 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (84 127)  (84 127)  routing T_1_7.lc_trk_g3_3 <X> T_1_7.wire_logic_cluster/lc_7/in_1
 (31 15)  (85 127)  (85 127)  routing T_1_7.lc_trk_g0_6 <X> T_1_7.wire_logic_cluster/lc_7/in_3
 (32 15)  (86 127)  (86 127)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (87 127)  (87 127)  routing T_1_7.lc_trk_g2_1 <X> T_1_7.input_2_7
 (37 15)  (91 127)  (91 127)  LC_7 Logic Functioning bit
 (39 15)  (93 127)  (93 127)  LC_7 Logic Functioning bit
 (41 15)  (95 127)  (95 127)  LC_7 Logic Functioning bit
 (43 15)  (97 127)  (97 127)  LC_7 Logic Functioning bit


LogicTile_2_7

 (0 2)  (108 114)  (108 114)  routing T_2_7.glb_netwk_7 <X> T_2_7.wire_logic_cluster/lc_7/clk
 (1 2)  (109 114)  (109 114)  routing T_2_7.glb_netwk_7 <X> T_2_7.wire_logic_cluster/lc_7/clk
 (2 2)  (110 114)  (110 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (5 2)  (113 114)  (113 114)  routing T_2_7.sp4_v_t_43 <X> T_2_7.sp4_h_l_37
 (12 2)  (120 114)  (120 114)  routing T_2_7.sp4_v_t_39 <X> T_2_7.sp4_h_l_39
 (0 3)  (108 115)  (108 115)  routing T_2_7.glb_netwk_7 <X> T_2_7.wire_logic_cluster/lc_7/clk
 (4 3)  (112 115)  (112 115)  routing T_2_7.sp4_v_t_43 <X> T_2_7.sp4_h_l_37
 (6 3)  (114 115)  (114 115)  routing T_2_7.sp4_v_t_43 <X> T_2_7.sp4_h_l_37
 (11 3)  (119 115)  (119 115)  routing T_2_7.sp4_v_t_39 <X> T_2_7.sp4_h_l_39
 (17 3)  (125 115)  (125 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 4)  (108 116)  (108 116)  routing T_2_7.lc_trk_g3_3 <X> T_2_7.wire_logic_cluster/lc_7/cen
 (1 4)  (109 116)  (109 116)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (108 117)  (108 117)  routing T_2_7.lc_trk_g3_3 <X> T_2_7.wire_logic_cluster/lc_7/cen
 (1 5)  (109 117)  (109 117)  routing T_2_7.lc_trk_g3_3 <X> T_2_7.wire_logic_cluster/lc_7/cen
 (0 6)  (108 118)  (108 118)  routing T_2_7.glb_netwk_2 <X> T_2_7.glb2local_0
 (1 6)  (109 118)  (109 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (6 6)  (114 118)  (114 118)  routing T_2_7.sp4_v_b_0 <X> T_2_7.sp4_v_t_38
 (8 6)  (116 118)  (116 118)  routing T_2_7.sp4_v_t_47 <X> T_2_7.sp4_h_l_41
 (9 6)  (117 118)  (117 118)  routing T_2_7.sp4_v_t_47 <X> T_2_7.sp4_h_l_41
 (10 6)  (118 118)  (118 118)  routing T_2_7.sp4_v_t_47 <X> T_2_7.sp4_h_l_41
 (28 6)  (136 118)  (136 118)  routing T_2_7.lc_trk_g2_6 <X> T_2_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 118)  (137 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (138 118)  (138 118)  routing T_2_7.lc_trk_g2_6 <X> T_2_7.wire_logic_cluster/lc_3/in_1
 (31 6)  (139 118)  (139 118)  routing T_2_7.lc_trk_g0_4 <X> T_2_7.wire_logic_cluster/lc_3/in_3
 (32 6)  (140 118)  (140 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (41 6)  (149 118)  (149 118)  LC_3 Logic Functioning bit
 (43 6)  (151 118)  (151 118)  LC_3 Logic Functioning bit
 (45 6)  (153 118)  (153 118)  LC_3 Logic Functioning bit
 (5 7)  (113 119)  (113 119)  routing T_2_7.sp4_v_b_0 <X> T_2_7.sp4_v_t_38
 (30 7)  (138 119)  (138 119)  routing T_2_7.lc_trk_g2_6 <X> T_2_7.wire_logic_cluster/lc_3/in_1
 (41 7)  (149 119)  (149 119)  LC_3 Logic Functioning bit
 (43 7)  (151 119)  (151 119)  LC_3 Logic Functioning bit
 (53 7)  (161 119)  (161 119)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (22 11)  (130 123)  (130 123)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (131 123)  (131 123)  routing T_2_7.sp4_v_b_46 <X> T_2_7.lc_trk_g2_6
 (24 11)  (132 123)  (132 123)  routing T_2_7.sp4_v_b_46 <X> T_2_7.lc_trk_g2_6
 (21 12)  (129 124)  (129 124)  routing T_2_7.sp4_h_r_43 <X> T_2_7.lc_trk_g3_3
 (22 12)  (130 124)  (130 124)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (131 124)  (131 124)  routing T_2_7.sp4_h_r_43 <X> T_2_7.lc_trk_g3_3
 (24 12)  (132 124)  (132 124)  routing T_2_7.sp4_h_r_43 <X> T_2_7.lc_trk_g3_3
 (21 13)  (129 125)  (129 125)  routing T_2_7.sp4_h_r_43 <X> T_2_7.lc_trk_g3_3
 (5 14)  (113 126)  (113 126)  routing T_2_7.sp4_v_t_44 <X> T_2_7.sp4_h_l_44
 (3 15)  (111 127)  (111 127)  routing T_2_7.sp12_h_l_22 <X> T_2_7.sp12_v_t_22
 (6 15)  (114 127)  (114 127)  routing T_2_7.sp4_v_t_44 <X> T_2_7.sp4_h_l_44


LogicTile_3_7

 (5 5)  (167 117)  (167 117)  routing T_3_7.sp4_h_r_3 <X> T_3_7.sp4_v_b_3
 (5 6)  (167 118)  (167 118)  routing T_3_7.sp4_v_t_44 <X> T_3_7.sp4_h_l_38
 (12 6)  (174 118)  (174 118)  routing T_3_7.sp4_v_t_40 <X> T_3_7.sp4_h_l_40
 (3 7)  (165 119)  (165 119)  routing T_3_7.sp12_h_l_23 <X> T_3_7.sp12_v_t_23
 (4 7)  (166 119)  (166 119)  routing T_3_7.sp4_v_t_44 <X> T_3_7.sp4_h_l_38
 (6 7)  (168 119)  (168 119)  routing T_3_7.sp4_v_t_44 <X> T_3_7.sp4_h_l_38
 (11 7)  (173 119)  (173 119)  routing T_3_7.sp4_v_t_40 <X> T_3_7.sp4_h_l_40
 (5 10)  (167 122)  (167 122)  routing T_3_7.sp4_h_r_3 <X> T_3_7.sp4_h_l_43
 (4 11)  (166 123)  (166 123)  routing T_3_7.sp4_h_r_3 <X> T_3_7.sp4_h_l_43
 (8 13)  (170 125)  (170 125)  routing T_3_7.sp4_v_t_42 <X> T_3_7.sp4_v_b_10
 (10 13)  (172 125)  (172 125)  routing T_3_7.sp4_v_t_42 <X> T_3_7.sp4_v_b_10


LogicTile_4_7

 (6 4)  (222 116)  (222 116)  routing T_4_7.sp4_v_t_37 <X> T_4_7.sp4_v_b_3
 (5 5)  (221 117)  (221 117)  routing T_4_7.sp4_v_t_37 <X> T_4_7.sp4_v_b_3
 (9 13)  (225 125)  (225 125)  routing T_4_7.sp4_v_t_39 <X> T_4_7.sp4_v_b_10
 (10 13)  (226 125)  (226 125)  routing T_4_7.sp4_v_t_39 <X> T_4_7.sp4_v_b_10


LogicTile_7_7

 (5 6)  (371 118)  (371 118)  routing T_7_7.sp4_v_t_44 <X> T_7_7.sp4_h_l_38
 (4 7)  (370 119)  (370 119)  routing T_7_7.sp4_v_t_44 <X> T_7_7.sp4_h_l_38
 (6 7)  (372 119)  (372 119)  routing T_7_7.sp4_v_t_44 <X> T_7_7.sp4_h_l_38


LogicTile_8_7

 (0 2)  (420 114)  (420 114)  routing T_8_7.glb_netwk_7 <X> T_8_7.wire_logic_cluster/lc_7/clk
 (1 2)  (421 114)  (421 114)  routing T_8_7.glb_netwk_7 <X> T_8_7.wire_logic_cluster/lc_7/clk
 (2 2)  (422 114)  (422 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (420 115)  (420 115)  routing T_8_7.glb_netwk_7 <X> T_8_7.wire_logic_cluster/lc_7/clk
 (16 6)  (436 118)  (436 118)  routing T_8_7.sp4_v_b_5 <X> T_8_7.lc_trk_g1_5
 (17 6)  (437 118)  (437 118)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (438 118)  (438 118)  routing T_8_7.sp4_v_b_5 <X> T_8_7.lc_trk_g1_5
 (31 10)  (451 122)  (451 122)  routing T_8_7.lc_trk_g1_5 <X> T_8_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (452 122)  (452 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (454 122)  (454 122)  routing T_8_7.lc_trk_g1_5 <X> T_8_7.wire_logic_cluster/lc_5/in_3
 (36 10)  (456 122)  (456 122)  LC_5 Logic Functioning bit
 (37 10)  (457 122)  (457 122)  LC_5 Logic Functioning bit
 (38 10)  (458 122)  (458 122)  LC_5 Logic Functioning bit
 (39 10)  (459 122)  (459 122)  LC_5 Logic Functioning bit
 (45 10)  (465 122)  (465 122)  LC_5 Logic Functioning bit
 (36 11)  (456 123)  (456 123)  LC_5 Logic Functioning bit
 (37 11)  (457 123)  (457 123)  LC_5 Logic Functioning bit
 (38 11)  (458 123)  (458 123)  LC_5 Logic Functioning bit
 (39 11)  (459 123)  (459 123)  LC_5 Logic Functioning bit
 (3 14)  (423 126)  (423 126)  routing T_8_7.sp12_v_b_1 <X> T_8_7.sp12_v_t_22


LogicTile_13_7

 (3 7)  (697 119)  (697 119)  routing T_13_7.sp12_h_l_23 <X> T_13_7.sp12_v_t_23


DSP_Tile_0_6

 (7 0)  (7 96)  (7 96)  MAC16 functional bit: MULT1_bram_cbit_1

 (21 0)  (21 96)  (21 96)  routing T_0_6.sp4_h_r_11 <X> T_0_6.lc_trk_g0_3
 (22 0)  (22 96)  (22 96)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (23 96)  (23 96)  routing T_0_6.sp4_h_r_11 <X> T_0_6.lc_trk_g0_3
 (24 0)  (24 96)  (24 96)  routing T_0_6.sp4_h_r_11 <X> T_0_6.lc_trk_g0_3
 (26 0)  (26 96)  (26 96)  routing T_0_6.lc_trk_g1_5 <X> T_0_6.wire_mult/lc_0/in_0
 (31 0)  (31 96)  (31 96)  routing T_0_6.lc_trk_g0_7 <X> T_0_6.wire_mult/lc_0/in_3
 (32 0)  (32 96)  (32 96)  Enable bit of Mux _mult/lcb3_0 => lc_trk_g0_7 wire_mult/lc_0/in_3
 (36 0)  (36 96)  (36 96)  LC_0 Logic Functioning bit
 (37 0)  (37 96)  (37 96)  LC_0 Logic Functioning bit
 (42 0)  (42 96)  (42 96)  LC_0 Logic Functioning bit
 (43 0)  (43 96)  (43 96)  LC_0 Logic Functioning bit
 (50 0)  (50 96)  (50 96)  Cascade buffer Enable bit: MULT1_LC00_inmux02_5

 (7 1)  (7 97)  (7 97)  MAC16 functional bit: MULT1_bram_cbit_0

 (22 1)  (22 97)  (22 97)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (23 97)  (23 97)  routing T_0_6.sp4_h_r_2 <X> T_0_6.lc_trk_g0_2
 (24 1)  (24 97)  (24 97)  routing T_0_6.sp4_h_r_2 <X> T_0_6.lc_trk_g0_2
 (25 1)  (25 97)  (25 97)  routing T_0_6.sp4_h_r_2 <X> T_0_6.lc_trk_g0_2
 (27 1)  (27 97)  (27 97)  routing T_0_6.lc_trk_g1_5 <X> T_0_6.wire_mult/lc_0/in_0
 (29 1)  (29 97)  (29 97)  Enable bit of Mux _mult/lcb0_0 => lc_trk_g1_5 wire_mult/lc_0/in_0
 (31 1)  (31 97)  (31 97)  routing T_0_6.lc_trk_g0_7 <X> T_0_6.wire_mult/lc_0/in_3
 (36 1)  (36 97)  (36 97)  LC_0 Logic Functioning bit
 (37 1)  (37 97)  (37 97)  LC_0 Logic Functioning bit
 (42 1)  (42 97)  (42 97)  LC_0 Logic Functioning bit
 (43 1)  (43 97)  (43 97)  LC_0 Logic Functioning bit
 (47 1)  (47 97)  (47 97)  Enable bit of Mux _out_links/OutMux8_0 => wire_mult/mult/O_8 sp4_h_l_21
 (15 2)  (15 98)  (15 98)  routing T_0_6.sp4_h_r_21 <X> T_0_6.lc_trk_g0_5
 (16 2)  (16 98)  (16 98)  routing T_0_6.sp4_h_r_21 <X> T_0_6.lc_trk_g0_5
 (17 2)  (17 98)  (17 98)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (18 98)  (18 98)  routing T_0_6.sp4_h_r_21 <X> T_0_6.lc_trk_g0_5
 (21 2)  (21 98)  (21 98)  routing T_0_6.sp12_h_l_4 <X> T_0_6.lc_trk_g0_7
 (22 2)  (22 98)  (22 98)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (24 98)  (24 98)  routing T_0_6.sp12_h_l_4 <X> T_0_6.lc_trk_g0_7
 (25 2)  (25 98)  (25 98)  routing T_0_6.sp4_h_l_3 <X> T_0_6.lc_trk_g0_6
 (31 2)  (31 98)  (31 98)  routing T_0_6.lc_trk_g0_6 <X> T_0_6.wire_mult/lc_1/in_3
 (32 2)  (32 98)  (32 98)  Enable bit of Mux _mult/lcb3_1 => lc_trk_g0_6 wire_mult/lc_1/in_3
 (36 2)  (36 98)  (36 98)  LC_1 Logic Functioning bit
 (37 2)  (37 98)  (37 98)  LC_1 Logic Functioning bit
 (42 2)  (42 98)  (42 98)  LC_1 Logic Functioning bit
 (43 2)  (43 98)  (43 98)  LC_1 Logic Functioning bit
 (50 2)  (50 98)  (50 98)  Cascade buffer Enable bit: MULT1_LC01_inmux02_5

 (18 3)  (18 99)  (18 99)  routing T_0_6.sp4_h_r_21 <X> T_0_6.lc_trk_g0_5
 (21 3)  (21 99)  (21 99)  routing T_0_6.sp12_h_l_4 <X> T_0_6.lc_trk_g0_7
 (22 3)  (22 99)  (22 99)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_3 lc_trk_g0_6
 (23 3)  (23 99)  (23 99)  routing T_0_6.sp4_h_l_3 <X> T_0_6.lc_trk_g0_6
 (24 3)  (24 99)  (24 99)  routing T_0_6.sp4_h_l_3 <X> T_0_6.lc_trk_g0_6
 (31 3)  (31 99)  (31 99)  routing T_0_6.lc_trk_g0_6 <X> T_0_6.wire_mult/lc_1/in_3
 (36 3)  (36 99)  (36 99)  LC_1 Logic Functioning bit
 (37 3)  (37 99)  (37 99)  LC_1 Logic Functioning bit
 (42 3)  (42 99)  (42 99)  LC_1 Logic Functioning bit
 (43 3)  (43 99)  (43 99)  LC_1 Logic Functioning bit
 (21 4)  (21 100)  (21 100)  routing T_0_6.sp4_h_r_19 <X> T_0_6.lc_trk_g1_3
 (22 4)  (22 100)  (22 100)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (23 100)  (23 100)  routing T_0_6.sp4_h_r_19 <X> T_0_6.lc_trk_g1_3
 (24 4)  (24 100)  (24 100)  routing T_0_6.sp4_h_r_19 <X> T_0_6.lc_trk_g1_3
 (25 4)  (25 100)  (25 100)  routing T_0_6.sp4_h_l_7 <X> T_0_6.lc_trk_g1_2
 (31 4)  (31 100)  (31 100)  routing T_0_6.lc_trk_g0_5 <X> T_0_6.wire_mult/lc_2/in_3
 (32 4)  (32 100)  (32 100)  Enable bit of Mux _mult/lcb3_2 => lc_trk_g0_5 wire_mult/lc_2/in_3
 (36 4)  (36 100)  (36 100)  LC_2 Logic Functioning bit
 (37 4)  (37 100)  (37 100)  LC_2 Logic Functioning bit
 (42 4)  (42 100)  (42 100)  LC_2 Logic Functioning bit
 (43 4)  (43 100)  (43 100)  LC_2 Logic Functioning bit
 (50 4)  (50 100)  (50 100)  Cascade buffer Enable bit: MULT1_LC02_inmux02_5

 (21 5)  (21 101)  (21 101)  routing T_0_6.sp4_h_r_19 <X> T_0_6.lc_trk_g1_3
 (22 5)  (22 101)  (22 101)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (23 101)  (23 101)  routing T_0_6.sp4_h_l_7 <X> T_0_6.lc_trk_g1_2
 (24 5)  (24 101)  (24 101)  routing T_0_6.sp4_h_l_7 <X> T_0_6.lc_trk_g1_2
 (25 5)  (25 101)  (25 101)  routing T_0_6.sp4_h_l_7 <X> T_0_6.lc_trk_g1_2
 (36 5)  (36 101)  (36 101)  LC_2 Logic Functioning bit
 (37 5)  (37 101)  (37 101)  LC_2 Logic Functioning bit
 (42 5)  (42 101)  (42 101)  LC_2 Logic Functioning bit
 (43 5)  (43 101)  (43 101)  LC_2 Logic Functioning bit
 (7 6)  (7 102)  (7 102)  MAC16 functional bit: MULT1_bram_cbit_7

 (16 6)  (16 102)  (16 102)  routing T_0_6.sp4_v_b_13 <X> T_0_6.lc_trk_g1_5
 (17 6)  (17 102)  (17 102)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (18 102)  (18 102)  routing T_0_6.sp4_v_b_13 <X> T_0_6.lc_trk_g1_5
 (21 6)  (21 102)  (21 102)  routing T_0_6.sp4_h_l_10 <X> T_0_6.lc_trk_g1_7
 (22 6)  (22 102)  (22 102)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (23 102)  (23 102)  routing T_0_6.sp4_h_l_10 <X> T_0_6.lc_trk_g1_7
 (24 6)  (24 102)  (24 102)  routing T_0_6.sp4_h_l_10 <X> T_0_6.lc_trk_g1_7
 (31 6)  (31 102)  (31 102)  routing T_0_6.lc_trk_g1_7 <X> T_0_6.wire_mult/lc_3/in_3
 (32 6)  (32 102)  (32 102)  Enable bit of Mux _mult/lcb3_3 => lc_trk_g1_7 wire_mult/lc_3/in_3
 (34 6)  (34 102)  (34 102)  routing T_0_6.lc_trk_g1_7 <X> T_0_6.wire_mult/lc_3/in_3
 (36 6)  (36 102)  (36 102)  LC_3 Logic Functioning bit
 (37 6)  (37 102)  (37 102)  LC_3 Logic Functioning bit
 (42 6)  (42 102)  (42 102)  LC_3 Logic Functioning bit
 (43 6)  (43 102)  (43 102)  LC_3 Logic Functioning bit
 (50 6)  (50 102)  (50 102)  Cascade buffer Enable bit: MULT1_LC03_inmux02_5

 (18 7)  (18 103)  (18 103)  routing T_0_6.sp4_v_b_13 <X> T_0_6.lc_trk_g1_5
 (21 7)  (21 103)  (21 103)  routing T_0_6.sp4_h_l_10 <X> T_0_6.lc_trk_g1_7
 (31 7)  (31 103)  (31 103)  routing T_0_6.lc_trk_g1_7 <X> T_0_6.wire_mult/lc_3/in_3
 (36 7)  (36 103)  (36 103)  LC_3 Logic Functioning bit
 (37 7)  (37 103)  (37 103)  LC_3 Logic Functioning bit
 (42 7)  (42 103)  (42 103)  LC_3 Logic Functioning bit
 (43 7)  (43 103)  (43 103)  LC_3 Logic Functioning bit
 (32 8)  (32 104)  (32 104)  Enable bit of Mux _mult/lcb3_4 => lc_trk_g0_3 wire_mult/lc_4/in_3
 (36 8)  (36 104)  (36 104)  LC_4 Logic Functioning bit
 (37 8)  (37 104)  (37 104)  LC_4 Logic Functioning bit
 (42 8)  (42 104)  (42 104)  LC_4 Logic Functioning bit
 (43 8)  (43 104)  (43 104)  LC_4 Logic Functioning bit
 (50 8)  (50 104)  (50 104)  Cascade buffer Enable bit: MULT1_LC04_inmux02_5

 (31 9)  (31 105)  (31 105)  routing T_0_6.lc_trk_g0_3 <X> T_0_6.wire_mult/lc_4/in_3
 (36 9)  (36 105)  (36 105)  LC_4 Logic Functioning bit
 (37 9)  (37 105)  (37 105)  LC_4 Logic Functioning bit
 (42 9)  (42 105)  (42 105)  LC_4 Logic Functioning bit
 (43 9)  (43 105)  (43 105)  LC_4 Logic Functioning bit
 (52 9)  (52 105)  (52 105)  Enable bit of Mux _out_links/OutMux9_4 => wire_mult/mult/O_12 sp4_r_v_b_9
 (32 10)  (32 106)  (32 106)  Enable bit of Mux _mult/lcb3_5 => lc_trk_g1_3 wire_mult/lc_5/in_3
 (34 10)  (34 106)  (34 106)  routing T_0_6.lc_trk_g1_3 <X> T_0_6.wire_mult/lc_5/in_3
 (36 10)  (36 106)  (36 106)  LC_5 Logic Functioning bit
 (37 10)  (37 106)  (37 106)  LC_5 Logic Functioning bit
 (42 10)  (42 106)  (42 106)  LC_5 Logic Functioning bit
 (43 10)  (43 106)  (43 106)  LC_5 Logic Functioning bit
 (50 10)  (50 106)  (50 106)  Cascade buffer Enable bit: MULT1_LC05_inmux02_5

 (31 11)  (31 107)  (31 107)  routing T_0_6.lc_trk_g1_3 <X> T_0_6.wire_mult/lc_5/in_3
 (36 11)  (36 107)  (36 107)  LC_5 Logic Functioning bit
 (37 11)  (37 107)  (37 107)  LC_5 Logic Functioning bit
 (42 11)  (42 107)  (42 107)  LC_5 Logic Functioning bit
 (43 11)  (43 107)  (43 107)  LC_5 Logic Functioning bit
 (32 12)  (32 108)  (32 108)  Enable bit of Mux _mult/lcb3_6 => lc_trk_g1_2 wire_mult/lc_6/in_3
 (34 12)  (34 108)  (34 108)  routing T_0_6.lc_trk_g1_2 <X> T_0_6.wire_mult/lc_6/in_3
 (36 12)  (36 108)  (36 108)  LC_6 Logic Functioning bit
 (37 12)  (37 108)  (37 108)  LC_6 Logic Functioning bit
 (42 12)  (42 108)  (42 108)  LC_6 Logic Functioning bit
 (43 12)  (43 108)  (43 108)  LC_6 Logic Functioning bit
 (50 12)  (50 108)  (50 108)  Cascade buffer Enable bit: MULT1_LC06_inmux02_5

 (31 13)  (31 109)  (31 109)  routing T_0_6.lc_trk_g1_2 <X> T_0_6.wire_mult/lc_6/in_3
 (36 13)  (36 109)  (36 109)  LC_6 Logic Functioning bit
 (37 13)  (37 109)  (37 109)  LC_6 Logic Functioning bit
 (42 13)  (42 109)  (42 109)  LC_6 Logic Functioning bit
 (43 13)  (43 109)  (43 109)  LC_6 Logic Functioning bit
 (52 13)  (52 109)  (52 109)  Enable bit of Mux _out_links/OutMux9_6 => wire_mult/mult/O_14 sp4_r_v_b_13
 (32 14)  (32 110)  (32 110)  Enable bit of Mux _mult/lcb3_7 => lc_trk_g0_2 wire_mult/lc_7/in_3
 (36 14)  (36 110)  (36 110)  LC_7 Logic Functioning bit
 (37 14)  (37 110)  (37 110)  LC_7 Logic Functioning bit
 (42 14)  (42 110)  (42 110)  LC_7 Logic Functioning bit
 (43 14)  (43 110)  (43 110)  LC_7 Logic Functioning bit
 (50 14)  (50 110)  (50 110)  Cascade buffer Enable bit: MULT1_LC07_inmux02_5

 (31 15)  (31 111)  (31 111)  routing T_0_6.lc_trk_g0_2 <X> T_0_6.wire_mult/lc_7/in_3
 (36 15)  (36 111)  (36 111)  LC_7 Logic Functioning bit
 (37 15)  (37 111)  (37 111)  LC_7 Logic Functioning bit
 (42 15)  (42 111)  (42 111)  LC_7 Logic Functioning bit
 (43 15)  (43 111)  (43 111)  LC_7 Logic Functioning bit


LogicTile_1_6

 (21 0)  (75 96)  (75 96)  routing T_1_6.lft_op_3 <X> T_1_6.lc_trk_g0_3
 (22 0)  (76 96)  (76 96)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (78 96)  (78 96)  routing T_1_6.lft_op_3 <X> T_1_6.lc_trk_g0_3
 (32 0)  (86 96)  (86 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (88 96)  (88 96)  routing T_1_6.lc_trk_g1_2 <X> T_1_6.wire_logic_cluster/lc_0/in_3
 (36 0)  (90 96)  (90 96)  LC_0 Logic Functioning bit
 (37 0)  (91 96)  (91 96)  LC_0 Logic Functioning bit
 (38 0)  (92 96)  (92 96)  LC_0 Logic Functioning bit
 (39 0)  (93 96)  (93 96)  LC_0 Logic Functioning bit
 (45 0)  (99 96)  (99 96)  LC_0 Logic Functioning bit
 (46 0)  (100 96)  (100 96)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (51 0)  (105 96)  (105 96)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (31 1)  (85 97)  (85 97)  routing T_1_6.lc_trk_g1_2 <X> T_1_6.wire_logic_cluster/lc_0/in_3
 (36 1)  (90 97)  (90 97)  LC_0 Logic Functioning bit
 (37 1)  (91 97)  (91 97)  LC_0 Logic Functioning bit
 (38 1)  (92 97)  (92 97)  LC_0 Logic Functioning bit
 (39 1)  (93 97)  (93 97)  LC_0 Logic Functioning bit
 (0 2)  (54 98)  (54 98)  routing T_1_6.glb_netwk_7 <X> T_1_6.wire_logic_cluster/lc_7/clk
 (1 2)  (55 98)  (55 98)  routing T_1_6.glb_netwk_7 <X> T_1_6.wire_logic_cluster/lc_7/clk
 (2 2)  (56 98)  (56 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (13 2)  (67 98)  (67 98)  routing T_1_6.sp4_h_r_2 <X> T_1_6.sp4_v_t_39
 (31 2)  (85 98)  (85 98)  routing T_1_6.lc_trk_g3_7 <X> T_1_6.wire_logic_cluster/lc_1/in_3
 (32 2)  (86 98)  (86 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (87 98)  (87 98)  routing T_1_6.lc_trk_g3_7 <X> T_1_6.wire_logic_cluster/lc_1/in_3
 (34 2)  (88 98)  (88 98)  routing T_1_6.lc_trk_g3_7 <X> T_1_6.wire_logic_cluster/lc_1/in_3
 (36 2)  (90 98)  (90 98)  LC_1 Logic Functioning bit
 (37 2)  (91 98)  (91 98)  LC_1 Logic Functioning bit
 (38 2)  (92 98)  (92 98)  LC_1 Logic Functioning bit
 (39 2)  (93 98)  (93 98)  LC_1 Logic Functioning bit
 (45 2)  (99 98)  (99 98)  LC_1 Logic Functioning bit
 (51 2)  (105 98)  (105 98)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (54 99)  (54 99)  routing T_1_6.glb_netwk_7 <X> T_1_6.wire_logic_cluster/lc_7/clk
 (12 3)  (66 99)  (66 99)  routing T_1_6.sp4_h_r_2 <X> T_1_6.sp4_v_t_39
 (31 3)  (85 99)  (85 99)  routing T_1_6.lc_trk_g3_7 <X> T_1_6.wire_logic_cluster/lc_1/in_3
 (36 3)  (90 99)  (90 99)  LC_1 Logic Functioning bit
 (37 3)  (91 99)  (91 99)  LC_1 Logic Functioning bit
 (38 3)  (92 99)  (92 99)  LC_1 Logic Functioning bit
 (39 3)  (93 99)  (93 99)  LC_1 Logic Functioning bit
 (46 3)  (100 99)  (100 99)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (1 4)  (55 100)  (55 100)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (25 4)  (79 100)  (79 100)  routing T_1_6.lft_op_2 <X> T_1_6.lc_trk_g1_2
 (32 4)  (86 100)  (86 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (90 100)  (90 100)  LC_2 Logic Functioning bit
 (37 4)  (91 100)  (91 100)  LC_2 Logic Functioning bit
 (38 4)  (92 100)  (92 100)  LC_2 Logic Functioning bit
 (39 4)  (93 100)  (93 100)  LC_2 Logic Functioning bit
 (45 4)  (99 100)  (99 100)  LC_2 Logic Functioning bit
 (46 4)  (100 100)  (100 100)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (54 101)  (54 101)  routing T_1_6.glb_netwk_3 <X> T_1_6.wire_logic_cluster/lc_7/cen
 (22 5)  (76 101)  (76 101)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (78 101)  (78 101)  routing T_1_6.lft_op_2 <X> T_1_6.lc_trk_g1_2
 (31 5)  (85 101)  (85 101)  routing T_1_6.lc_trk_g0_3 <X> T_1_6.wire_logic_cluster/lc_2/in_3
 (36 5)  (90 101)  (90 101)  LC_2 Logic Functioning bit
 (37 5)  (91 101)  (91 101)  LC_2 Logic Functioning bit
 (38 5)  (92 101)  (92 101)  LC_2 Logic Functioning bit
 (39 5)  (93 101)  (93 101)  LC_2 Logic Functioning bit
 (3 6)  (57 102)  (57 102)  routing T_1_6.sp12_v_b_0 <X> T_1_6.sp12_v_t_23
 (15 6)  (69 102)  (69 102)  routing T_1_6.lft_op_5 <X> T_1_6.lc_trk_g1_5
 (17 6)  (71 102)  (71 102)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (72 102)  (72 102)  routing T_1_6.lft_op_5 <X> T_1_6.lc_trk_g1_5
 (31 6)  (85 102)  (85 102)  routing T_1_6.lc_trk_g1_5 <X> T_1_6.wire_logic_cluster/lc_3/in_3
 (32 6)  (86 102)  (86 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (88 102)  (88 102)  routing T_1_6.lc_trk_g1_5 <X> T_1_6.wire_logic_cluster/lc_3/in_3
 (36 6)  (90 102)  (90 102)  LC_3 Logic Functioning bit
 (37 6)  (91 102)  (91 102)  LC_3 Logic Functioning bit
 (38 6)  (92 102)  (92 102)  LC_3 Logic Functioning bit
 (39 6)  (93 102)  (93 102)  LC_3 Logic Functioning bit
 (45 6)  (99 102)  (99 102)  LC_3 Logic Functioning bit
 (36 7)  (90 103)  (90 103)  LC_3 Logic Functioning bit
 (37 7)  (91 103)  (91 103)  LC_3 Logic Functioning bit
 (38 7)  (92 103)  (92 103)  LC_3 Logic Functioning bit
 (39 7)  (93 103)  (93 103)  LC_3 Logic Functioning bit
 (47 7)  (101 103)  (101 103)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (15 8)  (69 104)  (69 104)  routing T_1_6.sp4_v_t_28 <X> T_1_6.lc_trk_g2_1
 (16 8)  (70 104)  (70 104)  routing T_1_6.sp4_v_t_28 <X> T_1_6.lc_trk_g2_1
 (17 8)  (71 104)  (71 104)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (32 8)  (86 104)  (86 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (87 104)  (87 104)  routing T_1_6.lc_trk_g2_1 <X> T_1_6.wire_logic_cluster/lc_4/in_3
 (36 8)  (90 104)  (90 104)  LC_4 Logic Functioning bit
 (37 8)  (91 104)  (91 104)  LC_4 Logic Functioning bit
 (38 8)  (92 104)  (92 104)  LC_4 Logic Functioning bit
 (39 8)  (93 104)  (93 104)  LC_4 Logic Functioning bit
 (45 8)  (99 104)  (99 104)  LC_4 Logic Functioning bit
 (51 8)  (105 104)  (105 104)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (106 104)  (106 104)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (22 9)  (76 105)  (76 105)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (78 105)  (78 105)  routing T_1_6.tnl_op_2 <X> T_1_6.lc_trk_g2_2
 (25 9)  (79 105)  (79 105)  routing T_1_6.tnl_op_2 <X> T_1_6.lc_trk_g2_2
 (36 9)  (90 105)  (90 105)  LC_4 Logic Functioning bit
 (37 9)  (91 105)  (91 105)  LC_4 Logic Functioning bit
 (38 9)  (92 105)  (92 105)  LC_4 Logic Functioning bit
 (39 9)  (93 105)  (93 105)  LC_4 Logic Functioning bit
 (32 10)  (86 106)  (86 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (87 106)  (87 106)  routing T_1_6.lc_trk_g3_3 <X> T_1_6.wire_logic_cluster/lc_5/in_3
 (34 10)  (88 106)  (88 106)  routing T_1_6.lc_trk_g3_3 <X> T_1_6.wire_logic_cluster/lc_5/in_3
 (36 10)  (90 106)  (90 106)  LC_5 Logic Functioning bit
 (37 10)  (91 106)  (91 106)  LC_5 Logic Functioning bit
 (38 10)  (92 106)  (92 106)  LC_5 Logic Functioning bit
 (39 10)  (93 106)  (93 106)  LC_5 Logic Functioning bit
 (45 10)  (99 106)  (99 106)  LC_5 Logic Functioning bit
 (31 11)  (85 107)  (85 107)  routing T_1_6.lc_trk_g3_3 <X> T_1_6.wire_logic_cluster/lc_5/in_3
 (36 11)  (90 107)  (90 107)  LC_5 Logic Functioning bit
 (37 11)  (91 107)  (91 107)  LC_5 Logic Functioning bit
 (38 11)  (92 107)  (92 107)  LC_5 Logic Functioning bit
 (39 11)  (93 107)  (93 107)  LC_5 Logic Functioning bit
 (22 12)  (76 108)  (76 108)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (78 108)  (78 108)  routing T_1_6.tnl_op_3 <X> T_1_6.lc_trk_g3_3
 (31 12)  (85 108)  (85 108)  routing T_1_6.lc_trk_g3_4 <X> T_1_6.wire_logic_cluster/lc_6/in_3
 (32 12)  (86 108)  (86 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (87 108)  (87 108)  routing T_1_6.lc_trk_g3_4 <X> T_1_6.wire_logic_cluster/lc_6/in_3
 (34 12)  (88 108)  (88 108)  routing T_1_6.lc_trk_g3_4 <X> T_1_6.wire_logic_cluster/lc_6/in_3
 (36 12)  (90 108)  (90 108)  LC_6 Logic Functioning bit
 (37 12)  (91 108)  (91 108)  LC_6 Logic Functioning bit
 (38 12)  (92 108)  (92 108)  LC_6 Logic Functioning bit
 (39 12)  (93 108)  (93 108)  LC_6 Logic Functioning bit
 (45 12)  (99 108)  (99 108)  LC_6 Logic Functioning bit
 (48 12)  (102 108)  (102 108)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (51 12)  (105 108)  (105 108)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (21 13)  (75 109)  (75 109)  routing T_1_6.tnl_op_3 <X> T_1_6.lc_trk_g3_3
 (36 13)  (90 109)  (90 109)  LC_6 Logic Functioning bit
 (37 13)  (91 109)  (91 109)  LC_6 Logic Functioning bit
 (38 13)  (92 109)  (92 109)  LC_6 Logic Functioning bit
 (39 13)  (93 109)  (93 109)  LC_6 Logic Functioning bit
 (1 14)  (55 110)  (55 110)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (22 14)  (76 110)  (76 110)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (78 110)  (78 110)  routing T_1_6.tnl_op_7 <X> T_1_6.lc_trk_g3_7
 (32 14)  (86 110)  (86 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (87 110)  (87 110)  routing T_1_6.lc_trk_g2_2 <X> T_1_6.wire_logic_cluster/lc_7/in_3
 (36 14)  (90 110)  (90 110)  LC_7 Logic Functioning bit
 (37 14)  (91 110)  (91 110)  LC_7 Logic Functioning bit
 (38 14)  (92 110)  (92 110)  LC_7 Logic Functioning bit
 (39 14)  (93 110)  (93 110)  LC_7 Logic Functioning bit
 (45 14)  (99 110)  (99 110)  LC_7 Logic Functioning bit
 (51 14)  (105 110)  (105 110)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (54 111)  (54 111)  routing T_1_6.glb_netwk_2 <X> T_1_6.wire_logic_cluster/lc_7/s_r
 (14 15)  (68 111)  (68 111)  routing T_1_6.tnl_op_4 <X> T_1_6.lc_trk_g3_4
 (15 15)  (69 111)  (69 111)  routing T_1_6.tnl_op_4 <X> T_1_6.lc_trk_g3_4
 (17 15)  (71 111)  (71 111)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (21 15)  (75 111)  (75 111)  routing T_1_6.tnl_op_7 <X> T_1_6.lc_trk_g3_7
 (31 15)  (85 111)  (85 111)  routing T_1_6.lc_trk_g2_2 <X> T_1_6.wire_logic_cluster/lc_7/in_3
 (36 15)  (90 111)  (90 111)  LC_7 Logic Functioning bit
 (37 15)  (91 111)  (91 111)  LC_7 Logic Functioning bit
 (38 15)  (92 111)  (92 111)  LC_7 Logic Functioning bit
 (39 15)  (93 111)  (93 111)  LC_7 Logic Functioning bit


LogicTile_2_6

 (11 0)  (119 96)  (119 96)  routing T_2_6.sp4_h_l_45 <X> T_2_6.sp4_v_b_2
 (13 0)  (121 96)  (121 96)  routing T_2_6.sp4_h_l_45 <X> T_2_6.sp4_v_b_2
 (12 1)  (120 97)  (120 97)  routing T_2_6.sp4_h_l_45 <X> T_2_6.sp4_v_b_2
 (5 7)  (113 103)  (113 103)  routing T_2_6.sp4_h_l_38 <X> T_2_6.sp4_v_t_38


LogicTile_3_6

 (25 0)  (187 96)  (187 96)  routing T_3_6.sp4_h_r_10 <X> T_3_6.lc_trk_g0_2
 (22 1)  (184 97)  (184 97)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (185 97)  (185 97)  routing T_3_6.sp4_h_r_10 <X> T_3_6.lc_trk_g0_2
 (24 1)  (186 97)  (186 97)  routing T_3_6.sp4_h_r_10 <X> T_3_6.lc_trk_g0_2
 (0 2)  (162 98)  (162 98)  routing T_3_6.glb_netwk_7 <X> T_3_6.wire_logic_cluster/lc_7/clk
 (1 2)  (163 98)  (163 98)  routing T_3_6.glb_netwk_7 <X> T_3_6.wire_logic_cluster/lc_7/clk
 (2 2)  (164 98)  (164 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (184 98)  (184 98)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (0 3)  (162 99)  (162 99)  routing T_3_6.glb_netwk_7 <X> T_3_6.wire_logic_cluster/lc_7/clk
 (1 4)  (163 100)  (163 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (28 4)  (190 100)  (190 100)  routing T_3_6.lc_trk_g2_5 <X> T_3_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 100)  (191 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (192 100)  (192 100)  routing T_3_6.lc_trk_g2_5 <X> T_3_6.wire_logic_cluster/lc_2/in_1
 (31 4)  (193 100)  (193 100)  routing T_3_6.lc_trk_g0_7 <X> T_3_6.wire_logic_cluster/lc_2/in_3
 (32 4)  (194 100)  (194 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (41 4)  (203 100)  (203 100)  LC_2 Logic Functioning bit
 (43 4)  (205 100)  (205 100)  LC_2 Logic Functioning bit
 (45 4)  (207 100)  (207 100)  LC_2 Logic Functioning bit
 (47 4)  (209 100)  (209 100)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (1 5)  (163 101)  (163 101)  routing T_3_6.lc_trk_g0_2 <X> T_3_6.wire_logic_cluster/lc_7/cen
 (31 5)  (193 101)  (193 101)  routing T_3_6.lc_trk_g0_7 <X> T_3_6.wire_logic_cluster/lc_2/in_3
 (41 5)  (203 101)  (203 101)  LC_2 Logic Functioning bit
 (43 5)  (205 101)  (205 101)  LC_2 Logic Functioning bit
 (5 6)  (167 102)  (167 102)  routing T_3_6.sp4_v_b_3 <X> T_3_6.sp4_h_l_38
 (3 7)  (165 103)  (165 103)  routing T_3_6.sp12_h_l_23 <X> T_3_6.sp12_v_t_23
 (9 10)  (171 106)  (171 106)  routing T_3_6.sp4_v_b_7 <X> T_3_6.sp4_h_l_42
 (12 10)  (174 106)  (174 106)  routing T_3_6.sp4_v_t_39 <X> T_3_6.sp4_h_l_45
 (15 10)  (177 106)  (177 106)  routing T_3_6.sp4_h_r_45 <X> T_3_6.lc_trk_g2_5
 (16 10)  (178 106)  (178 106)  routing T_3_6.sp4_h_r_45 <X> T_3_6.lc_trk_g2_5
 (17 10)  (179 106)  (179 106)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (180 106)  (180 106)  routing T_3_6.sp4_h_r_45 <X> T_3_6.lc_trk_g2_5
 (4 11)  (166 107)  (166 107)  routing T_3_6.sp4_v_b_1 <X> T_3_6.sp4_h_l_43
 (11 11)  (173 107)  (173 107)  routing T_3_6.sp4_v_t_39 <X> T_3_6.sp4_h_l_45
 (13 11)  (175 107)  (175 107)  routing T_3_6.sp4_v_t_39 <X> T_3_6.sp4_h_l_45
 (18 11)  (180 107)  (180 107)  routing T_3_6.sp4_h_r_45 <X> T_3_6.lc_trk_g2_5
 (0 12)  (162 108)  (162 108)  routing T_3_6.glb_netwk_2 <X> T_3_6.glb2local_3
 (1 12)  (163 108)  (163 108)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (10 14)  (172 110)  (172 110)  routing T_3_6.sp4_v_b_5 <X> T_3_6.sp4_h_l_47


LogicTile_4_6

 (13 3)  (229 99)  (229 99)  routing T_4_6.sp4_v_b_9 <X> T_4_6.sp4_h_l_39
 (12 10)  (228 106)  (228 106)  routing T_4_6.sp4_v_t_39 <X> T_4_6.sp4_h_l_45
 (11 11)  (227 107)  (227 107)  routing T_4_6.sp4_v_t_39 <X> T_4_6.sp4_h_l_45
 (13 11)  (229 107)  (229 107)  routing T_4_6.sp4_v_t_39 <X> T_4_6.sp4_h_l_45
 (12 14)  (228 110)  (228 110)  routing T_4_6.sp4_v_t_40 <X> T_4_6.sp4_h_l_46
 (5 15)  (221 111)  (221 111)  routing T_4_6.sp4_h_l_44 <X> T_4_6.sp4_v_t_44
 (10 15)  (226 111)  (226 111)  routing T_4_6.sp4_h_l_40 <X> T_4_6.sp4_v_t_47
 (11 15)  (227 111)  (227 111)  routing T_4_6.sp4_v_t_40 <X> T_4_6.sp4_h_l_46
 (13 15)  (229 111)  (229 111)  routing T_4_6.sp4_v_t_40 <X> T_4_6.sp4_h_l_46


LogicTile_5_6

 (5 12)  (275 108)  (275 108)  routing T_5_6.sp4_v_t_44 <X> T_5_6.sp4_h_r_9


LogicTile_7_6

 (8 14)  (374 110)  (374 110)  routing T_7_6.sp4_v_t_41 <X> T_7_6.sp4_h_l_47
 (9 14)  (375 110)  (375 110)  routing T_7_6.sp4_v_t_41 <X> T_7_6.sp4_h_l_47
 (10 14)  (376 110)  (376 110)  routing T_7_6.sp4_v_t_41 <X> T_7_6.sp4_h_l_47


LogicTile_9_6

 (4 4)  (478 100)  (478 100)  routing T_9_6.sp4_h_l_44 <X> T_9_6.sp4_v_b_3
 (6 4)  (480 100)  (480 100)  routing T_9_6.sp4_h_l_44 <X> T_9_6.sp4_v_b_3
 (5 5)  (479 101)  (479 101)  routing T_9_6.sp4_h_l_44 <X> T_9_6.sp4_v_b_3


DSP_Tile_0_5

 (36 0)  (36 80)  (36 80)  LC_0 Logic Functioning bit
 (37 0)  (37 80)  (37 80)  LC_0 Logic Functioning bit
 (42 0)  (42 80)  (42 80)  LC_0 Logic Functioning bit
 (43 0)  (43 80)  (43 80)  LC_0 Logic Functioning bit
 (50 0)  (50 80)  (50 80)  Cascade buffer Enable bit: MULT0_LC00_inmux02_5

 (36 1)  (36 81)  (36 81)  LC_0 Logic Functioning bit
 (37 1)  (37 81)  (37 81)  LC_0 Logic Functioning bit
 (42 1)  (42 81)  (42 81)  LC_0 Logic Functioning bit
 (43 1)  (43 81)  (43 81)  LC_0 Logic Functioning bit
 (36 2)  (36 82)  (36 82)  LC_1 Logic Functioning bit
 (37 2)  (37 82)  (37 82)  LC_1 Logic Functioning bit
 (42 2)  (42 82)  (42 82)  LC_1 Logic Functioning bit
 (43 2)  (43 82)  (43 82)  LC_1 Logic Functioning bit
 (50 2)  (50 82)  (50 82)  Cascade buffer Enable bit: MULT0_LC01_inmux02_5

 (36 3)  (36 83)  (36 83)  LC_1 Logic Functioning bit
 (37 3)  (37 83)  (37 83)  LC_1 Logic Functioning bit
 (42 3)  (42 83)  (42 83)  LC_1 Logic Functioning bit
 (43 3)  (43 83)  (43 83)  LC_1 Logic Functioning bit
 (36 4)  (36 84)  (36 84)  LC_2 Logic Functioning bit
 (37 4)  (37 84)  (37 84)  LC_2 Logic Functioning bit
 (42 4)  (42 84)  (42 84)  LC_2 Logic Functioning bit
 (43 4)  (43 84)  (43 84)  LC_2 Logic Functioning bit
 (50 4)  (50 84)  (50 84)  Cascade buffer Enable bit: MULT0_LC02_inmux02_5

 (36 5)  (36 85)  (36 85)  LC_2 Logic Functioning bit
 (37 5)  (37 85)  (37 85)  LC_2 Logic Functioning bit
 (42 5)  (42 85)  (42 85)  LC_2 Logic Functioning bit
 (43 5)  (43 85)  (43 85)  LC_2 Logic Functioning bit
 (36 6)  (36 86)  (36 86)  LC_3 Logic Functioning bit
 (37 6)  (37 86)  (37 86)  LC_3 Logic Functioning bit
 (42 6)  (42 86)  (42 86)  LC_3 Logic Functioning bit
 (43 6)  (43 86)  (43 86)  LC_3 Logic Functioning bit
 (50 6)  (50 86)  (50 86)  Cascade buffer Enable bit: MULT0_LC03_inmux02_5

 (36 7)  (36 87)  (36 87)  LC_3 Logic Functioning bit
 (37 7)  (37 87)  (37 87)  LC_3 Logic Functioning bit
 (42 7)  (42 87)  (42 87)  LC_3 Logic Functioning bit
 (43 7)  (43 87)  (43 87)  LC_3 Logic Functioning bit
 (36 8)  (36 88)  (36 88)  LC_4 Logic Functioning bit
 (37 8)  (37 88)  (37 88)  LC_4 Logic Functioning bit
 (42 8)  (42 88)  (42 88)  LC_4 Logic Functioning bit
 (43 8)  (43 88)  (43 88)  LC_4 Logic Functioning bit
 (50 8)  (50 88)  (50 88)  Cascade buffer Enable bit: MULT0_LC04_inmux02_5

 (36 9)  (36 89)  (36 89)  LC_4 Logic Functioning bit
 (37 9)  (37 89)  (37 89)  LC_4 Logic Functioning bit
 (42 9)  (42 89)  (42 89)  LC_4 Logic Functioning bit
 (43 9)  (43 89)  (43 89)  LC_4 Logic Functioning bit
 (36 10)  (36 90)  (36 90)  LC_5 Logic Functioning bit
 (37 10)  (37 90)  (37 90)  LC_5 Logic Functioning bit
 (42 10)  (42 90)  (42 90)  LC_5 Logic Functioning bit
 (43 10)  (43 90)  (43 90)  LC_5 Logic Functioning bit
 (50 10)  (50 90)  (50 90)  Cascade buffer Enable bit: MULT0_LC05_inmux02_5

 (36 11)  (36 91)  (36 91)  LC_5 Logic Functioning bit
 (37 11)  (37 91)  (37 91)  LC_5 Logic Functioning bit
 (42 11)  (42 91)  (42 91)  LC_5 Logic Functioning bit
 (43 11)  (43 91)  (43 91)  LC_5 Logic Functioning bit
 (36 12)  (36 92)  (36 92)  LC_6 Logic Functioning bit
 (37 12)  (37 92)  (37 92)  LC_6 Logic Functioning bit
 (42 12)  (42 92)  (42 92)  LC_6 Logic Functioning bit
 (43 12)  (43 92)  (43 92)  LC_6 Logic Functioning bit
 (50 12)  (50 92)  (50 92)  Cascade buffer Enable bit: MULT0_LC06_inmux02_5

 (36 13)  (36 93)  (36 93)  LC_6 Logic Functioning bit
 (37 13)  (37 93)  (37 93)  LC_6 Logic Functioning bit
 (42 13)  (42 93)  (42 93)  LC_6 Logic Functioning bit
 (43 13)  (43 93)  (43 93)  LC_6 Logic Functioning bit
 (52 13)  (52 93)  (52 93)  Enable bit of Mux _out_links/OutMux9_6 => wire_mult/mult/O_6 sp4_r_v_b_13
 (36 14)  (36 94)  (36 94)  LC_7 Logic Functioning bit
 (37 14)  (37 94)  (37 94)  LC_7 Logic Functioning bit
 (42 14)  (42 94)  (42 94)  LC_7 Logic Functioning bit
 (43 14)  (43 94)  (43 94)  LC_7 Logic Functioning bit
 (50 14)  (50 94)  (50 94)  Cascade buffer Enable bit: MULT0_LC07_inmux02_5

 (36 15)  (36 95)  (36 95)  LC_7 Logic Functioning bit
 (37 15)  (37 95)  (37 95)  LC_7 Logic Functioning bit
 (42 15)  (42 95)  (42 95)  LC_7 Logic Functioning bit
 (43 15)  (43 95)  (43 95)  LC_7 Logic Functioning bit


LogicTile_1_5

 (32 0)  (86 80)  (86 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 80)  (87 80)  routing T_1_5.lc_trk_g2_3 <X> T_1_5.wire_logic_cluster/lc_0/in_3
 (36 0)  (90 80)  (90 80)  LC_0 Logic Functioning bit
 (37 0)  (91 80)  (91 80)  LC_0 Logic Functioning bit
 (38 0)  (92 80)  (92 80)  LC_0 Logic Functioning bit
 (39 0)  (93 80)  (93 80)  LC_0 Logic Functioning bit
 (45 0)  (99 80)  (99 80)  LC_0 Logic Functioning bit
 (52 0)  (106 80)  (106 80)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (31 1)  (85 81)  (85 81)  routing T_1_5.lc_trk_g2_3 <X> T_1_5.wire_logic_cluster/lc_0/in_3
 (36 1)  (90 81)  (90 81)  LC_0 Logic Functioning bit
 (37 1)  (91 81)  (91 81)  LC_0 Logic Functioning bit
 (38 1)  (92 81)  (92 81)  LC_0 Logic Functioning bit
 (39 1)  (93 81)  (93 81)  LC_0 Logic Functioning bit
 (0 2)  (54 82)  (54 82)  routing T_1_5.glb_netwk_7 <X> T_1_5.wire_logic_cluster/lc_7/clk
 (1 2)  (55 82)  (55 82)  routing T_1_5.glb_netwk_7 <X> T_1_5.wire_logic_cluster/lc_7/clk
 (2 2)  (56 82)  (56 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (68 82)  (68 82)  routing T_1_5.lft_op_4 <X> T_1_5.lc_trk_g0_4
 (31 2)  (85 82)  (85 82)  routing T_1_5.lc_trk_g3_7 <X> T_1_5.wire_logic_cluster/lc_1/in_3
 (32 2)  (86 82)  (86 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (87 82)  (87 82)  routing T_1_5.lc_trk_g3_7 <X> T_1_5.wire_logic_cluster/lc_1/in_3
 (34 2)  (88 82)  (88 82)  routing T_1_5.lc_trk_g3_7 <X> T_1_5.wire_logic_cluster/lc_1/in_3
 (36 2)  (90 82)  (90 82)  LC_1 Logic Functioning bit
 (37 2)  (91 82)  (91 82)  LC_1 Logic Functioning bit
 (38 2)  (92 82)  (92 82)  LC_1 Logic Functioning bit
 (39 2)  (93 82)  (93 82)  LC_1 Logic Functioning bit
 (45 2)  (99 82)  (99 82)  LC_1 Logic Functioning bit
 (0 3)  (54 83)  (54 83)  routing T_1_5.glb_netwk_7 <X> T_1_5.wire_logic_cluster/lc_7/clk
 (15 3)  (69 83)  (69 83)  routing T_1_5.lft_op_4 <X> T_1_5.lc_trk_g0_4
 (17 3)  (71 83)  (71 83)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (31 3)  (85 83)  (85 83)  routing T_1_5.lc_trk_g3_7 <X> T_1_5.wire_logic_cluster/lc_1/in_3
 (36 3)  (90 83)  (90 83)  LC_1 Logic Functioning bit
 (37 3)  (91 83)  (91 83)  LC_1 Logic Functioning bit
 (38 3)  (92 83)  (92 83)  LC_1 Logic Functioning bit
 (39 3)  (93 83)  (93 83)  LC_1 Logic Functioning bit
 (51 3)  (105 83)  (105 83)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (55 84)  (55 84)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (32 4)  (86 84)  (86 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (87 84)  (87 84)  routing T_1_5.lc_trk_g2_1 <X> T_1_5.wire_logic_cluster/lc_2/in_3
 (36 4)  (90 84)  (90 84)  LC_2 Logic Functioning bit
 (37 4)  (91 84)  (91 84)  LC_2 Logic Functioning bit
 (38 4)  (92 84)  (92 84)  LC_2 Logic Functioning bit
 (39 4)  (93 84)  (93 84)  LC_2 Logic Functioning bit
 (45 4)  (99 84)  (99 84)  LC_2 Logic Functioning bit
 (0 5)  (54 85)  (54 85)  routing T_1_5.glb_netwk_3 <X> T_1_5.wire_logic_cluster/lc_7/cen
 (36 5)  (90 85)  (90 85)  LC_2 Logic Functioning bit
 (37 5)  (91 85)  (91 85)  LC_2 Logic Functioning bit
 (38 5)  (92 85)  (92 85)  LC_2 Logic Functioning bit
 (39 5)  (93 85)  (93 85)  LC_2 Logic Functioning bit
 (51 5)  (105 85)  (105 85)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (69 86)  (69 86)  routing T_1_5.lft_op_5 <X> T_1_5.lc_trk_g1_5
 (17 6)  (71 86)  (71 86)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (72 86)  (72 86)  routing T_1_5.lft_op_5 <X> T_1_5.lc_trk_g1_5
 (31 6)  (85 86)  (85 86)  routing T_1_5.lc_trk_g1_5 <X> T_1_5.wire_logic_cluster/lc_3/in_3
 (32 6)  (86 86)  (86 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (88 86)  (88 86)  routing T_1_5.lc_trk_g1_5 <X> T_1_5.wire_logic_cluster/lc_3/in_3
 (36 6)  (90 86)  (90 86)  LC_3 Logic Functioning bit
 (37 6)  (91 86)  (91 86)  LC_3 Logic Functioning bit
 (38 6)  (92 86)  (92 86)  LC_3 Logic Functioning bit
 (39 6)  (93 86)  (93 86)  LC_3 Logic Functioning bit
 (45 6)  (99 86)  (99 86)  LC_3 Logic Functioning bit
 (52 6)  (106 86)  (106 86)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (36 7)  (90 87)  (90 87)  LC_3 Logic Functioning bit
 (37 7)  (91 87)  (91 87)  LC_3 Logic Functioning bit
 (38 7)  (92 87)  (92 87)  LC_3 Logic Functioning bit
 (39 7)  (93 87)  (93 87)  LC_3 Logic Functioning bit
 (15 8)  (69 88)  (69 88)  routing T_1_5.sp4_v_t_28 <X> T_1_5.lc_trk_g2_1
 (16 8)  (70 88)  (70 88)  routing T_1_5.sp4_v_t_28 <X> T_1_5.lc_trk_g2_1
 (17 8)  (71 88)  (71 88)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (76 88)  (76 88)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (77 88)  (77 88)  routing T_1_5.sp4_v_t_30 <X> T_1_5.lc_trk_g2_3
 (24 8)  (78 88)  (78 88)  routing T_1_5.sp4_v_t_30 <X> T_1_5.lc_trk_g2_3
 (31 8)  (85 88)  (85 88)  routing T_1_5.lc_trk_g2_5 <X> T_1_5.wire_logic_cluster/lc_4/in_3
 (32 8)  (86 88)  (86 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (87 88)  (87 88)  routing T_1_5.lc_trk_g2_5 <X> T_1_5.wire_logic_cluster/lc_4/in_3
 (36 8)  (90 88)  (90 88)  LC_4 Logic Functioning bit
 (37 8)  (91 88)  (91 88)  LC_4 Logic Functioning bit
 (38 8)  (92 88)  (92 88)  LC_4 Logic Functioning bit
 (39 8)  (93 88)  (93 88)  LC_4 Logic Functioning bit
 (45 8)  (99 88)  (99 88)  LC_4 Logic Functioning bit
 (36 9)  (90 89)  (90 89)  LC_4 Logic Functioning bit
 (37 9)  (91 89)  (91 89)  LC_4 Logic Functioning bit
 (38 9)  (92 89)  (92 89)  LC_4 Logic Functioning bit
 (39 9)  (93 89)  (93 89)  LC_4 Logic Functioning bit
 (46 9)  (100 89)  (100 89)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (7 10)  (61 90)  (61 90)  Column buffer control bit: LH_colbuf_cntl_3

 (16 10)  (70 90)  (70 90)  routing T_1_5.sp4_v_b_37 <X> T_1_5.lc_trk_g2_5
 (17 10)  (71 90)  (71 90)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (72 90)  (72 90)  routing T_1_5.sp4_v_b_37 <X> T_1_5.lc_trk_g2_5
 (31 10)  (85 90)  (85 90)  routing T_1_5.lc_trk_g0_4 <X> T_1_5.wire_logic_cluster/lc_5/in_3
 (32 10)  (86 90)  (86 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (90 90)  (90 90)  LC_5 Logic Functioning bit
 (37 10)  (91 90)  (91 90)  LC_5 Logic Functioning bit
 (38 10)  (92 90)  (92 90)  LC_5 Logic Functioning bit
 (39 10)  (93 90)  (93 90)  LC_5 Logic Functioning bit
 (45 10)  (99 90)  (99 90)  LC_5 Logic Functioning bit
 (7 11)  (61 91)  (61 91)  Column buffer control bit: LH_colbuf_cntl_2

 (18 11)  (72 91)  (72 91)  routing T_1_5.sp4_v_b_37 <X> T_1_5.lc_trk_g2_5
 (36 11)  (90 91)  (90 91)  LC_5 Logic Functioning bit
 (37 11)  (91 91)  (91 91)  LC_5 Logic Functioning bit
 (38 11)  (92 91)  (92 91)  LC_5 Logic Functioning bit
 (39 11)  (93 91)  (93 91)  LC_5 Logic Functioning bit
 (47 11)  (101 91)  (101 91)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (1 14)  (55 94)  (55 94)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (7 14)  (61 94)  (61 94)  Column buffer control bit: LH_colbuf_cntl_7

 (22 14)  (76 94)  (76 94)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (78 94)  (78 94)  routing T_1_5.tnl_op_7 <X> T_1_5.lc_trk_g3_7
 (0 15)  (54 95)  (54 95)  routing T_1_5.glb_netwk_2 <X> T_1_5.wire_logic_cluster/lc_7/s_r
 (21 15)  (75 95)  (75 95)  routing T_1_5.tnl_op_7 <X> T_1_5.lc_trk_g3_7


LogicTile_2_5

 (31 0)  (139 80)  (139 80)  routing T_2_5.lc_trk_g0_7 <X> T_2_5.wire_logic_cluster/lc_0/in_3
 (32 0)  (140 80)  (140 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (144 80)  (144 80)  LC_0 Logic Functioning bit
 (37 0)  (145 80)  (145 80)  LC_0 Logic Functioning bit
 (38 0)  (146 80)  (146 80)  LC_0 Logic Functioning bit
 (39 0)  (147 80)  (147 80)  LC_0 Logic Functioning bit
 (45 0)  (153 80)  (153 80)  LC_0 Logic Functioning bit
 (52 0)  (160 80)  (160 80)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (31 1)  (139 81)  (139 81)  routing T_2_5.lc_trk_g0_7 <X> T_2_5.wire_logic_cluster/lc_0/in_3
 (36 1)  (144 81)  (144 81)  LC_0 Logic Functioning bit
 (37 1)  (145 81)  (145 81)  LC_0 Logic Functioning bit
 (38 1)  (146 81)  (146 81)  LC_0 Logic Functioning bit
 (39 1)  (147 81)  (147 81)  LC_0 Logic Functioning bit
 (0 2)  (108 82)  (108 82)  routing T_2_5.glb_netwk_7 <X> T_2_5.wire_logic_cluster/lc_7/clk
 (1 2)  (109 82)  (109 82)  routing T_2_5.glb_netwk_7 <X> T_2_5.wire_logic_cluster/lc_7/clk
 (2 2)  (110 82)  (110 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (129 82)  (129 82)  routing T_2_5.sp4_v_b_15 <X> T_2_5.lc_trk_g0_7
 (22 2)  (130 82)  (130 82)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (131 82)  (131 82)  routing T_2_5.sp4_v_b_15 <X> T_2_5.lc_trk_g0_7
 (0 3)  (108 83)  (108 83)  routing T_2_5.glb_netwk_7 <X> T_2_5.wire_logic_cluster/lc_7/clk
 (21 3)  (129 83)  (129 83)  routing T_2_5.sp4_v_b_15 <X> T_2_5.lc_trk_g0_7
 (1 4)  (109 84)  (109 84)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (108 85)  (108 85)  routing T_2_5.glb_netwk_3 <X> T_2_5.wire_logic_cluster/lc_7/cen
 (7 10)  (115 90)  (115 90)  Column buffer control bit: LH_colbuf_cntl_3

 (7 11)  (115 91)  (115 91)  Column buffer control bit: LH_colbuf_cntl_2

 (8 11)  (116 91)  (116 91)  routing T_2_5.sp4_h_l_42 <X> T_2_5.sp4_v_t_42
 (1 14)  (109 94)  (109 94)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (7 14)  (115 94)  (115 94)  Column buffer control bit: LH_colbuf_cntl_7

 (0 15)  (108 95)  (108 95)  routing T_2_5.glb_netwk_2 <X> T_2_5.wire_logic_cluster/lc_7/s_r


LogicTile_3_5

 (22 0)  (184 80)  (184 80)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (29 0)  (191 80)  (191 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (193 80)  (193 80)  routing T_3_5.lc_trk_g0_7 <X> T_3_5.wire_logic_cluster/lc_0/in_3
 (32 0)  (194 80)  (194 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (41 0)  (203 80)  (203 80)  LC_0 Logic Functioning bit
 (43 0)  (205 80)  (205 80)  LC_0 Logic Functioning bit
 (45 0)  (207 80)  (207 80)  LC_0 Logic Functioning bit
 (30 1)  (192 81)  (192 81)  routing T_3_5.lc_trk_g0_3 <X> T_3_5.wire_logic_cluster/lc_0/in_1
 (31 1)  (193 81)  (193 81)  routing T_3_5.lc_trk_g0_7 <X> T_3_5.wire_logic_cluster/lc_0/in_3
 (41 1)  (203 81)  (203 81)  LC_0 Logic Functioning bit
 (43 1)  (205 81)  (205 81)  LC_0 Logic Functioning bit
 (48 1)  (210 81)  (210 81)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (162 82)  (162 82)  routing T_3_5.glb_netwk_7 <X> T_3_5.wire_logic_cluster/lc_7/clk
 (1 2)  (163 82)  (163 82)  routing T_3_5.glb_netwk_7 <X> T_3_5.wire_logic_cluster/lc_7/clk
 (2 2)  (164 82)  (164 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (184 82)  (184 82)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (26 2)  (188 82)  (188 82)  routing T_3_5.lc_trk_g0_7 <X> T_3_5.wire_logic_cluster/lc_1/in_0
 (32 2)  (194 82)  (194 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (195 82)  (195 82)  routing T_3_5.lc_trk_g3_1 <X> T_3_5.wire_logic_cluster/lc_1/in_3
 (34 2)  (196 82)  (196 82)  routing T_3_5.lc_trk_g3_1 <X> T_3_5.wire_logic_cluster/lc_1/in_3
 (37 2)  (199 82)  (199 82)  LC_1 Logic Functioning bit
 (39 2)  (201 82)  (201 82)  LC_1 Logic Functioning bit
 (45 2)  (207 82)  (207 82)  LC_1 Logic Functioning bit
 (0 3)  (162 83)  (162 83)  routing T_3_5.glb_netwk_7 <X> T_3_5.wire_logic_cluster/lc_7/clk
 (22 3)  (184 83)  (184 83)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (185 83)  (185 83)  routing T_3_5.sp4_h_r_6 <X> T_3_5.lc_trk_g0_6
 (24 3)  (186 83)  (186 83)  routing T_3_5.sp4_h_r_6 <X> T_3_5.lc_trk_g0_6
 (25 3)  (187 83)  (187 83)  routing T_3_5.sp4_h_r_6 <X> T_3_5.lc_trk_g0_6
 (26 3)  (188 83)  (188 83)  routing T_3_5.lc_trk_g0_7 <X> T_3_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (191 83)  (191 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (198 83)  (198 83)  LC_1 Logic Functioning bit
 (38 3)  (200 83)  (200 83)  LC_1 Logic Functioning bit
 (48 3)  (210 83)  (210 83)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (162 84)  (162 84)  routing T_3_5.lc_trk_g3_3 <X> T_3_5.wire_logic_cluster/lc_7/cen
 (1 4)  (163 84)  (163 84)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (162 85)  (162 85)  routing T_3_5.lc_trk_g3_3 <X> T_3_5.wire_logic_cluster/lc_7/cen
 (1 5)  (163 85)  (163 85)  routing T_3_5.lc_trk_g3_3 <X> T_3_5.wire_logic_cluster/lc_7/cen
 (7 11)  (169 91)  (169 91)  Column buffer control bit: LH_colbuf_cntl_2

 (0 12)  (162 92)  (162 92)  routing T_3_5.glb_netwk_2 <X> T_3_5.glb2local_3
 (1 12)  (163 92)  (163 92)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (15 12)  (177 92)  (177 92)  routing T_3_5.sp4_h_r_25 <X> T_3_5.lc_trk_g3_1
 (16 12)  (178 92)  (178 92)  routing T_3_5.sp4_h_r_25 <X> T_3_5.lc_trk_g3_1
 (17 12)  (179 92)  (179 92)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (183 92)  (183 92)  routing T_3_5.sp4_v_t_14 <X> T_3_5.lc_trk_g3_3
 (22 12)  (184 92)  (184 92)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (185 92)  (185 92)  routing T_3_5.sp4_v_t_14 <X> T_3_5.lc_trk_g3_3
 (25 12)  (187 92)  (187 92)  routing T_3_5.sp4_v_t_23 <X> T_3_5.lc_trk_g3_2
 (27 12)  (189 92)  (189 92)  routing T_3_5.lc_trk_g3_2 <X> T_3_5.wire_logic_cluster/lc_6/in_1
 (28 12)  (190 92)  (190 92)  routing T_3_5.lc_trk_g3_2 <X> T_3_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (191 92)  (191 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (193 92)  (193 92)  routing T_3_5.lc_trk_g0_7 <X> T_3_5.wire_logic_cluster/lc_6/in_3
 (32 12)  (194 92)  (194 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (41 12)  (203 92)  (203 92)  LC_6 Logic Functioning bit
 (43 12)  (205 92)  (205 92)  LC_6 Logic Functioning bit
 (45 12)  (207 92)  (207 92)  LC_6 Logic Functioning bit
 (18 13)  (180 93)  (180 93)  routing T_3_5.sp4_h_r_25 <X> T_3_5.lc_trk_g3_1
 (22 13)  (184 93)  (184 93)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (185 93)  (185 93)  routing T_3_5.sp4_v_t_23 <X> T_3_5.lc_trk_g3_2
 (25 13)  (187 93)  (187 93)  routing T_3_5.sp4_v_t_23 <X> T_3_5.lc_trk_g3_2
 (30 13)  (192 93)  (192 93)  routing T_3_5.lc_trk_g3_2 <X> T_3_5.wire_logic_cluster/lc_6/in_1
 (31 13)  (193 93)  (193 93)  routing T_3_5.lc_trk_g0_7 <X> T_3_5.wire_logic_cluster/lc_6/in_3
 (41 13)  (203 93)  (203 93)  LC_6 Logic Functioning bit
 (43 13)  (205 93)  (205 93)  LC_6 Logic Functioning bit
 (48 13)  (210 93)  (210 93)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (7 14)  (169 94)  (169 94)  Column buffer control bit: LH_colbuf_cntl_7

 (26 14)  (188 94)  (188 94)  routing T_3_5.lc_trk_g0_7 <X> T_3_5.wire_logic_cluster/lc_7/in_0
 (31 14)  (193 94)  (193 94)  routing T_3_5.lc_trk_g0_6 <X> T_3_5.wire_logic_cluster/lc_7/in_3
 (32 14)  (194 94)  (194 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (37 14)  (199 94)  (199 94)  LC_7 Logic Functioning bit
 (39 14)  (201 94)  (201 94)  LC_7 Logic Functioning bit
 (45 14)  (207 94)  (207 94)  LC_7 Logic Functioning bit
 (7 15)  (169 95)  (169 95)  Column buffer control bit: LH_colbuf_cntl_6

 (26 15)  (188 95)  (188 95)  routing T_3_5.lc_trk_g0_7 <X> T_3_5.wire_logic_cluster/lc_7/in_0
 (29 15)  (191 95)  (191 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (193 95)  (193 95)  routing T_3_5.lc_trk_g0_6 <X> T_3_5.wire_logic_cluster/lc_7/in_3
 (36 15)  (198 95)  (198 95)  LC_7 Logic Functioning bit
 (38 15)  (200 95)  (200 95)  LC_7 Logic Functioning bit
 (48 15)  (210 95)  (210 95)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_4_5

 (25 0)  (241 80)  (241 80)  routing T_4_5.sp4_h_l_7 <X> T_4_5.lc_trk_g0_2
 (22 1)  (238 81)  (238 81)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (239 81)  (239 81)  routing T_4_5.sp4_h_l_7 <X> T_4_5.lc_trk_g0_2
 (24 1)  (240 81)  (240 81)  routing T_4_5.sp4_h_l_7 <X> T_4_5.lc_trk_g0_2
 (25 1)  (241 81)  (241 81)  routing T_4_5.sp4_h_l_7 <X> T_4_5.lc_trk_g0_2
 (0 2)  (216 82)  (216 82)  routing T_4_5.glb_netwk_7 <X> T_4_5.wire_logic_cluster/lc_7/clk
 (1 2)  (217 82)  (217 82)  routing T_4_5.glb_netwk_7 <X> T_4_5.wire_logic_cluster/lc_7/clk
 (2 2)  (218 82)  (218 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (238 82)  (238 82)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (0 3)  (216 83)  (216 83)  routing T_4_5.glb_netwk_7 <X> T_4_5.wire_logic_cluster/lc_7/clk
 (1 4)  (217 84)  (217 84)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (27 4)  (243 84)  (243 84)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.wire_logic_cluster/lc_2/in_1
 (28 4)  (244 84)  (244 84)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 84)  (245 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (247 84)  (247 84)  routing T_4_5.lc_trk_g0_7 <X> T_4_5.wire_logic_cluster/lc_2/in_3
 (32 4)  (248 84)  (248 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (41 4)  (257 84)  (257 84)  LC_2 Logic Functioning bit
 (43 4)  (259 84)  (259 84)  LC_2 Logic Functioning bit
 (45 4)  (261 84)  (261 84)  LC_2 Logic Functioning bit
 (1 5)  (217 85)  (217 85)  routing T_4_5.lc_trk_g0_2 <X> T_4_5.wire_logic_cluster/lc_7/cen
 (30 5)  (246 85)  (246 85)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.wire_logic_cluster/lc_2/in_1
 (31 5)  (247 85)  (247 85)  routing T_4_5.lc_trk_g0_7 <X> T_4_5.wire_logic_cluster/lc_2/in_3
 (41 5)  (257 85)  (257 85)  LC_2 Logic Functioning bit
 (43 5)  (259 85)  (259 85)  LC_2 Logic Functioning bit
 (48 5)  (264 85)  (264 85)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (7 10)  (223 90)  (223 90)  Column buffer control bit: LH_colbuf_cntl_3

 (7 11)  (223 91)  (223 91)  Column buffer control bit: LH_colbuf_cntl_2

 (0 12)  (216 92)  (216 92)  routing T_4_5.glb_netwk_2 <X> T_4_5.glb2local_3
 (1 12)  (217 92)  (217 92)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (25 12)  (241 92)  (241 92)  routing T_4_5.sp4_v_t_23 <X> T_4_5.lc_trk_g3_2
 (22 13)  (238 93)  (238 93)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (239 93)  (239 93)  routing T_4_5.sp4_v_t_23 <X> T_4_5.lc_trk_g3_2
 (25 13)  (241 93)  (241 93)  routing T_4_5.sp4_v_t_23 <X> T_4_5.lc_trk_g3_2
 (7 14)  (223 94)  (223 94)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (223 95)  (223 95)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_5_5

 (8 2)  (278 82)  (278 82)  routing T_5_5.sp4_v_t_36 <X> T_5_5.sp4_h_l_36
 (9 2)  (279 82)  (279 82)  routing T_5_5.sp4_v_t_36 <X> T_5_5.sp4_h_l_36
 (12 11)  (282 91)  (282 91)  routing T_5_5.sp4_h_l_45 <X> T_5_5.sp4_v_t_45
 (7 14)  (277 94)  (277 94)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (277 95)  (277 95)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_6_5



LogicTile_7_5

 (5 10)  (371 90)  (371 90)  routing T_7_5.sp4_v_t_43 <X> T_7_5.sp4_h_l_43
 (8 10)  (374 90)  (374 90)  routing T_7_5.sp4_v_t_36 <X> T_7_5.sp4_h_l_42
 (9 10)  (375 90)  (375 90)  routing T_7_5.sp4_v_t_36 <X> T_7_5.sp4_h_l_42
 (10 10)  (376 90)  (376 90)  routing T_7_5.sp4_v_t_36 <X> T_7_5.sp4_h_l_42
 (6 11)  (372 91)  (372 91)  routing T_7_5.sp4_v_t_43 <X> T_7_5.sp4_h_l_43
 (7 14)  (373 94)  (373 94)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (373 95)  (373 95)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_8_5

 (7 14)  (427 94)  (427 94)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_9_5

 (7 14)  (481 94)  (481 94)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (481 95)  (481 95)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_5

 (7 14)  (535 94)  (535 94)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (535 95)  (535 95)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_5



LogicTile_12_5



LogicTile_13_5



LogicTile_14_5



LogicTile_15_5



LogicTile_16_5



LogicTile_17_5



LogicTile_18_5



RAM_Tile_19_5



LogicTile_20_5



LogicTile_21_5



LogicTile_22_5



LogicTile_23_5



LogicTile_24_5



DSP_Tile_25_5



IpCon_Tile_0_4

 (36 0)  (36 64)  (36 64)  LC_0 Logic Functioning bit
 (37 0)  (37 64)  (37 64)  LC_0 Logic Functioning bit
 (42 0)  (42 64)  (42 64)  LC_0 Logic Functioning bit
 (43 0)  (43 64)  (43 64)  LC_0 Logic Functioning bit
 (50 0)  (50 64)  (50 64)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 65)  (36 65)  LC_0 Logic Functioning bit
 (37 1)  (37 65)  (37 65)  LC_0 Logic Functioning bit
 (42 1)  (42 65)  (42 65)  LC_0 Logic Functioning bit
 (43 1)  (43 65)  (43 65)  LC_0 Logic Functioning bit
 (36 2)  (36 66)  (36 66)  LC_1 Logic Functioning bit
 (37 2)  (37 66)  (37 66)  LC_1 Logic Functioning bit
 (42 2)  (42 66)  (42 66)  LC_1 Logic Functioning bit
 (43 2)  (43 66)  (43 66)  LC_1 Logic Functioning bit
 (50 2)  (50 66)  (50 66)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 67)  (36 67)  LC_1 Logic Functioning bit
 (37 3)  (37 67)  (37 67)  LC_1 Logic Functioning bit
 (42 3)  (42 67)  (42 67)  LC_1 Logic Functioning bit
 (43 3)  (43 67)  (43 67)  LC_1 Logic Functioning bit
 (36 4)  (36 68)  (36 68)  LC_2 Logic Functioning bit
 (37 4)  (37 68)  (37 68)  LC_2 Logic Functioning bit
 (42 4)  (42 68)  (42 68)  LC_2 Logic Functioning bit
 (43 4)  (43 68)  (43 68)  LC_2 Logic Functioning bit
 (50 4)  (50 68)  (50 68)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 69)  (36 69)  LC_2 Logic Functioning bit
 (37 5)  (37 69)  (37 69)  LC_2 Logic Functioning bit
 (42 5)  (42 69)  (42 69)  LC_2 Logic Functioning bit
 (43 5)  (43 69)  (43 69)  LC_2 Logic Functioning bit
 (36 6)  (36 70)  (36 70)  LC_3 Logic Functioning bit
 (37 6)  (37 70)  (37 70)  LC_3 Logic Functioning bit
 (42 6)  (42 70)  (42 70)  LC_3 Logic Functioning bit
 (43 6)  (43 70)  (43 70)  LC_3 Logic Functioning bit
 (50 6)  (50 70)  (50 70)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 71)  (36 71)  LC_3 Logic Functioning bit
 (37 7)  (37 71)  (37 71)  LC_3 Logic Functioning bit
 (42 7)  (42 71)  (42 71)  LC_3 Logic Functioning bit
 (43 7)  (43 71)  (43 71)  LC_3 Logic Functioning bit
 (36 8)  (36 72)  (36 72)  LC_4 Logic Functioning bit
 (37 8)  (37 72)  (37 72)  LC_4 Logic Functioning bit
 (42 8)  (42 72)  (42 72)  LC_4 Logic Functioning bit
 (43 8)  (43 72)  (43 72)  LC_4 Logic Functioning bit
 (50 8)  (50 72)  (50 72)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 73)  (36 73)  LC_4 Logic Functioning bit
 (37 9)  (37 73)  (37 73)  LC_4 Logic Functioning bit
 (42 9)  (42 73)  (42 73)  LC_4 Logic Functioning bit
 (43 9)  (43 73)  (43 73)  LC_4 Logic Functioning bit
 (36 10)  (36 74)  (36 74)  LC_5 Logic Functioning bit
 (37 10)  (37 74)  (37 74)  LC_5 Logic Functioning bit
 (42 10)  (42 74)  (42 74)  LC_5 Logic Functioning bit
 (43 10)  (43 74)  (43 74)  LC_5 Logic Functioning bit
 (50 10)  (50 74)  (50 74)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 75)  (36 75)  LC_5 Logic Functioning bit
 (37 11)  (37 75)  (37 75)  LC_5 Logic Functioning bit
 (42 11)  (42 75)  (42 75)  LC_5 Logic Functioning bit
 (43 11)  (43 75)  (43 75)  LC_5 Logic Functioning bit
 (36 12)  (36 76)  (36 76)  LC_6 Logic Functioning bit
 (37 12)  (37 76)  (37 76)  LC_6 Logic Functioning bit
 (42 12)  (42 76)  (42 76)  LC_6 Logic Functioning bit
 (43 12)  (43 76)  (43 76)  LC_6 Logic Functioning bit
 (50 12)  (50 76)  (50 76)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 77)  (36 77)  LC_6 Logic Functioning bit
 (37 13)  (37 77)  (37 77)  LC_6 Logic Functioning bit
 (42 13)  (42 77)  (42 77)  LC_6 Logic Functioning bit
 (43 13)  (43 77)  (43 77)  LC_6 Logic Functioning bit
 (36 14)  (36 78)  (36 78)  LC_7 Logic Functioning bit
 (37 14)  (37 78)  (37 78)  LC_7 Logic Functioning bit
 (42 14)  (42 78)  (42 78)  LC_7 Logic Functioning bit
 (43 14)  (43 78)  (43 78)  LC_7 Logic Functioning bit
 (50 14)  (50 78)  (50 78)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 79)  (36 79)  LC_7 Logic Functioning bit
 (37 15)  (37 79)  (37 79)  LC_7 Logic Functioning bit
 (42 15)  (42 79)  (42 79)  LC_7 Logic Functioning bit
 (43 15)  (43 79)  (43 79)  LC_7 Logic Functioning bit


LogicTile_1_4

 (31 0)  (85 64)  (85 64)  routing T_1_4.lc_trk_g2_5 <X> T_1_4.wire_logic_cluster/lc_0/in_3
 (32 0)  (86 64)  (86 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 64)  (87 64)  routing T_1_4.lc_trk_g2_5 <X> T_1_4.wire_logic_cluster/lc_0/in_3
 (36 0)  (90 64)  (90 64)  LC_0 Logic Functioning bit
 (37 0)  (91 64)  (91 64)  LC_0 Logic Functioning bit
 (38 0)  (92 64)  (92 64)  LC_0 Logic Functioning bit
 (39 0)  (93 64)  (93 64)  LC_0 Logic Functioning bit
 (45 0)  (99 64)  (99 64)  LC_0 Logic Functioning bit
 (52 0)  (106 64)  (106 64)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (36 1)  (90 65)  (90 65)  LC_0 Logic Functioning bit
 (37 1)  (91 65)  (91 65)  LC_0 Logic Functioning bit
 (38 1)  (92 65)  (92 65)  LC_0 Logic Functioning bit
 (39 1)  (93 65)  (93 65)  LC_0 Logic Functioning bit
 (0 2)  (54 66)  (54 66)  routing T_1_4.glb_netwk_7 <X> T_1_4.wire_logic_cluster/lc_7/clk
 (1 2)  (55 66)  (55 66)  routing T_1_4.glb_netwk_7 <X> T_1_4.wire_logic_cluster/lc_7/clk
 (2 2)  (56 66)  (56 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (54 67)  (54 67)  routing T_1_4.glb_netwk_7 <X> T_1_4.wire_logic_cluster/lc_7/clk
 (1 4)  (55 68)  (55 68)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (32 4)  (86 68)  (86 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (87 68)  (87 68)  routing T_1_4.lc_trk_g2_1 <X> T_1_4.wire_logic_cluster/lc_2/in_3
 (36 4)  (90 68)  (90 68)  LC_2 Logic Functioning bit
 (37 4)  (91 68)  (91 68)  LC_2 Logic Functioning bit
 (38 4)  (92 68)  (92 68)  LC_2 Logic Functioning bit
 (39 4)  (93 68)  (93 68)  LC_2 Logic Functioning bit
 (45 4)  (99 68)  (99 68)  LC_2 Logic Functioning bit
 (0 5)  (54 69)  (54 69)  routing T_1_4.glb_netwk_3 <X> T_1_4.wire_logic_cluster/lc_7/cen
 (36 5)  (90 69)  (90 69)  LC_2 Logic Functioning bit
 (37 5)  (91 69)  (91 69)  LC_2 Logic Functioning bit
 (38 5)  (92 69)  (92 69)  LC_2 Logic Functioning bit
 (39 5)  (93 69)  (93 69)  LC_2 Logic Functioning bit
 (53 5)  (107 69)  (107 69)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (31 6)  (85 70)  (85 70)  routing T_1_4.lc_trk_g2_6 <X> T_1_4.wire_logic_cluster/lc_3/in_3
 (32 6)  (86 70)  (86 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (87 70)  (87 70)  routing T_1_4.lc_trk_g2_6 <X> T_1_4.wire_logic_cluster/lc_3/in_3
 (36 6)  (90 70)  (90 70)  LC_3 Logic Functioning bit
 (37 6)  (91 70)  (91 70)  LC_3 Logic Functioning bit
 (38 6)  (92 70)  (92 70)  LC_3 Logic Functioning bit
 (39 6)  (93 70)  (93 70)  LC_3 Logic Functioning bit
 (45 6)  (99 70)  (99 70)  LC_3 Logic Functioning bit
 (52 6)  (106 70)  (106 70)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (31 7)  (85 71)  (85 71)  routing T_1_4.lc_trk_g2_6 <X> T_1_4.wire_logic_cluster/lc_3/in_3
 (36 7)  (90 71)  (90 71)  LC_3 Logic Functioning bit
 (37 7)  (91 71)  (91 71)  LC_3 Logic Functioning bit
 (38 7)  (92 71)  (92 71)  LC_3 Logic Functioning bit
 (39 7)  (93 71)  (93 71)  LC_3 Logic Functioning bit
 (16 8)  (70 72)  (70 72)  routing T_1_4.sp4_v_b_33 <X> T_1_4.lc_trk_g2_1
 (17 8)  (71 72)  (71 72)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (72 72)  (72 72)  routing T_1_4.sp4_v_b_33 <X> T_1_4.lc_trk_g2_1
 (18 9)  (72 73)  (72 73)  routing T_1_4.sp4_v_b_33 <X> T_1_4.lc_trk_g2_1
 (7 10)  (61 74)  (61 74)  Column buffer control bit: LH_colbuf_cntl_3

 (16 10)  (70 74)  (70 74)  routing T_1_4.sp4_v_b_37 <X> T_1_4.lc_trk_g2_5
 (17 10)  (71 74)  (71 74)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (72 74)  (72 74)  routing T_1_4.sp4_v_b_37 <X> T_1_4.lc_trk_g2_5
 (31 10)  (85 74)  (85 74)  routing T_1_4.lc_trk_g3_7 <X> T_1_4.wire_logic_cluster/lc_5/in_3
 (32 10)  (86 74)  (86 74)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (87 74)  (87 74)  routing T_1_4.lc_trk_g3_7 <X> T_1_4.wire_logic_cluster/lc_5/in_3
 (34 10)  (88 74)  (88 74)  routing T_1_4.lc_trk_g3_7 <X> T_1_4.wire_logic_cluster/lc_5/in_3
 (36 10)  (90 74)  (90 74)  LC_5 Logic Functioning bit
 (37 10)  (91 74)  (91 74)  LC_5 Logic Functioning bit
 (38 10)  (92 74)  (92 74)  LC_5 Logic Functioning bit
 (39 10)  (93 74)  (93 74)  LC_5 Logic Functioning bit
 (45 10)  (99 74)  (99 74)  LC_5 Logic Functioning bit
 (51 10)  (105 74)  (105 74)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (7 11)  (61 75)  (61 75)  Column buffer control bit: LH_colbuf_cntl_2

 (18 11)  (72 75)  (72 75)  routing T_1_4.sp4_v_b_37 <X> T_1_4.lc_trk_g2_5
 (22 11)  (76 75)  (76 75)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (77 75)  (77 75)  routing T_1_4.sp4_v_b_46 <X> T_1_4.lc_trk_g2_6
 (24 11)  (78 75)  (78 75)  routing T_1_4.sp4_v_b_46 <X> T_1_4.lc_trk_g2_6
 (31 11)  (85 75)  (85 75)  routing T_1_4.lc_trk_g3_7 <X> T_1_4.wire_logic_cluster/lc_5/in_3
 (36 11)  (90 75)  (90 75)  LC_5 Logic Functioning bit
 (37 11)  (91 75)  (91 75)  LC_5 Logic Functioning bit
 (38 11)  (92 75)  (92 75)  LC_5 Logic Functioning bit
 (39 11)  (93 75)  (93 75)  LC_5 Logic Functioning bit
 (1 14)  (55 78)  (55 78)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (7 14)  (61 78)  (61 78)  Column buffer control bit: LH_colbuf_cntl_7

 (22 14)  (76 78)  (76 78)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (78 78)  (78 78)  routing T_1_4.tnl_op_7 <X> T_1_4.lc_trk_g3_7
 (0 15)  (54 79)  (54 79)  routing T_1_4.glb_netwk_2 <X> T_1_4.wire_logic_cluster/lc_7/s_r
 (21 15)  (75 79)  (75 79)  routing T_1_4.tnl_op_7 <X> T_1_4.lc_trk_g3_7


LogicTile_2_4



LogicTile_3_4



LogicTile_4_4



LogicTile_5_4



RAM_Tile_6_4



LogicTile_7_4



LogicTile_8_4

 (4 0)  (424 64)  (424 64)  routing T_8_4.sp4_v_t_37 <X> T_8_4.sp4_v_b_0
 (0 2)  (420 66)  (420 66)  routing T_8_4.glb_netwk_7 <X> T_8_4.wire_logic_cluster/lc_7/clk
 (1 2)  (421 66)  (421 66)  routing T_8_4.glb_netwk_7 <X> T_8_4.wire_logic_cluster/lc_7/clk
 (2 2)  (422 66)  (422 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (420 67)  (420 67)  routing T_8_4.glb_netwk_7 <X> T_8_4.wire_logic_cluster/lc_7/clk
 (36 8)  (456 72)  (456 72)  LC_4 Logic Functioning bit
 (38 8)  (458 72)  (458 72)  LC_4 Logic Functioning bit
 (41 8)  (461 72)  (461 72)  LC_4 Logic Functioning bit
 (43 8)  (463 72)  (463 72)  LC_4 Logic Functioning bit
 (45 8)  (465 72)  (465 72)  LC_4 Logic Functioning bit
 (51 8)  (471 72)  (471 72)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (446 73)  (446 73)  routing T_8_4.lc_trk_g3_3 <X> T_8_4.wire_logic_cluster/lc_4/in_0
 (27 9)  (447 73)  (447 73)  routing T_8_4.lc_trk_g3_3 <X> T_8_4.wire_logic_cluster/lc_4/in_0
 (28 9)  (448 73)  (448 73)  routing T_8_4.lc_trk_g3_3 <X> T_8_4.wire_logic_cluster/lc_4/in_0
 (29 9)  (449 73)  (449 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (457 73)  (457 73)  LC_4 Logic Functioning bit
 (39 9)  (459 73)  (459 73)  LC_4 Logic Functioning bit
 (40 9)  (460 73)  (460 73)  LC_4 Logic Functioning bit
 (42 9)  (462 73)  (462 73)  LC_4 Logic Functioning bit
 (21 12)  (441 76)  (441 76)  routing T_8_4.sp12_v_t_0 <X> T_8_4.lc_trk_g3_3
 (22 12)  (442 76)  (442 76)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (444 76)  (444 76)  routing T_8_4.sp12_v_t_0 <X> T_8_4.lc_trk_g3_3
 (21 13)  (441 77)  (441 77)  routing T_8_4.sp12_v_t_0 <X> T_8_4.lc_trk_g3_3
 (7 14)  (427 78)  (427 78)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_9_4

 (7 14)  (481 78)  (481 78)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_10_4



LogicTile_11_4



LogicTile_12_4

 (7 15)  (643 79)  (643 79)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_4



LogicTile_14_4



LogicTile_15_4



LogicTile_16_4



LogicTile_17_4



LogicTile_18_4

 (19 11)  (983 75)  (983 75)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


RAM_Tile_19_4



LogicTile_20_4



LogicTile_21_4



LogicTile_22_4



LogicTile_23_4



LogicTile_24_4



IpCon_Tile_25_4

 (36 0)  (1366 64)  (1366 64)  LC_0 Logic Functioning bit
 (37 0)  (1367 64)  (1367 64)  LC_0 Logic Functioning bit
 (42 0)  (1372 64)  (1372 64)  LC_0 Logic Functioning bit
 (43 0)  (1373 64)  (1373 64)  LC_0 Logic Functioning bit
 (50 0)  (1380 64)  (1380 64)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 65)  (1366 65)  LC_0 Logic Functioning bit
 (37 1)  (1367 65)  (1367 65)  LC_0 Logic Functioning bit
 (42 1)  (1372 65)  (1372 65)  LC_0 Logic Functioning bit
 (43 1)  (1373 65)  (1373 65)  LC_0 Logic Functioning bit
 (36 2)  (1366 66)  (1366 66)  LC_1 Logic Functioning bit
 (37 2)  (1367 66)  (1367 66)  LC_1 Logic Functioning bit
 (42 2)  (1372 66)  (1372 66)  LC_1 Logic Functioning bit
 (43 2)  (1373 66)  (1373 66)  LC_1 Logic Functioning bit
 (50 2)  (1380 66)  (1380 66)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 67)  (1366 67)  LC_1 Logic Functioning bit
 (37 3)  (1367 67)  (1367 67)  LC_1 Logic Functioning bit
 (42 3)  (1372 67)  (1372 67)  LC_1 Logic Functioning bit
 (43 3)  (1373 67)  (1373 67)  LC_1 Logic Functioning bit
 (36 4)  (1366 68)  (1366 68)  LC_2 Logic Functioning bit
 (37 4)  (1367 68)  (1367 68)  LC_2 Logic Functioning bit
 (42 4)  (1372 68)  (1372 68)  LC_2 Logic Functioning bit
 (43 4)  (1373 68)  (1373 68)  LC_2 Logic Functioning bit
 (50 4)  (1380 68)  (1380 68)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 69)  (1366 69)  LC_2 Logic Functioning bit
 (37 5)  (1367 69)  (1367 69)  LC_2 Logic Functioning bit
 (42 5)  (1372 69)  (1372 69)  LC_2 Logic Functioning bit
 (43 5)  (1373 69)  (1373 69)  LC_2 Logic Functioning bit
 (36 6)  (1366 70)  (1366 70)  LC_3 Logic Functioning bit
 (37 6)  (1367 70)  (1367 70)  LC_3 Logic Functioning bit
 (42 6)  (1372 70)  (1372 70)  LC_3 Logic Functioning bit
 (43 6)  (1373 70)  (1373 70)  LC_3 Logic Functioning bit
 (50 6)  (1380 70)  (1380 70)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 71)  (1366 71)  LC_3 Logic Functioning bit
 (37 7)  (1367 71)  (1367 71)  LC_3 Logic Functioning bit
 (42 7)  (1372 71)  (1372 71)  LC_3 Logic Functioning bit
 (43 7)  (1373 71)  (1373 71)  LC_3 Logic Functioning bit
 (36 8)  (1366 72)  (1366 72)  LC_4 Logic Functioning bit
 (37 8)  (1367 72)  (1367 72)  LC_4 Logic Functioning bit
 (42 8)  (1372 72)  (1372 72)  LC_4 Logic Functioning bit
 (43 8)  (1373 72)  (1373 72)  LC_4 Logic Functioning bit
 (50 8)  (1380 72)  (1380 72)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 73)  (1366 73)  LC_4 Logic Functioning bit
 (37 9)  (1367 73)  (1367 73)  LC_4 Logic Functioning bit
 (42 9)  (1372 73)  (1372 73)  LC_4 Logic Functioning bit
 (43 9)  (1373 73)  (1373 73)  LC_4 Logic Functioning bit
 (36 10)  (1366 74)  (1366 74)  LC_5 Logic Functioning bit
 (37 10)  (1367 74)  (1367 74)  LC_5 Logic Functioning bit
 (42 10)  (1372 74)  (1372 74)  LC_5 Logic Functioning bit
 (43 10)  (1373 74)  (1373 74)  LC_5 Logic Functioning bit
 (50 10)  (1380 74)  (1380 74)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 75)  (1366 75)  LC_5 Logic Functioning bit
 (37 11)  (1367 75)  (1367 75)  LC_5 Logic Functioning bit
 (42 11)  (1372 75)  (1372 75)  LC_5 Logic Functioning bit
 (43 11)  (1373 75)  (1373 75)  LC_5 Logic Functioning bit
 (36 12)  (1366 76)  (1366 76)  LC_6 Logic Functioning bit
 (37 12)  (1367 76)  (1367 76)  LC_6 Logic Functioning bit
 (42 12)  (1372 76)  (1372 76)  LC_6 Logic Functioning bit
 (43 12)  (1373 76)  (1373 76)  LC_6 Logic Functioning bit
 (50 12)  (1380 76)  (1380 76)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 77)  (1366 77)  LC_6 Logic Functioning bit
 (37 13)  (1367 77)  (1367 77)  LC_6 Logic Functioning bit
 (42 13)  (1372 77)  (1372 77)  LC_6 Logic Functioning bit
 (43 13)  (1373 77)  (1373 77)  LC_6 Logic Functioning bit
 (36 14)  (1366 78)  (1366 78)  LC_7 Logic Functioning bit
 (37 14)  (1367 78)  (1367 78)  LC_7 Logic Functioning bit
 (42 14)  (1372 78)  (1372 78)  LC_7 Logic Functioning bit
 (43 14)  (1373 78)  (1373 78)  LC_7 Logic Functioning bit
 (50 14)  (1380 78)  (1380 78)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 79)  (1366 79)  LC_7 Logic Functioning bit
 (37 15)  (1367 79)  (1367 79)  LC_7 Logic Functioning bit
 (42 15)  (1372 79)  (1372 79)  LC_7 Logic Functioning bit
 (43 15)  (1373 79)  (1373 79)  LC_7 Logic Functioning bit


IpCon_Tile_0_3

 (36 0)  (36 48)  (36 48)  LC_0 Logic Functioning bit
 (37 0)  (37 48)  (37 48)  LC_0 Logic Functioning bit
 (42 0)  (42 48)  (42 48)  LC_0 Logic Functioning bit
 (43 0)  (43 48)  (43 48)  LC_0 Logic Functioning bit
 (50 0)  (50 48)  (50 48)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 49)  (36 49)  LC_0 Logic Functioning bit
 (37 1)  (37 49)  (37 49)  LC_0 Logic Functioning bit
 (42 1)  (42 49)  (42 49)  LC_0 Logic Functioning bit
 (43 1)  (43 49)  (43 49)  LC_0 Logic Functioning bit
 (36 2)  (36 50)  (36 50)  LC_1 Logic Functioning bit
 (37 2)  (37 50)  (37 50)  LC_1 Logic Functioning bit
 (42 2)  (42 50)  (42 50)  LC_1 Logic Functioning bit
 (43 2)  (43 50)  (43 50)  LC_1 Logic Functioning bit
 (50 2)  (50 50)  (50 50)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 51)  (36 51)  LC_1 Logic Functioning bit
 (37 3)  (37 51)  (37 51)  LC_1 Logic Functioning bit
 (42 3)  (42 51)  (42 51)  LC_1 Logic Functioning bit
 (43 3)  (43 51)  (43 51)  LC_1 Logic Functioning bit
 (36 4)  (36 52)  (36 52)  LC_2 Logic Functioning bit
 (37 4)  (37 52)  (37 52)  LC_2 Logic Functioning bit
 (42 4)  (42 52)  (42 52)  LC_2 Logic Functioning bit
 (43 4)  (43 52)  (43 52)  LC_2 Logic Functioning bit
 (50 4)  (50 52)  (50 52)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 53)  (36 53)  LC_2 Logic Functioning bit
 (37 5)  (37 53)  (37 53)  LC_2 Logic Functioning bit
 (42 5)  (42 53)  (42 53)  LC_2 Logic Functioning bit
 (43 5)  (43 53)  (43 53)  LC_2 Logic Functioning bit
 (36 6)  (36 54)  (36 54)  LC_3 Logic Functioning bit
 (37 6)  (37 54)  (37 54)  LC_3 Logic Functioning bit
 (42 6)  (42 54)  (42 54)  LC_3 Logic Functioning bit
 (43 6)  (43 54)  (43 54)  LC_3 Logic Functioning bit
 (50 6)  (50 54)  (50 54)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 55)  (36 55)  LC_3 Logic Functioning bit
 (37 7)  (37 55)  (37 55)  LC_3 Logic Functioning bit
 (42 7)  (42 55)  (42 55)  LC_3 Logic Functioning bit
 (43 7)  (43 55)  (43 55)  LC_3 Logic Functioning bit
 (36 8)  (36 56)  (36 56)  LC_4 Logic Functioning bit
 (37 8)  (37 56)  (37 56)  LC_4 Logic Functioning bit
 (42 8)  (42 56)  (42 56)  LC_4 Logic Functioning bit
 (43 8)  (43 56)  (43 56)  LC_4 Logic Functioning bit
 (50 8)  (50 56)  (50 56)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 57)  (36 57)  LC_4 Logic Functioning bit
 (37 9)  (37 57)  (37 57)  LC_4 Logic Functioning bit
 (42 9)  (42 57)  (42 57)  LC_4 Logic Functioning bit
 (43 9)  (43 57)  (43 57)  LC_4 Logic Functioning bit
 (36 10)  (36 58)  (36 58)  LC_5 Logic Functioning bit
 (37 10)  (37 58)  (37 58)  LC_5 Logic Functioning bit
 (42 10)  (42 58)  (42 58)  LC_5 Logic Functioning bit
 (43 10)  (43 58)  (43 58)  LC_5 Logic Functioning bit
 (50 10)  (50 58)  (50 58)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 59)  (36 59)  LC_5 Logic Functioning bit
 (37 11)  (37 59)  (37 59)  LC_5 Logic Functioning bit
 (42 11)  (42 59)  (42 59)  LC_5 Logic Functioning bit
 (43 11)  (43 59)  (43 59)  LC_5 Logic Functioning bit
 (36 12)  (36 60)  (36 60)  LC_6 Logic Functioning bit
 (37 12)  (37 60)  (37 60)  LC_6 Logic Functioning bit
 (42 12)  (42 60)  (42 60)  LC_6 Logic Functioning bit
 (43 12)  (43 60)  (43 60)  LC_6 Logic Functioning bit
 (50 12)  (50 60)  (50 60)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 61)  (36 61)  LC_6 Logic Functioning bit
 (37 13)  (37 61)  (37 61)  LC_6 Logic Functioning bit
 (42 13)  (42 61)  (42 61)  LC_6 Logic Functioning bit
 (43 13)  (43 61)  (43 61)  LC_6 Logic Functioning bit
 (36 14)  (36 62)  (36 62)  LC_7 Logic Functioning bit
 (37 14)  (37 62)  (37 62)  LC_7 Logic Functioning bit
 (42 14)  (42 62)  (42 62)  LC_7 Logic Functioning bit
 (43 14)  (43 62)  (43 62)  LC_7 Logic Functioning bit
 (50 14)  (50 62)  (50 62)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 63)  (36 63)  LC_7 Logic Functioning bit
 (37 15)  (37 63)  (37 63)  LC_7 Logic Functioning bit
 (42 15)  (42 63)  (42 63)  LC_7 Logic Functioning bit
 (43 15)  (43 63)  (43 63)  LC_7 Logic Functioning bit


LogicTile_1_3

 (0 2)  (54 50)  (54 50)  routing T_1_3.glb_netwk_7 <X> T_1_3.wire_logic_cluster/lc_7/clk
 (1 2)  (55 50)  (55 50)  routing T_1_3.glb_netwk_7 <X> T_1_3.wire_logic_cluster/lc_7/clk
 (2 2)  (56 50)  (56 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (54 51)  (54 51)  routing T_1_3.glb_netwk_7 <X> T_1_3.wire_logic_cluster/lc_7/clk
 (1 4)  (55 52)  (55 52)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (54 53)  (54 53)  routing T_1_3.glb_netwk_3 <X> T_1_3.wire_logic_cluster/lc_7/cen
 (31 6)  (85 54)  (85 54)  routing T_1_3.lc_trk_g3_5 <X> T_1_3.wire_logic_cluster/lc_3/in_3
 (32 6)  (86 54)  (86 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (87 54)  (87 54)  routing T_1_3.lc_trk_g3_5 <X> T_1_3.wire_logic_cluster/lc_3/in_3
 (34 6)  (88 54)  (88 54)  routing T_1_3.lc_trk_g3_5 <X> T_1_3.wire_logic_cluster/lc_3/in_3
 (36 6)  (90 54)  (90 54)  LC_3 Logic Functioning bit
 (37 6)  (91 54)  (91 54)  LC_3 Logic Functioning bit
 (38 6)  (92 54)  (92 54)  LC_3 Logic Functioning bit
 (39 6)  (93 54)  (93 54)  LC_3 Logic Functioning bit
 (45 6)  (99 54)  (99 54)  LC_3 Logic Functioning bit
 (52 6)  (106 54)  (106 54)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (36 7)  (90 55)  (90 55)  LC_3 Logic Functioning bit
 (37 7)  (91 55)  (91 55)  LC_3 Logic Functioning bit
 (38 7)  (92 55)  (92 55)  LC_3 Logic Functioning bit
 (39 7)  (93 55)  (93 55)  LC_3 Logic Functioning bit
 (1 14)  (55 62)  (55 62)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (16 14)  (70 62)  (70 62)  routing T_1_3.sp4_v_b_37 <X> T_1_3.lc_trk_g3_5
 (17 14)  (71 62)  (71 62)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (72 62)  (72 62)  routing T_1_3.sp4_v_b_37 <X> T_1_3.lc_trk_g3_5
 (0 15)  (54 63)  (54 63)  routing T_1_3.glb_netwk_2 <X> T_1_3.wire_logic_cluster/lc_7/s_r
 (18 15)  (72 63)  (72 63)  routing T_1_3.sp4_v_b_37 <X> T_1_3.lc_trk_g3_5


IpCon_Tile_25_3

 (36 0)  (1366 48)  (1366 48)  LC_0 Logic Functioning bit
 (37 0)  (1367 48)  (1367 48)  LC_0 Logic Functioning bit
 (42 0)  (1372 48)  (1372 48)  LC_0 Logic Functioning bit
 (43 0)  (1373 48)  (1373 48)  LC_0 Logic Functioning bit
 (50 0)  (1380 48)  (1380 48)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 49)  (1366 49)  LC_0 Logic Functioning bit
 (37 1)  (1367 49)  (1367 49)  LC_0 Logic Functioning bit
 (42 1)  (1372 49)  (1372 49)  LC_0 Logic Functioning bit
 (43 1)  (1373 49)  (1373 49)  LC_0 Logic Functioning bit
 (36 2)  (1366 50)  (1366 50)  LC_1 Logic Functioning bit
 (37 2)  (1367 50)  (1367 50)  LC_1 Logic Functioning bit
 (42 2)  (1372 50)  (1372 50)  LC_1 Logic Functioning bit
 (43 2)  (1373 50)  (1373 50)  LC_1 Logic Functioning bit
 (50 2)  (1380 50)  (1380 50)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 51)  (1366 51)  LC_1 Logic Functioning bit
 (37 3)  (1367 51)  (1367 51)  LC_1 Logic Functioning bit
 (42 3)  (1372 51)  (1372 51)  LC_1 Logic Functioning bit
 (43 3)  (1373 51)  (1373 51)  LC_1 Logic Functioning bit
 (36 4)  (1366 52)  (1366 52)  LC_2 Logic Functioning bit
 (37 4)  (1367 52)  (1367 52)  LC_2 Logic Functioning bit
 (42 4)  (1372 52)  (1372 52)  LC_2 Logic Functioning bit
 (43 4)  (1373 52)  (1373 52)  LC_2 Logic Functioning bit
 (50 4)  (1380 52)  (1380 52)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 53)  (1366 53)  LC_2 Logic Functioning bit
 (37 5)  (1367 53)  (1367 53)  LC_2 Logic Functioning bit
 (42 5)  (1372 53)  (1372 53)  LC_2 Logic Functioning bit
 (43 5)  (1373 53)  (1373 53)  LC_2 Logic Functioning bit
 (36 6)  (1366 54)  (1366 54)  LC_3 Logic Functioning bit
 (37 6)  (1367 54)  (1367 54)  LC_3 Logic Functioning bit
 (42 6)  (1372 54)  (1372 54)  LC_3 Logic Functioning bit
 (43 6)  (1373 54)  (1373 54)  LC_3 Logic Functioning bit
 (50 6)  (1380 54)  (1380 54)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 55)  (1366 55)  LC_3 Logic Functioning bit
 (37 7)  (1367 55)  (1367 55)  LC_3 Logic Functioning bit
 (42 7)  (1372 55)  (1372 55)  LC_3 Logic Functioning bit
 (43 7)  (1373 55)  (1373 55)  LC_3 Logic Functioning bit
 (36 8)  (1366 56)  (1366 56)  LC_4 Logic Functioning bit
 (37 8)  (1367 56)  (1367 56)  LC_4 Logic Functioning bit
 (42 8)  (1372 56)  (1372 56)  LC_4 Logic Functioning bit
 (43 8)  (1373 56)  (1373 56)  LC_4 Logic Functioning bit
 (50 8)  (1380 56)  (1380 56)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 57)  (1366 57)  LC_4 Logic Functioning bit
 (37 9)  (1367 57)  (1367 57)  LC_4 Logic Functioning bit
 (42 9)  (1372 57)  (1372 57)  LC_4 Logic Functioning bit
 (43 9)  (1373 57)  (1373 57)  LC_4 Logic Functioning bit
 (36 10)  (1366 58)  (1366 58)  LC_5 Logic Functioning bit
 (37 10)  (1367 58)  (1367 58)  LC_5 Logic Functioning bit
 (42 10)  (1372 58)  (1372 58)  LC_5 Logic Functioning bit
 (43 10)  (1373 58)  (1373 58)  LC_5 Logic Functioning bit
 (50 10)  (1380 58)  (1380 58)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 59)  (1366 59)  LC_5 Logic Functioning bit
 (37 11)  (1367 59)  (1367 59)  LC_5 Logic Functioning bit
 (42 11)  (1372 59)  (1372 59)  LC_5 Logic Functioning bit
 (43 11)  (1373 59)  (1373 59)  LC_5 Logic Functioning bit
 (36 12)  (1366 60)  (1366 60)  LC_6 Logic Functioning bit
 (37 12)  (1367 60)  (1367 60)  LC_6 Logic Functioning bit
 (42 12)  (1372 60)  (1372 60)  LC_6 Logic Functioning bit
 (43 12)  (1373 60)  (1373 60)  LC_6 Logic Functioning bit
 (50 12)  (1380 60)  (1380 60)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 61)  (1366 61)  LC_6 Logic Functioning bit
 (37 13)  (1367 61)  (1367 61)  LC_6 Logic Functioning bit
 (42 13)  (1372 61)  (1372 61)  LC_6 Logic Functioning bit
 (43 13)  (1373 61)  (1373 61)  LC_6 Logic Functioning bit
 (36 14)  (1366 62)  (1366 62)  LC_7 Logic Functioning bit
 (37 14)  (1367 62)  (1367 62)  LC_7 Logic Functioning bit
 (42 14)  (1372 62)  (1372 62)  LC_7 Logic Functioning bit
 (43 14)  (1373 62)  (1373 62)  LC_7 Logic Functioning bit
 (50 14)  (1380 62)  (1380 62)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 63)  (1366 63)  LC_7 Logic Functioning bit
 (37 15)  (1367 63)  (1367 63)  LC_7 Logic Functioning bit
 (42 15)  (1372 63)  (1372 63)  LC_7 Logic Functioning bit
 (43 15)  (1373 63)  (1373 63)  LC_7 Logic Functioning bit


IpCon_Tile_0_2

 (36 0)  (36 32)  (36 32)  LC_0 Logic Functioning bit
 (37 0)  (37 32)  (37 32)  LC_0 Logic Functioning bit
 (42 0)  (42 32)  (42 32)  LC_0 Logic Functioning bit
 (43 0)  (43 32)  (43 32)  LC_0 Logic Functioning bit
 (50 0)  (50 32)  (50 32)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 33)  (36 33)  LC_0 Logic Functioning bit
 (37 1)  (37 33)  (37 33)  LC_0 Logic Functioning bit
 (42 1)  (42 33)  (42 33)  LC_0 Logic Functioning bit
 (43 1)  (43 33)  (43 33)  LC_0 Logic Functioning bit
 (36 2)  (36 34)  (36 34)  LC_1 Logic Functioning bit
 (37 2)  (37 34)  (37 34)  LC_1 Logic Functioning bit
 (42 2)  (42 34)  (42 34)  LC_1 Logic Functioning bit
 (43 2)  (43 34)  (43 34)  LC_1 Logic Functioning bit
 (50 2)  (50 34)  (50 34)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 35)  (36 35)  LC_1 Logic Functioning bit
 (37 3)  (37 35)  (37 35)  LC_1 Logic Functioning bit
 (42 3)  (42 35)  (42 35)  LC_1 Logic Functioning bit
 (43 3)  (43 35)  (43 35)  LC_1 Logic Functioning bit
 (36 4)  (36 36)  (36 36)  LC_2 Logic Functioning bit
 (37 4)  (37 36)  (37 36)  LC_2 Logic Functioning bit
 (42 4)  (42 36)  (42 36)  LC_2 Logic Functioning bit
 (43 4)  (43 36)  (43 36)  LC_2 Logic Functioning bit
 (50 4)  (50 36)  (50 36)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 37)  (36 37)  LC_2 Logic Functioning bit
 (37 5)  (37 37)  (37 37)  LC_2 Logic Functioning bit
 (42 5)  (42 37)  (42 37)  LC_2 Logic Functioning bit
 (43 5)  (43 37)  (43 37)  LC_2 Logic Functioning bit
 (36 6)  (36 38)  (36 38)  LC_3 Logic Functioning bit
 (37 6)  (37 38)  (37 38)  LC_3 Logic Functioning bit
 (42 6)  (42 38)  (42 38)  LC_3 Logic Functioning bit
 (43 6)  (43 38)  (43 38)  LC_3 Logic Functioning bit
 (50 6)  (50 38)  (50 38)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 39)  (36 39)  LC_3 Logic Functioning bit
 (37 7)  (37 39)  (37 39)  LC_3 Logic Functioning bit
 (42 7)  (42 39)  (42 39)  LC_3 Logic Functioning bit
 (43 7)  (43 39)  (43 39)  LC_3 Logic Functioning bit
 (36 8)  (36 40)  (36 40)  LC_4 Logic Functioning bit
 (37 8)  (37 40)  (37 40)  LC_4 Logic Functioning bit
 (42 8)  (42 40)  (42 40)  LC_4 Logic Functioning bit
 (43 8)  (43 40)  (43 40)  LC_4 Logic Functioning bit
 (50 8)  (50 40)  (50 40)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 41)  (36 41)  LC_4 Logic Functioning bit
 (37 9)  (37 41)  (37 41)  LC_4 Logic Functioning bit
 (42 9)  (42 41)  (42 41)  LC_4 Logic Functioning bit
 (43 9)  (43 41)  (43 41)  LC_4 Logic Functioning bit
 (36 10)  (36 42)  (36 42)  LC_5 Logic Functioning bit
 (37 10)  (37 42)  (37 42)  LC_5 Logic Functioning bit
 (42 10)  (42 42)  (42 42)  LC_5 Logic Functioning bit
 (43 10)  (43 42)  (43 42)  LC_5 Logic Functioning bit
 (50 10)  (50 42)  (50 42)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 43)  (36 43)  LC_5 Logic Functioning bit
 (37 11)  (37 43)  (37 43)  LC_5 Logic Functioning bit
 (42 11)  (42 43)  (42 43)  LC_5 Logic Functioning bit
 (43 11)  (43 43)  (43 43)  LC_5 Logic Functioning bit
 (36 12)  (36 44)  (36 44)  LC_6 Logic Functioning bit
 (37 12)  (37 44)  (37 44)  LC_6 Logic Functioning bit
 (42 12)  (42 44)  (42 44)  LC_6 Logic Functioning bit
 (43 12)  (43 44)  (43 44)  LC_6 Logic Functioning bit
 (50 12)  (50 44)  (50 44)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 45)  (36 45)  LC_6 Logic Functioning bit
 (37 13)  (37 45)  (37 45)  LC_6 Logic Functioning bit
 (42 13)  (42 45)  (42 45)  LC_6 Logic Functioning bit
 (43 13)  (43 45)  (43 45)  LC_6 Logic Functioning bit
 (36 14)  (36 46)  (36 46)  LC_7 Logic Functioning bit
 (37 14)  (37 46)  (37 46)  LC_7 Logic Functioning bit
 (42 14)  (42 46)  (42 46)  LC_7 Logic Functioning bit
 (43 14)  (43 46)  (43 46)  LC_7 Logic Functioning bit
 (50 14)  (50 46)  (50 46)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 47)  (36 47)  LC_7 Logic Functioning bit
 (37 15)  (37 47)  (37 47)  LC_7 Logic Functioning bit
 (42 15)  (42 47)  (42 47)  LC_7 Logic Functioning bit
 (43 15)  (43 47)  (43 47)  LC_7 Logic Functioning bit


LogicTile_8_2

 (21 0)  (441 32)  (441 32)  routing T_8_2.wire_logic_cluster/lc_3/out <X> T_8_2.lc_trk_g0_3
 (22 0)  (442 32)  (442 32)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (445 32)  (445 32)  routing T_8_2.wire_logic_cluster/lc_2/out <X> T_8_2.lc_trk_g0_2
 (22 1)  (442 33)  (442 33)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (420 34)  (420 34)  routing T_8_2.glb_netwk_7 <X> T_8_2.wire_logic_cluster/lc_7/clk
 (1 2)  (421 34)  (421 34)  routing T_8_2.glb_netwk_7 <X> T_8_2.wire_logic_cluster/lc_7/clk
 (2 2)  (422 34)  (422 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (420 35)  (420 35)  routing T_8_2.glb_netwk_7 <X> T_8_2.wire_logic_cluster/lc_7/clk
 (32 4)  (452 36)  (452 36)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (456 36)  (456 36)  LC_2 Logic Functioning bit
 (37 4)  (457 36)  (457 36)  LC_2 Logic Functioning bit
 (38 4)  (458 36)  (458 36)  LC_2 Logic Functioning bit
 (39 4)  (459 36)  (459 36)  LC_2 Logic Functioning bit
 (45 4)  (465 36)  (465 36)  LC_2 Logic Functioning bit
 (31 5)  (451 37)  (451 37)  routing T_8_2.lc_trk_g0_3 <X> T_8_2.wire_logic_cluster/lc_2/in_3
 (36 5)  (456 37)  (456 37)  LC_2 Logic Functioning bit
 (37 5)  (457 37)  (457 37)  LC_2 Logic Functioning bit
 (38 5)  (458 37)  (458 37)  LC_2 Logic Functioning bit
 (39 5)  (459 37)  (459 37)  LC_2 Logic Functioning bit
 (32 6)  (452 38)  (452 38)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (453 38)  (453 38)  routing T_8_2.lc_trk_g2_2 <X> T_8_2.wire_logic_cluster/lc_3/in_3
 (36 6)  (456 38)  (456 38)  LC_3 Logic Functioning bit
 (37 6)  (457 38)  (457 38)  LC_3 Logic Functioning bit
 (38 6)  (458 38)  (458 38)  LC_3 Logic Functioning bit
 (39 6)  (459 38)  (459 38)  LC_3 Logic Functioning bit
 (45 6)  (465 38)  (465 38)  LC_3 Logic Functioning bit
 (31 7)  (451 39)  (451 39)  routing T_8_2.lc_trk_g2_2 <X> T_8_2.wire_logic_cluster/lc_3/in_3
 (36 7)  (456 39)  (456 39)  LC_3 Logic Functioning bit
 (37 7)  (457 39)  (457 39)  LC_3 Logic Functioning bit
 (38 7)  (458 39)  (458 39)  LC_3 Logic Functioning bit
 (39 7)  (459 39)  (459 39)  LC_3 Logic Functioning bit
 (25 8)  (445 40)  (445 40)  routing T_8_2.rgt_op_2 <X> T_8_2.lc_trk_g2_2
 (22 9)  (442 41)  (442 41)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (444 41)  (444 41)  routing T_8_2.rgt_op_2 <X> T_8_2.lc_trk_g2_2
 (32 10)  (452 42)  (452 42)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (456 42)  (456 42)  LC_5 Logic Functioning bit
 (37 10)  (457 42)  (457 42)  LC_5 Logic Functioning bit
 (38 10)  (458 42)  (458 42)  LC_5 Logic Functioning bit
 (39 10)  (459 42)  (459 42)  LC_5 Logic Functioning bit
 (45 10)  (465 42)  (465 42)  LC_5 Logic Functioning bit
 (48 10)  (468 42)  (468 42)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (52 10)  (472 42)  (472 42)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (31 11)  (451 43)  (451 43)  routing T_8_2.lc_trk_g0_2 <X> T_8_2.wire_logic_cluster/lc_5/in_3
 (36 11)  (456 43)  (456 43)  LC_5 Logic Functioning bit
 (37 11)  (457 43)  (457 43)  LC_5 Logic Functioning bit
 (38 11)  (458 43)  (458 43)  LC_5 Logic Functioning bit
 (39 11)  (459 43)  (459 43)  LC_5 Logic Functioning bit
 (46 11)  (466 43)  (466 43)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10


LogicTile_9_2

 (21 0)  (495 32)  (495 32)  routing T_9_2.wire_logic_cluster/lc_3/out <X> T_9_2.lc_trk_g0_3
 (22 0)  (496 32)  (496 32)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (474 34)  (474 34)  routing T_9_2.glb_netwk_7 <X> T_9_2.wire_logic_cluster/lc_7/clk
 (1 2)  (475 34)  (475 34)  routing T_9_2.glb_netwk_7 <X> T_9_2.wire_logic_cluster/lc_7/clk
 (2 2)  (476 34)  (476 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (474 35)  (474 35)  routing T_9_2.glb_netwk_7 <X> T_9_2.wire_logic_cluster/lc_7/clk
 (32 4)  (506 36)  (506 36)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (510 36)  (510 36)  LC_2 Logic Functioning bit
 (37 4)  (511 36)  (511 36)  LC_2 Logic Functioning bit
 (38 4)  (512 36)  (512 36)  LC_2 Logic Functioning bit
 (39 4)  (513 36)  (513 36)  LC_2 Logic Functioning bit
 (45 4)  (519 36)  (519 36)  LC_2 Logic Functioning bit
 (31 5)  (505 37)  (505 37)  routing T_9_2.lc_trk_g0_3 <X> T_9_2.wire_logic_cluster/lc_2/in_3
 (36 5)  (510 37)  (510 37)  LC_2 Logic Functioning bit
 (37 5)  (511 37)  (511 37)  LC_2 Logic Functioning bit
 (38 5)  (512 37)  (512 37)  LC_2 Logic Functioning bit
 (39 5)  (513 37)  (513 37)  LC_2 Logic Functioning bit
 (15 6)  (489 38)  (489 38)  routing T_9_2.sp4_v_b_21 <X> T_9_2.lc_trk_g1_5
 (16 6)  (490 38)  (490 38)  routing T_9_2.sp4_v_b_21 <X> T_9_2.lc_trk_g1_5
 (17 6)  (491 38)  (491 38)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (31 6)  (505 38)  (505 38)  routing T_9_2.lc_trk_g1_5 <X> T_9_2.wire_logic_cluster/lc_3/in_3
 (32 6)  (506 38)  (506 38)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (508 38)  (508 38)  routing T_9_2.lc_trk_g1_5 <X> T_9_2.wire_logic_cluster/lc_3/in_3
 (36 6)  (510 38)  (510 38)  LC_3 Logic Functioning bit
 (37 6)  (511 38)  (511 38)  LC_3 Logic Functioning bit
 (38 6)  (512 38)  (512 38)  LC_3 Logic Functioning bit
 (39 6)  (513 38)  (513 38)  LC_3 Logic Functioning bit
 (45 6)  (519 38)  (519 38)  LC_3 Logic Functioning bit
 (36 7)  (510 39)  (510 39)  LC_3 Logic Functioning bit
 (37 7)  (511 39)  (511 39)  LC_3 Logic Functioning bit
 (38 7)  (512 39)  (512 39)  LC_3 Logic Functioning bit
 (39 7)  (513 39)  (513 39)  LC_3 Logic Functioning bit
 (13 9)  (487 41)  (487 41)  routing T_9_2.sp4_v_t_38 <X> T_9_2.sp4_h_r_8


LogicTile_11_2

 (3 15)  (585 47)  (585 47)  routing T_11_2.sp12_h_l_22 <X> T_11_2.sp12_v_t_22


LogicTile_12_2

 (17 2)  (653 34)  (653 34)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (28 4)  (664 36)  (664 36)  routing T_12_2.lc_trk_g2_5 <X> T_12_2.wire_logic_cluster/lc_2/in_1
 (29 4)  (665 36)  (665 36)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (666 36)  (666 36)  routing T_12_2.lc_trk_g2_5 <X> T_12_2.wire_logic_cluster/lc_2/in_1
 (31 4)  (667 36)  (667 36)  routing T_12_2.lc_trk_g0_5 <X> T_12_2.wire_logic_cluster/lc_2/in_3
 (32 4)  (668 36)  (668 36)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (672 36)  (672 36)  LC_2 Logic Functioning bit
 (37 4)  (673 36)  (673 36)  LC_2 Logic Functioning bit
 (38 4)  (674 36)  (674 36)  LC_2 Logic Functioning bit
 (39 4)  (675 36)  (675 36)  LC_2 Logic Functioning bit
 (41 4)  (677 36)  (677 36)  LC_2 Logic Functioning bit
 (43 4)  (679 36)  (679 36)  LC_2 Logic Functioning bit
 (48 4)  (684 36)  (684 36)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (36 5)  (672 37)  (672 37)  LC_2 Logic Functioning bit
 (37 5)  (673 37)  (673 37)  LC_2 Logic Functioning bit
 (38 5)  (674 37)  (674 37)  LC_2 Logic Functioning bit
 (39 5)  (675 37)  (675 37)  LC_2 Logic Functioning bit
 (41 5)  (677 37)  (677 37)  LC_2 Logic Functioning bit
 (43 5)  (679 37)  (679 37)  LC_2 Logic Functioning bit
 (0 8)  (636 40)  (636 40)  routing T_12_2.glb_netwk_6 <X> T_12_2.glb2local_1
 (1 8)  (637 40)  (637 40)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (1 9)  (637 41)  (637 41)  routing T_12_2.glb_netwk_6 <X> T_12_2.glb2local_1
 (4 9)  (640 41)  (640 41)  routing T_12_2.sp4_h_l_47 <X> T_12_2.sp4_h_r_6
 (6 9)  (642 41)  (642 41)  routing T_12_2.sp4_h_l_47 <X> T_12_2.sp4_h_r_6
 (15 10)  (651 42)  (651 42)  routing T_12_2.sp4_h_r_45 <X> T_12_2.lc_trk_g2_5
 (16 10)  (652 42)  (652 42)  routing T_12_2.sp4_h_r_45 <X> T_12_2.lc_trk_g2_5
 (17 10)  (653 42)  (653 42)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (654 42)  (654 42)  routing T_12_2.sp4_h_r_45 <X> T_12_2.lc_trk_g2_5
 (18 11)  (654 43)  (654 43)  routing T_12_2.sp4_h_r_45 <X> T_12_2.lc_trk_g2_5


LogicTile_16_2

 (4 8)  (860 40)  (860 40)  routing T_16_2.sp4_h_l_43 <X> T_16_2.sp4_v_b_6
 (5 9)  (861 41)  (861 41)  routing T_16_2.sp4_h_l_43 <X> T_16_2.sp4_v_b_6


IpCon_Tile_25_2

 (36 0)  (1366 32)  (1366 32)  LC_0 Logic Functioning bit
 (37 0)  (1367 32)  (1367 32)  LC_0 Logic Functioning bit
 (42 0)  (1372 32)  (1372 32)  LC_0 Logic Functioning bit
 (43 0)  (1373 32)  (1373 32)  LC_0 Logic Functioning bit
 (50 0)  (1380 32)  (1380 32)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 33)  (1366 33)  LC_0 Logic Functioning bit
 (37 1)  (1367 33)  (1367 33)  LC_0 Logic Functioning bit
 (42 1)  (1372 33)  (1372 33)  LC_0 Logic Functioning bit
 (43 1)  (1373 33)  (1373 33)  LC_0 Logic Functioning bit
 (36 2)  (1366 34)  (1366 34)  LC_1 Logic Functioning bit
 (37 2)  (1367 34)  (1367 34)  LC_1 Logic Functioning bit
 (42 2)  (1372 34)  (1372 34)  LC_1 Logic Functioning bit
 (43 2)  (1373 34)  (1373 34)  LC_1 Logic Functioning bit
 (50 2)  (1380 34)  (1380 34)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 35)  (1366 35)  LC_1 Logic Functioning bit
 (37 3)  (1367 35)  (1367 35)  LC_1 Logic Functioning bit
 (42 3)  (1372 35)  (1372 35)  LC_1 Logic Functioning bit
 (43 3)  (1373 35)  (1373 35)  LC_1 Logic Functioning bit
 (36 4)  (1366 36)  (1366 36)  LC_2 Logic Functioning bit
 (37 4)  (1367 36)  (1367 36)  LC_2 Logic Functioning bit
 (42 4)  (1372 36)  (1372 36)  LC_2 Logic Functioning bit
 (43 4)  (1373 36)  (1373 36)  LC_2 Logic Functioning bit
 (50 4)  (1380 36)  (1380 36)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 37)  (1366 37)  LC_2 Logic Functioning bit
 (37 5)  (1367 37)  (1367 37)  LC_2 Logic Functioning bit
 (42 5)  (1372 37)  (1372 37)  LC_2 Logic Functioning bit
 (43 5)  (1373 37)  (1373 37)  LC_2 Logic Functioning bit
 (36 6)  (1366 38)  (1366 38)  LC_3 Logic Functioning bit
 (37 6)  (1367 38)  (1367 38)  LC_3 Logic Functioning bit
 (42 6)  (1372 38)  (1372 38)  LC_3 Logic Functioning bit
 (43 6)  (1373 38)  (1373 38)  LC_3 Logic Functioning bit
 (50 6)  (1380 38)  (1380 38)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 39)  (1366 39)  LC_3 Logic Functioning bit
 (37 7)  (1367 39)  (1367 39)  LC_3 Logic Functioning bit
 (42 7)  (1372 39)  (1372 39)  LC_3 Logic Functioning bit
 (43 7)  (1373 39)  (1373 39)  LC_3 Logic Functioning bit
 (36 8)  (1366 40)  (1366 40)  LC_4 Logic Functioning bit
 (37 8)  (1367 40)  (1367 40)  LC_4 Logic Functioning bit
 (42 8)  (1372 40)  (1372 40)  LC_4 Logic Functioning bit
 (43 8)  (1373 40)  (1373 40)  LC_4 Logic Functioning bit
 (50 8)  (1380 40)  (1380 40)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 41)  (1366 41)  LC_4 Logic Functioning bit
 (37 9)  (1367 41)  (1367 41)  LC_4 Logic Functioning bit
 (42 9)  (1372 41)  (1372 41)  LC_4 Logic Functioning bit
 (43 9)  (1373 41)  (1373 41)  LC_4 Logic Functioning bit
 (36 10)  (1366 42)  (1366 42)  LC_5 Logic Functioning bit
 (37 10)  (1367 42)  (1367 42)  LC_5 Logic Functioning bit
 (42 10)  (1372 42)  (1372 42)  LC_5 Logic Functioning bit
 (43 10)  (1373 42)  (1373 42)  LC_5 Logic Functioning bit
 (50 10)  (1380 42)  (1380 42)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 43)  (1366 43)  LC_5 Logic Functioning bit
 (37 11)  (1367 43)  (1367 43)  LC_5 Logic Functioning bit
 (42 11)  (1372 43)  (1372 43)  LC_5 Logic Functioning bit
 (43 11)  (1373 43)  (1373 43)  LC_5 Logic Functioning bit
 (36 12)  (1366 44)  (1366 44)  LC_6 Logic Functioning bit
 (37 12)  (1367 44)  (1367 44)  LC_6 Logic Functioning bit
 (42 12)  (1372 44)  (1372 44)  LC_6 Logic Functioning bit
 (43 12)  (1373 44)  (1373 44)  LC_6 Logic Functioning bit
 (50 12)  (1380 44)  (1380 44)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 45)  (1366 45)  LC_6 Logic Functioning bit
 (37 13)  (1367 45)  (1367 45)  LC_6 Logic Functioning bit
 (42 13)  (1372 45)  (1372 45)  LC_6 Logic Functioning bit
 (43 13)  (1373 45)  (1373 45)  LC_6 Logic Functioning bit
 (36 14)  (1366 46)  (1366 46)  LC_7 Logic Functioning bit
 (37 14)  (1367 46)  (1367 46)  LC_7 Logic Functioning bit
 (42 14)  (1372 46)  (1372 46)  LC_7 Logic Functioning bit
 (43 14)  (1373 46)  (1373 46)  LC_7 Logic Functioning bit
 (50 14)  (1380 46)  (1380 46)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 47)  (1366 47)  LC_7 Logic Functioning bit
 (37 15)  (1367 47)  (1367 47)  LC_7 Logic Functioning bit
 (42 15)  (1372 47)  (1372 47)  LC_7 Logic Functioning bit
 (43 15)  (1373 47)  (1373 47)  LC_7 Logic Functioning bit


IpCon_Tile_0_1

 (36 0)  (36 16)  (36 16)  LC_0 Logic Functioning bit
 (37 0)  (37 16)  (37 16)  LC_0 Logic Functioning bit
 (42 0)  (42 16)  (42 16)  LC_0 Logic Functioning bit
 (43 0)  (43 16)  (43 16)  LC_0 Logic Functioning bit
 (50 0)  (50 16)  (50 16)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 17)  (36 17)  LC_0 Logic Functioning bit
 (37 1)  (37 17)  (37 17)  LC_0 Logic Functioning bit
 (42 1)  (42 17)  (42 17)  LC_0 Logic Functioning bit
 (43 1)  (43 17)  (43 17)  LC_0 Logic Functioning bit
 (36 2)  (36 18)  (36 18)  LC_1 Logic Functioning bit
 (37 2)  (37 18)  (37 18)  LC_1 Logic Functioning bit
 (42 2)  (42 18)  (42 18)  LC_1 Logic Functioning bit
 (43 2)  (43 18)  (43 18)  LC_1 Logic Functioning bit
 (50 2)  (50 18)  (50 18)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 19)  (36 19)  LC_1 Logic Functioning bit
 (37 3)  (37 19)  (37 19)  LC_1 Logic Functioning bit
 (42 3)  (42 19)  (42 19)  LC_1 Logic Functioning bit
 (43 3)  (43 19)  (43 19)  LC_1 Logic Functioning bit
 (36 4)  (36 20)  (36 20)  LC_2 Logic Functioning bit
 (37 4)  (37 20)  (37 20)  LC_2 Logic Functioning bit
 (42 4)  (42 20)  (42 20)  LC_2 Logic Functioning bit
 (43 4)  (43 20)  (43 20)  LC_2 Logic Functioning bit
 (50 4)  (50 20)  (50 20)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 21)  (36 21)  LC_2 Logic Functioning bit
 (37 5)  (37 21)  (37 21)  LC_2 Logic Functioning bit
 (42 5)  (42 21)  (42 21)  LC_2 Logic Functioning bit
 (43 5)  (43 21)  (43 21)  LC_2 Logic Functioning bit
 (36 6)  (36 22)  (36 22)  LC_3 Logic Functioning bit
 (37 6)  (37 22)  (37 22)  LC_3 Logic Functioning bit
 (42 6)  (42 22)  (42 22)  LC_3 Logic Functioning bit
 (43 6)  (43 22)  (43 22)  LC_3 Logic Functioning bit
 (50 6)  (50 22)  (50 22)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 23)  (36 23)  LC_3 Logic Functioning bit
 (37 7)  (37 23)  (37 23)  LC_3 Logic Functioning bit
 (42 7)  (42 23)  (42 23)  LC_3 Logic Functioning bit
 (43 7)  (43 23)  (43 23)  LC_3 Logic Functioning bit
 (36 8)  (36 24)  (36 24)  LC_4 Logic Functioning bit
 (37 8)  (37 24)  (37 24)  LC_4 Logic Functioning bit
 (42 8)  (42 24)  (42 24)  LC_4 Logic Functioning bit
 (43 8)  (43 24)  (43 24)  LC_4 Logic Functioning bit
 (50 8)  (50 24)  (50 24)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 25)  (36 25)  LC_4 Logic Functioning bit
 (37 9)  (37 25)  (37 25)  LC_4 Logic Functioning bit
 (42 9)  (42 25)  (42 25)  LC_4 Logic Functioning bit
 (43 9)  (43 25)  (43 25)  LC_4 Logic Functioning bit
 (36 10)  (36 26)  (36 26)  LC_5 Logic Functioning bit
 (37 10)  (37 26)  (37 26)  LC_5 Logic Functioning bit
 (42 10)  (42 26)  (42 26)  LC_5 Logic Functioning bit
 (43 10)  (43 26)  (43 26)  LC_5 Logic Functioning bit
 (50 10)  (50 26)  (50 26)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 27)  (36 27)  LC_5 Logic Functioning bit
 (37 11)  (37 27)  (37 27)  LC_5 Logic Functioning bit
 (42 11)  (42 27)  (42 27)  LC_5 Logic Functioning bit
 (43 11)  (43 27)  (43 27)  LC_5 Logic Functioning bit
 (36 12)  (36 28)  (36 28)  LC_6 Logic Functioning bit
 (37 12)  (37 28)  (37 28)  LC_6 Logic Functioning bit
 (42 12)  (42 28)  (42 28)  LC_6 Logic Functioning bit
 (43 12)  (43 28)  (43 28)  LC_6 Logic Functioning bit
 (50 12)  (50 28)  (50 28)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 29)  (36 29)  LC_6 Logic Functioning bit
 (37 13)  (37 29)  (37 29)  LC_6 Logic Functioning bit
 (42 13)  (42 29)  (42 29)  LC_6 Logic Functioning bit
 (43 13)  (43 29)  (43 29)  LC_6 Logic Functioning bit
 (36 14)  (36 30)  (36 30)  LC_7 Logic Functioning bit
 (37 14)  (37 30)  (37 30)  LC_7 Logic Functioning bit
 (42 14)  (42 30)  (42 30)  LC_7 Logic Functioning bit
 (43 14)  (43 30)  (43 30)  LC_7 Logic Functioning bit
 (50 14)  (50 30)  (50 30)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 31)  (36 31)  LC_7 Logic Functioning bit
 (37 15)  (37 31)  (37 31)  LC_7 Logic Functioning bit
 (42 15)  (42 31)  (42 31)  LC_7 Logic Functioning bit
 (43 15)  (43 31)  (43 31)  LC_7 Logic Functioning bit


LogicTile_5_1

 (3 12)  (273 28)  (273 28)  routing T_5_1.sp12_v_t_22 <X> T_5_1.sp12_h_r_1


LogicTile_10_1

 (1 3)  (529 19)  (529 19)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_13_1

 (8 13)  (702 29)  (702 29)  routing T_13_1.sp4_h_l_41 <X> T_13_1.sp4_v_b_10
 (9 13)  (703 29)  (703 29)  routing T_13_1.sp4_h_l_41 <X> T_13_1.sp4_v_b_10
 (10 13)  (704 29)  (704 29)  routing T_13_1.sp4_h_l_41 <X> T_13_1.sp4_v_b_10


LogicTile_18_1

 (9 9)  (973 25)  (973 25)  routing T_18_1.sp4_v_t_46 <X> T_18_1.sp4_v_b_7
 (10 9)  (974 25)  (974 25)  routing T_18_1.sp4_v_t_46 <X> T_18_1.sp4_v_b_7


IpCon_Tile_25_1

 (36 0)  (1366 16)  (1366 16)  LC_0 Logic Functioning bit
 (37 0)  (1367 16)  (1367 16)  LC_0 Logic Functioning bit
 (42 0)  (1372 16)  (1372 16)  LC_0 Logic Functioning bit
 (43 0)  (1373 16)  (1373 16)  LC_0 Logic Functioning bit
 (50 0)  (1380 16)  (1380 16)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 17)  (1366 17)  LC_0 Logic Functioning bit
 (37 1)  (1367 17)  (1367 17)  LC_0 Logic Functioning bit
 (42 1)  (1372 17)  (1372 17)  LC_0 Logic Functioning bit
 (43 1)  (1373 17)  (1373 17)  LC_0 Logic Functioning bit
 (36 2)  (1366 18)  (1366 18)  LC_1 Logic Functioning bit
 (37 2)  (1367 18)  (1367 18)  LC_1 Logic Functioning bit
 (42 2)  (1372 18)  (1372 18)  LC_1 Logic Functioning bit
 (43 2)  (1373 18)  (1373 18)  LC_1 Logic Functioning bit
 (50 2)  (1380 18)  (1380 18)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 19)  (1366 19)  LC_1 Logic Functioning bit
 (37 3)  (1367 19)  (1367 19)  LC_1 Logic Functioning bit
 (42 3)  (1372 19)  (1372 19)  LC_1 Logic Functioning bit
 (43 3)  (1373 19)  (1373 19)  LC_1 Logic Functioning bit
 (36 4)  (1366 20)  (1366 20)  LC_2 Logic Functioning bit
 (37 4)  (1367 20)  (1367 20)  LC_2 Logic Functioning bit
 (42 4)  (1372 20)  (1372 20)  LC_2 Logic Functioning bit
 (43 4)  (1373 20)  (1373 20)  LC_2 Logic Functioning bit
 (50 4)  (1380 20)  (1380 20)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 21)  (1366 21)  LC_2 Logic Functioning bit
 (37 5)  (1367 21)  (1367 21)  LC_2 Logic Functioning bit
 (42 5)  (1372 21)  (1372 21)  LC_2 Logic Functioning bit
 (43 5)  (1373 21)  (1373 21)  LC_2 Logic Functioning bit
 (36 6)  (1366 22)  (1366 22)  LC_3 Logic Functioning bit
 (37 6)  (1367 22)  (1367 22)  LC_3 Logic Functioning bit
 (42 6)  (1372 22)  (1372 22)  LC_3 Logic Functioning bit
 (43 6)  (1373 22)  (1373 22)  LC_3 Logic Functioning bit
 (50 6)  (1380 22)  (1380 22)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 23)  (1366 23)  LC_3 Logic Functioning bit
 (37 7)  (1367 23)  (1367 23)  LC_3 Logic Functioning bit
 (42 7)  (1372 23)  (1372 23)  LC_3 Logic Functioning bit
 (43 7)  (1373 23)  (1373 23)  LC_3 Logic Functioning bit
 (36 8)  (1366 24)  (1366 24)  LC_4 Logic Functioning bit
 (37 8)  (1367 24)  (1367 24)  LC_4 Logic Functioning bit
 (42 8)  (1372 24)  (1372 24)  LC_4 Logic Functioning bit
 (43 8)  (1373 24)  (1373 24)  LC_4 Logic Functioning bit
 (50 8)  (1380 24)  (1380 24)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 25)  (1366 25)  LC_4 Logic Functioning bit
 (37 9)  (1367 25)  (1367 25)  LC_4 Logic Functioning bit
 (42 9)  (1372 25)  (1372 25)  LC_4 Logic Functioning bit
 (43 9)  (1373 25)  (1373 25)  LC_4 Logic Functioning bit
 (36 10)  (1366 26)  (1366 26)  LC_5 Logic Functioning bit
 (37 10)  (1367 26)  (1367 26)  LC_5 Logic Functioning bit
 (42 10)  (1372 26)  (1372 26)  LC_5 Logic Functioning bit
 (43 10)  (1373 26)  (1373 26)  LC_5 Logic Functioning bit
 (50 10)  (1380 26)  (1380 26)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 27)  (1366 27)  LC_5 Logic Functioning bit
 (37 11)  (1367 27)  (1367 27)  LC_5 Logic Functioning bit
 (42 11)  (1372 27)  (1372 27)  LC_5 Logic Functioning bit
 (43 11)  (1373 27)  (1373 27)  LC_5 Logic Functioning bit
 (36 12)  (1366 28)  (1366 28)  LC_6 Logic Functioning bit
 (37 12)  (1367 28)  (1367 28)  LC_6 Logic Functioning bit
 (42 12)  (1372 28)  (1372 28)  LC_6 Logic Functioning bit
 (43 12)  (1373 28)  (1373 28)  LC_6 Logic Functioning bit
 (50 12)  (1380 28)  (1380 28)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 29)  (1366 29)  LC_6 Logic Functioning bit
 (37 13)  (1367 29)  (1367 29)  LC_6 Logic Functioning bit
 (42 13)  (1372 29)  (1372 29)  LC_6 Logic Functioning bit
 (43 13)  (1373 29)  (1373 29)  LC_6 Logic Functioning bit
 (36 14)  (1366 30)  (1366 30)  LC_7 Logic Functioning bit
 (37 14)  (1367 30)  (1367 30)  LC_7 Logic Functioning bit
 (42 14)  (1372 30)  (1372 30)  LC_7 Logic Functioning bit
 (43 14)  (1373 30)  (1373 30)  LC_7 Logic Functioning bit
 (50 14)  (1380 30)  (1380 30)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 31)  (1366 31)  LC_7 Logic Functioning bit
 (37 15)  (1367 31)  (1367 31)  LC_7 Logic Functioning bit
 (42 15)  (1372 31)  (1372 31)  LC_7 Logic Functioning bit
 (43 15)  (1373 31)  (1373 31)  LC_7 Logic Functioning bit


GlobalNetwork_0_0

 (1 0)  (691 335)  (691 335)  routing T_0_0.padin_7 <X> T_0_0.glb_netwk_7


IO_Tile_1_0

 (15 14)  (91 0)  (91 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (90 1)  (90 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_2_0

 (15 14)  (145 0)  (145 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (144 1)  (144 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_3_0

 (15 14)  (199 0)  (199 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (198 1)  (198 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_4_0

 (15 14)  (253 0)  (253 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (252 1)  (252 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_5_0

 (16 0)  (274 15)  (274 15)  IOB_0 IO Functioning bit
 (3 1)  (297 14)  (297 14)  IO control bit: IODOWN_REN_0

 (17 3)  (275 13)  (275 13)  IOB_0 IO Functioning bit
 (12 4)  (304 11)  (304 11)  routing T_5_0.lc_trk_g1_3 <X> T_5_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (274 11)  (274 11)  IOB_0 IO Functioning bit
 (12 5)  (304 10)  (304 10)  routing T_5_0.lc_trk_g1_3 <X> T_5_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (305 10)  (305 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (15 6)  (307 8)  (307 8)  IO control bit: IODOWN_cf_bit_35

 (6 10)  (288 4)  (288 4)  routing T_5_0.span12_vert_19 <X> T_5_0.lc_trk_g1_3
 (7 10)  (289 4)  (289 4)  Enable bit of Mux _local_links/g1_mux_3 => span12_vert_19 lc_trk_g1_3
 (8 11)  (290 5)  (290 5)  routing T_5_0.span12_vert_19 <X> T_5_0.lc_trk_g1_3
 (15 14)  (307 0)  (307 0)  IO control bit: IODOWN_extra_padeb_test_1



IO_Tile_6_0

 (16 0)  (328 15)  (328 15)  IOB_0 IO Functioning bit
 (3 1)  (351 14)  (351 14)  IO control bit: GIOLEFT1_REN_0

 (17 3)  (329 13)  (329 13)  IOB_0 IO Functioning bit
 (14 4)  (360 11)  (360 11)  routing T_6_0.lc_trk_g1_2 <X> T_6_0.wire_gbuf/in
 (15 4)  (361 11)  (361 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_2 wire_gbuf/in
 (16 4)  (328 11)  (328 11)  IOB_0 IO Functioning bit
 (14 5)  (360 10)  (360 10)  routing T_6_0.lc_trk_g1_2 <X> T_6_0.wire_gbuf/in
 (15 6)  (361 8)  (361 8)  IO control bit: GIOLEFT1_cf_bit_35

 (4 10)  (340 4)  (340 4)  routing T_6_0.span4_horz_r_10 <X> T_6_0.lc_trk_g1_2
 (5 11)  (341 5)  (341 5)  routing T_6_0.span4_horz_r_10 <X> T_6_0.lc_trk_g1_2
 (7 11)  (343 5)  (343 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_10 lc_trk_g1_2
 (15 14)  (361 0)  (361 0)  IO control bit: GIOLEFT1_extra_padeb_test_1



IO_Tile_7_0

 (2 6)  (392 8)  (392 8)  IO control bit: IODOWN_REN_1

 (16 10)  (370 4)  (370 4)  IOB_1 IO Functioning bit
 (15 12)  (403 3)  (403 3)  IO control bit: IODOWN_cf_bit_39

 (17 13)  (371 2)  (371 2)  IOB_1 IO Functioning bit
 (16 14)  (370 0)  (370 0)  IOB_1 IO Functioning bit
 (14 15)  (402 1)  (402 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_8_0

 (3 1)  (447 14)  (447 14)  IO control bit: IODOWN_REN_0

 (17 2)  (425 12)  (425 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (425 13)  (425 13)  IOB_0 IO Functioning bit
 (3 6)  (447 8)  (447 8)  IO control bit: IODOWN_IE_0

 (12 6)  (454 8)  (454 8)  routing T_8_0.span4_vert_37 <X> T_8_0.span4_horz_l_14
 (15 6)  (457 8)  (457 8)  IO control bit: IODOWN_cf_bit_35

 (15 14)  (457 0)  (457 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (456 1)  (456 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_9_0

 (2 1)  (500 14)  (500 14)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_32
 (3 1)  (501 14)  (501 14)  IO control bit: IODOWN_REN_0

 (17 3)  (479 13)  (479 13)  IOB_0 IO Functioning bit
 (3 6)  (501 8)  (501 8)  IO control bit: IODOWN_IE_0

 (15 6)  (511 8)  (511 8)  IO control bit: IODOWN_cf_bit_35

 (15 14)  (511 0)  (511 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (510 1)  (510 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_10_0

 (15 14)  (565 0)  (565 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (564 1)  (564 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_11_0

 (15 14)  (619 0)  (619 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (618 1)  (618 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_12_0

 (5 0)  (653 15)  (653 15)  routing T_12_0.span4_vert_17 <X> T_12_0.lc_trk_g0_1
 (6 0)  (654 15)  (654 15)  routing T_12_0.span4_vert_17 <X> T_12_0.lc_trk_g0_1
 (7 0)  (655 15)  (655 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_17 lc_trk_g0_1
 (15 4)  (673 11)  (673 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_1 wire_gbuf/in
 (15 14)  (673 0)  (673 0)  IO control bit: GIODOWN1_extra_padeb_test_1

 (14 15)  (672 1)  (672 1)  IO control bit: GIODOWN1_extra_padeb_test_0



IO_Tile_13_0

 (2 6)  (720 8)  (720 8)  IO control bit: GIODOWN0_REN_1

 (4 10)  (710 4)  (710 4)  routing T_13_0.span4_vert_10 <X> T_13_0.lc_trk_g1_2
 (12 10)  (728 4)  (728 4)  routing T_13_0.lc_trk_g1_2 <X> T_13_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (698 4)  (698 4)  IOB_1 IO Functioning bit
 (4 11)  (710 5)  (710 5)  routing T_13_0.span4_vert_10 <X> T_13_0.lc_trk_g1_2
 (6 11)  (712 5)  (712 5)  routing T_13_0.span4_vert_10 <X> T_13_0.lc_trk_g1_2
 (7 11)  (713 5)  (713 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_10 lc_trk_g1_2
 (12 11)  (728 5)  (728 5)  routing T_13_0.lc_trk_g1_2 <X> T_13_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (729 5)  (729 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (15 12)  (731 3)  (731 3)  IO control bit: GIODOWN0_cf_bit_39

 (17 13)  (699 2)  (699 2)  IOB_1 IO Functioning bit
 (16 14)  (698 0)  (698 0)  IOB_1 IO Functioning bit
 (14 15)  (730 1)  (730 1)  IO control bit: GIODOWN0_extra_padeb_test_0



IO_Tile_14_0

 (15 14)  (785 0)  (785 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (784 1)  (784 1)  IO control bit: BIODOWN_extra_padeb_test_0



IO_Tile_15_0

 (16 0)  (806 15)  (806 15)  IOB_0 IO Functioning bit
 (3 1)  (829 14)  (829 14)  IO control bit: IODOWN_REN_0

 (17 3)  (807 13)  (807 13)  IOB_0 IO Functioning bit
 (12 4)  (836 11)  (836 11)  routing T_15_0.lc_trk_g1_5 <X> T_15_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (837 11)  (837 11)  routing T_15_0.lc_trk_g1_5 <X> T_15_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (806 11)  (806 11)  IOB_0 IO Functioning bit
 (13 5)  (837 10)  (837 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (15 6)  (839 8)  (839 8)  IO control bit: IODOWN_cf_bit_35

 (5 12)  (819 3)  (819 3)  routing T_15_0.span4_horz_r_5 <X> T_15_0.lc_trk_g1_5
 (7 12)  (821 3)  (821 3)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_5 lc_trk_g1_5
 (8 13)  (822 2)  (822 2)  routing T_15_0.span4_horz_r_5 <X> T_15_0.lc_trk_g1_5
 (15 14)  (839 0)  (839 0)  IO control bit: IODOWN_extra_padeb_test_1



IO_Tile_16_0

 (16 0)  (860 15)  (860 15)  IOB_0 IO Functioning bit
 (3 1)  (883 14)  (883 14)  IO control bit: IODOWN_REN_0

 (17 3)  (861 13)  (861 13)  IOB_0 IO Functioning bit
 (12 4)  (890 11)  (890 11)  routing T_16_0.lc_trk_g1_3 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (860 11)  (860 11)  IOB_0 IO Functioning bit
 (12 5)  (890 10)  (890 10)  routing T_16_0.lc_trk_g1_3 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (891 10)  (891 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (15 6)  (893 8)  (893 8)  IO control bit: IODOWN_cf_bit_35

 (5 10)  (873 4)  (873 4)  routing T_16_0.span4_vert_19 <X> T_16_0.lc_trk_g1_3
 (6 10)  (874 4)  (874 4)  routing T_16_0.span4_vert_19 <X> T_16_0.lc_trk_g1_3
 (7 10)  (875 4)  (875 4)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_19 lc_trk_g1_3
 (15 14)  (893 0)  (893 0)  IO control bit: IODOWN_extra_padeb_test_1



IO_Tile_17_0

 (16 0)  (914 15)  (914 15)  IOB_0 IO Functioning bit
 (3 1)  (937 14)  (937 14)  IO control bit: IODOWN_REN_0

 (17 3)  (915 13)  (915 13)  IOB_0 IO Functioning bit
 (12 4)  (944 11)  (944 11)  routing T_17_0.lc_trk_g1_7 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (945 11)  (945 11)  routing T_17_0.lc_trk_g1_7 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (914 11)  (914 11)  IOB_0 IO Functioning bit
 (12 5)  (944 10)  (944 10)  routing T_17_0.lc_trk_g1_7 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (945 10)  (945 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (15 6)  (947 8)  (947 8)  IO control bit: IODOWN_cf_bit_35

 (6 14)  (928 0)  (928 0)  routing T_17_0.span12_vert_23 <X> T_17_0.lc_trk_g1_7
 (7 14)  (929 0)  (929 0)  Enable bit of Mux _local_links/g1_mux_7 => span12_vert_23 lc_trk_g1_7
 (15 14)  (947 0)  (947 0)  IO control bit: IODOWN_extra_padeb_test_1

 (8 15)  (930 1)  (930 1)  routing T_17_0.span12_vert_23 <X> T_17_0.lc_trk_g1_7


IO_Tile_18_0

 (11 2)  (997 12)  (997 12)  routing T_18_0.span4_vert_7 <X> T_18_0.span4_horz_l_13
 (12 2)  (998 12)  (998 12)  routing T_18_0.span4_vert_7 <X> T_18_0.span4_horz_l_13
 (15 14)  (1001 0)  (1001 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (1000 1)  (1000 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_19_0

 (15 14)  (1055 0)  (1055 0)  IO control bit: GIORIGHT1_extra_padeb_test_1

 (14 15)  (1054 1)  (1054 1)  IO control bit: GIORIGHT1_extra_padeb_test_0



IO_Tile_20_0

 (15 14)  (1097 0)  (1097 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (1096 1)  (1096 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_21_0

 (15 14)  (1151 0)  (1151 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (1150 1)  (1150 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_22_0

 (2 6)  (1194 8)  (1194 8)  IO control bit: BIODOWN_REN_1

 (16 10)  (1172 4)  (1172 4)  IOB_1 IO Functioning bit
 (15 12)  (1205 3)  (1205 3)  IO control bit: BIODOWN_cf_bit_39

 (17 13)  (1173 2)  (1173 2)  IOB_1 IO Functioning bit
 (16 14)  (1172 0)  (1172 0)  IOB_1 IO Functioning bit
 (14 15)  (1204 1)  (1204 1)  IO control bit: BIODOWN_extra_padeb_test_0



IO_Tile_23_0

 (15 14)  (1259 0)  (1259 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (1258 1)  (1258 1)  IO control bit: BIODOWN_extra_padeb_test_0



IO_Tile_24_0

 (15 14)  (1313 0)  (1313 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (1312 1)  (1312 1)  IO control bit: BIODOWN_extra_padeb_test_0


