;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	ADD 210, 30
	SUB @0, @2
	ADD @121, 100
	SUB @-127, <100
	SUB -1, <-22
	MOV -11, <-20
	SLT 702, 0
	SLT 702, 0
	MOV -11, <-20
	ADD #270, <1
	ADD #270, <1
	MOV 20, @12
	ADD #270, <1
	SUB 211, 300
	DAT <270, #0
	SUB @121, 106
	SUB -1, <-22
	SLT 30, 409
	SLT 20, @12
	SUB 2, -1
	JMP -21, @-20
	SUB @121, <106
	SUB #200, @0
	ADD #270, <1
	SPL 0, #2
	MOV -21, <-20
	MOV -1, <-20
	SUB -18, @10
	MOV -1, <-20
	SUB -18, @10
	ADD 210, 0
	SPL -120, -600
	ADD @121, 100
	SUB -1, <-22
	MOV -11, <-20
	JMN 0, <402
	ADD 210, 30
	SPL 0, <402
	SPL 0, <402
	ADD 210, 30
	ADD 210, 30
	SPL 0, <402
	MOV -1, <-20
	MOV -1, <-20
	SUB @0, @2
	DJN -1, @-20
