// Seed: 2294003799
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  module_0(
      id_4
  );
endmodule
macromodule module_2 (
    input  logic id_0,
    input  logic id_1,
    output logic id_2,
    output tri0  id_3
);
  always @(posedge id_0 or id_1 or posedge id_0) id_2 <= id_0;
  uwire id_5, id_6, id_7, id_8, id_9, id_10;
  module_0(
      id_10
  );
  always_comb @(posedge 1'b0 or id_8 or id_8) id_7 = id_5;
endmodule
