<stg><name>operator*.1</name>


<trans_list>

<trans id="86" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:0 %agg_result_addr = getelementptr i64 %agg_result, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="agg_result_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:1 %store_ln60 = store i64 0, i5 %agg_result_addr

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:2 %agg_result_addr_1 = getelementptr i64 %agg_result, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="agg_result_addr_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:3 %store_ln60 = store i64 0, i5 %agg_result_addr_1

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:4 %agg_result_addr_2 = getelementptr i64 %agg_result, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="agg_result_addr_2"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:5 %store_ln60 = store i64 0, i5 %agg_result_addr_2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:6 %agg_result_addr_3 = getelementptr i64 %agg_result, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="agg_result_addr_3"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:7 %store_ln60 = store i64 0, i5 %agg_result_addr_3

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:8 %agg_result_addr_4 = getelementptr i64 %agg_result, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="agg_result_addr_4"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:9 %store_ln60 = store i64 0, i5 %agg_result_addr_4

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:10 %agg_result_addr_5 = getelementptr i64 %agg_result, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="agg_result_addr_5"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:11 %store_ln60 = store i64 0, i5 %agg_result_addr_5

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:12 %agg_result_addr_6 = getelementptr i64 %agg_result, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="agg_result_addr_6"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:13 %store_ln60 = store i64 0, i5 %agg_result_addr_6

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:14 %agg_result_addr_7 = getelementptr i64 %agg_result, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="agg_result_addr_7"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:15 %store_ln60 = store i64 0, i5 %agg_result_addr_7

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:16 %agg_result_addr_8 = getelementptr i64 %agg_result, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="agg_result_addr_8"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:17 %store_ln60 = store i64 0, i5 %agg_result_addr_8

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:18 %agg_result_addr_9 = getelementptr i64 %agg_result, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="agg_result_addr_9"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:19 %store_ln60 = store i64 0, i5 %agg_result_addr_9

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="39" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:20 %agg_result_addr_10 = getelementptr i64 %agg_result, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="agg_result_addr_10"/></StgValue>
</operation>

<operation id="40" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:21 %store_ln60 = store i64 0, i5 %agg_result_addr_10

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="41" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:22 %agg_result_addr_11 = getelementptr i64 %agg_result, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="agg_result_addr_11"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:23 %store_ln60 = store i64 0, i5 %agg_result_addr_11

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="43" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:24 %agg_result_addr_12 = getelementptr i64 %agg_result, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="agg_result_addr_12"/></StgValue>
</operation>

<operation id="44" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:25 %store_ln60 = store i64 0, i5 %agg_result_addr_12

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="45" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:26 %agg_result_addr_13 = getelementptr i64 %agg_result, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="agg_result_addr_13"/></StgValue>
</operation>

<operation id="46" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:27 %store_ln60 = store i64 0, i5 %agg_result_addr_13

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="47" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:28 %agg_result_addr_14 = getelementptr i64 %agg_result, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="agg_result_addr_14"/></StgValue>
</operation>

<operation id="48" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:29 %store_ln60 = store i64 0, i5 %agg_result_addr_14

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="49" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:30 %agg_result_addr_15 = getelementptr i64 %agg_result, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="agg_result_addr_15"/></StgValue>
</operation>

<operation id="50" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:31 %store_ln60 = store i64 0, i5 %agg_result_addr_15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="51" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:32 %agg_result_addr_16 = getelementptr i64 %agg_result, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="agg_result_addr_16"/></StgValue>
</operation>

<operation id="52" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:33 %store_ln60 = store i64 0, i5 %agg_result_addr_16

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="53" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:34 %agg_result_addr_17 = getelementptr i64 %agg_result, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="agg_result_addr_17"/></StgValue>
</operation>

<operation id="54" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:35 %store_ln60 = store i64 0, i5 %agg_result_addr_17

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="55" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:36 %agg_result_addr_18 = getelementptr i64 %agg_result, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="agg_result_addr_18"/></StgValue>
</operation>

<operation id="56" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:37 %store_ln60 = store i64 0, i5 %agg_result_addr_18

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="57" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:38 %agg_result_addr_19 = getelementptr i64 %agg_result, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="agg_result_addr_19"/></StgValue>
</operation>

<operation id="58" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:39 %store_ln60 = store i64 0, i5 %agg_result_addr_19

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="59" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:40 %agg_result_addr_20 = getelementptr i64 %agg_result, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="agg_result_addr_20"/></StgValue>
</operation>

<operation id="60" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:41 %store_ln60 = store i64 0, i5 %agg_result_addr_20

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="61" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:42 %agg_result_addr_21 = getelementptr i64 %agg_result, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="agg_result_addr_21"/></StgValue>
</operation>

<operation id="62" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:43 %store_ln60 = store i64 0, i5 %agg_result_addr_21

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="63" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:44 %agg_result_addr_22 = getelementptr i64 %agg_result, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="agg_result_addr_22"/></StgValue>
</operation>

<operation id="64" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:45 %store_ln60 = store i64 0, i5 %agg_result_addr_22

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="65" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:46 %agg_result_addr_23 = getelementptr i64 %agg_result, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="agg_result_addr_23"/></StgValue>
</operation>

<operation id="66" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:47 %store_ln60 = store i64 0, i5 %agg_result_addr_23

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="67" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:48 %agg_result_addr_24 = getelementptr i64 %agg_result, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="agg_result_addr_24"/></StgValue>
</operation>

<operation id="68" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:49 %store_ln60 = store i64 0, i5 %agg_result_addr_24

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="69" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:50 %agg_result_addr_25 = getelementptr i64 %agg_result, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="agg_result_addr_25"/></StgValue>
</operation>

<operation id="70" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:51 %store_ln60 = store i64 0, i5 %agg_result_addr_25

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="71" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:52 %agg_result_addr_26 = getelementptr i64 %agg_result, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="agg_result_addr_26"/></StgValue>
</operation>

<operation id="72" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:53 %store_ln60 = store i64 0, i5 %agg_result_addr_26

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="73" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:54 %agg_result_addr_27 = getelementptr i64 %agg_result, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="agg_result_addr_27"/></StgValue>
</operation>

<operation id="74" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:55 %store_ln60 = store i64 0, i5 %agg_result_addr_27

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="75" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:56 %agg_result_addr_28 = getelementptr i64 %agg_result, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="agg_result_addr_28"/></StgValue>
</operation>

<operation id="76" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:57 %store_ln60 = store i64 0, i5 %agg_result_addr_28

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="77" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:58 %agg_result_addr_29 = getelementptr i64 %agg_result, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="agg_result_addr_29"/></StgValue>
</operation>

<operation id="78" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:59 %store_ln60 = store i64 0, i5 %agg_result_addr_29

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="79" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:60 %agg_result_addr_30 = getelementptr i64 %agg_result, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="agg_result_addr_30"/></StgValue>
</operation>

<operation id="80" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:61 %store_ln60 = store i64 0, i5 %agg_result_addr_30

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="81" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:62 %agg_result_addr_31 = getelementptr i64 %agg_result, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="agg_result_addr_31"/></StgValue>
</operation>

<operation id="82" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:63 %store_ln60 = store i64 0, i5 %agg_result_addr_31

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="83" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:64 %call_ln0 = call void @operator*.1_Pipeline_OUTER_INNER, i64 %v, i64 %agg_result

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="84" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:64 %call_ln0 = call void @operator*.1_Pipeline_OUTER_INNER, i64 %v, i64 %agg_result

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="85" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:65 %ret_ln98 = ret

]]></Node>
<StgValue><ssdm name="ret_ln98"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
