multiplierless approxim point dct vlsi architectur transform block code bayer cintra madanayak potluri abstract multiplierless algorithm propos approxim dct transform code digit video comput architectur realis implement xilinx fpga devic cmos synthesi node indic real time oper ghz yield block rate mhz dynam power consumpt introduct video multimedia process base signal imag compress high effici video code hevc reconfigur video codec requir transform block code block size transform code stage requir algorithm point discret cosin transform dct type associ transform matric defin cii cos civ cos letter goal propos multipl free approxim point dct well fast algorithm aim vlsi realis version deriv approxim transform maintain high numer accuraci low comput complex bayer departamento stica laborato rio espaciai santa maria lacesm universidad feder santa maria brazil mail bayer cintra signal process group departamento stica universidad feder pernambuco brazil mail rjdsc madanayak potluri ece univers akron akron usa mail arjuna optimis orthogon set matric entri defin set matric repres multiplierless transform goal find matric satisfactorili approxim cii civ propos multivari linear optimis problem arg mina error optim matric error error measur candid matrix exact matric cii civ discret signal form ith row matrix discret time fourier transform dtft denot discuss adopt total error energi error measur measur defin quantifi sum energi error dtft domain entri matrix row interpret filter coeffici quantiti comput numer standard quadratur method addit constraint impos matrix diagon matrix ensur orthogon achiev approxim constrain optimis problem algebra intract resort exhaust comput search propos point dct approxim solv dct approxim possess low complex matric orthogon context imag pro cess code orthogon desir properti adopt orthogon method detail orthogon matric deriv base orthogon dct approxim dct approxim figur signal flow graph propos transform matric dii div dii div explicit dii diag div ident matrix size imag compress context scale matric introduc comput overhead merg quantis step describ earlier signal flow graph fig note transform requir addit multipl bit shift oper total absent approxim close respect ideal dct offer extrem low complex tabl error measur arithmet complex propos transform exact dct comput well sign dct tabl total error energi arithmet complex analysi method errorenergi complex add mult total exact point dct point sign dct propos exact point dct point sign dct propos tabl resourc consumpt xilinx propos approx clb lut slice fmax mhz dct dct dct dct fpga prototyp approxim dcts realis architectur point transform extend transform input assum bit resolut rapid prototyp realis xilinx virtex field programm gate array fpga devic test ensur correct chip function concern consumpt configur logic block clb flip flop tabl lut slice tabl maximum oper frequenc fmax dynam power consumpt display regist transfer languag rtl code correspond fpga verifi design target cmos standard cell process cadenc encount cmos design realis synthesi place rout level lead estim tabl area time complex adopt measur tabl resourc consumpt cmos propos approx asic gate area fmax ghz dct dct dct dct conclus numer optimis method lead point approxim dct dct matric tailor minim comput complex adequ comput realis link code oper applic digit video multimedia fast algorithm deriv associ physic realis requir vlsi area power intens multipli circuit realis propos fpga prototyp architectur valid cmos synthesi node indic real time blockrat mhz process block ghz clock frequenc acknowledg colleg engin cnpq facep faperg partial financi support refer sullivan ohm han wiegand overview high effici video code hevc standard ieee transact circuit system video technolog dec britanak yip rao discret cosin sine transform academ press haweel squar wave transform base dct signal process cintra bayer dct approxim imag compress ieee signal process letter oct piessen dedonck kapenga uberhub kahan quadpack subroutin packag auto matic integr springer verlag cintra integ approxim method discret sinusoid transform journal circuit system signal process bouguezel ahmad swami low complex transform imag compress electron letter sept bayer cintra dct transform imag compress requir addit electron letter juli bouguezel ahmad swami low complex parametr transform imag compr sion proceed ieee intern symposium circuit system 