; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_poi_fused_add_mul_6(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, i32 %7, i32 %8) local_unnamed_addr !dbg !7 {
  %10 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #4, !dbg !10
  %11 = shl i32 %10, 4, !dbg !11
  %12 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %13 = lshr i32 %12, 3, !dbg !12
  %14 = and i32 %13, 15, !dbg !12
  %15 = shl i32 %12, 1, !dbg !12
  %16 = and i32 %15, 14, !dbg !12
  %17 = or disjoint i32 %11, %14, !dbg !13
  %18 = icmp slt i32 %17, 16, !dbg !14
  %19 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #4, !dbg !15
  %20 = shl i32 %19, 4, !dbg !16
  %21 = or disjoint i32 %20, %16, !dbg !17
  %22 = icmp slt i32 %21, 16, !dbg !18
  %23 = sdiv i32 %17, 4, !dbg !19
  %24 = shl i32 %17, 4, !dbg !20
  %25 = add i32 %21, %24, !dbg !21
  %26 = sext i32 %25 to i64, !dbg !22
  %27 = getelementptr float, ptr addrspace(1) %0, i64 %26, !dbg !22
  %28 = and i1 %18, %22, !dbg !23
  %29 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %27, i1 %28) #4, !dbg !24
  %30 = getelementptr float, ptr addrspace(1) %1, i64 %26, !dbg !25
  %31 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %30, i1 %28) #4, !dbg !26
  %32 = getelementptr i8, ptr addrspace(1) %2, i64 8, !dbg !27
  %33 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %32, i1 true) #4, !dbg !28
  %34 = shl i32 %23, 4, !dbg !29
  %35 = add i32 %34, %21, !dbg !30
  %36 = sext i32 %35 to i64, !dbg !31
  %37 = getelementptr float, ptr addrspace(1) %3, i64 %36, !dbg !31
  %38 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %37, i1 %28) #4, !dbg !32
  %39 = getelementptr float, ptr addrspace(1) %4, i64 %36, !dbg !33
  %40 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %39, i1 %28) #4, !dbg !34
  %41 = extractvalue { i32, i32 } %40, 0, !dbg !34
  %42 = extractvalue { i32, i32 } %40, 1, !dbg !34
  %43 = bitcast i32 %41 to float, !dbg !34
  %44 = bitcast i32 %42 to float, !dbg !34
  %45 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %5, i1 true) #4, !dbg !35
  %46 = getelementptr i8, ptr addrspace(1) %2, i64 16, !dbg !36
  %47 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %46, i1 true) #4, !dbg !37
  %48 = fadd float %43, 0x3EB0C6F7A0000000, !dbg !38
  %49 = fadd float %44, 0x3EB0C6F7A0000000, !dbg !38
  %50 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !39
  %.not.i = icmp eq i32 %50, 0, !dbg !39
  br i1 %.not.i, label %53, label %51, !dbg !39

51:                                               ; preds = %9
  %52 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %48), !dbg !39
  br label %__nv_rsqrtf.exit, !dbg !39

53:                                               ; preds = %9
  %54 = tail call float @llvm.nvvm.rsqrt.approx.f(float %48), !dbg !39
  br label %__nv_rsqrtf.exit, !dbg !39

__nv_rsqrtf.exit:                                 ; preds = %51, %53
  %.0.i = phi float [ %52, %51 ], [ %54, %53 ], !dbg !39
  %55 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !39
  %.not.i3 = icmp eq i32 %55, 0, !dbg !39
  br i1 %.not.i3, label %58, label %56, !dbg !39

56:                                               ; preds = %__nv_rsqrtf.exit
  %57 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %49), !dbg !39
  br label %__nv_rsqrtf.exit5, !dbg !39

58:                                               ; preds = %__nv_rsqrtf.exit
  %59 = tail call float @llvm.nvvm.rsqrt.approx.f(float %49), !dbg !39
  br label %__nv_rsqrtf.exit5, !dbg !39

__nv_rsqrtf.exit5:                                ; preds = %56, %58
  %.0.i4 = phi float [ %57, %56 ], [ %59, %58 ], !dbg !39
  %60 = extractvalue { i32, i32 } %31, 1, !dbg !26
  %61 = bitcast i32 %60 to float, !dbg !26
  %62 = bitcast i32 %33 to float, !dbg !28
  %63 = fmul float %61, %62, !dbg !40
  %64 = extractvalue { i32, i32 } %29, 1, !dbg !24
  %65 = bitcast i32 %64 to float, !dbg !24
  %66 = fadd float %63, %65, !dbg !41
  %67 = extractvalue { i32, i32 } %38, 1, !dbg !32
  %68 = bitcast i32 %67 to float, !dbg !32
  %69 = fsub float %66, %68, !dbg !42
  %70 = extractvalue { i32, i32 } %31, 0, !dbg !26
  %71 = bitcast i32 %70 to float, !dbg !26
  %72 = fmul float %71, %62, !dbg !40
  %73 = extractvalue { i32, i32 } %29, 0, !dbg !24
  %74 = bitcast i32 %73 to float, !dbg !24
  %75 = fadd float %72, %74, !dbg !41
  %76 = extractvalue { i32, i32 } %38, 0, !dbg !32
  %77 = bitcast i32 %76 to float, !dbg !32
  %78 = fsub float %75, %77, !dbg !42
  %79 = bitcast i32 %47 to float, !dbg !37
  %80 = bitcast i32 %45 to float, !dbg !35
  %81 = or disjoint i32 %20, %14, !dbg !17
  %82 = icmp slt i32 %81, 16, !dbg !18
  %83 = or disjoint i32 %11, %16, !dbg !13
  %84 = icmp slt i32 %83, 16, !dbg !14
  %85 = and i1 %84, %82, !dbg !23
  %.frozen = freeze i32 %83, !dbg !19
  %86 = sdiv i32 %.frozen, 4, !dbg !19
  %87 = mul i32 %86, 4, !dbg !43
  %.decomposed = sub i32 %.frozen, %87, !dbg !43
  %88 = fmul float %78, %.0.i, !dbg !44
  %89 = fmul float %69, %.0.i4, !dbg !44
  %90 = fmul float %88, %80, !dbg !45
  %91 = fmul float %89, %80, !dbg !45
  %92 = fadd float %90, %79, !dbg !46
  %93 = fadd float %91, %79, !dbg !46
  %94 = shl i32 %81, 2, !dbg !47
  %95 = add i32 %94, %.decomposed, !dbg !48
  %96 = shl i32 %86, 6, !dbg !49
  %97 = add i32 %95, %96, !dbg !50
  %98 = sext i32 %97 to i64, !dbg !51
  %99 = getelementptr float, ptr addrspace(1) %6, i64 %98, !dbg !51
  %100 = shl i32 %12, 5, !dbg !52
  %101 = and i32 %100, 224, !dbg !52
  %102 = or disjoint i32 %101, %14, !dbg !52
  %103 = and i32 %15, 254, !dbg !52
  %104 = lshr exact i32 %101, 1, !dbg !52
  %105 = getelementptr i8, ptr addrspace(3) @global_smem, i32 %104, !dbg !52
  %106 = getelementptr float, ptr addrspace(3) %105, i32 %102, !dbg !52
  %107 = bitcast float %92 to <1 x i32>, !dbg !52
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %106, <1 x i32> %107, i1 true) #4, !dbg !52
  %108 = or disjoint i32 %102, 16, !dbg !52
  %109 = lshr i32 %108, 3, !dbg !52
  %110 = and i32 %109, 30, !dbg !52
  %111 = getelementptr float, ptr addrspace(3) @global_smem, i32 %110, !dbg !52
  %112 = getelementptr float, ptr addrspace(3) %111, i32 %108, !dbg !52
  %113 = bitcast float %93 to <1 x i32>, !dbg !52
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %112, <1 x i32> %113, i1 true) #4, !dbg !52
  tail call void @llvm.nvvm.barrier0(), !dbg !52
  %114 = lshr i32 %15, 3, !dbg !52
  %115 = and i32 %114, 30, !dbg !52
  %116 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %115, !dbg !52
  %117 = getelementptr inbounds float, ptr addrspace(3) %116, i32 %103, !dbg !52
  %.extract = load i32, ptr addrspace(3) %117, align 8, !dbg !52
  %118 = getelementptr inbounds i8, ptr addrspace(3) %117, i32 4, !dbg !52
  %.extract2 = load i32, ptr addrspace(3) %118, align 4, !dbg !52
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %.extract, i32 %.extract2, ptr addrspace(1) %99, i1 %85) #4, !dbg !52
  ret void, !dbg !53
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.f(float) #3

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #4 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "casm4t6qf7wcc7pgmgcs4oxdbjkjscekr22l5pyhfz2rwvbrrryc.py", directory: "inductor_cache/as")
!4 = !{ptr @triton_poi_fused_add_mul_6, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_add_mul_6, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_add_mul_6", linkageName: "triton_poi_fused_add_mul_6", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 28, scope: !7)
!16 = !DILocation(line: 25, column: 33, scope: !7)
!17 = !DILocation(line: 26, column: 23, scope: !7)
!18 = !DILocation(line: 27, column: 21, scope: !7)
!19 = !DILocation(line: 30, column: 19, scope: !7)
!20 = !DILocation(line: 32, column: 38, scope: !7)
!21 = !DILocation(line: 32, column: 35, scope: !7)
!22 = !DILocation(line: 32, column: 30, scope: !7)
!23 = !DILocation(line: 32, column: 51, scope: !7)
!24 = !DILocation(line: 32, column: 43, scope: !7)
!25 = !DILocation(line: 33, column: 30, scope: !7)
!26 = !DILocation(line: 33, column: 43, scope: !7)
!27 = !DILocation(line: 34, column: 30, scope: !7)
!28 = !DILocation(line: 34, column: 19, scope: !7)
!29 = !DILocation(line: 36, column: 38, scope: !7)
!30 = !DILocation(line: 36, column: 35, scope: !7)
!31 = !DILocation(line: 36, column: 30, scope: !7)
!32 = !DILocation(line: 36, column: 43, scope: !7)
!33 = !DILocation(line: 37, column: 30, scope: !7)
!34 = !DILocation(line: 37, column: 43, scope: !7)
!35 = !DILocation(line: 38, column: 20, scope: !7)
!36 = !DILocation(line: 40, column: 31, scope: !7)
!37 = !DILocation(line: 40, column: 20, scope: !7)
!38 = !DILocation(line: 46, column: 19, scope: !7)
!39 = !DILocation(line: 47, column: 28, scope: !7)
!40 = !DILocation(line: 42, column: 18, scope: !7)
!41 = !DILocation(line: 43, column: 18, scope: !7)
!42 = !DILocation(line: 44, column: 18, scope: !7)
!43 = !DILocation(line: 31, column: 19, scope: !7)
!44 = !DILocation(line: 48, column: 19, scope: !7)
!45 = !DILocation(line: 49, column: 20, scope: !7)
!46 = !DILocation(line: 50, column: 20, scope: !7)
!47 = !DILocation(line: 51, column: 32, scope: !7)
!48 = !DILocation(line: 51, column: 30, scope: !7)
!49 = !DILocation(line: 51, column: 40, scope: !7)
!50 = !DILocation(line: 51, column: 37, scope: !7)
!51 = !DILocation(line: 51, column: 25, scope: !7)
!52 = !DILocation(line: 51, column: 52, scope: !7)
!53 = !DILocation(line: 51, column: 4, scope: !7)
