<project>
<block name="Depend_check">
<input name="srcA0arch_in"/>
<input name="srcA1arch_in"/>
<input name="srcA2arch_in"/>
<input name="srcA3arch_in"/>
<input name="srcB0arch_in"/>
<input name="srcB1arch_in"/>
<input name="srcB2arch_in"/>
<input name="srcB3arch_in"/>
<input name="dest0arch_in"/>
<input name="dest1arch_in"/>
<input name="dest2arch_in"/>
<input name="dest3arch_in"/>
<input name="dest0valid_in"/>
<input name="dest1valid_in"/>
<input name="dest2valid_in"/>
<input name="dest3valid_in"/>
<output name="srcA0sel_out"/>
<output name="srcA1sel_out"/>
<output name="srcA2sel_out"/>
<output name="srcA3sel_out"/>
<output name="srcB0sel_out"/>
<output name="srcB1sel_out"/>
<output name="srcB2sel_out"/>
<output name="srcB3sel_out"/>
<output name="dest0sel_out"/>
<output name="dest1sel_out"/>
<output name="dest2sel_out"/>
<output name="dest3sel_out"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<instance name="CMPn"/>
<complexity cyclo1="19" cyclo2="19" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="18" />
<volume nNodes="320" nStmts="18" nExprs="90" nInputs="16" nOutputs="12" nParams="0" nAlwaysClocks="36" nBAssign="27" nNBAssign="0" nWAssign="12" nOther="137" />
</block>
<block name="LFST_override">
<input name="clk"/>
<input name="reset"/>
<input name="flush_in"/>
<input name="ssid0_in"/>
<input name="ssid1_in"/>
<input name="ssid2_in"/>
<input name="ssid3_in"/>
<input name="update0_in"/>
<input name="update1_in"/>
<input name="update2_in"/>
<input name="update3_in"/>
<input name="invalidate0_in"/>
<input name="invalidate1_in"/>
<input name="invalidate2_in"/>
<input name="invalidate3_in"/>
<input name="invalidate4_in"/>
<input name="invalidate5_in"/>
<input name="invalidate6_in"/>
<input name="invalidate7_in"/>
<output name="lfs0_out"/>
<output name="lfs1_out"/>
<output name="lfs2_out"/>
<output name="lfs3_out"/>
<output name="valid0_out"/>
<output name="valid1_out"/>
<output name="valid2_out"/>
<output name="valid3_out"/>
<complexity cyclo1="10" cyclo2="10" nCaseStmts="0" nCaseItems="0" nLoops="2" nIfStmts="7" />
<volume nNodes="86" nStmts="9" nExprs="9" nInputs="19" nOutputs="8" nParams="0" nAlwaysClocks="9" nBAssign="12" nNBAssign="12" nWAssign="0" nOther="35" />
</block>
<block name="LFST">
<input name="clk"/>
<input name="reset"/>
<input name="flush_in"/>
<input name="ssid0_in"/>
<input name="ssid1_in"/>
<input name="ssid2_in"/>
<input name="ssid3_in"/>
<input name="valid0_in"/>
<input name="valid1_in"/>
<input name="valid2_in"/>
<input name="valid3_in"/>
<input name="update0_in"/>
<input name="update1_in"/>
<input name="update2_in"/>
<input name="update3_in"/>
<input name="invalidate0_in"/>
<input name="invalidate1_in"/>
<output name="lfs0_out"/>
<output name="lfs1_out"/>
<output name="lfs2_out"/>
<output name="lfs3_out"/>
<output name="valid0_out"/>
<output name="valid1_out"/>
<output name="valid2_out"/>
<output name="valid3_out"/>
<instance name="RAM_8P"/>
<complexity cyclo1="6" cyclo2="6" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="5" />
<volume nNodes="128" nStmts="5" nExprs="35" nInputs="17" nOutputs="8" nParams="0" nAlwaysClocks="10" nBAssign="4" nNBAssign="5" nWAssign="0" nOther="69" />
</block>
<block name="Mapping_overide">
<input name="srcA0phys_in"/>
<input name="srcA1phys_in"/>
<input name="srcA2phys_in"/>
<input name="srcA3phys_in"/>
<input name="srcB0phys_in"/>
<input name="srcB1phys_in"/>
<input name="srcB2phys_in"/>
<input name="srcB3phys_in"/>
<input name="dest0phys_in"/>
<input name="dest1phys_in"/>
<input name="dest2phys_in"/>
<input name="dest3phys_in"/>
<input name="old_dest0_in"/>
<input name="old_dest1_in"/>
<input name="old_dest2_in"/>
<input name="old_dest3_in"/>
<input name="srcA0sel_in"/>
<input name="srcA1sel_in"/>
<input name="srcA2sel_in"/>
<input name="srcA3sel_in"/>
<input name="srcB0sel_in"/>
<input name="srcB1sel_in"/>
<input name="srcB2sel_in"/>
<input name="srcB3sel_in"/>
<input name="old_dest0_sel"/>
<input name="old_dest1_sel"/>
<input name="old_dest2_sel"/>
<input name="old_dest3_sel"/>
<output name="srcA0phys_out"/>
<output name="srcA1phys_out"/>
<output name="srcA2phys_out"/>
<output name="srcA3phys_out"/>
<output name="srcB0phys_out"/>
<output name="srcB1phys_out"/>
<output name="srcB2phys_out"/>
<output name="srcB3phys_out"/>
<output name="old_dest0_out"/>
<output name="old_dest1_out"/>
<output name="old_dest2_out"/>
<output name="old_dest3_out"/>
<instance name="MUXn_4_1"/>
<instance name="MUXn_4_1"/>
<instance name="MUXn_4_1"/>
<instance name="MUXn_4_1"/>
<instance name="MUXn_4_1"/>
<instance name="MUXn_4_1"/>
<instance name="MUXn_4_1"/>
<instance name="MUXn_4_1"/>
<instance name="MUXn_4_1"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="179" nStmts="0" nExprs="63" nInputs="28" nOutputs="12" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="3" nOther="113" />
</block>
<block name="regsR0_R1">
<input name="clk"/>
<input name="load"/>
<input name="reset_in"/>
<input name="inst0_from_rename0_in"/>
<input name="inst1_from_rename0_in"/>
<input name="inst2_from_rename0_in"/>
<input name="inst3_from_rename0_in"/>
<output name="inst0_into_rename1_out"/>
<output name="inst1_into_rename1_out"/>
<output name="inst2_into_rename1_out"/>
<output name="inst3_into_rename1_out"/>
<instance name="REGln"/>
<instance name="REGln"/>
<instance name="REGln"/>
<instance name="REGln"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="68" nStmts="0" nExprs="24" nInputs="7" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="4" nOther="40" />
</block>
<block name="regsR1_I">
<input name="clk"/>
<input name="load"/>
<input name="reset_in"/>
<input name="inst0_from_rename1_in"/>
<input name="inst1_from_rename1_in"/>
<input name="inst2_from_rename1_in"/>
<input name="inst3_from_rename1_in"/>
<output name="inst0_into_issue_out"/>
<output name="inst1_into_issue_out"/>
<output name="inst2_into_issue_out"/>
<output name="inst3_into_issue_out"/>
<instance name="REGln"/>
<instance name="REGln"/>
<instance name="REGln"/>
<instance name="REGln"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="68" nStmts="0" nExprs="24" nInputs="7" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="4" nOther="40" />
</block>
<block name="Rename0">
<input name="ibundle0_in"/>
<input name="ibundle1_in"/>
<input name="ibundle2_in"/>
<input name="ibundle3_in"/>
<input name="rat_recover0_in"/>
<input name="rat_recover1_in"/>
<input name="rat_recover2_in"/>
<input name="rat_recover3_in"/>
<input name="rat_recover4_in"/>
<input name="rat_recover5_in"/>
<input name="rat_recover6_in"/>
<input name="rat_recover7_in"/>
<input name="clk"/>
<input name="reset"/>
<input name="Reset_in"/>
<input name="Stall_in"/>
<input name="FreedReg0_in"/>
<input name="FreedReg1_in"/>
<input name="FreedReg2_in"/>
<input name="FreedReg3_in"/>
<input name="FreedReg4_in"/>
<input name="FreedReg5_in"/>
<input name="FreedReg6_in"/>
<input name="FreedReg7_in"/>
<input name="FreedValid0_in"/>
<input name="FreedValid1_in"/>
<input name="FreedValid2_in"/>
<input name="FreedValid3_in"/>
<input name="FreedValid4_in"/>
<input name="FreedValid5_in"/>
<input name="FreedValid6_in"/>
<input name="FreedValid7_in"/>
<input name="update_ssit_index1_in"/>
<input name="update_ssit_index2_in"/>
<input name="update_ssid_v_in"/>
<output name="Cause_Stall_out"/>
<output name="ibundle0_out"/>
<output name="ibundle1_out"/>
<output name="ibundle2_out"/>
<output name="ibundle3_out"/>
<instance name="SpecRATfile"/>
<instance name="SpecFreeRegList"/>
<instance name="Depend_check"/>
<instance name="SSIT"/>
<instance name="SSIT_depend_check"/>
<complexity cyclo1="1" cyclo2="1" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="0" />
<volume nNodes="363" nStmts="0" nExprs="136" nInputs="35" nOutputs="5" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="45" nOther="182" />
</block>
<block name="Rename1">
<input name="ibundle0_in"/>
<input name="ibundle1_in"/>
<input name="ibundle2_in"/>
<input name="ibundle3_in"/>
<input name="lfst_inv0_in"/>
<input name="lfst_inv1_in"/>
<input name="clk"/>
<input name="reset"/>
<input name="flush_in"/>
<output name="ibundle0_out"/>
<output name="ibundle1_out"/>
<output name="ibundle2_out"/>
<output name="ibundle3_out"/>
<instance name="Mapping_overide"/>
<instance name="LFST"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_4_1"/>
<instance name="MUXn_4_1"/>
<instance name="MUXn_2_1"/>
<instance name="MUXn_4_1"/>
<instance name="MUXn_4_1"/>
<complexity cyclo1="9" cyclo2="9" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="8" />
<volume nNodes="246" nStmts="0" nExprs="103" nInputs="9" nOutputs="4" nParams="0" nAlwaysClocks="0" nBAssign="0" nNBAssign="0" nWAssign="18" nOther="125" />
</block>
<block name="SpecFreeRegList">
<input name="clk"/>
<input name="reset"/>
<input name="reset_or_flush_in"/>
<input name="Stall_in"/>
<input name="ReqFreeReg0_in"/>
<input name="ReqFreeReg1_in"/>
<input name="ReqFreeReg2_in"/>
<input name="ReqFreeReg3_in"/>
<input name="FreedReg0_in"/>
<input name="FreedReg1_in"/>
<input name="FreedReg2_in"/>
<input name="FreedReg3_in"/>
<input name="FreedReg4_in"/>
<input name="FreedReg5_in"/>
<input name="FreedReg6_in"/>
<input name="FreedReg7_in"/>
<input name="FreedValid0_in"/>
<input name="FreedValid1_in"/>
<input name="FreedValid2_in"/>
<input name="FreedValid3_in"/>
<input name="FreedValid4_in"/>
<input name="FreedValid5_in"/>
<input name="FreedValid6_in"/>
<input name="FreedValid7_in"/>
<input name="operand"/>
<output name="FreeReg0_out"/>
<output name="FreeReg1_out"/>
<output name="FreeReg2_out"/>
<output name="FreeReg3_out"/>
<output name="Valid0_out"/>
<output name="Valid1_out"/>
<output name="Valid2_out"/>
<output name="Valid3_out"/>
<output name="Cause_Stall_out"/>
<instance name="RAM_12P"/>
<instance name="REGn"/>
<complexity cyclo1="43" cyclo2="37" nCaseStmts="1" nCaseItems="7" nLoops="1" nIfStmts="34" />
<volume nNodes="323" nStmts="19" nExprs="73" nInputs="25" nOutputs="9" nParams="0" nAlwaysClocks="27" nBAssign="71" nNBAssign="9" nWAssign="13" nOther="111" />
</block>
<block name="SpecRATfile">
<input name="clk"/>
<input name="Reset_in"/>
<input name="Stall_in"/>
<input name="ArchA0_in"/>
<input name="ArchA1_in"/>
<input name="ArchA2_in"/>
<input name="ArchA3_in"/>
<input name="ArchB0_in"/>
<input name="ArchB1_in"/>
<input name="ArchB2_in"/>
<input name="ArchB3_in"/>
<input name="ArchDest0_in"/>
<input name="ArchDest1_in"/>
<input name="ArchDest2_in"/>
<input name="ArchDest3_in"/>
<input name="PhysDest0_in"/>
<input name="PhysDest1_in"/>
<input name="PhysDest2_in"/>
<input name="PhysDest3_in"/>
<input name="DestWrite0_in"/>
<input name="DestWrite1_in"/>
<input name="DestWrite2_in"/>
<input name="DestWrite3_in"/>
<input name="recover0_in"/>
<input name="recover1_in"/>
<input name="recover2_in"/>
<input name="recover3_in"/>
<input name="recover4_in"/>
<input name="recover5_in"/>
<input name="recover6_in"/>
<input name="recover7_in"/>
<output name="Stall_out"/>
<output name="PhysA0_out"/>
<output name="PhysA1_out"/>
<output name="PhysA2_out"/>
<output name="PhysA3_out"/>
<output name="PhysB0_out"/>
<output name="PhysB1_out"/>
<output name="PhysB2_out"/>
<output name="PhysB3_out"/>
<output name="OldDest0_out"/>
<output name="OldDest1_out"/>
<output name="OldDest2_out"/>
<output name="OldDest3_out"/>
<instance name="RAM_12P"/>
<instance name="REGn"/>
<complexity cyclo1="16" cyclo2="11" nCaseStmts="1" nCaseItems="6" nLoops="0" nIfStmts="9" />
<volume nNodes="192" nStmts="2" nExprs="66" nInputs="31" nOutputs="13" nParams="0" nAlwaysClocks="2" nBAssign="7" nNBAssign="0" nWAssign="1" nOther="114" />
</block>
<block name="SSIT_depend_check">
<input name="ssid0_in"/>
<input name="ssid1_in"/>
<input name="ssid2_in"/>
<input name="ssid3_in"/>
<input name="ssid0_v_in"/>
<input name="ssid1_v_in"/>
<input name="ssid2_v_in"/>
<input name="ssid3_v_in"/>
<input name="type0_in"/>
<input name="type1_in"/>
<input name="type2_in"/>
<output name="ssid1sel_out"/>
<output name="ssid2sel_out"/>
<output name="ssid3sel_out"/>
<complexity cyclo1="7" cyclo2="7" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="6" />
<volume nNodes="66" nStmts="6" nExprs="6" nInputs="11" nOutputs="3" nParams="0" nAlwaysClocks="24" nBAssign="9" nNBAssign="0" nWAssign="0" nOther="21" />
</block>
<block name="SSIT">
<input name="clk"/>
<input name="reset"/>
<input name="index0_in"/>
<input name="index1_in"/>
<input name="index2_in"/>
<input name="index3_in"/>
<input name="update_index1_in"/>
<input name="update_index2_in"/>
<input name="update_v_in"/>
<output name="ssid0_out"/>
<output name="ssid1_out"/>
<output name="ssid2_out"/>
<output name="ssid3_out"/>
<output name="valid0_out"/>
<output name="valid1_out"/>
<output name="valid2_out"/>
<output name="valid3_out"/>
<instance name="RAM_4P"/>
<complexity cyclo1="14" cyclo2="14" nCaseStmts="0" nCaseItems="0" nLoops="0" nIfStmts="13" />
<volume nNodes="87" nStmts="3" nExprs="24" nInputs="9" nOutputs="8" nParams="0" nAlwaysClocks="1" nBAssign="0" nNBAssign="11" nWAssign="5" nOther="43" />
</block>
</project>
