

================================================================
== Vitis HLS Report for 'AXIvideo2MultiPixStream'
================================================================
* Date:           Thu Jul 18 12:04:17 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.806 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        2|  8316006|  20.000 ns|  83.160 ms|    2|  8316006|       no|
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |               |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip   |          |
        |   Loop Name   |   min   |   max   |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +---------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |- loop_height  |        0|  8316000|  10 ~ 3850|          -|          -|  0 ~ 2160|        no|
        +---------------+---------+---------+-----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.40>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%HwReg_layerEnableFlag_2_val_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %HwReg_layerEnableFlag_2_val"   --->   Operation 11 'read' 'HwReg_layerEnableFlag_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%HwReg_layerWidth_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %HwReg_layerWidth_2_val"   --->   Operation 12 'read' 'HwReg_layerWidth_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%HwReg_layerHeight_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %HwReg_layerHeight_2_val"   --->   Operation 13 'read' 'HwReg_layerHeight_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%axi_last_23_loc = alloca i32 1"   --->   Operation 14 'alloca' 'axi_last_23_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%axi_data_18_loc = alloca i32 1"   --->   Operation 15 'alloca' 'axi_data_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%eol_loc = alloca i32 1"   --->   Operation 16 'alloca' 'eol_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%axi_last_loc = alloca i32 1"   --->   Operation 17 'alloca' 'axi_last_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (3.40ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %HwReg_layerHeight_2_val_c36, i16 %HwReg_layerHeight_2_val_read"   --->   Operation 18 'write' 'write_ln0' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (3.40ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %HwReg_layerWidth_2_val_c28, i16 %HwReg_layerWidth_2_val_read"   --->   Operation 19 'write' 'write_ln0' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (3.40ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %HwReg_layerEnableFlag_2_val_c20, i1 %HwReg_layerEnableFlag_2_val_read"   --->   Operation 20 'write' 'write_ln0' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = trunc i16 %HwReg_layerHeight_2_val_read"   --->   Operation 21 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_186 = trunc i16 %HwReg_layerWidth_2_val_read"   --->   Operation 22 'trunc' 'empty_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (0.00ns)   --->   "%rows = call i12 @reg<unsigned short>, i12 %empty" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3080->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761]   --->   Operation 23 'call' 'rows' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 24 [2/2] (0.00ns)   --->   "%cols = call i12 @reg<unsigned short>, i12 %empty_186" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3081->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761]   --->   Operation 24 'call' 'cols' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.71>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerHeight_2_val_c36, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerWidth_2_val_c28, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %HwReg_layerEnableFlag_2_val_c20, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %s_axis_video2_V_data_V, i3 %s_axis_video2_V_keep_V, i3 %s_axis_video2_V_strb_V, i1 %s_axis_video2_V_user_V, i1 %s_axis_video2_V_last_V, i1 %s_axis_video2_V_id_V, i1 %s_axis_video2_V_dest_V, void @empty_18"   --->   Operation 28 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer2, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %s_axis_video2_V_data_V, i3 %s_axis_video2_V_keep_V, i3 %s_axis_video2_V_strb_V, i1 %s_axis_video2_V_user_V, i1 %s_axis_video2_V_last_V, i1 %s_axis_video2_V_id_V, i1 %s_axis_video2_V_dest_V, void @empty_37, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (0.00ns)   --->   "%rows = call i12 @reg<unsigned short>, i12 %empty" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3080->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761]   --->   Operation 31 'call' 'rows' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 32 [1/2] (0.00ns)   --->   "%cols = call i12 @reg<unsigned short>, i12 %empty_186" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3081->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761]   --->   Operation 32 'call' 'cols' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln3090 = br i1 %HwReg_layerEnableFlag_2_val_read, void %AXIvideo2MultiPixStream.exit, void %while.cond.i.preheader" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3090->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761]   --->   Operation 33 'br' 'br_ln3090' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%axi_data = alloca i32 1" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3076->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761]   --->   Operation 34 'alloca' 'axi_data' <Predicate = (HwReg_layerEnableFlag_2_val_read)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3101->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761]   --->   Operation 35 'alloca' 'i' <Predicate = (HwReg_layerEnableFlag_2_val_read)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%empty_187 = wait i32 @_ssdm_op_Wait"   --->   Operation 36 'wait' 'empty_187' <Predicate = (HwReg_layerEnableFlag_2_val_read)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (1.71ns)   --->   "%call_ln0 = call void @AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start, i24 %s_axis_video2_V_data_V, i3 %s_axis_video2_V_keep_V, i3 %s_axis_video2_V_strb_V, i1 %s_axis_video2_V_user_V, i1 %s_axis_video2_V_last_V, i1 %s_axis_video2_V_id_V, i1 %s_axis_video2_V_dest_V, i24 %axi_data, i1 %axi_last_loc"   --->   Operation 37 'call' 'call_ln0' <Predicate = (HwReg_layerEnableFlag_2_val_read)> <Delay = 1.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 38 [1/1] (1.29ns)   --->   "%store_ln3101 = store i12 0, i12 %i" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3101->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761]   --->   Operation 38 'store' 'store_ln3101' <Predicate = (HwReg_layerEnableFlag_2_val_read)> <Delay = 1.29>

State 3 <SV = 2> <Delay = 2.59>
ST_3 : Operation 39 [1/2] (2.59ns)   --->   "%call_ln0 = call void @AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start, i24 %s_axis_video2_V_data_V, i3 %s_axis_video2_V_keep_V, i3 %s_axis_video2_V_strb_V, i1 %s_axis_video2_V_user_V, i1 %s_axis_video2_V_last_V, i1 %s_axis_video2_V_id_V, i1 %s_axis_video2_V_dest_V, i24 %axi_data, i1 %axi_last_loc"   --->   Operation 39 'call' 'call_ln0' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.34>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%axi_last_loc_load = load i1 %axi_last_loc"   --->   Operation 40 'load' 'axi_last_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty_188 = wait i32 @_ssdm_op_Wait"   --->   Operation 41 'wait' 'empty_188' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.54ns)   --->   "%cmp10301_i = icmp_ne  i12 %cols, i12 0" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3081->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761]   --->   Operation 42 'icmp' 'cmp10301_i' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.80ns)   --->   "%xor_ln3150 = xor i1 %cmp10301_i, i1 1" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3150->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761]   --->   Operation 43 'xor' 'xor_ln3150' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (1.29ns)   --->   "%br_ln3101 = br void %loop_width.i" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3101->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761]   --->   Operation 44 'br' 'br_ln3101' <Predicate = true> <Delay = 1.29>

State 5 <SV = 4> <Delay = 4.80>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%sof = phi i1 1, void %while.cond.i.preheader, i1 %and_ln3150, void %loop_width.split.i" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3150->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761]   --->   Operation 45 'phi' 'sof' <Predicate = (HwReg_layerEnableFlag_2_val_read)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%axi_last = phi i1 %axi_last_loc_load, void %while.cond.i.preheader, i1 %axi_last_23_loc_load, void %loop_width.split.i"   --->   Operation 46 'phi' 'axi_last' <Predicate = (HwReg_layerEnableFlag_2_val_read)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%i_7 = load i12 %i" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3101->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761]   --->   Operation 47 'load' 'i_7' <Predicate = (HwReg_layerEnableFlag_2_val_read)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.54ns)   --->   "%icmp_ln3101 = icmp_eq  i12 %i_7, i12 %rows" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3101->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761]   --->   Operation 48 'icmp' 'icmp_ln3101' <Predicate = (HwReg_layerEnableFlag_2_val_read)> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2160, i64 0"   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (HwReg_layerEnableFlag_2_val_read)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.54ns)   --->   "%i_8 = add i12 %i_7, i12 1" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3101->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761]   --->   Operation 50 'add' 'i_8' <Predicate = (HwReg_layerEnableFlag_2_val_read)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln3101 = br i1 %icmp_ln3101, void %loop_width.split.i, void %AXIvideo2MultiPixStream.exit.loopexit" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3101->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761]   --->   Operation 51 'br' 'br_ln3101' <Predicate = (HwReg_layerEnableFlag_2_val_read)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%axi_data_load = load i24 %axi_data"   --->   Operation 52 'load' 'axi_data_load' <Predicate = (HwReg_layerEnableFlag_2_val_read & !icmp_ln3101)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%empty_189 = wait i32 @_ssdm_op_Wait"   --->   Operation 53 'wait' 'empty_189' <Predicate = (HwReg_layerEnableFlag_2_val_read & !icmp_ln3101)> <Delay = 0.00>
ST_5 : Operation 54 [2/2] (3.25ns)   --->   "%call_ln3150 = call void @AXIvideo2MultiPixStream_Pipeline_loop_width, i1 %sof, i1 %axi_last, i24 %axi_data_load, i12 %cols, i24 %srcLayer2, i24 %s_axis_video2_V_data_V, i3 %s_axis_video2_V_keep_V, i3 %s_axis_video2_V_strb_V, i1 %s_axis_video2_V_user_V, i1 %s_axis_video2_V_last_V, i1 %s_axis_video2_V_id_V, i1 %s_axis_video2_V_dest_V, i1 %eol_loc, i24 %axi_data_18_loc" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3150->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761]   --->   Operation 54 'call' 'call_ln3150' <Predicate = (HwReg_layerEnableFlag_2_val_read & !icmp_ln3101)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 55 [1/1] (0.80ns)   --->   "%and_ln3150 = and i1 %sof, i1 %xor_ln3150" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3150->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761]   --->   Operation 55 'and' 'and_ln3150' <Predicate = (HwReg_layerEnableFlag_2_val_read & !icmp_ln3101)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (1.29ns)   --->   "%store_ln3101 = store i12 %i_8, i12 %i" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3101->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761]   --->   Operation 56 'store' 'store_ln3101' <Predicate = (HwReg_layerEnableFlag_2_val_read & !icmp_ln3101)> <Delay = 1.29>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %AXIvideo2MultiPixStream.exit"   --->   Operation 57 'br' 'br_ln0' <Predicate = (HwReg_layerEnableFlag_2_val_read & icmp_ln3101)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln761 = ret" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761]   --->   Operation 58 'ret' 'ret_ln761' <Predicate = (icmp_ln3101) | (!HwReg_layerEnableFlag_2_val_read)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.14>
ST_6 : Operation 59 [1/2] (4.14ns)   --->   "%call_ln3150 = call void @AXIvideo2MultiPixStream_Pipeline_loop_width, i1 %sof, i1 %axi_last, i24 %axi_data_load, i12 %cols, i24 %srcLayer2, i24 %s_axis_video2_V_data_V, i3 %s_axis_video2_V_keep_V, i3 %s_axis_video2_V_strb_V, i1 %s_axis_video2_V_user_V, i1 %s_axis_video2_V_last_V, i1 %s_axis_video2_V_id_V, i1 %s_axis_video2_V_dest_V, i1 %eol_loc, i24 %axi_data_18_loc" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3150->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761]   --->   Operation 59 'call' 'call_ln3150' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%empty_190 = wait i32 @_ssdm_op_Wait"   --->   Operation 60 'wait' 'empty_190' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.52>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%eol_loc_load = load i1 %eol_loc"   --->   Operation 61 'load' 'eol_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%axi_data_18_loc_load = load i24 %axi_data_18_loc"   --->   Operation 62 'load' 'axi_data_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.81ns)   --->   "%select_ln3150 = select i1 %cmp10301_i, i1 %eol_loc_load, i1 %axi_last" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3150->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761]   --->   Operation 63 'select' 'select_ln3150' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%empty_191 = wait i32 @_ssdm_op_Wait"   --->   Operation 64 'wait' 'empty_191' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [2/2] (1.71ns)   --->   "%call_ln3150 = call void @AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol, i24 %axi_data_18_loc_load, i1 %select_ln3150, i1 %eol_loc_load, i24 %s_axis_video2_V_data_V, i3 %s_axis_video2_V_keep_V, i3 %s_axis_video2_V_strb_V, i1 %s_axis_video2_V_user_V, i1 %s_axis_video2_V_last_V, i1 %s_axis_video2_V_id_V, i1 %s_axis_video2_V_dest_V, i24 %axi_data, i1 %axi_last_23_loc" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3150->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761]   --->   Operation 65 'call' 'call_ln3150' <Predicate = true> <Delay = 1.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 2.59>
ST_9 : Operation 66 [1/2] (2.59ns)   --->   "%call_ln3150 = call void @AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol, i24 %axi_data_18_loc_load, i1 %select_ln3150, i1 %eol_loc_load, i24 %s_axis_video2_V_data_V, i3 %s_axis_video2_V_keep_V, i3 %s_axis_video2_V_strb_V, i1 %s_axis_video2_V_user_V, i1 %s_axis_video2_V_last_V, i1 %s_axis_video2_V_id_V, i1 %s_axis_video2_V_dest_V, i24 %axi_data, i1 %axi_last_23_loc" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3150->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761]   --->   Operation 66 'call' 'call_ln3150' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln3101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3101->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761]   --->   Operation 67 'specloopname' 'specloopname_ln3101' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%axi_last_23_loc_load = load i1 %axi_last_23_loc"   --->   Operation 68 'load' 'axi_last_23_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln3101 = br void %loop_width.i" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3101->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761]   --->   Operation 69 'br' 'br_ln3101' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.401ns
The critical path consists of the following:
	wire read operation ('HwReg_layerHeight_2_val_read') on port 'HwReg_layerHeight_2_val' [17]  (0.000 ns)
	fifo write operation ('write_ln0') on port 'HwReg_layerHeight_2_val_c36' [23]  (3.401 ns)

 <State 2>: 1.714ns
The critical path consists of the following:
	'alloca' operation 24 bit ('axi.data', /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3076->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761) [37]  (0.000 ns)
	'call' operation 0 bit ('call_ln0') to 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' [40]  (1.714 ns)

 <State 3>: 2.596ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' [40]  (2.596 ns)

 <State 4>: 2.346ns
The critical path consists of the following:
	'icmp' operation 1 bit ('cmp10301_i', /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3081->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761) [43]  (1.546 ns)
	'xor' operation 1 bit ('xor_ln3150', /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3150->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761) [44]  (0.800 ns)

 <State 5>: 4.806ns
The critical path consists of the following:
	'load' operation 12 bit ('i', /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3101->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761) on local variable 'i', /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3101->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761 [50]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln3101', /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3101->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761) [51]  (1.546 ns)
	'call' operation 0 bit ('call_ln3150', /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3150->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761) to 'AXIvideo2MultiPixStream_Pipeline_loop_width' [59]  (3.260 ns)

 <State 6>: 4.142ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln3150', /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3150->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761) to 'AXIvideo2MultiPixStream_Pipeline_loop_width' [59]  (4.142 ns)

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 2.526ns
The critical path consists of the following:
	'load' operation 1 bit ('eol_loc_load') on local variable 'eol_loc' [60]  (0.000 ns)
	'select' operation 1 bit ('select_ln3150', /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3150->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761) [63]  (0.813 ns)
	'call' operation 0 bit ('call_ln3150', /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3150->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761) to 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' [65]  (1.714 ns)

 <State 9>: 2.596ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln3150', /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3150->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761) to 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' [65]  (2.596 ns)

 <State 10>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
