<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6300/ip/hpm_can_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('HPM6300_2ip_2hpm__can__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_can_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="HPM6300_2ip_2hpm__can__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2025 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_CAN_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_CAN_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="foldopen" id="foldopen00012" data-start="{" data-end="};">
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno"><a class="line" href="structCAN__Type.html">   12</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno"><a class="line" href="structCAN__Type.html#aacb610f80157d25b8094045dff391e2a">   13</a></span>    __RW uint32_t <a class="code hl_variable" href="structCAN__Type.html#aacb610f80157d25b8094045dff391e2a">RBUF</a>[20];                    <span class="comment">/* 0x0 - 0x4C: receive buffer registers and reception time stamp */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno"><a class="line" href="structCAN__Type.html#af9031271e3272d460afd0acfd4fb45dc">   14</a></span>    __RW uint32_t <a class="code hl_variable" href="structCAN__Type.html#af9031271e3272d460afd0acfd4fb45dc">TBUF</a>[18];                    <span class="comment">/* 0x50 - 0x94: transmit buffer register */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="structCAN__Type.html#a4fd1a453ded93914510503165edc6fbe">   15</a></span>    __R  uint32_t <a class="code hl_variable" href="structCAN__Type.html#a4fd1a453ded93914510503165edc6fbe">TTS</a>[2];                      <span class="comment">/* 0x98 - 0x9C: transmission time stamp, LSB 32bit */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="structCAN__Type.html#a8a203a84a26491d0bb5de5a8aa5e64f4">   16</a></span>    __RW uint32_t <a class="code hl_variable" href="structCAN__Type.html#a8a203a84a26491d0bb5de5a8aa5e64f4">CMD_STA_CMD_CTRL</a>;            <span class="comment">/* 0xA0: config, status, command and control bits */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="structCAN__Type.html#ad052b367e5253c77fa9756ce1eac31a9">   17</a></span>    __RW uint8_t  <a class="code hl_variable" href="structCAN__Type.html#ad052b367e5253c77fa9756ce1eac31a9">RTIE</a>;                        <span class="comment">/* 0xA4: Receive and Transmit Interrupt Enable Register RTIE */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="structCAN__Type.html#ab3b2065c4e611ec82ed902aef798cb89">   18</a></span>    __W  uint8_t  <a class="code hl_variable" href="structCAN__Type.html#ab3b2065c4e611ec82ed902aef798cb89">RTIF</a>;                        <span class="comment">/* 0xA5: Receive and Transmit Interrupt Flag Register RTIF (0xa5) */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="structCAN__Type.html#af137ad7c77d28f55ac71ffee8cc79dc8">   19</a></span>    __RW uint8_t  <a class="code hl_variable" href="structCAN__Type.html#af137ad7c77d28f55ac71ffee8cc79dc8">ERRINT</a>;                      <span class="comment">/* 0xA6: ERRor INTerrupt Enable and Flag Register ERRINT */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="structCAN__Type.html#a82764475fa33305bdaba3bf276667160">   20</a></span>    __RW uint8_t  <a class="code hl_variable" href="structCAN__Type.html#a82764475fa33305bdaba3bf276667160">LIMIT</a>;                       <span class="comment">/* 0xA7: Warning Limits Register LIMIT */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="structCAN__Type.html#a37b668491ed0e48370d421c05a9ba979">   21</a></span>    __RW uint32_t <a class="code hl_variable" href="structCAN__Type.html#a37b668491ed0e48370d421c05a9ba979">S_PRESC</a>;                     <span class="comment">/* 0xA8: Bit Timing Register(Slow Speed) */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="structCAN__Type.html#a5e423b8950a8850dfe17f30ab9e4ca26">   22</a></span>    __RW uint32_t <a class="code hl_variable" href="structCAN__Type.html#a5e423b8950a8850dfe17f30ab9e4ca26">F_PRESC</a>;                     <span class="comment">/* 0xAC: Bit Timing Register(Fast Speed) */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="structCAN__Type.html#a73aff82bfb2668f04ba604134566d318">   23</a></span>    __R  uint8_t  <a class="code hl_variable" href="structCAN__Type.html#a73aff82bfb2668f04ba604134566d318">EALCAP</a>;                      <span class="comment">/* 0xB0: Error and Arbitration Lost Capture Register EALCAP */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="structCAN__Type.html#aeb5b1aedab5e5c58f86632d232eaa143">   24</a></span>    __RW uint8_t  <a class="code hl_variable" href="structCAN__Type.html#aeb5b1aedab5e5c58f86632d232eaa143">TDC</a>;                         <span class="comment">/* 0xB1: Transmitter Delay Compensation Register TDC */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="structCAN__Type.html#ac568430e7b3e1a3ada9c02432953232e">   25</a></span>    __R  uint8_t  <a class="code hl_variable" href="structCAN__Type.html#ac568430e7b3e1a3ada9c02432953232e">RECNT</a>;                       <span class="comment">/* 0xB2: Error Counter Registers RECNT */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="structCAN__Type.html#a8a2fec5d6add6951d410aa50e16916c6">   26</a></span>    __R  uint8_t  <a class="code hl_variable" href="structCAN__Type.html#a8a2fec5d6add6951d410aa50e16916c6">TECNT</a>;                       <span class="comment">/* 0xB3: Error Counter Registers TECNT */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="structCAN__Type.html#aee691b871455449d0d53ae86b966e4a6">   27</a></span>    __RW uint8_t  <a class="code hl_variable" href="structCAN__Type.html#aee691b871455449d0d53ae86b966e4a6">ACFCTRL</a>;                     <span class="comment">/* 0xB4: Acceptance Filter Control Register ACFCTRL */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="structCAN__Type.html#a008a1b38667dcfb14a06fe66cac906a8">   28</a></span>    __RW uint8_t  <a class="code hl_variable" href="structCAN__Type.html#a008a1b38667dcfb14a06fe66cac906a8">TIMECFG</a>;                     <span class="comment">/* 0xB5: CiA 603 Time-Stamping TIMECFG */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="structCAN__Type.html#a8a9b506b0d71bc5b2e7de20721a0d8c3">   29</a></span>    __RW uint16_t <a class="code hl_variable" href="structCAN__Type.html#a8a9b506b0d71bc5b2e7de20721a0d8c3">ACF_EN</a>;                      <span class="comment">/* 0xB6: Acceptance Filter Enable ACF_EN */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="structCAN__Type.html#a32d9556560c80d13b6322da410ff3375">   30</a></span>    __RW uint32_t <a class="code hl_variable" href="structCAN__Type.html#a32d9556560c80d13b6322da410ff3375">ACF</a>;                         <span class="comment">/* 0xB8: Acceptance CODE ACODE or ACMASK */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="structCAN__Type.html#af0f2885edc1f97902dd16140290b7699">   31</a></span>    __RW uint16_t <a class="code hl_variable" href="structCAN__Type.html#af0f2885edc1f97902dd16140290b7699">VER</a>;                         <span class="comment">/* 0xBC: Version Information VER */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="structCAN__Type.html#ac6332200ff9cda76572a4847be5f67d3">   32</a></span>    __RW uint8_t  <a class="code hl_variable" href="structCAN__Type.html#ac6332200ff9cda76572a4847be5f67d3">TBSLOT</a>;                      <span class="comment">/* 0xBE: TTCAN: TB Slot Pointer TBSLOT */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="structCAN__Type.html#a8daacaa8e9c936750682aeb8e2132f23">   33</a></span>    __RW uint8_t  <a class="code hl_variable" href="structCAN__Type.html#a8daacaa8e9c936750682aeb8e2132f23">TTCFG</a>;                       <span class="comment">/* 0xBF: TTCAN: Time Trigger Configuration TTCFG */</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="structCAN__Type.html#aa73cc515316baae5b47939f96ffe11cc">   34</a></span>    __RW uint32_t <a class="code hl_variable" href="structCAN__Type.html#aa73cc515316baae5b47939f96ffe11cc">REF_MSG</a>;                     <span class="comment">/* 0xC0: TTCAN: Reference Message REF_MSG */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="structCAN__Type.html#a6ff81d657371ffb62d5b1e95983bb530">   35</a></span>    __RW uint16_t <a class="code hl_variable" href="structCAN__Type.html#a6ff81d657371ffb62d5b1e95983bb530">TRIG_CFG</a>;                    <span class="comment">/* 0xC4: TTCAN: Trigger Configuration TRIG_CFG */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="structCAN__Type.html#a58dffb64e58f1f5324430e840c80866b">   36</a></span>    __RW uint16_t <a class="code hl_variable" href="structCAN__Type.html#a58dffb64e58f1f5324430e840c80866b">TT_TRIG</a>;                     <span class="comment">/* 0xC6: TTCAN: Trigger Time TT_TRIG */</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="structCAN__Type.html#a0800d9b03631210a767ddfb46e549285">   37</a></span>    __RW uint16_t <a class="code hl_variable" href="structCAN__Type.html#a0800d9b03631210a767ddfb46e549285">TT_WTRIG</a>;                    <span class="comment">/* 0xC8: TTCAN: Watch Trigger Time TT_WTRIG */</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>} <a class="code hl_struct" href="structCAN__Type.html">CAN_Type</a>;</div>
</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/* Bitfield definition for register array: RBUF */</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">/*</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment"> * RBUF (RW)</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment"> *</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment"> * receive buffer</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment"> */</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ade73a1d1e52108405e2edabe418c1f39">   47</a></span><span class="preprocessor">#define CAN_RBUF_RBUF_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a0607f4527425c4a609437a58e9437e4f">   48</a></span><span class="preprocessor">#define CAN_RBUF_RBUF_SHIFT (0U)</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#af22d13fad7ac48ed8f7473dddb022f05">   49</a></span><span class="preprocessor">#define CAN_RBUF_RBUF_SET(x) (((uint32_t)(x) &lt;&lt; CAN_RBUF_RBUF_SHIFT) &amp; CAN_RBUF_RBUF_MASK)</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#acbd8199925577dd82be941c0506b994b">   50</a></span><span class="preprocessor">#define CAN_RBUF_RBUF_GET(x) (((uint32_t)(x) &amp; CAN_RBUF_RBUF_MASK) &gt;&gt; CAN_RBUF_RBUF_SHIFT)</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span> </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">/* Bitfield definition for register array: TBUF */</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">/*</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment"> * TBUF (RW)</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment"> *</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"> * transmit buffer</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment"> */</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a920b56c2b0bde1ef91e3c77440c76a92">   58</a></span><span class="preprocessor">#define CAN_TBUF_TBUF_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#aeca344bf384a5e7b07dcde8dd2e4b064">   59</a></span><span class="preprocessor">#define CAN_TBUF_TBUF_SHIFT (0U)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ab2d3b510cb9fd5b9af1df9b24dad5a9b">   60</a></span><span class="preprocessor">#define CAN_TBUF_TBUF_SET(x) (((uint32_t)(x) &lt;&lt; CAN_TBUF_TBUF_SHIFT) &amp; CAN_TBUF_TBUF_MASK)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a7a5a591569f77016e3661cb88985ca29">   61</a></span><span class="preprocessor">#define CAN_TBUF_TBUF_GET(x) (((uint32_t)(x) &amp; CAN_TBUF_TBUF_MASK) &gt;&gt; CAN_TBUF_TBUF_SHIFT)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">/* Bitfield definition for register array: TTS */</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">/*</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment"> * TTS_WRD0 (RO)</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment"> *</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment"> * transmission time stamp, word 0, LSB 32bit</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment"> */</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ac6c797af81f6e97fee86fde6ef01127e">   69</a></span><span class="preprocessor">#define CAN_TTS_TTS_WRD0_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#aa1c4c4d88651523d211381175ed5044b">   70</a></span><span class="preprocessor">#define CAN_TTS_TTS_WRD0_SHIFT (0U)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#aa73cf0af91cb89a384f3ae7b24e12666">   71</a></span><span class="preprocessor">#define CAN_TTS_TTS_WRD0_GET(x) (((uint32_t)(x) &amp; CAN_TTS_TTS_WRD0_MASK) &gt;&gt; CAN_TTS_TTS_WRD0_SHIFT)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span> </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">/* Bitfield definition for register: CMD_STA_CMD_CTRL */</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">/*</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment"> * SACK (RW)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment"> *</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment"> * Self-ACKnowledge</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment"> * 0 – no self-ACK</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment"> * 1 – self-ACK when LBME=1</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment"> */</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a3610d131fc979ed0782185526a87975c">   81</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_SACK_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a95fd3f7c116eb12aca0ed4608f1bd904">   82</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_SACK_SHIFT (31U)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a58ee7ff5f05c68f9056fcc724a03acdb">   83</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_SACK_SET(x) (((uint32_t)(x) &lt;&lt; CAN_CMD_STA_CMD_CTRL_SACK_SHIFT) &amp; CAN_CMD_STA_CMD_CTRL_SACK_MASK)</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a6dd862207aaf3e72912065f8d68c9e32">   84</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_SACK_GET(x) (((uint32_t)(x) &amp; CAN_CMD_STA_CMD_CTRL_SACK_MASK) &gt;&gt; CAN_CMD_STA_CMD_CTRL_SACK_SHIFT)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span> </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment">/*</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment"> * ROM (RW)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment"> *</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment"> * Receive buffer Overflow Mode</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment"> * In case of a full RBUF when a new message is received, then ROM selects the following:</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment"> * 1 – The new message will not be stored.</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment"> * 0 – The oldest message will be overwritten.</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment"> */</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a8af11c38afe546efcf78566198dba4a5">   94</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_ROM_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a6122a4d6d62cebb319aa1261c9c5d343">   95</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_ROM_SHIFT (30U)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a2083dd15d0c9b1df87b6ca03db9f40ea">   96</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_ROM_SET(x) (((uint32_t)(x) &lt;&lt; CAN_CMD_STA_CMD_CTRL_ROM_SHIFT) &amp; CAN_CMD_STA_CMD_CTRL_ROM_MASK)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a83b47afadf53b50ccf5d6c04581b882d">   97</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_ROM_GET(x) (((uint32_t)(x) &amp; CAN_CMD_STA_CMD_CTRL_ROM_MASK) &gt;&gt; CAN_CMD_STA_CMD_CTRL_ROM_SHIFT)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span> </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">/*</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment"> * ROV (RO)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment"> *</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment"> * Receive buffer OVerflow</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment"> * 1 – Overflow. At least one message is lost.</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment"> * 0 – No Overflow.</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment"> * ROV is cleared by setting RREL=1.</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment"> */</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a501ea026097607156aaad124d236a68c">  107</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_ROV_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ad6632ccc19325e0a011cb7513569c28d">  108</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_ROV_SHIFT (29U)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a85a1d6cc0b6d8a958acb247e8c4c70e6">  109</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_ROV_GET(x) (((uint32_t)(x) &amp; CAN_CMD_STA_CMD_CTRL_ROV_MASK) &gt;&gt; CAN_CMD_STA_CMD_CTRL_ROV_SHIFT)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span> </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">/*</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment"> * RREL (RW)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment"> *</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment"> * Receive buffer RELease</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment"> * The host controller has read the actual RB slot and releases it. Afterwards the CAN-CTRL</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment"> * core points to the next RB slot. RSTAT gets updated.</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment"> * 1 – Release: The host has read the RB.</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment"> * 0 – No release</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment"> */</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a1a625a1fde778c2d78917d2a0a35cca0">  120</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_RREL_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a2702fc64e65c20267376ceb06232c119">  121</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_RREL_SHIFT (28U)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ad698d0603f5bf6f604f06c7a81494aa9">  122</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_RREL_SET(x) (((uint32_t)(x) &lt;&lt; CAN_CMD_STA_CMD_CTRL_RREL_SHIFT) &amp; CAN_CMD_STA_CMD_CTRL_RREL_MASK)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a1cb69c1692498a5494db701ef8ba43d6">  123</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_RREL_GET(x) (((uint32_t)(x) &amp; CAN_CMD_STA_CMD_CTRL_RREL_MASK) &gt;&gt; CAN_CMD_STA_CMD_CTRL_RREL_SHIFT)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span> </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">/*</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment"> * RBALL (RW)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment"> *</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment"> * Receive Buffer stores ALL data frames</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment"> * 0 – normal operation</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment"> * 1 – RB stores correct data frames as well as data frames with error</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment"> */</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#aebd275c7835875e98478fbbe8d31fc97">  132</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_RBALL_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a9fccc79632877405c40f98d0f3b6a96c">  133</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_RBALL_SHIFT (27U)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a5fdcd47b6421675495c6d5f018110a2e">  134</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_RBALL_SET(x) (((uint32_t)(x) &lt;&lt; CAN_CMD_STA_CMD_CTRL_RBALL_SHIFT) &amp; CAN_CMD_STA_CMD_CTRL_RBALL_MASK)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#acdf09ebe8330e542b95af6facfb22eb9">  135</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_RBALL_GET(x) (((uint32_t)(x) &amp; CAN_CMD_STA_CMD_CTRL_RBALL_MASK) &gt;&gt; CAN_CMD_STA_CMD_CTRL_RBALL_SHIFT)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span> </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">/*</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment"> * RSTAT (RO)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment"> *</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment"> * Receive buffer STATus</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment"> * 00 - empty</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment"> * 01 - &gt; empty and &lt; almost full (AFWL)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment"> * 10 -  almost full (programmable threshold by AFWL) but not full and no overflow</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment"> * 11 - full (stays set in case of overflow – for overflow signaling see ROV)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment"> */</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a33b750f4a2cda93f5fb9d513ed1a953f">  146</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_RSTAT_MASK (0x3000000UL)</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a00c19dec765fbc48e2421e9bafc054d9">  147</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_RSTAT_SHIFT (24U)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a0ca943c88a07dfd2bd83a6a2c47b2f4d">  148</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_RSTAT_GET(x) (((uint32_t)(x) &amp; CAN_CMD_STA_CMD_CTRL_RSTAT_MASK) &gt;&gt; CAN_CMD_STA_CMD_CTRL_RSTAT_SHIFT)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span> </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment">/*</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment"> * FD_ISO (RW)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment"> *</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment"> * CAN FD ISO mode</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment"> * 0 - Bosch CAN FD (non-ISO) mode</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment"> * 1 - ISO CAN FD mode (ISO 11898-1:2015)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment"> * ISO CAN FD mode has a different CRC initialization value and an additional stuff bit count.</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment"> * Both modes are incompatible and must not be mixed in one CAN network.</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment"> * This bit has no impact to CAN 2.0B.</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment"> * This bit is only writeable if RESET=1.</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment"> */</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a7cb4aa38ee8ffbf8d0db83328fd47b0e">  161</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_FD_ISO_MASK (0x800000UL)</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#acd7aa5af7897316a59f96af0b43eb9d1">  162</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_FD_ISO_SHIFT (23U)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#adef3be99a63144c36ca0343e06384b51">  163</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_FD_ISO_SET(x) (((uint32_t)(x) &lt;&lt; CAN_CMD_STA_CMD_CTRL_FD_ISO_SHIFT) &amp; CAN_CMD_STA_CMD_CTRL_FD_ISO_MASK)</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a36a05cd910fb45a1496652acee93293a">  164</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_FD_ISO_GET(x) (((uint32_t)(x) &amp; CAN_CMD_STA_CMD_CTRL_FD_ISO_MASK) &gt;&gt; CAN_CMD_STA_CMD_CTRL_FD_ISO_SHIFT)</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span> </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment">/*</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment"> * TSNEXT (RW)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment"> *</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment"> * Transmit buffer Secondary NEXT</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment"> * 0 - no action</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment"> * 1 - STB slot filled, select next slot.</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment"> * After all frame bytes are written to the TBUF registers, the host controller has to set</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment"> * TSNEXT to signal that this slot has been filled. Then the CAN-CTRL core connects the TBUF</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment"> * registers to the next slot. Once a slot is marked as filled a transmission can be started</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment"> * using TSONE or TSALL.</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment"> * It is possible to set TSNEXT and TSONE or TSALL together in one write access.</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment"> * TSNEXT has to be set by the host controller and is automatically reset by the CAN-CTRL</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment"> * core immediately after it was set.</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment"> * Setting TSNEXT is meaningless if TBSEL=0. In this case TSNEXT is ignored and</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment"> * automatically cleared. It does not do any harm.</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment"> * If all slots of the STB are filled, TSNEXT stays set until a slot becomes free.</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment"> * TSNEXT has no meaning in TTCAN mode and is fixed to 0.</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment"> */</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ac208138b6a514862685e5dad256ed908">  184</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TSNEXT_MASK (0x400000UL)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a5903fd7b6e5ac3662102900649f5f6b7">  185</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TSNEXT_SHIFT (22U)</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a4b77442b17a73c67136ff310aa6613cc">  186</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TSNEXT_SET(x) (((uint32_t)(x) &lt;&lt; CAN_CMD_STA_CMD_CTRL_TSNEXT_SHIFT) &amp; CAN_CMD_STA_CMD_CTRL_TSNEXT_MASK)</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a47be24db090b8d90086bd3d82f429ac1">  187</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TSNEXT_GET(x) (((uint32_t)(x) &amp; CAN_CMD_STA_CMD_CTRL_TSNEXT_MASK) &gt;&gt; CAN_CMD_STA_CMD_CTRL_TSNEXT_SHIFT)</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span> </div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment">/*</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment"> * TSMODE (RW)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment"> *</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment"> * Transmit buffer Secondary operation MODE</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment"> * 0 - FIFO mode</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment"> * 1 - priority decision mode</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment"> * In FIFO mode frames are transmitted in the order in that they are written into the STB.</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment"> * In priority decision mode the frame with the highest priority in the STB is automatically</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment"> * transmitted first. The ID of a frame is used for the priority decision. A lower ID means a</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment"> * higher priority of a frame. A frame in the PTB has always the highest priority regardless of</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment"> * the ID.</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment"> * TSMODE shall be switched only if the STB if empty</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment"> */</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#aa01286f781672c97b96631ebaffb82b7">  202</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TSMODE_MASK (0x200000UL)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ab18f41fdb3c5efb49502b703eec287b4">  203</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TSMODE_SHIFT (21U)</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ae1e1fd396b64fea433c28b25c25fe876">  204</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TSMODE_SET(x) (((uint32_t)(x) &lt;&lt; CAN_CMD_STA_CMD_CTRL_TSMODE_SHIFT) &amp; CAN_CMD_STA_CMD_CTRL_TSMODE_MASK)</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a3fbd9ebf427d5fc5c3e239da021cf70e">  205</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TSMODE_GET(x) (((uint32_t)(x) &amp; CAN_CMD_STA_CMD_CTRL_TSMODE_MASK) &gt;&gt; CAN_CMD_STA_CMD_CTRL_TSMODE_SHIFT)</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span> </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment">/*</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment"> * TTTBM (RW)</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment"> *</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment"> * TTCAN Transmit Buffer Mode</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment"> * If TTEN=0 then TTTBM is ignored, otherwise the following is valid:</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment"> * 0 - separate PTB and STB, behavior defined by TSMODE</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment"> * 1 - full TTCAN support: buffer slots selectable by TBPTR and TTPTR</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment"> * For event-driven CAN communication (TTEN=0), the system provides PTB and STB and</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment"> * the behavior of the STB is defined by TSMODE. Then TTTBM is ignored.</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment"> * For time-triggered CAN communication (TTEN=1) with full support of all features including</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment"> * time-triggered transmissions, TTTBM=1 needs to be chosen. Then the all TB slots are</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment"> * addressable using TTPTR and TBPTR.</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment"> * For time-triggered CAN communication (TTEN=1) with only support of reception timestamps, TTTBM=0 can be chosen. Then the transmit buffer acts as in event-driven mode</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment"> * and the behavior can be selected by TSMODE.</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment"> * TTTBM shall be switched only if the TBUF is empty.</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment"> */</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#af0d2392c294adae365e5f56d1ca7f3c0">  223</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TTTBM_MASK (0x100000UL)</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a44b73062a53e8a3a17fed507805d4130">  224</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TTTBM_SHIFT (20U)</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a3c56e427b4ba3e77c144bbc3866c34fb">  225</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TTTBM_SET(x) (((uint32_t)(x) &lt;&lt; CAN_CMD_STA_CMD_CTRL_TTTBM_SHIFT) &amp; CAN_CMD_STA_CMD_CTRL_TTTBM_MASK)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a94b48a01dc58a2a9903c221edeff8b16">  226</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TTTBM_GET(x) (((uint32_t)(x) &amp; CAN_CMD_STA_CMD_CTRL_TTTBM_MASK) &gt;&gt; CAN_CMD_STA_CMD_CTRL_TTTBM_SHIFT)</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span> </div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment">/*</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment"> * TSSTAT (RO)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment"> *</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment"> * Transmission Secondary STATus bits</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment"> * If TTEN=0 or TTTBM=0:</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment"> * 00 – STB is empty</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment"> * 01 – STB is less than or equal to half full</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment"> * 10 – STB is more than half full</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment"> * 11 – STB is full</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment"> * If the STB is disabled using STB_DISABLE, then TSSTAT=00.</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment"> * If TTEN=1 and TTTBM=1:</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment"> * 00 – PTB and STB are empty</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment"> * 01 – PTB and STB are not empty and not full</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment"> * 11 – PTB and STB are full</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment"> */</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ab49a21b1b4cc6169976eca2dc321806a">  243</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TSSTAT_MASK (0x30000UL)</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a7f710f8165813d5d6e60dad729066c3d">  244</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TSSTAT_SHIFT (16U)</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a8f90d8344717f044ce9c4e1519041c09">  245</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TSSTAT_GET(x) (((uint32_t)(x) &amp; CAN_CMD_STA_CMD_CTRL_TSSTAT_MASK) &gt;&gt; CAN_CMD_STA_CMD_CTRL_TSSTAT_SHIFT)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span> </div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment">/*</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment"> * TBSEL (RW)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment"> *</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment"> * Transmit Buffer Select</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment"> * Selects the transmit buffer to be loaded with a message. Use the TBUF registers for</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment"> * access. TBSEL needs to be stable all the time the TBUF registers are written and when</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment"> * TSNEXT is set.</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment"> * 0 - PTB (high-priority buffer)</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment"> * 1 - STB</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment"> * The bit will be reset to the hardware reset value if (TTEN=1 and TTTBM=1)</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment"> */</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#afebedd9723664eafffd1b2eb8c30ad22">  258</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TBSEL_MASK (0x8000U)</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#af47badfa971adceaaa720f03c1661466">  259</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TBSEL_SHIFT (15U)</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#aee3ea04a34fcdb956cbe3431bf0e4e87">  260</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TBSEL_SET(x) (((uint32_t)(x) &lt;&lt; CAN_CMD_STA_CMD_CTRL_TBSEL_SHIFT) &amp; CAN_CMD_STA_CMD_CTRL_TBSEL_MASK)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ac17f850677ce97348ce58a0f6ffa435b">  261</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TBSEL_GET(x) (((uint32_t)(x) &amp; CAN_CMD_STA_CMD_CTRL_TBSEL_MASK) &gt;&gt; CAN_CMD_STA_CMD_CTRL_TBSEL_SHIFT)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span> </div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment">/*</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment"> * LOM (RW)</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment"> *</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment"> * Listen Only Mode</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment"> * 0 - Disabled</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment"> * 1 - Enabled</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment"> * LOM cannot be set if TPE, TSONE or TSALL is set. No transmission can be started if LOM</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment"> * is enabled and LBME is disabled.</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment"> * LOM=1 and LBME=0 disables all transmissions.</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment"> * LOM=1 and LBME=1 disables the ACK for received frames and error frames, but enables</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment"> * the transmission of own frames.</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment"> */</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ac9947fa7f8ba5b298907c8c0f7984de6">  275</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_LOM_MASK (0x4000U)</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ab90bec9f2d81d184db750d6e83bf5c66">  276</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_LOM_SHIFT (14U)</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a744b132a50c27782f9a7d61df6091d36">  277</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_LOM_SET(x) (((uint32_t)(x) &lt;&lt; CAN_CMD_STA_CMD_CTRL_LOM_SHIFT) &amp; CAN_CMD_STA_CMD_CTRL_LOM_MASK)</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#acd649403a6da095d4e214d054bf4baf5">  278</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_LOM_GET(x) (((uint32_t)(x) &amp; CAN_CMD_STA_CMD_CTRL_LOM_MASK) &gt;&gt; CAN_CMD_STA_CMD_CTRL_LOM_SHIFT)</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span> </div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment">/*</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment"> * STBY (RW)</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment"> *</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment"> * Transceiver Standby Mode</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment"> * 0 - Disabled</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment"> * 1 - Enabled</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment"> * This register bit is connected to the output signal stby which can be used to control a</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment"> * standby mode of a transceiver.</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment"> * STBY cannot be set to 1 if TPE=1, TSONE=1 or TSALL=1.</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment"> * If the host sets STBY to 0 then the host needs to wait for the time required by the</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment"> * transceiver to start up before the host requests a new transmission.</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment"> */</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a81d888de81f2e549257d1be9442e98a1">  292</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_STBY_MASK (0x2000U)</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a3417228b1f672d0a669a998f6f1a1e71">  293</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_STBY_SHIFT (13U)</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a1e9167e776cea2b0ccd2052df84f92a5">  294</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_STBY_SET(x) (((uint32_t)(x) &lt;&lt; CAN_CMD_STA_CMD_CTRL_STBY_SHIFT) &amp; CAN_CMD_STA_CMD_CTRL_STBY_MASK)</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a1b3daf43a71b1cae02ab5592d0b84f1c">  295</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_STBY_GET(x) (((uint32_t)(x) &amp; CAN_CMD_STA_CMD_CTRL_STBY_MASK) &gt;&gt; CAN_CMD_STA_CMD_CTRL_STBY_SHIFT)</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span> </div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment">/*</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment"> * TPE (RW)</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment"> *</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment"> * Transmit Primary Enable</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment"> * 1 - Transmission enable for the message in the high-priority PTB</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment"> * 0 - No transmission for the PTB</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment"> * If TPE is set, the message from the PTB will be transmitted at the next possible transmit</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment"> * position. A started transmission from the STB will be completed before, but pending new</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment"> * messages are delayed until the PTB message has been transmitted.</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment"> * TPE stays set until the message has been transmitted successfully or it is aborted using</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment"> * TPA.</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment"> * The host controller can set TPE to 1 but can not reset it to 0. This would only be possible</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment"> * using TPA and aborting the message.</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment"> * The bit will be reset to the hardware reset value if RESET=1, STBY=1, (LOM=1 and</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment"> * LBME=0) or (TTEN=1 and TTTBM=1).</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment"> */</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#aa85a7f73f608d1d559f4f16c9a6fc037">  313</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TPE_MASK (0x1000U)</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ae609a2f3242ebcc4fd4fb8e569e5ddbe">  314</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TPE_SHIFT (12U)</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ab0d41a40e18e3f600bc1b4f321e9bdc7">  315</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TPE_SET(x) (((uint32_t)(x) &lt;&lt; CAN_CMD_STA_CMD_CTRL_TPE_SHIFT) &amp; CAN_CMD_STA_CMD_CTRL_TPE_MASK)</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a665ba537329adcf2b374d8283896a54d">  316</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TPE_GET(x) (((uint32_t)(x) &amp; CAN_CMD_STA_CMD_CTRL_TPE_MASK) &gt;&gt; CAN_CMD_STA_CMD_CTRL_TPE_SHIFT)</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span> </div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment">/*</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment"> * TPA (RW)</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment"> *</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment"> * Transmit Primary Abort</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment"> * 1 – Aborts a transmission from PTB which has been requested by TPE=1 but not</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment"> * started yet. (The data bytes of the message remains in the PTB.)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment"> * 0 – no abort</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment"> * The bit has to be set by the host controller and will be reset by CAN-CTRL. Setting TPA</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment"> * automatically de-asserts TPE.</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment"> * The host controller can set TPA to 1 but can not reset it to 0.</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment"> * During the short time while the CAN-CTRL core resets the bit, it cannot be set by the</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment"> * host.</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment"> * The bit will be reset to the hardware reset value if RESET=1 or (TTEN=1 and TTTBM=1).</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment"> * TPA should not be set simultaneously with TPE.</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment"> */</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a16e065a51f79999efcf741a6d7f4cdd6">  333</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TPA_MASK (0x800U)</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a696b861afe59fbf83e5a16a49de87de2">  334</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TPA_SHIFT (11U)</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a5b4977a76dcdfb668045c82e9f3f23b7">  335</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TPA_SET(x) (((uint32_t)(x) &lt;&lt; CAN_CMD_STA_CMD_CTRL_TPA_SHIFT) &amp; CAN_CMD_STA_CMD_CTRL_TPA_MASK)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a62efb6c9b1e79f609e42272e347fbce3">  336</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TPA_GET(x) (((uint32_t)(x) &amp; CAN_CMD_STA_CMD_CTRL_TPA_MASK) &gt;&gt; CAN_CMD_STA_CMD_CTRL_TPA_SHIFT)</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span> </div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment">/*</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment"> * TSONE (RW)</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment"> *</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment"> * Transmit Secondary ONE frame</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment"> * 1 – Transmission enable of one in the STB. In FIFO mode this is the oldest message</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment"> * and in priority mode this is the one with the highest priority.</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment"> * TSONE in priority mode is difficult to handle, because it is not always clear which</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment"> * message will be transmitted if new messages are written to the STB meanwhile.</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment"> * The controller starts the transmission as soon as the bus becomes vacant and</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment"> * no request of the PTB (bit TPE) is pending.</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment"> * 0 – No transmission for the STB.</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment"> * TSONE stays set until the message has been transmitted successfully or it is aborted</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment"> * using TSA.</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment"> * The host controller can set TSONE to 1 but can not reset it to 0. This would only be</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment"> * possible using TSA and aborting the message.</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment"> * The bit will be reset to the hardware reset value if RESET=1, STBY=1, (LOM=1 and</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment"> * LBME=0) or (TTEN=1 and TTTBM=1).</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment"> */</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ab9c11e06f8b9667629b27c0ff673c0d1">  356</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TSONE_MASK (0x400U)</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a350685f1b1dcd87290951e48bd3af28a">  357</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TSONE_SHIFT (10U)</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a8718827926064fe19f7bf71e46f53aed">  358</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TSONE_SET(x) (((uint32_t)(x) &lt;&lt; CAN_CMD_STA_CMD_CTRL_TSONE_SHIFT) &amp; CAN_CMD_STA_CMD_CTRL_TSONE_MASK)</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a72d737a27b271d86ab90ff3c93957b8e">  359</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TSONE_GET(x) (((uint32_t)(x) &amp; CAN_CMD_STA_CMD_CTRL_TSONE_MASK) &gt;&gt; CAN_CMD_STA_CMD_CTRL_TSONE_SHIFT)</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span> </div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment">/*</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment"> * TSALL (RW)</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment"> *</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment"> * Transmit Secondary ALL frames</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment"> * 1 – Transmission enable of all messages in the STB.</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment"> * The controller starts the transmission as soon as the bus becomes vacant and</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment"> * no request of the PTB (bit TPE) is pending.</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment"> * 0 – No transmission for the STB.</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment"> * TSALL stays set until all messages have been transmitted successfully or they are aborted</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment"> * using TSA.</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment"> * The host controller can set TSALL to 1 but can not reset it to 0. This would only be</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment"> * possible using TSA and aborting the messages.</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment"> * The bit will be reset to the hardware reset value if RESET=1, STBY=1, (LOM=1 and</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment"> * LBME=0) or (TTEN=1 and TTTBM=1).</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment"> * If during a transmission the STB is loaded with a new frame then the new frame will be</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment"> * transmitted too. In other words: a transmission initiated by TSALL is finished when the</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment"> * STB becomes empty.</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment"> */</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a4c0f729a337410eb7bb552ccedd99562">  379</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TSALL_MASK (0x200U)</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a861e21b70f716057f9cb1adddb22311d">  380</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TSALL_SHIFT (9U)</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a3e14e0264e56716d8e6d06c6e61c8f5e">  381</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TSALL_SET(x) (((uint32_t)(x) &lt;&lt; CAN_CMD_STA_CMD_CTRL_TSALL_SHIFT) &amp; CAN_CMD_STA_CMD_CTRL_TSALL_MASK)</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#aa00ac14ae9c19651cf007eebb762023b">  382</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TSALL_GET(x) (((uint32_t)(x) &amp; CAN_CMD_STA_CMD_CTRL_TSALL_MASK) &gt;&gt; CAN_CMD_STA_CMD_CTRL_TSALL_SHIFT)</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span> </div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="comment">/*</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment"> * TSA (RW)</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment"> *</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment"> * Transmit Secondary Abort</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment"> * 1 – Aborts a transmission from STB which has been requested but not started yet.</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment"> * For a TSONE transmission, only one frame is aborted while for a TSALL</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment"> * Transmission, all frames are aborted.</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment"> * One or all message slots will be released which updates TSSTAT.</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment"> * All aborted messages are lost because they are not accessible any more.</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment"> * If in priority mode a TSONE transmission is aborted, then it is not clear which</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment"> * frame will be aborted if new frames are written to the STB meanwhile.</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment"> * 0 – no abort</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="comment"> * The bit has to be set by the host controller and will be reset by CAN-CTRL. Setting TSA,automatically de-asserts TSONE or TSALL respectively.</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment"> * The host controller can set TSA to 1 but can not reset it to 0.</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment"> * The bit will be reset to the hardware reset value if RESET=1.</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment"> * TSA should not be set simultaneously with TSONE or TSALL.</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment"> */</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#af0230f61c1414f548d6a7f7be24fa53b">  401</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TSA_MASK (0x100U)</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a07a086057adbcf85dc67792a8af026a7">  402</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TSA_SHIFT (8U)</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#abd5d3157260c4f40af117d9aacead006">  403</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TSA_SET(x) (((uint32_t)(x) &lt;&lt; CAN_CMD_STA_CMD_CTRL_TSA_SHIFT) &amp; CAN_CMD_STA_CMD_CTRL_TSA_MASK)</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a72cbae584448d5ec3e580c233296a37b">  404</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TSA_GET(x) (((uint32_t)(x) &amp; CAN_CMD_STA_CMD_CTRL_TSA_MASK) &gt;&gt; CAN_CMD_STA_CMD_CTRL_TSA_SHIFT)</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span> </div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment">/*</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment"> * RESET (RW)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="comment"> *</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment"> * RESET request bit</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment"> * 1 - The host controller performs a local reset of CAN-CTRL.</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment"> * 0 - no local reset of CAN-CTRLThe some register (e.g for node configuration) can only be modified if RESET=1.</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment"> * Bit RESET forces several components to a reset state.</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment"> * RESET is automatically set if the node enters “bus off” state.</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment"> * Note that a CAN node will participate in CAN communication after RESET is switched to 0after 11 CAN bit times.</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment"> * This delay is required by the CAN standard (bus idle time).If RESET is set to 1 and immediately set to 0, then it takes some time until RESET can beread as 0 and becomes inactive.</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment"> * The reason is clock domain crossing from host to CAN clockdomain. RESET is held active as long as needed depending on the relation between host andCAN clock.</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment"> */</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#afee734403d0949609cb2d2ba7246228b">  418</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_RESET_MASK (0x80U)</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a55d0ff6d30ccef12d94e1f5bb0226420">  419</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_RESET_SHIFT (7U)</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ae0a3cc3e17d47d5703a15d7343402d70">  420</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_RESET_SET(x) (((uint32_t)(x) &lt;&lt; CAN_CMD_STA_CMD_CTRL_RESET_SHIFT) &amp; CAN_CMD_STA_CMD_CTRL_RESET_MASK)</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a9981ea87129a6b53c634065e6ec619aa">  421</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_RESET_GET(x) (((uint32_t)(x) &amp; CAN_CMD_STA_CMD_CTRL_RESET_MASK) &gt;&gt; CAN_CMD_STA_CMD_CTRL_RESET_SHIFT)</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span> </div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment">/*</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment"> * LBME (RW)</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment"> *</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment"> * Loop Back Mode, External</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="comment"> * 0 - Disabled</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="comment"> * 1 - EnabledLBME should not be enabled while a transmission is active</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="comment"> */</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ac17f0dbfa90d2c72340c9d011a7ef578">  430</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_LBME_MASK (0x40U)</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ae7901462a9b392a1dbd672ed6e4a962d">  431</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_LBME_SHIFT (6U)</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a93a64368b4df2fdbd9120d9089a1f4e8">  432</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_LBME_SET(x) (((uint32_t)(x) &lt;&lt; CAN_CMD_STA_CMD_CTRL_LBME_SHIFT) &amp; CAN_CMD_STA_CMD_CTRL_LBME_MASK)</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a389c4e35ac69d3722b5b271427dda835">  433</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_LBME_GET(x) (((uint32_t)(x) &amp; CAN_CMD_STA_CMD_CTRL_LBME_MASK) &gt;&gt; CAN_CMD_STA_CMD_CTRL_LBME_SHIFT)</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span> </div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment">/*</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment"> * LBMI (RW)</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="comment"> *</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment"> * Loop Back Mode, Internal</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment"> * 0 - Disabled1 - EnabledLBMI should not be enabled while a transmission is active.</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment"> */</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a857984e9773a44215d161ba65b43e1c5">  441</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_LBMI_MASK (0x20U)</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#aa613e510b028059781d6255a87392c45">  442</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_LBMI_SHIFT (5U)</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a058c6df094e263e1bc1cd272ca02c2e7">  443</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_LBMI_SET(x) (((uint32_t)(x) &lt;&lt; CAN_CMD_STA_CMD_CTRL_LBMI_SHIFT) &amp; CAN_CMD_STA_CMD_CTRL_LBMI_MASK)</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a29e6ca2eefbf6576d54707c811613d72">  444</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_LBMI_GET(x) (((uint32_t)(x) &amp; CAN_CMD_STA_CMD_CTRL_LBMI_MASK) &gt;&gt; CAN_CMD_STA_CMD_CTRL_LBMI_SHIFT)</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span> </div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment">/*</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="comment"> * TPSS (RW)</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment"> *</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="comment"> * Transmission Primary Single Shot mode for PTB</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment"> * 0 - Disabled</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment"> * 1 - Enabled</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment"> */</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a3fe53c7536253cc862712c479feca0b3">  453</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TPSS_MASK (0x10U)</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a5b2389e8544db55a127d465fad17706b">  454</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TPSS_SHIFT (4U)</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ae0bef9bf3352f8c5e45c8968922f522c">  455</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TPSS_SET(x) (((uint32_t)(x) &lt;&lt; CAN_CMD_STA_CMD_CTRL_TPSS_SHIFT) &amp; CAN_CMD_STA_CMD_CTRL_TPSS_MASK)</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#adca4c3fe758500bf127095e0d440a98e">  456</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TPSS_GET(x) (((uint32_t)(x) &amp; CAN_CMD_STA_CMD_CTRL_TPSS_MASK) &gt;&gt; CAN_CMD_STA_CMD_CTRL_TPSS_SHIFT)</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span> </div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment">/*</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment"> * TSSS (RW)</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment"> *</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="comment"> * Transmission Secondary Single Shot mode for STB</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment"> * 0 - Disabled</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="comment"> * 1 - Enabled</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="comment"> */</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a6ea271454d707479f1144a40840d680c">  465</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TSSS_MASK (0x8U)</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a95524c38990ef9cb3f0701af79f75cef">  466</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TSSS_SHIFT (3U)</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#aa4a3823d794000d280509236da877c89">  467</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TSSS_SET(x) (((uint32_t)(x) &lt;&lt; CAN_CMD_STA_CMD_CTRL_TSSS_SHIFT) &amp; CAN_CMD_STA_CMD_CTRL_TSSS_MASK)</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a2e9853f4558779b7151818d290d1dbad">  468</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TSSS_GET(x) (((uint32_t)(x) &amp; CAN_CMD_STA_CMD_CTRL_TSSS_MASK) &gt;&gt; CAN_CMD_STA_CMD_CTRL_TSSS_SHIFT)</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span> </div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment">/*</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment"> * RACTIVE (RO)</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment"> *</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment"> * Reception ACTIVE (Receive Status bit)</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment"> * 1 - The controller is currently receiving a frame.</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="comment"> * 0 - No receive activity.</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="comment"> */</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ab6cb9ebc4f7aef40cb7ddfa635634999">  477</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_RACTIVE_MASK (0x4U)</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ab3d3924be06c4e736651dba8178d19c9">  478</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_RACTIVE_SHIFT (2U)</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a45a579a26c8629c46342a4278a93c46d">  479</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_RACTIVE_GET(x) (((uint32_t)(x) &amp; CAN_CMD_STA_CMD_CTRL_RACTIVE_MASK) &gt;&gt; CAN_CMD_STA_CMD_CTRL_RACTIVE_SHIFT)</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span> </div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment">/*</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment"> * TACTIVE (RO)</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment"> *</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment"> * Transmission ACTIVE (Transmit Status bit)</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment"> * 1 - The controller is currently transmitting a frame.</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment"> * 0 - No transmit activity.</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment"> */</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a7cb7c22e9124e205dec92c73d021ab36">  488</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TACTIVE_MASK (0x2U)</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#afee1671de88b19be93b40b3761a3c343">  489</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TACTIVE_SHIFT (1U)</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a50455b2a504fed740a6a4eeb71756ae6">  490</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_TACTIVE_GET(x) (((uint32_t)(x) &amp; CAN_CMD_STA_CMD_CTRL_TACTIVE_MASK) &gt;&gt; CAN_CMD_STA_CMD_CTRL_TACTIVE_SHIFT)</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span> </div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="comment">/*</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment"> * BUSOFF (RW)</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="comment"> *</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment"> * Bus Off (Bus Status bit)</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment"> * 1 - The controller status is “bus off”.</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment"> * 0 - The controller status is “bus on”.</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment"> * Writing a 1 to BUSOFF will reset TECNT and RECNT. This should be done only for debugging.</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment"> * See Chapter 3.9.10.6 for details.</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment"> */</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a93850832febd47cda3907fd53a7e7bb3">  501</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_BUSOFF_MASK (0x1U)</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a90e2d0adea6392ddbdc6570f82d3a358">  502</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_BUSOFF_SHIFT (0U)</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ab819c8aa494986010f9170d6b6fb03b1">  503</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_BUSOFF_SET(x) (((uint32_t)(x) &lt;&lt; CAN_CMD_STA_CMD_CTRL_BUSOFF_SHIFT) &amp; CAN_CMD_STA_CMD_CTRL_BUSOFF_MASK)</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a419f505b2909400e9bccce4dc5207a69">  504</a></span><span class="preprocessor">#define CAN_CMD_STA_CMD_CTRL_BUSOFF_GET(x) (((uint32_t)(x) &amp; CAN_CMD_STA_CMD_CTRL_BUSOFF_MASK) &gt;&gt; CAN_CMD_STA_CMD_CTRL_BUSOFF_SHIFT)</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span> </div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="comment">/* Bitfield definition for register: RTIE */</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment">/*</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment"> * RIE (RW)</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment"> *</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment"> * Receive Interrupt Enable</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment"> * 0 – Disabled, 1 – Enabled</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment"> */</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ad31903d24a76889193a1d27545271ba1">  513</a></span><span class="preprocessor">#define CAN_RTIE_RIE_MASK (0x80U)</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a5e12a093edabc775426ca313348bb652">  514</a></span><span class="preprocessor">#define CAN_RTIE_RIE_SHIFT (7U)</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ae39e217e7003689ba58a2bb8bfe604c0">  515</a></span><span class="preprocessor">#define CAN_RTIE_RIE_SET(x) (((uint8_t)(x) &lt;&lt; CAN_RTIE_RIE_SHIFT) &amp; CAN_RTIE_RIE_MASK)</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#afb04163939818558ef9efa38ad6ab258">  516</a></span><span class="preprocessor">#define CAN_RTIE_RIE_GET(x) (((uint8_t)(x) &amp; CAN_RTIE_RIE_MASK) &gt;&gt; CAN_RTIE_RIE_SHIFT)</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span> </div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment">/*</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment"> * ROIE (RW)</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="comment"> *</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment"> * RB Overrun Interrupt Enable</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment"> * 0 – Disabled, 1 – Enabled</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment"> */</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#afb4f896dc366e3896ff560dfc9ac40eb">  524</a></span><span class="preprocessor">#define CAN_RTIE_ROIE_MASK (0x40U)</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a26005308201ee6fde237320d984d2009">  525</a></span><span class="preprocessor">#define CAN_RTIE_ROIE_SHIFT (6U)</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a0639ded45df7e9009c6bdcc77736b911">  526</a></span><span class="preprocessor">#define CAN_RTIE_ROIE_SET(x) (((uint8_t)(x) &lt;&lt; CAN_RTIE_ROIE_SHIFT) &amp; CAN_RTIE_ROIE_MASK)</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a2fb0d4994bafbed51de0c512519eac86">  527</a></span><span class="preprocessor">#define CAN_RTIE_ROIE_GET(x) (((uint8_t)(x) &amp; CAN_RTIE_ROIE_MASK) &gt;&gt; CAN_RTIE_ROIE_SHIFT)</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span> </div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment">/*</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment"> * RFIE (RW)</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment"> *</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment"> * RB Full Interrupt Enable</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="comment"> * 0 – Disabled, 1 – Enabled</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="comment"> */</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ac591437657949d9f80467c23025ad4a3">  535</a></span><span class="preprocessor">#define CAN_RTIE_RFIE_MASK (0x20U)</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#af6ac66aa42c7f5840c4ccfb79c96ddb2">  536</a></span><span class="preprocessor">#define CAN_RTIE_RFIE_SHIFT (5U)</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a800d295bdd67f3cb5beb14c01ba5c3a1">  537</a></span><span class="preprocessor">#define CAN_RTIE_RFIE_SET(x) (((uint8_t)(x) &lt;&lt; CAN_RTIE_RFIE_SHIFT) &amp; CAN_RTIE_RFIE_MASK)</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a4b2527065829721127664975e425029c">  538</a></span><span class="preprocessor">#define CAN_RTIE_RFIE_GET(x) (((uint8_t)(x) &amp; CAN_RTIE_RFIE_MASK) &gt;&gt; CAN_RTIE_RFIE_SHIFT)</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span> </div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="comment">/*</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="comment"> * RAFIE (RW)</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="comment"> *</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment"> * RB Almost Full Interrupt Enable</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment"> * 0 – Disabled, 1 – Enabled</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment"> */</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a2f25e36b73621277a541b38c5c04b178">  546</a></span><span class="preprocessor">#define CAN_RTIE_RAFIE_MASK (0x10U)</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a9e2596d1896c323302fc28669c59cf73">  547</a></span><span class="preprocessor">#define CAN_RTIE_RAFIE_SHIFT (4U)</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a9dfa562e36d7759e01cbf68d32bb9c12">  548</a></span><span class="preprocessor">#define CAN_RTIE_RAFIE_SET(x) (((uint8_t)(x) &lt;&lt; CAN_RTIE_RAFIE_SHIFT) &amp; CAN_RTIE_RAFIE_MASK)</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ae4036423da5eae2bdb4a9f172abc0125">  549</a></span><span class="preprocessor">#define CAN_RTIE_RAFIE_GET(x) (((uint8_t)(x) &amp; CAN_RTIE_RAFIE_MASK) &gt;&gt; CAN_RTIE_RAFIE_SHIFT)</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span> </div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment">/*</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment"> * TPIE (RW)</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment"> *</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment"> * Transmission Primary Interrupt Enable</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment"> * 0 – Disabled, 1 – Enabled</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment"> */</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ac94569f532fe5be17e998717e4957435">  557</a></span><span class="preprocessor">#define CAN_RTIE_TPIE_MASK (0x8U)</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a38e104fafda19fe50e5d3cded2298467">  558</a></span><span class="preprocessor">#define CAN_RTIE_TPIE_SHIFT (3U)</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a89779244adeab2ae6c4adc0cc7b650e5">  559</a></span><span class="preprocessor">#define CAN_RTIE_TPIE_SET(x) (((uint8_t)(x) &lt;&lt; CAN_RTIE_TPIE_SHIFT) &amp; CAN_RTIE_TPIE_MASK)</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ae7f91cc7c836f55c1cf242afffc51411">  560</a></span><span class="preprocessor">#define CAN_RTIE_TPIE_GET(x) (((uint8_t)(x) &amp; CAN_RTIE_TPIE_MASK) &gt;&gt; CAN_RTIE_TPIE_SHIFT)</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span> </div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment">/*</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment"> * TSIE (RW)</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment"> *</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment"> * Transmission Secondary Interrupt Enable</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="comment"> * 0 – Disabled, 1 – Enabled</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="comment"> */</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a841013fdf97b89301cc0c2ce734e3b57">  568</a></span><span class="preprocessor">#define CAN_RTIE_TSIE_MASK (0x4U)</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a362f4c4f76751bee7b881f939efebb6f">  569</a></span><span class="preprocessor">#define CAN_RTIE_TSIE_SHIFT (2U)</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a5d114419c770ad8ab4e8abafebe2aabc">  570</a></span><span class="preprocessor">#define CAN_RTIE_TSIE_SET(x) (((uint8_t)(x) &lt;&lt; CAN_RTIE_TSIE_SHIFT) &amp; CAN_RTIE_TSIE_MASK)</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a727e9ad99e47c78f0e54f93720600728">  571</a></span><span class="preprocessor">#define CAN_RTIE_TSIE_GET(x) (((uint8_t)(x) &amp; CAN_RTIE_TSIE_MASK) &gt;&gt; CAN_RTIE_TSIE_SHIFT)</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span> </div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="comment">/*</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="comment"> * EIE (RW)</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="comment"> *</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="comment"> * Error Interrupt Enable</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="comment"> * 0 – Disabled, 1 – Enabled</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="comment"> */</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ab4a8e95933d10c1e5ca32e2e4cc57f4b">  579</a></span><span class="preprocessor">#define CAN_RTIE_EIE_MASK (0x2U)</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#af0cd65b0412c310b77fa8196a4f637c1">  580</a></span><span class="preprocessor">#define CAN_RTIE_EIE_SHIFT (1U)</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a81c7d5e9eeb5b3a068803b10b26adb62">  581</a></span><span class="preprocessor">#define CAN_RTIE_EIE_SET(x) (((uint8_t)(x) &lt;&lt; CAN_RTIE_EIE_SHIFT) &amp; CAN_RTIE_EIE_MASK)</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#af266960eb0a407aed766018db27df76b">  582</a></span><span class="preprocessor">#define CAN_RTIE_EIE_GET(x) (((uint8_t)(x) &amp; CAN_RTIE_EIE_MASK) &gt;&gt; CAN_RTIE_EIE_SHIFT)</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span> </div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment">/*</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment"> * TSFF (RO)</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment"> *</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="comment"> * If TTEN=0 or TTTBM=0: Transmit Secondary buffer Full Flag</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="comment"> * 1 - The STB is filled with the maximal number of messages.</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment"> * 0 - The STB is not filled with the maximal number of messages.</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="comment"> * If the STB is disabled using STB_DISABLE, then TSFF=0.</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="comment"> * If TTEN=1 and TTTBM=1: Transmit buffer Slot Full Flag</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="comment"> * 1 - The buffer slot selected by TBPTR is filled.</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="comment"> * 0 - The buffer slot selected by TBPTR is empty.</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="comment"> */</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#af6416c393ce22a631b72e7443a30399d">  595</a></span><span class="preprocessor">#define CAN_RTIE_TSFF_MASK (0x1U)</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a97b8c386750bdb49b522f68a9493b326">  596</a></span><span class="preprocessor">#define CAN_RTIE_TSFF_SHIFT (0U)</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ae234e4a9716a04ed2c8565edca44c3cb">  597</a></span><span class="preprocessor">#define CAN_RTIE_TSFF_GET(x) (((uint8_t)(x) &amp; CAN_RTIE_TSFF_MASK) &gt;&gt; CAN_RTIE_TSFF_SHIFT)</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span> </div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="comment">/* Bitfield definition for register: RTIF */</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="comment">/*</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="comment"> * RIF (W1C)</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="comment"> *</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="comment"> * Receive Interrupt Flag</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="comment"> * 1 - Data or a remote frame has been received and is available in the receive buffer.</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="comment"> * 0 - No frame has been received.</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="comment"> */</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ac22e3ca639fa49f8839f3b290039e0c6">  607</a></span><span class="preprocessor">#define CAN_RTIF_RIF_MASK (0x80U)</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#aae4c96bcd68ea8f70cfb87a3076d947e">  608</a></span><span class="preprocessor">#define CAN_RTIF_RIF_SHIFT (7U)</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a54fdf08fb5f539f5cf5f1bf33e674b07">  609</a></span><span class="preprocessor">#define CAN_RTIF_RIF_SET(x) (((uint8_t)(x) &lt;&lt; CAN_RTIF_RIF_SHIFT) &amp; CAN_RTIF_RIF_MASK)</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ad155aaa93be0513b3b388ab084fc692f">  610</a></span><span class="preprocessor">#define CAN_RTIF_RIF_GET(x) (((uint8_t)(x) &amp; CAN_RTIF_RIF_MASK) &gt;&gt; CAN_RTIF_RIF_SHIFT)</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span> </div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="comment">/*</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment"> * ROIF (W1C)</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="comment"> *</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="comment"> * RB Overrun Interrupt Flag</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="comment"> * 1 - At least one received message has been overwritten in the RB.</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="comment"> * 0 - No RB overwritten.</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="comment"> * In case of an overrun both ROIF and RFIF will be set.</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="comment"> */</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#aee46abaaa553234f7a1b05dd4646c9bf">  620</a></span><span class="preprocessor">#define CAN_RTIF_ROIF_MASK (0x40U)</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a94ca506aeae8556ed06cb2cb1d1252be">  621</a></span><span class="preprocessor">#define CAN_RTIF_ROIF_SHIFT (6U)</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a4290ac919d3ec966b7d969c5c0bd962c">  622</a></span><span class="preprocessor">#define CAN_RTIF_ROIF_SET(x) (((uint8_t)(x) &lt;&lt; CAN_RTIF_ROIF_SHIFT) &amp; CAN_RTIF_ROIF_MASK)</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a62cd22c71e6816ce7555d7ccc9eba768">  623</a></span><span class="preprocessor">#define CAN_RTIF_ROIF_GET(x) (((uint8_t)(x) &amp; CAN_RTIF_ROIF_MASK) &gt;&gt; CAN_RTIF_ROIF_SHIFT)</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span> </div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment">/*</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment"> * RFIF (W1C)</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment"> *</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment"> * RB Full Interrupt Flag</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment"> * 1 - All RBs are full. If no RB will be released until the next valid message is received,</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment"> * the oldest message will be lost.</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="comment"> * 0 - The RB FIFO is not full.</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="comment"> */</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a196e127aed700385753f34bbecb4d884">  633</a></span><span class="preprocessor">#define CAN_RTIF_RFIF_MASK (0x20U)</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ae7dee2541766bdfdc9abf24c4442c887">  634</a></span><span class="preprocessor">#define CAN_RTIF_RFIF_SHIFT (5U)</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ae5b438adf5abf3bd6621ebfb6a1ab25a">  635</a></span><span class="preprocessor">#define CAN_RTIF_RFIF_SET(x) (((uint8_t)(x) &lt;&lt; CAN_RTIF_RFIF_SHIFT) &amp; CAN_RTIF_RFIF_MASK)</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a7d1f0a55a8d24bc82700586883538ac5">  636</a></span><span class="preprocessor">#define CAN_RTIF_RFIF_GET(x) (((uint8_t)(x) &amp; CAN_RTIF_RFIF_MASK) &gt;&gt; CAN_RTIF_RFIF_SHIFT)</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span> </div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment">/*</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment"> * RAFIF (W1C)</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="comment"> *</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="comment"> * RB Almost Full Interrupt Flag</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="comment"> * 1 - number of filled RB slots &gt;= AFWL_i</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="comment"> * 0 - number of filled RB slots &lt; AFWL_i</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="comment"> */</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a89f9c5ac0f817949d575503f63145cab">  645</a></span><span class="preprocessor">#define CAN_RTIF_RAFIF_MASK (0x10U)</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ab247eb4f772e9f9d6ded391257be25a3">  646</a></span><span class="preprocessor">#define CAN_RTIF_RAFIF_SHIFT (4U)</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a9e80f37e8465964766891fcc2491676a">  647</a></span><span class="preprocessor">#define CAN_RTIF_RAFIF_SET(x) (((uint8_t)(x) &lt;&lt; CAN_RTIF_RAFIF_SHIFT) &amp; CAN_RTIF_RAFIF_MASK)</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a4319676fa3ba5ed9f2921dc15d678724">  648</a></span><span class="preprocessor">#define CAN_RTIF_RAFIF_GET(x) (((uint8_t)(x) &amp; CAN_RTIF_RAFIF_MASK) &gt;&gt; CAN_RTIF_RAFIF_SHIFT)</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span> </div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="comment">/*</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="comment"> * TPIF (W1C)</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="comment"> *</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="comment"> * Transmission Primary Interrupt Flag</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="comment"> * 1 - The requested transmission of the PTB has been successfully completed.</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment"> * 0 - No transmission of the PTB has been completed.</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment"> * In TTCAN mode, TPIF will never be set. Then only TSIF is valid.</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment"> */</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ac9bafce6c399f676b19362124d854253">  658</a></span><span class="preprocessor">#define CAN_RTIF_TPIF_MASK (0x8U)</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a76c97f7d982fc1e25bf394248138b58b">  659</a></span><span class="preprocessor">#define CAN_RTIF_TPIF_SHIFT (3U)</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a1dd876d988c7356d536451c834b5ae81">  660</a></span><span class="preprocessor">#define CAN_RTIF_TPIF_SET(x) (((uint8_t)(x) &lt;&lt; CAN_RTIF_TPIF_SHIFT) &amp; CAN_RTIF_TPIF_MASK)</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a3cca3e57510ccfb1775781c8bfa358b3">  661</a></span><span class="preprocessor">#define CAN_RTIF_TPIF_GET(x) (((uint8_t)(x) &amp; CAN_RTIF_TPIF_MASK) &gt;&gt; CAN_RTIF_TPIF_SHIFT)</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span> </div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="comment">/*</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="comment"> * TSIF (W1C)</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="comment"> *</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="comment"> * Transmission Secondary Interrupt Flag</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="comment"> * 1 - The requested transmission of the STB has been successfully completed.</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="comment"> * 0 - No transmission of the STB has been completed successfully.</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment"> * In TTCAN mode TSIF will signal all successful transmissions, regardless of storage location of</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="comment"> * the message.</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment"> */</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#acaa6345bc629b3cea898189bf0daf87a">  672</a></span><span class="preprocessor">#define CAN_RTIF_TSIF_MASK (0x4U)</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ac32c9878e96a0476b76526f8eb0eac8c">  673</a></span><span class="preprocessor">#define CAN_RTIF_TSIF_SHIFT (2U)</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a56d5a1b6406b2f165ac0c329d75e27a0">  674</a></span><span class="preprocessor">#define CAN_RTIF_TSIF_SET(x) (((uint8_t)(x) &lt;&lt; CAN_RTIF_TSIF_SHIFT) &amp; CAN_RTIF_TSIF_MASK)</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ac09f4fdbe8b160dd5c75ce0bbe7764d3">  675</a></span><span class="preprocessor">#define CAN_RTIF_TSIF_GET(x) (((uint8_t)(x) &amp; CAN_RTIF_TSIF_MASK) &gt;&gt; CAN_RTIF_TSIF_SHIFT)</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span> </div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="comment">/*</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment"> * EIF (W1C)</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment"> *</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="comment"> * Error Interrupt Flag</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="comment"> * 1 - The border of the error warning limit has been crossed in either direction,</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="comment"> * or the BUSOFF bit has been changed in either direction.</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="comment"> * 0 - There has been no change.</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="comment"> */</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#abb06038140bdf1237235cb4e7728edef">  685</a></span><span class="preprocessor">#define CAN_RTIF_EIF_MASK (0x2U)</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a229401dce937894e7d2e8468f777dcd6">  686</a></span><span class="preprocessor">#define CAN_RTIF_EIF_SHIFT (1U)</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a60b35762d9d54d874c280202985d2123">  687</a></span><span class="preprocessor">#define CAN_RTIF_EIF_SET(x) (((uint8_t)(x) &lt;&lt; CAN_RTIF_EIF_SHIFT) &amp; CAN_RTIF_EIF_MASK)</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#adf53ae5ad3f62850e6403eea9d46baa6">  688</a></span><span class="preprocessor">#define CAN_RTIF_EIF_GET(x) (((uint8_t)(x) &amp; CAN_RTIF_EIF_MASK) &gt;&gt; CAN_RTIF_EIF_SHIFT)</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span> </div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="comment">/*</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="comment"> * AIF (W1C)</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="comment"> *</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="comment"> * Abort Interrupt Flag</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="comment"> * 1 - After setting TPA or TSA the appropriated message(s) have been aborted.</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="comment"> * It is recommended to not set both TPA and TSA simultaneously because both</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="comment"> * source AIF.</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="comment"> * 0 - No abort has been executed.</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="comment"> * The AIF does not have an associated enable register.</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="comment"> */</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a53529ff4a3585cfb20a10614b1c77d2b">  700</a></span><span class="preprocessor">#define CAN_RTIF_AIF_MASK (0x1U)</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#af8dbd1a51ee9f8b0d6aea3375d3de99b">  701</a></span><span class="preprocessor">#define CAN_RTIF_AIF_SHIFT (0U)</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#aeb73fbd91540b6364ae33a54ca4acf12">  702</a></span><span class="preprocessor">#define CAN_RTIF_AIF_SET(x) (((uint8_t)(x) &lt;&lt; CAN_RTIF_AIF_SHIFT) &amp; CAN_RTIF_AIF_MASK)</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a554d7068f4cd77d64bef06a5ca8895de">  703</a></span><span class="preprocessor">#define CAN_RTIF_AIF_GET(x) (((uint8_t)(x) &amp; CAN_RTIF_AIF_MASK) &gt;&gt; CAN_RTIF_AIF_SHIFT)</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span> </div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="comment">/* Bitfield definition for register: ERRINT */</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="comment">/*</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="comment"> * EWARN (RO)</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="comment"> *</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="comment"> * Error WARNing limit reached</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="comment"> * 1 - One of the error counters RECNT or TECNT is equal or bigger than EWL0 - The values in both counters are less than EWL.</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="comment"> */</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ad6ec23a0dcab1e96792b3a2dc6785c15">  712</a></span><span class="preprocessor">#define CAN_ERRINT_EWARN_MASK (0x80U)</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ac210340c457f87019f1a584e535a5ee7">  713</a></span><span class="preprocessor">#define CAN_ERRINT_EWARN_SHIFT (7U)</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ac658b66efbe0b08e396e68bfadb56a0b">  714</a></span><span class="preprocessor">#define CAN_ERRINT_EWARN_GET(x) (((uint8_t)(x) &amp; CAN_ERRINT_EWARN_MASK) &gt;&gt; CAN_ERRINT_EWARN_SHIFT)</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span> </div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="comment">/*</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="comment"> * EPASS (RO)</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="comment"> *</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="comment"> * Error Passive mode active</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="comment"> * 0 - not active (node is error active)</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="comment"> * 1 - active (node is error passive)</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="comment"> */</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ae59798db6e5497f6690d65b5b03251c9">  723</a></span><span class="preprocessor">#define CAN_ERRINT_EPASS_MASK (0x40U)</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#acdb2de8ec54f454a4d1fe62e085037da">  724</a></span><span class="preprocessor">#define CAN_ERRINT_EPASS_SHIFT (6U)</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a4c3482cd8993db7c8349b085c1c26b6a">  725</a></span><span class="preprocessor">#define CAN_ERRINT_EPASS_GET(x) (((uint8_t)(x) &amp; CAN_ERRINT_EPASS_MASK) &gt;&gt; CAN_ERRINT_EPASS_SHIFT)</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span> </div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment">/*</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="comment"> * EPIE (RW)</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="comment"> *</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="comment"> * Error Passive Interrupt Enable</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="comment"> */</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a938bbd34038047d47b6089cc2d1616bd">  732</a></span><span class="preprocessor">#define CAN_ERRINT_EPIE_MASK (0x20U)</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a15eecb08abbc16d5220891ea97a6ce05">  733</a></span><span class="preprocessor">#define CAN_ERRINT_EPIE_SHIFT (5U)</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a7e8f61c3d2a433948737a6f935e7a84b">  734</a></span><span class="preprocessor">#define CAN_ERRINT_EPIE_SET(x) (((uint8_t)(x) &lt;&lt; CAN_ERRINT_EPIE_SHIFT) &amp; CAN_ERRINT_EPIE_MASK)</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a828a9b3dbd1bfb7a204654ca9b257682">  735</a></span><span class="preprocessor">#define CAN_ERRINT_EPIE_GET(x) (((uint8_t)(x) &amp; CAN_ERRINT_EPIE_MASK) &gt;&gt; CAN_ERRINT_EPIE_SHIFT)</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span> </div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment">/*</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment"> * EPIF (W1C)</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="comment"> *</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="comment"> * Error Passive Interrupt Flag. EPIF will be activated if the error status changes from error</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="comment"> * active to error passive or vice versa and if this interrupt is enabled.</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="comment"> */</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a93c1d0d42bb8b25712a743f3822d78b1">  743</a></span><span class="preprocessor">#define CAN_ERRINT_EPIF_MASK (0x10U)</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#aca96e3ed41b5e39f567b38f499220e0b">  744</a></span><span class="preprocessor">#define CAN_ERRINT_EPIF_SHIFT (4U)</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#addb6ab1bd9b2fd00cfe9c088c6be83d6">  745</a></span><span class="preprocessor">#define CAN_ERRINT_EPIF_SET(x) (((uint8_t)(x) &lt;&lt; CAN_ERRINT_EPIF_SHIFT) &amp; CAN_ERRINT_EPIF_MASK)</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#aa6110ad112cd9f0d34f224921ef78a17">  746</a></span><span class="preprocessor">#define CAN_ERRINT_EPIF_GET(x) (((uint8_t)(x) &amp; CAN_ERRINT_EPIF_MASK) &gt;&gt; CAN_ERRINT_EPIF_SHIFT)</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span> </div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="comment">/*</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment"> * ALIE (RW)</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="comment"> *</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="comment"> * Arbitration Lost Interrupt Enable</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="comment"> */</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#af050e97adfeba0687a693cf66cd46f6d">  753</a></span><span class="preprocessor">#define CAN_ERRINT_ALIE_MASK (0x8U)</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a3ed4ba93b3e067963e3f192590554a91">  754</a></span><span class="preprocessor">#define CAN_ERRINT_ALIE_SHIFT (3U)</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#afc96a98c14e87987864f418af6877559">  755</a></span><span class="preprocessor">#define CAN_ERRINT_ALIE_SET(x) (((uint8_t)(x) &lt;&lt; CAN_ERRINT_ALIE_SHIFT) &amp; CAN_ERRINT_ALIE_MASK)</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a4ef81be548254e4b151ee50815bdc296">  756</a></span><span class="preprocessor">#define CAN_ERRINT_ALIE_GET(x) (((uint8_t)(x) &amp; CAN_ERRINT_ALIE_MASK) &gt;&gt; CAN_ERRINT_ALIE_SHIFT)</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span> </div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="comment">/*</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="comment"> * ALIF (W1C)</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="comment"> *</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="comment"> * Arbitration Lost Interrupt Flag</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="comment"> */</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#aec55683d86c80695b9123c8875cc6173">  763</a></span><span class="preprocessor">#define CAN_ERRINT_ALIF_MASK (0x4U)</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#acfebad5354826612251f59ae18768a79">  764</a></span><span class="preprocessor">#define CAN_ERRINT_ALIF_SHIFT (2U)</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a0f75bca0a5d13bb0d824e2d0ec47c75d">  765</a></span><span class="preprocessor">#define CAN_ERRINT_ALIF_SET(x) (((uint8_t)(x) &lt;&lt; CAN_ERRINT_ALIF_SHIFT) &amp; CAN_ERRINT_ALIF_MASK)</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a2b463389df3b626a0961b52829adbc28">  766</a></span><span class="preprocessor">#define CAN_ERRINT_ALIF_GET(x) (((uint8_t)(x) &amp; CAN_ERRINT_ALIF_MASK) &gt;&gt; CAN_ERRINT_ALIF_SHIFT)</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span> </div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="comment">/*</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="comment"> * BEIE (RW)</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="comment"> *</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="comment"> * Bus Error Interrupt Enable</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="comment"> */</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a85fc0f385cd3ed395f34f75a14ca0652">  773</a></span><span class="preprocessor">#define CAN_ERRINT_BEIE_MASK (0x2U)</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a0fd37c815f072c01e1d2d97aed0fed3c">  774</a></span><span class="preprocessor">#define CAN_ERRINT_BEIE_SHIFT (1U)</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#af4e71fe86be9b491c8d40577e85ddd72">  775</a></span><span class="preprocessor">#define CAN_ERRINT_BEIE_SET(x) (((uint8_t)(x) &lt;&lt; CAN_ERRINT_BEIE_SHIFT) &amp; CAN_ERRINT_BEIE_MASK)</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a4291e29919d6f0eb47d3841cfb280229">  776</a></span><span class="preprocessor">#define CAN_ERRINT_BEIE_GET(x) (((uint8_t)(x) &amp; CAN_ERRINT_BEIE_MASK) &gt;&gt; CAN_ERRINT_BEIE_SHIFT)</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span> </div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="comment">/*</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="comment"> * BEIF (W1C)</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="comment"> *</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="comment"> * Bus Error Interrupt Flag</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="comment"> */</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a5ac2a1de9786742c141005b48377c6ed">  783</a></span><span class="preprocessor">#define CAN_ERRINT_BEIF_MASK (0x1U)</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ada912fdc089d0892cae262bb3ef7a97a">  784</a></span><span class="preprocessor">#define CAN_ERRINT_BEIF_SHIFT (0U)</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a53dcfbf9b24f7df91c321a693f7f686d">  785</a></span><span class="preprocessor">#define CAN_ERRINT_BEIF_SET(x) (((uint8_t)(x) &lt;&lt; CAN_ERRINT_BEIF_SHIFT) &amp; CAN_ERRINT_BEIF_MASK)</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#aae4c89fe84fff466c7fe599b0fa81083">  786</a></span><span class="preprocessor">#define CAN_ERRINT_BEIF_GET(x) (((uint8_t)(x) &amp; CAN_ERRINT_BEIF_MASK) &gt;&gt; CAN_ERRINT_BEIF_SHIFT)</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span> </div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="comment">/* Bitfield definition for register: LIMIT */</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="comment">/*</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="comment"> * AFWL (RW)</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="comment"> *</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="comment"> * receive buffer Almost Full Warning Limit</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="comment"> * AFWL defines the internal warning limit AFWL_i with being the number of availableRB slots.</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="comment"> * AFWL_i is compared to the number of filled RB slots and triggers RAFIF if equal. Thevalid range of .</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="comment"> * AFWL = 0 is meaningless and automatically treated as 0x1. (Note that AFWL is meant in this rule and not AFWL_i.)</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="comment"> * AFWL_i &gt; nRB is meaningless and automatically treated as nRB.</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="comment"> * AFWL_i = nRB is a valid value, but note that RFIF also exists.</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><span class="comment"> */</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#add6e9fad28f0191b951798e54e1c625d">  799</a></span><span class="preprocessor">#define CAN_LIMIT_AFWL_MASK (0xF0U)</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ac255967f7dc4654c748a94abc4c96116">  800</a></span><span class="preprocessor">#define CAN_LIMIT_AFWL_SHIFT (4U)</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a563b4b2728de4f388a81ad4fdb2312bd">  801</a></span><span class="preprocessor">#define CAN_LIMIT_AFWL_SET(x) (((uint8_t)(x) &lt;&lt; CAN_LIMIT_AFWL_SHIFT) &amp; CAN_LIMIT_AFWL_MASK)</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a723609f978661ca14d439279db42d9e7">  802</a></span><span class="preprocessor">#define CAN_LIMIT_AFWL_GET(x) (((uint8_t)(x) &amp; CAN_LIMIT_AFWL_MASK) &gt;&gt; CAN_LIMIT_AFWL_SHIFT)</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span> </div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="comment">/*</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="comment"> * EWL (RW)</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="comment"> *</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="comment"> * Programmable Error Warning Limit = (EWL+1)*8. Possible Limit values: 8, 16, … 128.</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span><span class="comment"> * The value of EWL controls EIF.</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span><span class="comment"> */</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a0f0f27146c79314c99d22d3590645f8a">  810</a></span><span class="preprocessor">#define CAN_LIMIT_EWL_MASK (0xFU)</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#af39196f67334bd96c60de3561ca6185d">  811</a></span><span class="preprocessor">#define CAN_LIMIT_EWL_SHIFT (0U)</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#aa5fc17402da27e64f8941aef30e26af9">  812</a></span><span class="preprocessor">#define CAN_LIMIT_EWL_SET(x) (((uint8_t)(x) &lt;&lt; CAN_LIMIT_EWL_SHIFT) &amp; CAN_LIMIT_EWL_MASK)</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#afdb39d2ca815b1967c9c09ccf6c9c99e">  813</a></span><span class="preprocessor">#define CAN_LIMIT_EWL_GET(x) (((uint8_t)(x) &amp; CAN_LIMIT_EWL_MASK) &gt;&gt; CAN_LIMIT_EWL_SHIFT)</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span> </div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="comment">/* Bitfield definition for register: S_PRESC */</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="comment">/*</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="comment"> * S_PRESC (RW)</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="comment"> *</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="comment"> * Prescaler (slow speed)</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="comment"> * The prescaler divides the system clock to get the time quanta clock tq_clk.Valid range PRESC=[0x00, 0xff] results in divider values 1 to 256.</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="comment"> */</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a5f9cad7cdcb39f56ecafc425719ac1ef">  822</a></span><span class="preprocessor">#define CAN_S_PRESC_S_PRESC_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#aed4a7ebb80fb624844f905c29046926b">  823</a></span><span class="preprocessor">#define CAN_S_PRESC_S_PRESC_SHIFT (24U)</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a1266d94af7ae2c41e67d375826da5995">  824</a></span><span class="preprocessor">#define CAN_S_PRESC_S_PRESC_SET(x) (((uint32_t)(x) &lt;&lt; CAN_S_PRESC_S_PRESC_SHIFT) &amp; CAN_S_PRESC_S_PRESC_MASK)</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#aebc291c646a7d502c4537c7cd513a190">  825</a></span><span class="preprocessor">#define CAN_S_PRESC_S_PRESC_GET(x) (((uint32_t)(x) &amp; CAN_S_PRESC_S_PRESC_MASK) &gt;&gt; CAN_S_PRESC_S_PRESC_SHIFT)</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span> </div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="comment">/*</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="comment"> * S_SJW (RW)</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="comment"> *</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="comment"> * Synchronization Jump Width (slow speed)</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="comment"> * The Synchronization Jump Width is the maximum time forshortening or lengthening the Bit Time for resynchronization, where TQ is a timequanta.</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="comment"> */</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a1b7a2d79828d562c1241266c57d38bbb">  833</a></span><span class="preprocessor">#define CAN_S_PRESC_S_SJW_MASK (0x7F0000UL)</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ad5304fbcf69af66c1c377f7b49c21df2">  834</a></span><span class="preprocessor">#define CAN_S_PRESC_S_SJW_SHIFT (16U)</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a17a3e40546948687159e650434b22e79">  835</a></span><span class="preprocessor">#define CAN_S_PRESC_S_SJW_SET(x) (((uint32_t)(x) &lt;&lt; CAN_S_PRESC_S_SJW_SHIFT) &amp; CAN_S_PRESC_S_SJW_MASK)</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a415faab534bd831209c06548cda58344">  836</a></span><span class="preprocessor">#define CAN_S_PRESC_S_SJW_GET(x) (((uint32_t)(x) &amp; CAN_S_PRESC_S_SJW_MASK) &gt;&gt; CAN_S_PRESC_S_SJW_SHIFT)</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span> </div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="comment">/*</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="comment"> * S_SEG_2 (RW)</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span><span class="comment"> *</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span><span class="comment"> * Bit Timing Segment 2 (slow speed)</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span><span class="comment"> * Time after the sample point.</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span><span class="comment"> */</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a7587544f295d921c166ac872a00d84a8">  844</a></span><span class="preprocessor">#define CAN_S_PRESC_S_SEG_2_MASK (0x7F00U)</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a7336218946d6afefef717e446240eae6">  845</a></span><span class="preprocessor">#define CAN_S_PRESC_S_SEG_2_SHIFT (8U)</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a0a0f2255923d104c03696554b6ce7caf">  846</a></span><span class="preprocessor">#define CAN_S_PRESC_S_SEG_2_SET(x) (((uint32_t)(x) &lt;&lt; CAN_S_PRESC_S_SEG_2_SHIFT) &amp; CAN_S_PRESC_S_SEG_2_MASK)</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a78936c4d4873413b063a0828ba46a167">  847</a></span><span class="preprocessor">#define CAN_S_PRESC_S_SEG_2_GET(x) (((uint32_t)(x) &amp; CAN_S_PRESC_S_SEG_2_MASK) &gt;&gt; CAN_S_PRESC_S_SEG_2_SHIFT)</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span> </div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="comment">/*</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span><span class="comment"> * S_SEG_1 (RW)</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><span class="comment"> *</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span><span class="comment"> * Bit Timing Segment 1 (slow speed)</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="comment"> * The sample point will be set to after start of bit time.</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span><span class="comment"> */</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ad21266687b096bc015ceeac95c267644">  855</a></span><span class="preprocessor">#define CAN_S_PRESC_S_SEG_1_MASK (0xFFU)</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#adea56684f3aed81ff804f17b8edf0f96">  856</a></span><span class="preprocessor">#define CAN_S_PRESC_S_SEG_1_SHIFT (0U)</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a270b63bffe3b6763ece99b07e4109f2d">  857</a></span><span class="preprocessor">#define CAN_S_PRESC_S_SEG_1_SET(x) (((uint32_t)(x) &lt;&lt; CAN_S_PRESC_S_SEG_1_SHIFT) &amp; CAN_S_PRESC_S_SEG_1_MASK)</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#aae53ce2111e21326937507818264a691">  858</a></span><span class="preprocessor">#define CAN_S_PRESC_S_SEG_1_GET(x) (((uint32_t)(x) &amp; CAN_S_PRESC_S_SEG_1_MASK) &gt;&gt; CAN_S_PRESC_S_SEG_1_SHIFT)</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span> </div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="comment">/* Bitfield definition for register: F_PRESC */</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="comment">/*</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><span class="comment"> * F_PRESC (RW)</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span><span class="comment"> *</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span><span class="comment"> * Prescaler (fast speed)</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span><span class="comment"> * The prescaler divides the system clock to get the time quanta clock tq_clk.Valid range PRESC=[0x00, 0xff] results in divider values 1 to 256.</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span><span class="comment"> */</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a255e20d969946264c1a0ae7200d43391">  867</a></span><span class="preprocessor">#define CAN_F_PRESC_F_PRESC_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#aebf77bf370c2598fea9f4f7a760d4291">  868</a></span><span class="preprocessor">#define CAN_F_PRESC_F_PRESC_SHIFT (24U)</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a717e26935382357c457ca65a711a710d">  869</a></span><span class="preprocessor">#define CAN_F_PRESC_F_PRESC_SET(x) (((uint32_t)(x) &lt;&lt; CAN_F_PRESC_F_PRESC_SHIFT) &amp; CAN_F_PRESC_F_PRESC_MASK)</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#aad50ce59818b774b62d89554361ca01f">  870</a></span><span class="preprocessor">#define CAN_F_PRESC_F_PRESC_GET(x) (((uint32_t)(x) &amp; CAN_F_PRESC_F_PRESC_MASK) &gt;&gt; CAN_F_PRESC_F_PRESC_SHIFT)</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span> </div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><span class="comment">/*</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="comment"> * F_SJW (RW)</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="comment"> *</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span><span class="comment"> * Synchronization Jump Width (fast speed)</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span><span class="comment"> * The Synchronization Jump Width is the maximum time forshortening or lengthening the Bit Time for resynchronization, where TQ is a timequanta.</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span><span class="comment"> */</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a8d59731228e9689fa397a63762dcc10d">  878</a></span><span class="preprocessor">#define CAN_F_PRESC_F_SJW_MASK (0xF0000UL)</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#afbfcdf1045d0e5fa7b95987cc3ddaab1">  879</a></span><span class="preprocessor">#define CAN_F_PRESC_F_SJW_SHIFT (16U)</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ad40c8c1e3485b762bec94cf112a0f28c">  880</a></span><span class="preprocessor">#define CAN_F_PRESC_F_SJW_SET(x) (((uint32_t)(x) &lt;&lt; CAN_F_PRESC_F_SJW_SHIFT) &amp; CAN_F_PRESC_F_SJW_MASK)</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a789fdacab7324317b7bb4ee03b49083f">  881</a></span><span class="preprocessor">#define CAN_F_PRESC_F_SJW_GET(x) (((uint32_t)(x) &amp; CAN_F_PRESC_F_SJW_MASK) &gt;&gt; CAN_F_PRESC_F_SJW_SHIFT)</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span> </div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="comment">/*</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="comment"> * F_SEG_2 (RW)</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="comment"> *</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="comment"> * Bit Timing Segment 2 (fast speed)</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span><span class="comment"> * Time after the sample point</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span><span class="comment"> */</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ad35661faba3263221d7f6abb6b088afa">  889</a></span><span class="preprocessor">#define CAN_F_PRESC_F_SEG_2_MASK (0xF00U)</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a5f651bafdd3b54a3b6f3fa8539807eda">  890</a></span><span class="preprocessor">#define CAN_F_PRESC_F_SEG_2_SHIFT (8U)</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a9bd9a3c8feceb75692d325ebff677635">  891</a></span><span class="preprocessor">#define CAN_F_PRESC_F_SEG_2_SET(x) (((uint32_t)(x) &lt;&lt; CAN_F_PRESC_F_SEG_2_SHIFT) &amp; CAN_F_PRESC_F_SEG_2_MASK)</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#aaec4ee69eaf988a61500d1d360609815">  892</a></span><span class="preprocessor">#define CAN_F_PRESC_F_SEG_2_GET(x) (((uint32_t)(x) &amp; CAN_F_PRESC_F_SEG_2_MASK) &gt;&gt; CAN_F_PRESC_F_SEG_2_SHIFT)</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span> </div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="comment">/*</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="comment"> * F_SEG_1 (RW)</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span><span class="comment"> *</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span><span class="comment"> * Bit Timing Segment 1 (fast speed)</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span><span class="comment"> * The sample point will be set to after start of bit time.</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="comment"> */</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a1da2388a24dc2278e6e7375f5f54e753">  900</a></span><span class="preprocessor">#define CAN_F_PRESC_F_SEG_1_MASK (0xFU)</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a1298ac9015e982759f8769cde86d7b6f">  901</a></span><span class="preprocessor">#define CAN_F_PRESC_F_SEG_1_SHIFT (0U)</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a2101247c801c9ef059bfd74d479e2455">  902</a></span><span class="preprocessor">#define CAN_F_PRESC_F_SEG_1_SET(x) (((uint32_t)(x) &lt;&lt; CAN_F_PRESC_F_SEG_1_SHIFT) &amp; CAN_F_PRESC_F_SEG_1_MASK)</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ae7a26b0a4218b9024a3b2366a3da4430">  903</a></span><span class="preprocessor">#define CAN_F_PRESC_F_SEG_1_GET(x) (((uint32_t)(x) &amp; CAN_F_PRESC_F_SEG_1_MASK) &gt;&gt; CAN_F_PRESC_F_SEG_1_SHIFT)</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span> </div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="comment">/* Bitfield definition for register: EALCAP */</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="comment">/*</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span><span class="comment"> * KOER (RO)</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="comment"> *</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="comment"> * Kind Of ERror (Error code)</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="comment"> * 000 - no error</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span><span class="comment"> * 001 - BIT ERROR</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><span class="comment"> * 010 - FORM ERROR</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span><span class="comment"> * 011 - STUFF ERROR</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span><span class="comment"> * 100 - ACKNOWLEDGEMENT ERROR</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span><span class="comment"> * 101 - CRC ERROR</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="comment"> * 110 - OTHER ERROR(dominant bits after own error flag, received active Error Flag too long,dominant bit during Passive-Error-Flag after ACK error)</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="comment"> * 111 - not used</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span><span class="comment"> * KOER is updated with each new error. Therefore it stays untouched when frames aresuccessfully transmitted or received.</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="comment"> */</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a3872e07fe4b78e58ccab4bc8222b228c">  920</a></span><span class="preprocessor">#define CAN_EALCAP_KOER_MASK (0xE0U)</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#acc5413429cf8d9e52a285cca0c1193ff">  921</a></span><span class="preprocessor">#define CAN_EALCAP_KOER_SHIFT (5U)</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ab506cd6de6f17d4d4a453219db3b12f3">  922</a></span><span class="preprocessor">#define CAN_EALCAP_KOER_GET(x) (((uint8_t)(x) &amp; CAN_EALCAP_KOER_MASK) &gt;&gt; CAN_EALCAP_KOER_SHIFT)</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span> </div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="comment">/*</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="comment"> * ALC (RO)</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="comment"> *</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="comment"> * Arbitration Lost Capture (bit position in the frame where the arbitration has been lost)</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="comment"> */</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#af551568f14fa2ca5ab4f74f98437169c">  929</a></span><span class="preprocessor">#define CAN_EALCAP_ALC_MASK (0x1FU)</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a2619649fc52ac2287ff20fd9f7f26107">  930</a></span><span class="preprocessor">#define CAN_EALCAP_ALC_SHIFT (0U)</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a383f01f730aaa4247b0bf1ae0bc1ff7c">  931</a></span><span class="preprocessor">#define CAN_EALCAP_ALC_GET(x) (((uint8_t)(x) &amp; CAN_EALCAP_ALC_MASK) &gt;&gt; CAN_EALCAP_ALC_SHIFT)</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span> </div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="comment">/* Bitfield definition for register: TDC */</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="comment">/*</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="comment"> * TDCEN (RW)</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="comment"> *</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="comment"> * Transmitter Delay Compensation ENable</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="comment"> * TDC will be activated during the data phase of a CAN FD frame if BRS is active if TDCEN=1.</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="comment"> */</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a3f5f6492458aeded1a30aac7b331e0a6">  940</a></span><span class="preprocessor">#define CAN_TDC_TDCEN_MASK (0x80U)</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a1b093ad86cf3fb9d280f82c6f4fa889f">  941</a></span><span class="preprocessor">#define CAN_TDC_TDCEN_SHIFT (7U)</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a22ecd9a92021eeea64422f655838c069">  942</a></span><span class="preprocessor">#define CAN_TDC_TDCEN_SET(x) (((uint8_t)(x) &lt;&lt; CAN_TDC_TDCEN_SHIFT) &amp; CAN_TDC_TDCEN_MASK)</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a56a3069078006ab20ac52de239e4b353">  943</a></span><span class="preprocessor">#define CAN_TDC_TDCEN_GET(x) (((uint8_t)(x) &amp; CAN_TDC_TDCEN_MASK) &gt;&gt; CAN_TDC_TDCEN_SHIFT)</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span> </div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><span class="comment">/*</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="comment"> * SSPOFF (RW)</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="comment"> *</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="comment"> * Secondary Sample Point OFFset</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><span class="comment"> * The transmitter delay plus SSPOFF defines the time of the secondary sample point for TDC.</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span><span class="comment"> * SSPOFF is given as a number of TQ.</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="comment"> */</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#aafb3aa15d0554c8bb020e2068c144591">  952</a></span><span class="preprocessor">#define CAN_TDC_SSPOFF_MASK (0x7FU)</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a8e6221bc78c2c643f81165711ebdb57f">  953</a></span><span class="preprocessor">#define CAN_TDC_SSPOFF_SHIFT (0U)</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#aceeb5ec7e4a590a77b014d484a0b912e">  954</a></span><span class="preprocessor">#define CAN_TDC_SSPOFF_SET(x) (((uint8_t)(x) &lt;&lt; CAN_TDC_SSPOFF_SHIFT) &amp; CAN_TDC_SSPOFF_MASK)</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a84e12fac234a0a371a3ed9ee0e135a2c">  955</a></span><span class="preprocessor">#define CAN_TDC_SSPOFF_GET(x) (((uint8_t)(x) &amp; CAN_TDC_SSPOFF_MASK) &gt;&gt; CAN_TDC_SSPOFF_SHIFT)</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span> </div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="comment">/* Bitfield definition for register: RECNT */</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span><span class="comment">/*</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span><span class="comment"> * RECNT (RO)</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span><span class="comment"> *</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span><span class="comment"> * Receive Error CouNT (number of errors during reception)</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="comment"> * RECNT is incremented and decremented as defined in the CAN specification.</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="comment"> * RECNT does not overflow.</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="comment"> * If TXB=1, then the error counters are frozen.</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="comment"> */</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a94d4f0237977fa1afc718220225ab079">  966</a></span><span class="preprocessor">#define CAN_RECNT_RECNT_MASK (0xFFU)</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a29e507907e269e4605f345bd9f2b2172">  967</a></span><span class="preprocessor">#define CAN_RECNT_RECNT_SHIFT (0U)</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a796c120c3b68a063ebb2b65bda008e69">  968</a></span><span class="preprocessor">#define CAN_RECNT_RECNT_GET(x) (((uint8_t)(x) &amp; CAN_RECNT_RECNT_MASK) &gt;&gt; CAN_RECNT_RECNT_SHIFT)</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span> </div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="comment">/* Bitfield definition for register: TECNT */</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="comment">/*</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="comment"> * TECNT (RO)</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="comment"> *</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="comment"> * Transmit Error CouNT (number of errors during transmission)</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span><span class="comment"> * TECNT is incremented and decremented as defined in the CAN specification.</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="comment"> * In case of the “bus off state” TECNT may overflow.</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span><span class="comment"> * If TXB=1, then the error counters are frozen.</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span><span class="comment"> */</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ab51084eaaebee895d7e8a56fe6a660e1">  979</a></span><span class="preprocessor">#define CAN_TECNT_TECNT_MASK (0xFFU)</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a0efa99f28eb56e68508ade21b3bc6446">  980</a></span><span class="preprocessor">#define CAN_TECNT_TECNT_SHIFT (0U)</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a48f33e63aa3b52717b168324316fd425">  981</a></span><span class="preprocessor">#define CAN_TECNT_TECNT_GET(x) (((uint8_t)(x) &amp; CAN_TECNT_TECNT_MASK) &gt;&gt; CAN_TECNT_TECNT_SHIFT)</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span> </div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span><span class="comment">/* Bitfield definition for register: ACFCTRL */</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><span class="comment">/*</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span><span class="comment"> * SELMASK (RW)</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span><span class="comment"> *</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span><span class="comment"> * SELect acceptance MASK</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="comment"> * 0 - Registers ACF_x point to acceptance code</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="comment"> * 1 - Registers ACF_x point to acceptance mask.</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="comment"> * ACFADR selects one specific acceptance filter.</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span><span class="comment"> */</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a08827e065e988eedccfa36738e0d37c8">  992</a></span><span class="preprocessor">#define CAN_ACFCTRL_SELMASK_MASK (0x20U)</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#abbe54f5ea0cd9f2901e83bfef870e82d">  993</a></span><span class="preprocessor">#define CAN_ACFCTRL_SELMASK_SHIFT (5U)</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a36014b388c71f706978a614724f86c50">  994</a></span><span class="preprocessor">#define CAN_ACFCTRL_SELMASK_SET(x) (((uint8_t)(x) &lt;&lt; CAN_ACFCTRL_SELMASK_SHIFT) &amp; CAN_ACFCTRL_SELMASK_MASK)</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a2231ae69b7b925bf4f95ce8b78d5809b">  995</a></span><span class="preprocessor">#define CAN_ACFCTRL_SELMASK_GET(x) (((uint8_t)(x) &amp; CAN_ACFCTRL_SELMASK_MASK) &gt;&gt; CAN_ACFCTRL_SELMASK_SHIFT)</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span> </div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span><span class="comment">/*</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span><span class="comment"> * ACFADR (RW)</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span><span class="comment"> *</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="comment"> * acceptance filter address</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="comment"> * ACFADR points to a specific acceptance filter.</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span><span class="comment"> * The selected filter is accessible using theregisters ACF_x.</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span><span class="comment"> * Bit SELMASK selects between acceptance code and mask for theselected acceptance filter.</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span><span class="comment"> * A value of ACFADR&gt;ACF_NUMBER-1 is meaningless and automatically treated as value ACF_NUMBER-1.</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span><span class="comment"> * ACF_NUMBER = 16.</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span><span class="comment"> */</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ac2eefba75b37708b67ac94b74f289a09"> 1007</a></span><span class="preprocessor">#define CAN_ACFCTRL_ACFADR_MASK (0xFU)</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#aa6d2c4a286ac8166e7419a25732a3a98"> 1008</a></span><span class="preprocessor">#define CAN_ACFCTRL_ACFADR_SHIFT (0U)</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a25a6612d289b4050ec112da75545eafd"> 1009</a></span><span class="preprocessor">#define CAN_ACFCTRL_ACFADR_SET(x) (((uint8_t)(x) &lt;&lt; CAN_ACFCTRL_ACFADR_SHIFT) &amp; CAN_ACFCTRL_ACFADR_MASK)</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#aa1cb46c78ac054841af19e5e10e10fcf"> 1010</a></span><span class="preprocessor">#define CAN_ACFCTRL_ACFADR_GET(x) (((uint8_t)(x) &amp; CAN_ACFCTRL_ACFADR_MASK) &gt;&gt; CAN_ACFCTRL_ACFADR_SHIFT)</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span> </div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="comment">/* Bitfield definition for register: TIMECFG */</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="comment">/*</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="comment"> * TIMEPOS (RW)</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="comment"> *</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><span class="comment"> * TIME-stamping POSition</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span><span class="comment"> * 0 – SOF1 – EOF (see Chapter 7)TIMEPOS can only be changed if TIMEEN=0, but it is possible to modify TIMPOS withthe same write access that sets TIMEEN=1.</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span><span class="comment"> */</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a9318b4e4ef63b6c3d1f927a81debc885"> 1019</a></span><span class="preprocessor">#define CAN_TIMECFG_TIMEPOS_MASK (0x2U)</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a7dc35c8e9dcbbd89c2033edc38115a23"> 1020</a></span><span class="preprocessor">#define CAN_TIMECFG_TIMEPOS_SHIFT (1U)</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a7cbc227f505e2ee863353e0c762b104c"> 1021</a></span><span class="preprocessor">#define CAN_TIMECFG_TIMEPOS_SET(x) (((uint8_t)(x) &lt;&lt; CAN_TIMECFG_TIMEPOS_SHIFT) &amp; CAN_TIMECFG_TIMEPOS_MASK)</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a48967d530f3ce5d76b8f0f16f54b632d"> 1022</a></span><span class="preprocessor">#define CAN_TIMECFG_TIMEPOS_GET(x) (((uint8_t)(x) &amp; CAN_TIMECFG_TIMEPOS_MASK) &gt;&gt; CAN_TIMECFG_TIMEPOS_SHIFT)</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span> </div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span><span class="comment">/*</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="comment"> * TIMEEN (RW)</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="comment"> *</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span><span class="comment"> * TIME-stamping ENable</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span><span class="comment"> * 0 – disabled</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span><span class="comment"> * 1 – enabled</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span><span class="comment"> */</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a1c23cef4b798e3a81ca2f9770ff1bdba"> 1031</a></span><span class="preprocessor">#define CAN_TIMECFG_TIMEEN_MASK (0x1U)</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#acec72465dc0c8c5d9a3dd0414bf417e6"> 1032</a></span><span class="preprocessor">#define CAN_TIMECFG_TIMEEN_SHIFT (0U)</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a45e595456ee333f60e771774fc0dd1f3"> 1033</a></span><span class="preprocessor">#define CAN_TIMECFG_TIMEEN_SET(x) (((uint8_t)(x) &lt;&lt; CAN_TIMECFG_TIMEEN_SHIFT) &amp; CAN_TIMECFG_TIMEEN_MASK)</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a035c1855a1f822d6737ce4d4f89e353f"> 1034</a></span><span class="preprocessor">#define CAN_TIMECFG_TIMEEN_GET(x) (((uint8_t)(x) &amp; CAN_TIMECFG_TIMEEN_MASK) &gt;&gt; CAN_TIMECFG_TIMEEN_SHIFT)</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span> </div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span><span class="comment">/* Bitfield definition for register: ACF_EN */</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span><span class="comment">/*</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span><span class="comment"> * ACF_EN (RW)</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span><span class="comment"> *</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span><span class="comment"> * Acceptance filter Enable</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span><span class="comment"> * 1 - acceptance filter enabled</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span><span class="comment"> * 0 - acceptance filter disable</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="comment"> * Each acceptance filter (AMASK / ACODE) can be individually enabled or disabled.</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="comment"> * Disabled filters reject a message. Only enabled filters can accept a message if the</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><span class="comment"> * appropriate AMASK / ACODE configuration matches.</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span><span class="comment"> */</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ac86b1fccbaf3cbb842de8b9cceadd494"> 1047</a></span><span class="preprocessor">#define CAN_ACF_EN_ACF_EN_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a9614873a2a786cedc72c5a9e709c611f"> 1048</a></span><span class="preprocessor">#define CAN_ACF_EN_ACF_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a11090cefe25843da6c396f3a8f78d066"> 1049</a></span><span class="preprocessor">#define CAN_ACF_EN_ACF_EN_SET(x) (((uint16_t)(x) &lt;&lt; CAN_ACF_EN_ACF_EN_SHIFT) &amp; CAN_ACF_EN_ACF_EN_MASK)</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#aa000b91b3ca9fed1bb64ce445b5a6e84"> 1050</a></span><span class="preprocessor">#define CAN_ACF_EN_ACF_EN_GET(x) (((uint16_t)(x) &amp; CAN_ACF_EN_ACF_EN_MASK) &gt;&gt; CAN_ACF_EN_ACF_EN_SHIFT)</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span> </div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="comment">/* Bitfield definition for register: ACF */</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="comment">/*</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span><span class="comment"> * AIDEE (RW)</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span><span class="comment"> *</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span><span class="comment"> * Acceptance mask IDE bit check enable</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="comment"> * 1 - acceptance filter accepts either standard or extended as defined by AIDE</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span><span class="comment"> * 0 - acceptance filter accepts both standard or extended frames</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span><span class="comment"> * Only filter 0 is affected by the power-on reset. All other filters stay uninitialized.</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span><span class="comment"> */</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#aa709e6901d1dfec17fa5e31b68de0989"> 1061</a></span><span class="preprocessor">#define CAN_ACF_AIDEE_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a6413879f4605c0c50393071b2909dd6b"> 1062</a></span><span class="preprocessor">#define CAN_ACF_AIDEE_SHIFT (30U)</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a86d8add298073ec50f83fcb6aa325454"> 1063</a></span><span class="preprocessor">#define CAN_ACF_AIDEE_SET(x) (((uint32_t)(x) &lt;&lt; CAN_ACF_AIDEE_SHIFT) &amp; CAN_ACF_AIDEE_MASK)</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a9cb5a7b99bbc7dcb58c7978ded90fc23"> 1064</a></span><span class="preprocessor">#define CAN_ACF_AIDEE_GET(x) (((uint32_t)(x) &amp; CAN_ACF_AIDEE_MASK) &gt;&gt; CAN_ACF_AIDEE_SHIFT)</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span> </div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="comment">/*</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="comment"> * AIDE (RW)</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="comment"> *</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span><span class="comment"> * Acceptance mask IDE bit value</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span><span class="comment"> * If AIDEE=1 then:</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span><span class="comment"> * 1 - acceptance filter accepts only extended frames</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span><span class="comment"> * 0 - acceptance filter accepts only standard frames</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span><span class="comment"> * Only filter 0 is affected by the power-on reset. All other filters stay uninitialized.</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span><span class="comment"> */</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a83508e5433df6a2cc62b0d0cfcea9708"> 1075</a></span><span class="preprocessor">#define CAN_ACF_AIDE_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ad7c2d7305956428853654a47c691f231"> 1076</a></span><span class="preprocessor">#define CAN_ACF_AIDE_SHIFT (29U)</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a3062cd83452721a136de262a93141304"> 1077</a></span><span class="preprocessor">#define CAN_ACF_AIDE_SET(x) (((uint32_t)(x) &lt;&lt; CAN_ACF_AIDE_SHIFT) &amp; CAN_ACF_AIDE_MASK)</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a4e183a67e1f126f5ec4d9efded076f99"> 1078</a></span><span class="preprocessor">#define CAN_ACF_AIDE_GET(x) (((uint32_t)(x) &amp; CAN_ACF_AIDE_MASK) &gt;&gt; CAN_ACF_AIDE_SHIFT)</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span> </div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span><span class="comment">/*</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span><span class="comment"> * CODE_MASK (RW)</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span><span class="comment"> *</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span><span class="comment"> * Acceptance CODE</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span><span class="comment"> * 1 - ACC bit value to compare with ID bit of the received message</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span><span class="comment"> * 0 - ACC bit value to compare with ID bit of the received message</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span><span class="comment"> * ACODE_x(10:0) will be used for extended frames.</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><span class="comment"> * ACODE_x(28:0) will be used for extended frames.</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span><span class="comment"> * Only filter 0 is affected by the power-on reset.</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span><span class="comment"> * Acceptance MASK(if SELMASK ==1 )</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span><span class="comment"> * 1 - acceptance check for these bits of receive identifier disabled</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><span class="comment"> * 0 - acceptance check for these bits of receive identifier enable</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span><span class="comment"> * AMASK_x(10:0) will be used for extended frames.</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="comment"> * AMASK_x(28:0) will be used for extended frames.</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span><span class="comment"> * Disabled bits result in accepting the message. Therefore the default configuration after</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span><span class="comment"> * reset for filter 0 accepts all messages.</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span><span class="comment"> * Only filter 0 is affected by the power-on reset.</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span><span class="comment"> */</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a520557187cbbbbd0148550b862c68744"> 1098</a></span><span class="preprocessor">#define CAN_ACF_CODE_MASK_MASK (0x1FFFFFFFUL)</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a67d2df7b6449c9ad80ee7579a3cf5c94"> 1099</a></span><span class="preprocessor">#define CAN_ACF_CODE_MASK_SHIFT (0U)</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a62dea447ad8a0f61f6a5840b3c41ee33"> 1100</a></span><span class="preprocessor">#define CAN_ACF_CODE_MASK_SET(x) (((uint32_t)(x) &lt;&lt; CAN_ACF_CODE_MASK_SHIFT) &amp; CAN_ACF_CODE_MASK_MASK)</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a835c51c6e5d72ab7bf4e02e127485540"> 1101</a></span><span class="preprocessor">#define CAN_ACF_CODE_MASK_GET(x) (((uint32_t)(x) &amp; CAN_ACF_CODE_MASK_MASK) &gt;&gt; CAN_ACF_CODE_MASK_SHIFT)</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span> </div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span><span class="comment">/* Bitfield definition for register: VER */</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span><span class="comment">/*</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span><span class="comment"> * VERSION (RW)</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span><span class="comment"> *</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span><span class="comment"> * Version of CAN-CTRL, given as decimal value. VER_1 holds the major version and</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span><span class="comment"> * VER_0 the minor version.Example: version 5x16N00S00 is represented by VER_1=5 and VER_0=16</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span><span class="comment"> */</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a34b9d93af454ba994fe55f592df3032a"> 1110</a></span><span class="preprocessor">#define CAN_VER_VERSION_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#aa14d72efe61a29bef4fbeec494dcd3da"> 1111</a></span><span class="preprocessor">#define CAN_VER_VERSION_SHIFT (0U)</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ac8e3bc41f135f73fd48c0a197829b67f"> 1112</a></span><span class="preprocessor">#define CAN_VER_VERSION_SET(x) (((uint16_t)(x) &lt;&lt; CAN_VER_VERSION_SHIFT) &amp; CAN_VER_VERSION_MASK)</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a8bd658f9c0501e3343525e60bb56a1a4"> 1113</a></span><span class="preprocessor">#define CAN_VER_VERSION_GET(x) (((uint16_t)(x) &amp; CAN_VER_VERSION_MASK) &gt;&gt; CAN_VER_VERSION_SHIFT)</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span> </div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span><span class="comment">/* Bitfield definition for register: TBSLOT */</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span><span class="comment">/*</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span><span class="comment"> * TBE (RW)</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span><span class="comment"> *</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span><span class="comment"> * set TB slot to “Empty”</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span><span class="comment"> * 1 - slot selected by TBPTR shall be marked as “empty”</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span><span class="comment"> * 0 - no actionTBE is automatically reset to 0 as soon as the slot is marked as empty and TSFF=0.</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span><span class="comment"> * If atransmission from this slot is active, then TBE stays set as long as either the transmission completes or after a transmission error or arbitration loss the</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span><span class="comment"> *  transmissionis not active any more.</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span><span class="comment"> * If both TBF and TBE are set, then TBE wins</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span><span class="comment"> */</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a601691926f1ca35ed288d733d27c39a9"> 1126</a></span><span class="preprocessor">#define CAN_TBSLOT_TBE_MASK (0x80U)</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ab583665adbb4ab78d6981efe40272405"> 1127</a></span><span class="preprocessor">#define CAN_TBSLOT_TBE_SHIFT (7U)</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a8ed0ffe16a74950bf0e07fccc73f1373"> 1128</a></span><span class="preprocessor">#define CAN_TBSLOT_TBE_SET(x) (((uint8_t)(x) &lt;&lt; CAN_TBSLOT_TBE_SHIFT) &amp; CAN_TBSLOT_TBE_MASK)</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a82c4ada06f85307a1317aa423ff5a6f0"> 1129</a></span><span class="preprocessor">#define CAN_TBSLOT_TBE_GET(x) (((uint8_t)(x) &amp; CAN_TBSLOT_TBE_MASK) &gt;&gt; CAN_TBSLOT_TBE_SHIFT)</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span> </div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span><span class="comment">/*</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span><span class="comment"> * TBF (RW)</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span><span class="comment"> *</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span><span class="comment"> * set TB slot to “Filled”</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span><span class="comment"> * 1 - slot selected by TBPTR shall be marked as “filled”</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span><span class="comment"> * 0 - no actionTBF is automatically reset to 0 as soon as the slot is marked as filled and TSFF=1.</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span><span class="comment"> * If both TBF and TBE are set, then TBE wins.</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span><span class="comment"> */</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a183fbb9f8b8614670e4e9feca75104cd"> 1139</a></span><span class="preprocessor">#define CAN_TBSLOT_TBF_MASK (0x40U)</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#af49f916ed823abfb514b70ef6c4b1d20"> 1140</a></span><span class="preprocessor">#define CAN_TBSLOT_TBF_SHIFT (6U)</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a0b38799d578959a9ed0599c0a9a80b73"> 1141</a></span><span class="preprocessor">#define CAN_TBSLOT_TBF_SET(x) (((uint8_t)(x) &lt;&lt; CAN_TBSLOT_TBF_SHIFT) &amp; CAN_TBSLOT_TBF_MASK)</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#af2795f67635aff67ef50b440610c651d"> 1142</a></span><span class="preprocessor">#define CAN_TBSLOT_TBF_GET(x) (((uint8_t)(x) &amp; CAN_TBSLOT_TBF_MASK) &gt;&gt; CAN_TBSLOT_TBF_SHIFT)</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span> </div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span><span class="comment">/*</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span><span class="comment"> * TBPTR (RW)</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span><span class="comment"> *</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span><span class="comment"> * Pointer to a TB message slot.</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span><span class="comment"> * 0x00 - Pointer to the PTB</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span><span class="comment"> * others - Pointer to a slot in the STB</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span><span class="comment"> * The message slot pointed to by TBPTR is readable / writable using the TBUF registers.</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span><span class="comment"> * Write access is only possible if TSFF=0.</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="comment"> * Setting TBF to 1 marks the selected slot asfilled and setting TBE to 1 marks the selected slot as empty.</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span><span class="comment"> * TBSEL and TSNEXT are unused in TTCAN mode and have no meaning.</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span><span class="comment"> * TBPTR can only point to buffer slots, that exist in the hardware.</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span><span class="comment"> * Unusable bits ofTBPTR are fixed to 0.</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span><span class="comment"> * TBPTR is limited to the PTB and 63 STB slots.</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span><span class="comment"> *  More slots cannot be used in TTCANmode.If TBPTR is too big and points to a slot that is not available, then TBF and TBE arereset automatically and no action takes place.</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span><span class="comment"> */</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ab67ad31c8fcc69ece6a5c1377e41f112"> 1159</a></span><span class="preprocessor">#define CAN_TBSLOT_TBPTR_MASK (0x3FU)</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a0db220706954662da8a58c07ae2df10e"> 1160</a></span><span class="preprocessor">#define CAN_TBSLOT_TBPTR_SHIFT (0U)</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a9ee79ce5f50a67065f822f9b54c0e862"> 1161</a></span><span class="preprocessor">#define CAN_TBSLOT_TBPTR_SET(x) (((uint8_t)(x) &lt;&lt; CAN_TBSLOT_TBPTR_SHIFT) &amp; CAN_TBSLOT_TBPTR_MASK)</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a27076f4f2f499351f38539e3ff3a8222"> 1162</a></span><span class="preprocessor">#define CAN_TBSLOT_TBPTR_GET(x) (((uint8_t)(x) &amp; CAN_TBSLOT_TBPTR_MASK) &gt;&gt; CAN_TBSLOT_TBPTR_SHIFT)</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span> </div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span><span class="comment">/* Bitfield definition for register: TTCFG */</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span><span class="comment">/*</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span><span class="comment"> * WTIE (RW)</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span><span class="comment"> *</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span><span class="comment"> * Watch Trigger Interrupt Enable</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span><span class="comment"> */</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a8662d0ce95fbf92f53aa933c8e29236e"> 1170</a></span><span class="preprocessor">#define CAN_TTCFG_WTIE_MASK (0x80U)</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a5a9beeebec7449e5038e42335159f2b6"> 1171</a></span><span class="preprocessor">#define CAN_TTCFG_WTIE_SHIFT (7U)</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a7d80463a4de97a54e3e0be972b061fa8"> 1172</a></span><span class="preprocessor">#define CAN_TTCFG_WTIE_SET(x) (((uint8_t)(x) &lt;&lt; CAN_TTCFG_WTIE_SHIFT) &amp; CAN_TTCFG_WTIE_MASK)</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#aa6c2f0db6a1c832bde12348053609230"> 1173</a></span><span class="preprocessor">#define CAN_TTCFG_WTIE_GET(x) (((uint8_t)(x) &amp; CAN_TTCFG_WTIE_MASK) &gt;&gt; CAN_TTCFG_WTIE_SHIFT)</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span> </div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="comment">/*</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span><span class="comment"> * WTIF (RW)</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="comment"> *</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="comment"> * Watch Trigger Interrupt Flag</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span><span class="comment"> * WTIF will be set if the cycle count reaches the limited defined by TT_WTRIG and WTIE is set.</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span><span class="comment"> */</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#af3170cce6c7c9afeefdcad7ae0ed345a"> 1181</a></span><span class="preprocessor">#define CAN_TTCFG_WTIF_MASK (0x40U)</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a2da042752a0c0020472a3185b35cd865"> 1182</a></span><span class="preprocessor">#define CAN_TTCFG_WTIF_SHIFT (6U)</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a3c03f570710f2756c61e7f4aae5de544"> 1183</a></span><span class="preprocessor">#define CAN_TTCFG_WTIF_SET(x) (((uint8_t)(x) &lt;&lt; CAN_TTCFG_WTIF_SHIFT) &amp; CAN_TTCFG_WTIF_MASK)</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#aada6fc8ea377118abf0769eaf022e766"> 1184</a></span><span class="preprocessor">#define CAN_TTCFG_WTIF_GET(x) (((uint8_t)(x) &amp; CAN_TTCFG_WTIF_MASK) &gt;&gt; CAN_TTCFG_WTIF_SHIFT)</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span> </div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span><span class="comment">/*</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span><span class="comment"> * TEIF (RW)</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span><span class="comment"> *</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span><span class="comment"> * Trigger Error Interrupt Flag</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span><span class="comment"> * The conditions when TEIF will be set, are defined in Chapter 6.4. There is no bit toenable or disable the handling of TEIF</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span><span class="comment"> */</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#aa71169f200a1a4cba6f12d6f2c30d8df"> 1192</a></span><span class="preprocessor">#define CAN_TTCFG_TEIF_MASK (0x20U)</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ab63765ac12851de1d53258344d74dbf4"> 1193</a></span><span class="preprocessor">#define CAN_TTCFG_TEIF_SHIFT (5U)</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#aac7f6d89d1eb4ffbf00dddc0616c6b4a"> 1194</a></span><span class="preprocessor">#define CAN_TTCFG_TEIF_SET(x) (((uint8_t)(x) &lt;&lt; CAN_TTCFG_TEIF_SHIFT) &amp; CAN_TTCFG_TEIF_MASK)</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ac7dbd72dbbe973de2d48c4d5f7e1d2dc"> 1195</a></span><span class="preprocessor">#define CAN_TTCFG_TEIF_GET(x) (((uint8_t)(x) &amp; CAN_TTCFG_TEIF_MASK) &gt;&gt; CAN_TTCFG_TEIF_SHIFT)</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span> </div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span><span class="comment">/*</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span><span class="comment"> * TTIE (RW)</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span><span class="comment"> *</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span><span class="comment"> * Time Trigger Interrupt Enable</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span><span class="comment"> * If TTIE is set, then TTIF will be set if the cycle time is equal to the trigger timeTT_TRIG.</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span><span class="comment"> */</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a7a869f14871c66cd9e539806624d2d1f"> 1203</a></span><span class="preprocessor">#define CAN_TTCFG_TTIE_MASK (0x10U)</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a4920ad5448d41df97d7b248385dc1d1f"> 1204</a></span><span class="preprocessor">#define CAN_TTCFG_TTIE_SHIFT (4U)</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a9ced122d39faefbe87911597f2398d7a"> 1205</a></span><span class="preprocessor">#define CAN_TTCFG_TTIE_SET(x) (((uint8_t)(x) &lt;&lt; CAN_TTCFG_TTIE_SHIFT) &amp; CAN_TTCFG_TTIE_MASK)</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#acb87667937a7a7c6ddfd4c8f080d8caf"> 1206</a></span><span class="preprocessor">#define CAN_TTCFG_TTIE_GET(x) (((uint8_t)(x) &amp; CAN_TTCFG_TTIE_MASK) &gt;&gt; CAN_TTCFG_TTIE_SHIFT)</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span> </div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span><span class="comment">/*</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span><span class="comment"> * TTIF (RW)</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span><span class="comment"> *</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span><span class="comment"> * Time Trigger Interrupt Flag</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span><span class="comment"> * TTIF will be set if TTIE is set and the cycle time is equal to the trigger time TT_TRIG.</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span><span class="comment"> * Writing a one to TTIF resets it. Writing a zero has no impact.TTIF will be set only once.</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span><span class="comment"> * If TT_TRIG gets not updated, then TTIF will be not setagain in the next basic cycle.</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span><span class="comment"> */</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#aa6886e20457a976200527bec47ff165e"> 1216</a></span><span class="preprocessor">#define CAN_TTCFG_TTIF_MASK (0x8U)</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#aebd4104a536f5ae7746d2e0256b7b02c"> 1217</a></span><span class="preprocessor">#define CAN_TTCFG_TTIF_SHIFT (3U)</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a77d2b59aab667137b502dfbd248aae57"> 1218</a></span><span class="preprocessor">#define CAN_TTCFG_TTIF_SET(x) (((uint8_t)(x) &lt;&lt; CAN_TTCFG_TTIF_SHIFT) &amp; CAN_TTCFG_TTIF_MASK)</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ae9c9328d8c616c53043e1f8fa4ffd0c3"> 1219</a></span><span class="preprocessor">#define CAN_TTCFG_TTIF_GET(x) (((uint8_t)(x) &amp; CAN_TTCFG_TTIF_MASK) &gt;&gt; CAN_TTCFG_TTIF_SHIFT)</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span> </div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span><span class="comment">/*</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span><span class="comment"> * T_PRESC (RW)</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span><span class="comment"> *</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span><span class="comment"> * TTCAN Timer PRESCaler</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span><span class="comment"> * 00b - 1</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span><span class="comment"> * 01b - 2</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span><span class="comment"> * 10b - 4</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span><span class="comment"> * 11b - 8</span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span><span class="comment"> * The TTCAN time base is a CAN bittime defined by S_PRES, S_SEG_1 and S_SEG_2.With T_PRESC an additional prescaling factor of 1, 2, 4 or 8 is defined.</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span><span class="comment"> * T_PRESC can only be modified if TTEN=0, but it is possible to modify T_PRESC and setTTEN simultaneously with one write access.</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span><span class="comment"> */</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a981f451d3b6a8b94159c96e763e13526"> 1232</a></span><span class="preprocessor">#define CAN_TTCFG_T_PRESC_MASK (0x6U)</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a7bfc23d68de70ee711e0f8d8f4d3c4c4"> 1233</a></span><span class="preprocessor">#define CAN_TTCFG_T_PRESC_SHIFT (1U)</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#aa68c99fe18feb9aeae9e897a12d49151"> 1234</a></span><span class="preprocessor">#define CAN_TTCFG_T_PRESC_SET(x) (((uint8_t)(x) &lt;&lt; CAN_TTCFG_T_PRESC_SHIFT) &amp; CAN_TTCFG_T_PRESC_MASK)</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#acd8fd276c20f7ae4951745c4eb7d1813"> 1235</a></span><span class="preprocessor">#define CAN_TTCFG_T_PRESC_GET(x) (((uint8_t)(x) &amp; CAN_TTCFG_T_PRESC_MASK) &gt;&gt; CAN_TTCFG_T_PRESC_SHIFT)</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span> </div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span><span class="comment">/*</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span><span class="comment"> * TTEN (RW)</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span><span class="comment"> *</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span><span class="comment"> * Time Trigger Enable</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span><span class="comment"> * 1 - TTCAN enabled, timer is running0 - disabled</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span><span class="comment"> */</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ac4043a9c7de41f9ef98fa51a472d972c"> 1243</a></span><span class="preprocessor">#define CAN_TTCFG_TTEN_MASK (0x1U)</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a37549e3c0d3c5f8a5f4d91e6ac23af97"> 1244</a></span><span class="preprocessor">#define CAN_TTCFG_TTEN_SHIFT (0U)</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ae42b819ef0d449b94eb7235d7d68de35"> 1245</a></span><span class="preprocessor">#define CAN_TTCFG_TTEN_SET(x) (((uint8_t)(x) &lt;&lt; CAN_TTCFG_TTEN_SHIFT) &amp; CAN_TTCFG_TTEN_MASK)</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#afddc3282af01ad78846c911ce5468d1c"> 1246</a></span><span class="preprocessor">#define CAN_TTCFG_TTEN_GET(x) (((uint8_t)(x) &amp; CAN_TTCFG_TTEN_MASK) &gt;&gt; CAN_TTCFG_TTEN_SHIFT)</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span> </div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span><span class="comment">/* Bitfield definition for register: REF_MSG */</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span><span class="comment">/*</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span><span class="comment"> * REF_IDE (RW)</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span><span class="comment"> *</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span><span class="comment"> * REFerence message IDE bit.</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span><span class="comment"> */</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a9bdf097e7d2dedcbb4245bb7755a3bb1"> 1254</a></span><span class="preprocessor">#define CAN_REF_MSG_REF_IDE_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a4ea4aefff4aae6f122c46b7bd6579aed"> 1255</a></span><span class="preprocessor">#define CAN_REF_MSG_REF_IDE_SHIFT (31U)</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#af320834b59e90f5cfeb41febd255dac5"> 1256</a></span><span class="preprocessor">#define CAN_REF_MSG_REF_IDE_SET(x) (((uint32_t)(x) &lt;&lt; CAN_REF_MSG_REF_IDE_SHIFT) &amp; CAN_REF_MSG_REF_IDE_MASK)</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a99013ade184df29ea8e2ec667a98f68b"> 1257</a></span><span class="preprocessor">#define CAN_REF_MSG_REF_IDE_GET(x) (((uint32_t)(x) &amp; CAN_REF_MSG_REF_IDE_MASK) &gt;&gt; CAN_REF_MSG_REF_IDE_SHIFT)</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span> </div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span><span class="comment">/*</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span><span class="comment"> * REF_MSG (RW)</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span><span class="comment"> *</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span><span class="comment"> * REFerence message IDentifier.</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span><span class="comment"> * If REF_IDE is</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span><span class="comment"> * 1 - REF_ID(28:0) is valid (extended ID)</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span><span class="comment"> * 0 - REF_ID(10:0) is valid (standard ID)</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span><span class="comment"> * REF_ID is used in TTCAN mode to detect a reference message. This holds for time</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span><span class="comment"> * slaves (reception) as well as for the time master (transmission). If the reference</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span><span class="comment"> * message is detected and there are no errors, then the Sync_Mark of this frame will</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span><span class="comment"> * become the Ref_Mark.</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span><span class="comment"> * REF_ID(2:0) is not tested and therefore the appropriate register bits are forced to 0.</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span><span class="comment"> * These bits are used for up to 8 potential time masters.</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span><span class="comment"> * CAN-CTRL recognizes the reference message only by ID. The payload is not tested.</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span><span class="comment"> * Additional note: A time master will transmit a reference message in the same way as a</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span><span class="comment"> * normal frame. REF_ID is intended for detection of a successful transmission of a</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span><span class="comment"> * reference message.</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span><span class="comment"> */</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a4cd31486d2b2a855850d45e5697c1af7"> 1277</a></span><span class="preprocessor">#define CAN_REF_MSG_REF_MSG_MASK (0x1FFFFFFFUL)</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#af2b91349f0d27b350a5d6fda0f592711"> 1278</a></span><span class="preprocessor">#define CAN_REF_MSG_REF_MSG_SHIFT (0U)</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ac4c50496251ac05ac0a23e8b1bbf70f2"> 1279</a></span><span class="preprocessor">#define CAN_REF_MSG_REF_MSG_SET(x) (((uint32_t)(x) &lt;&lt; CAN_REF_MSG_REF_MSG_SHIFT) &amp; CAN_REF_MSG_REF_MSG_MASK)</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ac01406dd803abe629d3321b6392b8ae2"> 1280</a></span><span class="preprocessor">#define CAN_REF_MSG_REF_MSG_GET(x) (((uint32_t)(x) &amp; CAN_REF_MSG_REF_MSG_MASK) &gt;&gt; CAN_REF_MSG_REF_MSG_SHIFT)</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span> </div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span><span class="comment">/* Bitfield definition for register: TRIG_CFG */</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span><span class="comment">/*</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span><span class="comment"> * TEW (RW)</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span><span class="comment"> *</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span><span class="comment"> * Transmit Enable Window</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span><span class="comment"> * For a single shot transmit trigger there is a time of up to 16 ticks of the cycle time</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span><span class="comment"> * where the frame is allowed to start. TWE+1 defines the number of ticks.</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span><span class="comment"> * TEW=0 is a valid setting and shortens the transmit enable window to 1 tick</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span><span class="comment"> */</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#aa7786fd8849d14eea8b4f1b4195f5148"> 1291</a></span><span class="preprocessor">#define CAN_TRIG_CFG_TEW_MASK (0xF000U)</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ac433b831bb4e8865c07ad58071eb39ef"> 1292</a></span><span class="preprocessor">#define CAN_TRIG_CFG_TEW_SHIFT (12U)</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a4fe8344a872d619ac10eee3b67fb6a8d"> 1293</a></span><span class="preprocessor">#define CAN_TRIG_CFG_TEW_SET(x) (((uint16_t)(x) &lt;&lt; CAN_TRIG_CFG_TEW_SHIFT) &amp; CAN_TRIG_CFG_TEW_MASK)</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a16da24351b509a449985a1e745dfc0ee"> 1294</a></span><span class="preprocessor">#define CAN_TRIG_CFG_TEW_GET(x) (((uint16_t)(x) &amp; CAN_TRIG_CFG_TEW_MASK) &gt;&gt; CAN_TRIG_CFG_TEW_SHIFT)</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span> </div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span><span class="comment">/*</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span><span class="comment"> * TTYPE (RW)</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span><span class="comment"> *</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span><span class="comment"> * Trigger Type</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span><span class="comment"> * 000b - Immediate Trigger for immediate transmission</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span><span class="comment"> * 001b - Time Trigger for receive triggers</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span><span class="comment"> * 010b - Single Shot Transmit Trigger for exclusive time windows</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span><span class="comment"> * 011b - Transmit Start Trigger for merged arbitrating time windows</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span><span class="comment"> * 100b - Transmit Stop Trigger for merged arbitrating time windows</span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span><span class="comment"> * others - no action</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span><span class="comment"> * The time of the trigger is defined by TT_TRIG. TTPTR selects the TB slot for the</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span><span class="comment"> * transmit triggers. See Chapter 6.4 for more details.</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span><span class="comment"> */</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a2f14df1b600b1b12bf5518fdba7a7edd"> 1309</a></span><span class="preprocessor">#define CAN_TRIG_CFG_TTYPE_MASK (0x700U)</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#afebd65a45c2efb106204e3348752dfac"> 1310</a></span><span class="preprocessor">#define CAN_TRIG_CFG_TTYPE_SHIFT (8U)</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ad2cd608211d83c7854ab63b3f9431d43"> 1311</a></span><span class="preprocessor">#define CAN_TRIG_CFG_TTYPE_SET(x) (((uint16_t)(x) &lt;&lt; CAN_TRIG_CFG_TTYPE_SHIFT) &amp; CAN_TRIG_CFG_TTYPE_MASK)</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a3d0147cb88080272e0d7a67e7d668884"> 1312</a></span><span class="preprocessor">#define CAN_TRIG_CFG_TTYPE_GET(x) (((uint16_t)(x) &amp; CAN_TRIG_CFG_TTYPE_MASK) &gt;&gt; CAN_TRIG_CFG_TTYPE_SHIFT)</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span> </div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span><span class="comment">/*</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span><span class="comment"> * TTPTR (RW)</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span><span class="comment"> *</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span><span class="comment"> * Transmit Trigger TB slot Pointer</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span><span class="comment"> * If TTPTR is too big and points to a slot that is not available, then TEIF is set and no</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span><span class="comment"> * new trigger can be activated after a write access to TT_TRIG_1.</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span><span class="comment"> * If TTPTR points to an empty slot, then TEIF will be set at the moment, when the</span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span><span class="comment"> * trigger time is reached.</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span><span class="comment"> */</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ab26260d37cd0d38f752ca3c48c183085"> 1323</a></span><span class="preprocessor">#define CAN_TRIG_CFG_TTPTR_MASK (0x3FU)</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a619ba618021c065e136577ad2f0ab67a"> 1324</a></span><span class="preprocessor">#define CAN_TRIG_CFG_TTPTR_SHIFT (0U)</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a8ec0d559dead1ac1155c89bb1c2bd7d4"> 1325</a></span><span class="preprocessor">#define CAN_TRIG_CFG_TTPTR_SET(x) (((uint16_t)(x) &lt;&lt; CAN_TRIG_CFG_TTPTR_SHIFT) &amp; CAN_TRIG_CFG_TTPTR_MASK)</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a555c84249c03a355a4cfef3ca9d633b6"> 1326</a></span><span class="preprocessor">#define CAN_TRIG_CFG_TTPTR_GET(x) (((uint16_t)(x) &amp; CAN_TRIG_CFG_TTPTR_MASK) &gt;&gt; CAN_TRIG_CFG_TTPTR_SHIFT)</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span> </div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span><span class="comment">/* Bitfield definition for register: TT_TRIG */</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span><span class="comment">/*</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span><span class="comment"> * TT_TRIG (RW)</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span><span class="comment"> *</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span><span class="comment"> * Trigger Time</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span><span class="comment"> * TT_TRIG(15:0) defines the cycle time for a trigger.</span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span><span class="comment"> * For a transmission trigger theearliest point of transmission of the SOF of the appropriate frame will be TT_TRIG+1.</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span><span class="comment"> */</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a17d52fb4820f3470a2ea564054d8134e"> 1336</a></span><span class="preprocessor">#define CAN_TT_TRIG_TT_TRIG_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a4640450653c957d9663a2080446747a6"> 1337</a></span><span class="preprocessor">#define CAN_TT_TRIG_TT_TRIG_SHIFT (0U)</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a6c55bb2b0c64de5bd13abf5b84739601"> 1338</a></span><span class="preprocessor">#define CAN_TT_TRIG_TT_TRIG_SET(x) (((uint16_t)(x) &lt;&lt; CAN_TT_TRIG_TT_TRIG_SHIFT) &amp; CAN_TT_TRIG_TT_TRIG_MASK)</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ae70e4a895ee4dcfe4333edc301bac453"> 1339</a></span><span class="preprocessor">#define CAN_TT_TRIG_TT_TRIG_GET(x) (((uint16_t)(x) &amp; CAN_TT_TRIG_TT_TRIG_MASK) &gt;&gt; CAN_TT_TRIG_TT_TRIG_SHIFT)</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span> </div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span><span class="comment">/* Bitfield definition for register: TT_WTRIG */</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span><span class="comment">/*</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span><span class="comment"> * TT_WTRIG (RW)</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span><span class="comment"> *</span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span><span class="comment"> * Watch Trigger Time</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span><span class="comment"> * TT_WTRIG(15:0) defines the cycle time for a watch trigger. The initial watch trigger isthe maximum cycle time 0xffff.</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span><span class="comment"> */</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a6f696bc971d022ffde606a105ca9d5ca"> 1348</a></span><span class="preprocessor">#define CAN_TT_WTRIG_TT_WTRIG_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a98fcd3a8a7426756dc753d50476b7d4d"> 1349</a></span><span class="preprocessor">#define CAN_TT_WTRIG_TT_WTRIG_SHIFT (0U)</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#afc73db7f055245d8e91f429dea365ff9"> 1350</a></span><span class="preprocessor">#define CAN_TT_WTRIG_TT_WTRIG_SET(x) (((uint16_t)(x) &lt;&lt; CAN_TT_WTRIG_TT_WTRIG_SHIFT) &amp; CAN_TT_WTRIG_TT_WTRIG_MASK)</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ade4ad30cc4ba5f4d6795413d05738fe6"> 1351</a></span><span class="preprocessor">#define CAN_TT_WTRIG_TT_WTRIG_GET(x) (((uint16_t)(x) &amp; CAN_TT_WTRIG_TT_WTRIG_MASK) &gt;&gt; CAN_TT_WTRIG_TT_WTRIG_SHIFT)</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span> </div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span> </div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span> </div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span><span class="comment">/* RBUF register group index macro definition */</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a848547dd14b43bf5ddd2cdb5ffaf4d3c"> 1356</a></span><span class="preprocessor">#define CAN_RBUF_BUF0 (0UL)</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a949716f60c0907ed026ae0d9efc2f832"> 1357</a></span><span class="preprocessor">#define CAN_RBUF_BUF1 (1UL)</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#aa2dda821d9ea8d247db84df7cdffb1eb"> 1358</a></span><span class="preprocessor">#define CAN_RBUF_BUF2 (2UL)</span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a11c97327810780c4df61b1b94cdd5f52"> 1359</a></span><span class="preprocessor">#define CAN_RBUF_BUF3 (3UL)</span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ab5c1331e31d8337835e11f1286377b4d"> 1360</a></span><span class="preprocessor">#define CAN_RBUF_BUF4 (4UL)</span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a8141a39127ac66bacdc694e2b530c8d1"> 1361</a></span><span class="preprocessor">#define CAN_RBUF_BUF5 (5UL)</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#aa26fd90093d58ebd224a8ed2fa4c6926"> 1362</a></span><span class="preprocessor">#define CAN_RBUF_BUF6 (6UL)</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a2213afad8e28ddec0645b9dc3278f721"> 1363</a></span><span class="preprocessor">#define CAN_RBUF_BUF7 (7UL)</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a90826e452cb1bdb5e288436ab03f1558"> 1364</a></span><span class="preprocessor">#define CAN_RBUF_BUF8 (8UL)</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a10643b9bd360b6ac3cdd7099a75688b8"> 1365</a></span><span class="preprocessor">#define CAN_RBUF_BUF9 (9UL)</span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a773e453c81469eed7cfe3e2f6c5b42bf"> 1366</a></span><span class="preprocessor">#define CAN_RBUF_BUF10 (10UL)</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#abd823f766d389d36bd12b88ad730b3f6"> 1367</a></span><span class="preprocessor">#define CAN_RBUF_BUF11 (11UL)</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a5c68565658d6682ecb4edbea2d29a35b"> 1368</a></span><span class="preprocessor">#define CAN_RBUF_BUF12 (12UL)</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a1b334f15735eca6e6d675c4b8baa9f93"> 1369</a></span><span class="preprocessor">#define CAN_RBUF_BUF13 (13UL)</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ac41617d630e141c316c4f5877ba8a827"> 1370</a></span><span class="preprocessor">#define CAN_RBUF_BUF14 (14UL)</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a7f1d952f03990ce9f648fc606a7c6866"> 1371</a></span><span class="preprocessor">#define CAN_RBUF_BUF15 (15UL)</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a78dba67f9f9e5cbe92820f91926041e1"> 1372</a></span><span class="preprocessor">#define CAN_RBUF_BUF16 (16UL)</span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a8dc2862597d7d1b7d64cc4e16ae584fd"> 1373</a></span><span class="preprocessor">#define CAN_RBUF_BUF17 (17UL)</span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a514da53e23d3d8d52391e83245233818"> 1374</a></span><span class="preprocessor">#define CAN_RBUF_BUF18 (18UL)</span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#adebbe1b5be79300b0b57e4b6824a9aac"> 1375</a></span><span class="preprocessor">#define CAN_RBUF_BUF19 (19UL)</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span> </div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span><span class="comment">/* TBUF register group index macro definition */</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a40afc4d6f179d097abc5a389a448ee6c"> 1378</a></span><span class="preprocessor">#define CAN_TBUF_BUF0 (0UL)</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ae3782bcee3d0ca6f900ca83d60dd575b"> 1379</a></span><span class="preprocessor">#define CAN_TBUF_BUF1 (1UL)</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ad41c0b6019c5a6c6921bd423dd82e736"> 1380</a></span><span class="preprocessor">#define CAN_TBUF_BUF2 (2UL)</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ac579b90dfbb13d6ba27cf8d610b63397"> 1381</a></span><span class="preprocessor">#define CAN_TBUF_BUF3 (3UL)</span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a30b6db0c966fb7a474475900bcc0c25b"> 1382</a></span><span class="preprocessor">#define CAN_TBUF_BUF4 (4UL)</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a7fdc8b0f153583c5172cbb13c55991d8"> 1383</a></span><span class="preprocessor">#define CAN_TBUF_BUF5 (5UL)</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a75802750e4bfe84dcb49a190c822c6a5"> 1384</a></span><span class="preprocessor">#define CAN_TBUF_BUF6 (6UL)</span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a6d622b4fc07186e21eb4ae1900beac71"> 1385</a></span><span class="preprocessor">#define CAN_TBUF_BUF7 (7UL)</span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a57fb73ede39eabbb96a7103027416f07"> 1386</a></span><span class="preprocessor">#define CAN_TBUF_BUF8 (8UL)</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a2fe9ad92ec2675e22caf2e73c113d0f0"> 1387</a></span><span class="preprocessor">#define CAN_TBUF_BUF9 (9UL)</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a4777f54285ee5f0f0c287ff06aa1e80c"> 1388</a></span><span class="preprocessor">#define CAN_TBUF_BUF10 (10UL)</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#abaf642da987aa40e75be2e049369eaff"> 1389</a></span><span class="preprocessor">#define CAN_TBUF_BUF11 (11UL)</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ab11912100a511a15834c7cc8088dca3d"> 1390</a></span><span class="preprocessor">#define CAN_TBUF_BUF12 (12UL)</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#adba3c494903a3dc4f604ba81cb816448"> 1391</a></span><span class="preprocessor">#define CAN_TBUF_BUF13 (13UL)</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#ad9494828812e7e1de60314a1fcbe7917"> 1392</a></span><span class="preprocessor">#define CAN_TBUF_BUF14 (14UL)</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#acecfce83a4ff1e5a5e0b0418e5b8115f"> 1393</a></span><span class="preprocessor">#define CAN_TBUF_BUF15 (15UL)</span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a8649e7fdc4ef8f14c8611b3e687fab2d"> 1394</a></span><span class="preprocessor">#define CAN_TBUF_BUF16 (16UL)</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#aa4e65005507df3e33c073bb63c41ac7d"> 1395</a></span><span class="preprocessor">#define CAN_TBUF_BUF17 (17UL)</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span> </div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span><span class="comment">/* TTS register group index macro definition */</span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a9234de090ee4f81483d747e8841747f0"> 1398</a></span><span class="preprocessor">#define CAN_TTS_WRD0 (0UL)</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__can__regs_8h.html#a8fee7d8b884704ae783b016f43db8bb9"> 1399</a></span><span class="preprocessor">#define CAN_TTS_WRD1 (1UL)</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span> </div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span> </div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_CAN_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructCAN__Type_html"><div class="ttname"><a href="structCAN__Type.html">CAN_Type</a></div><div class="ttdef"><b>Definition</b> hpm_can_regs.h:12</div></div>
<div class="ttc" id="astructCAN__Type_html_a008a1b38667dcfb14a06fe66cac906a8"><div class="ttname"><a href="structCAN__Type.html#a008a1b38667dcfb14a06fe66cac906a8">CAN_Type::TIMECFG</a></div><div class="ttdeci">__RW uint8_t TIMECFG</div><div class="ttdef"><b>Definition</b> hpm_can_regs.h:28</div></div>
<div class="ttc" id="astructCAN__Type_html_a0800d9b03631210a767ddfb46e549285"><div class="ttname"><a href="structCAN__Type.html#a0800d9b03631210a767ddfb46e549285">CAN_Type::TT_WTRIG</a></div><div class="ttdeci">__RW uint16_t TT_WTRIG</div><div class="ttdef"><b>Definition</b> hpm_can_regs.h:37</div></div>
<div class="ttc" id="astructCAN__Type_html_a32d9556560c80d13b6322da410ff3375"><div class="ttname"><a href="structCAN__Type.html#a32d9556560c80d13b6322da410ff3375">CAN_Type::ACF</a></div><div class="ttdeci">__RW uint32_t ACF</div><div class="ttdef"><b>Definition</b> hpm_can_regs.h:30</div></div>
<div class="ttc" id="astructCAN__Type_html_a37b668491ed0e48370d421c05a9ba979"><div class="ttname"><a href="structCAN__Type.html#a37b668491ed0e48370d421c05a9ba979">CAN_Type::S_PRESC</a></div><div class="ttdeci">__RW uint32_t S_PRESC</div><div class="ttdef"><b>Definition</b> hpm_can_regs.h:21</div></div>
<div class="ttc" id="astructCAN__Type_html_a4fd1a453ded93914510503165edc6fbe"><div class="ttname"><a href="structCAN__Type.html#a4fd1a453ded93914510503165edc6fbe">CAN_Type::TTS</a></div><div class="ttdeci">__R uint32_t TTS[2]</div><div class="ttdef"><b>Definition</b> hpm_can_regs.h:15</div></div>
<div class="ttc" id="astructCAN__Type_html_a58dffb64e58f1f5324430e840c80866b"><div class="ttname"><a href="structCAN__Type.html#a58dffb64e58f1f5324430e840c80866b">CAN_Type::TT_TRIG</a></div><div class="ttdeci">__RW uint16_t TT_TRIG</div><div class="ttdef"><b>Definition</b> hpm_can_regs.h:36</div></div>
<div class="ttc" id="astructCAN__Type_html_a5e423b8950a8850dfe17f30ab9e4ca26"><div class="ttname"><a href="structCAN__Type.html#a5e423b8950a8850dfe17f30ab9e4ca26">CAN_Type::F_PRESC</a></div><div class="ttdeci">__RW uint32_t F_PRESC</div><div class="ttdef"><b>Definition</b> hpm_can_regs.h:22</div></div>
<div class="ttc" id="astructCAN__Type_html_a6ff81d657371ffb62d5b1e95983bb530"><div class="ttname"><a href="structCAN__Type.html#a6ff81d657371ffb62d5b1e95983bb530">CAN_Type::TRIG_CFG</a></div><div class="ttdeci">__RW uint16_t TRIG_CFG</div><div class="ttdef"><b>Definition</b> hpm_can_regs.h:35</div></div>
<div class="ttc" id="astructCAN__Type_html_a73aff82bfb2668f04ba604134566d318"><div class="ttname"><a href="structCAN__Type.html#a73aff82bfb2668f04ba604134566d318">CAN_Type::EALCAP</a></div><div class="ttdeci">__R uint8_t EALCAP</div><div class="ttdef"><b>Definition</b> hpm_can_regs.h:23</div></div>
<div class="ttc" id="astructCAN__Type_html_a82764475fa33305bdaba3bf276667160"><div class="ttname"><a href="structCAN__Type.html#a82764475fa33305bdaba3bf276667160">CAN_Type::LIMIT</a></div><div class="ttdeci">__RW uint8_t LIMIT</div><div class="ttdef"><b>Definition</b> hpm_can_regs.h:20</div></div>
<div class="ttc" id="astructCAN__Type_html_a8a203a84a26491d0bb5de5a8aa5e64f4"><div class="ttname"><a href="structCAN__Type.html#a8a203a84a26491d0bb5de5a8aa5e64f4">CAN_Type::CMD_STA_CMD_CTRL</a></div><div class="ttdeci">__RW uint32_t CMD_STA_CMD_CTRL</div><div class="ttdef"><b>Definition</b> hpm_can_regs.h:16</div></div>
<div class="ttc" id="astructCAN__Type_html_a8a2fec5d6add6951d410aa50e16916c6"><div class="ttname"><a href="structCAN__Type.html#a8a2fec5d6add6951d410aa50e16916c6">CAN_Type::TECNT</a></div><div class="ttdeci">__R uint8_t TECNT</div><div class="ttdef"><b>Definition</b> hpm_can_regs.h:26</div></div>
<div class="ttc" id="astructCAN__Type_html_a8a9b506b0d71bc5b2e7de20721a0d8c3"><div class="ttname"><a href="structCAN__Type.html#a8a9b506b0d71bc5b2e7de20721a0d8c3">CAN_Type::ACF_EN</a></div><div class="ttdeci">__RW uint16_t ACF_EN</div><div class="ttdef"><b>Definition</b> hpm_can_regs.h:29</div></div>
<div class="ttc" id="astructCAN__Type_html_a8daacaa8e9c936750682aeb8e2132f23"><div class="ttname"><a href="structCAN__Type.html#a8daacaa8e9c936750682aeb8e2132f23">CAN_Type::TTCFG</a></div><div class="ttdeci">__RW uint8_t TTCFG</div><div class="ttdef"><b>Definition</b> hpm_can_regs.h:33</div></div>
<div class="ttc" id="astructCAN__Type_html_aa73cc515316baae5b47939f96ffe11cc"><div class="ttname"><a href="structCAN__Type.html#aa73cc515316baae5b47939f96ffe11cc">CAN_Type::REF_MSG</a></div><div class="ttdeci">__RW uint32_t REF_MSG</div><div class="ttdef"><b>Definition</b> hpm_can_regs.h:34</div></div>
<div class="ttc" id="astructCAN__Type_html_aacb610f80157d25b8094045dff391e2a"><div class="ttname"><a href="structCAN__Type.html#aacb610f80157d25b8094045dff391e2a">CAN_Type::RBUF</a></div><div class="ttdeci">__RW uint32_t RBUF[20]</div><div class="ttdef"><b>Definition</b> hpm_can_regs.h:13</div></div>
<div class="ttc" id="astructCAN__Type_html_ab3b2065c4e611ec82ed902aef798cb89"><div class="ttname"><a href="structCAN__Type.html#ab3b2065c4e611ec82ed902aef798cb89">CAN_Type::RTIF</a></div><div class="ttdeci">__W uint8_t RTIF</div><div class="ttdef"><b>Definition</b> hpm_can_regs.h:18</div></div>
<div class="ttc" id="astructCAN__Type_html_ac568430e7b3e1a3ada9c02432953232e"><div class="ttname"><a href="structCAN__Type.html#ac568430e7b3e1a3ada9c02432953232e">CAN_Type::RECNT</a></div><div class="ttdeci">__R uint8_t RECNT</div><div class="ttdef"><b>Definition</b> hpm_can_regs.h:25</div></div>
<div class="ttc" id="astructCAN__Type_html_ac6332200ff9cda76572a4847be5f67d3"><div class="ttname"><a href="structCAN__Type.html#ac6332200ff9cda76572a4847be5f67d3">CAN_Type::TBSLOT</a></div><div class="ttdeci">__RW uint8_t TBSLOT</div><div class="ttdef"><b>Definition</b> hpm_can_regs.h:32</div></div>
<div class="ttc" id="astructCAN__Type_html_ad052b367e5253c77fa9756ce1eac31a9"><div class="ttname"><a href="structCAN__Type.html#ad052b367e5253c77fa9756ce1eac31a9">CAN_Type::RTIE</a></div><div class="ttdeci">__RW uint8_t RTIE</div><div class="ttdef"><b>Definition</b> hpm_can_regs.h:17</div></div>
<div class="ttc" id="astructCAN__Type_html_aeb5b1aedab5e5c58f86632d232eaa143"><div class="ttname"><a href="structCAN__Type.html#aeb5b1aedab5e5c58f86632d232eaa143">CAN_Type::TDC</a></div><div class="ttdeci">__RW uint8_t TDC</div><div class="ttdef"><b>Definition</b> hpm_can_regs.h:24</div></div>
<div class="ttc" id="astructCAN__Type_html_aee691b871455449d0d53ae86b966e4a6"><div class="ttname"><a href="structCAN__Type.html#aee691b871455449d0d53ae86b966e4a6">CAN_Type::ACFCTRL</a></div><div class="ttdeci">__RW uint8_t ACFCTRL</div><div class="ttdef"><b>Definition</b> hpm_can_regs.h:27</div></div>
<div class="ttc" id="astructCAN__Type_html_af0f2885edc1f97902dd16140290b7699"><div class="ttname"><a href="structCAN__Type.html#af0f2885edc1f97902dd16140290b7699">CAN_Type::VER</a></div><div class="ttdeci">__RW uint16_t VER</div><div class="ttdef"><b>Definition</b> hpm_can_regs.h:31</div></div>
<div class="ttc" id="astructCAN__Type_html_af137ad7c77d28f55ac71ffee8cc79dc8"><div class="ttname"><a href="structCAN__Type.html#af137ad7c77d28f55ac71ffee8cc79dc8">CAN_Type::ERRINT</a></div><div class="ttdeci">__RW uint8_t ERRINT</div><div class="ttdef"><b>Definition</b> hpm_can_regs.h:19</div></div>
<div class="ttc" id="astructCAN__Type_html_af9031271e3272d460afd0acfd4fb45dc"><div class="ttname"><a href="structCAN__Type.html#af9031271e3272d460afd0acfd4fb45dc">CAN_Type::TBUF</a></div><div class="ttdeci">__RW uint32_t TBUF[18]</div><div class="ttdef"><b>Definition</b> hpm_can_regs.h:14</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_73f0bdec64e2070d9c861a3d68c4290f.html">HPM6300</a></li><li class="navelem"><a class="el" href="dir_476abf4e0aed220384be55bc617e1ac9.html">ip</a></li><li class="navelem"><a class="el" href="HPM6300_2ip_2hpm__can__regs_8h.html">hpm_can_regs.h</a></li>
    <li class="footer">Generated on Mon Mar 31 2025 13:16:01 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
