// Seed: 1125462603
module module_0 (
    input logic id_0,
    input id_1,
    input reg id_2,
    output logic id_3,
    output id_4
);
  logic id_5;
  always @(posedge 1) id_4 <= id_2;
endmodule
