=====
SETUP
-14.317
17.521
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.587
8.049
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.051
8.621
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.793
9.164
u_loader/read_event_s2
9.583
9.954
data_out_controlled_2_s2
12.010
12.565
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s10
14.252
14.822
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s4
14.825
15.287
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s9
15.289
15.859
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s3
16.004
16.559
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s0
16.972
17.521
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0
17.521
=====
SETUP
-14.216
17.420
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.587
8.049
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.051
8.621
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.793
9.164
u_loader/read_event_s2
9.583
9.954
data_out_controlled_1_s2
12.084
12.455
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s10
14.661
15.231
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s4
15.233
15.604
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s9
15.857
16.406
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s3
16.408
16.870
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s0
16.871
17.420
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0
17.420
=====
SETUP
-14.138
17.343
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.587
8.049
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.051
8.621
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.793
9.164
u_loader/read_event_s2
9.583
9.954
data_out_controlled_0_s2
12.010
12.565
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s9
13.315
13.885
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s6
13.887
14.349
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s10
14.525
15.095
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s3
15.268
15.721
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s1
16.138
16.708
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0
16.881
17.343
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0
17.343
=====
SETUP
-12.901
16.106
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.587
8.049
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.051
8.621
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.793
9.164
u_loader/read_event_s2
9.583
9.954
data_out_controlled_0_s2
12.010
12.565
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0
16.106
=====
SETUP
-12.212
15.417
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.587
8.049
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.051
8.621
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.793
9.164
u_loader/read_event_s2
9.583
9.954
data_out_controlled_3_s2
12.095
12.612
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0
15.417
=====
SETUP
-12.196
15.400
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.587
8.049
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.051
8.621
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.793
9.164
u_loader/read_event_s2
9.583
9.954
data_out_controlled_3_s2
12.095
12.612
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0
15.400
=====
SETUP
-12.104
15.308
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.587
8.049
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.051
8.621
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.793
9.164
u_loader/read_event_s2
9.583
9.954
data_out_controlled_2_s2
12.010
12.565
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0
15.308
=====
SETUP
-12.000
15.204
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.587
8.049
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.051
8.621
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.793
9.164
u_loader/read_event_s2
9.583
9.954
data_out_controlled_1_s2
12.084
12.455
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0
15.204
=====
SETUP
-11.901
15.105
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.587
8.049
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.051
8.621
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.793
9.164
u_loader/read_event_s2
9.583
9.954
data_out_controlled_7_s2
12.233
12.788
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0
15.105
=====
SETUP
-11.873
15.077
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.587
8.049
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.051
8.621
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.793
9.164
u_loader/read_event_s2
9.583
9.954
data_out_controlled_7_s2
12.233
12.788
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0
15.077
=====
SETUP
-11.812
15.016
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.587
8.049
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.051
8.621
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.793
9.164
u_loader/read_event_s2
9.583
9.954
data_out_controlled_2_s2
12.010
12.565
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0
15.016
=====
SETUP
-11.671
14.875
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.587
8.049
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.051
8.621
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.793
9.164
u_loader/read_event_s2
9.583
9.954
data_out_controlled_0_s2
12.010
12.565
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0
14.875
=====
SETUP
-11.585
14.789
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.587
8.049
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.051
8.621
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.793
9.164
u_loader/read_event_s2
9.583
9.954
data_out_controlled_1_s2
12.084
12.455
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0
14.789
=====
SETUP
-11.298
14.502
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.587
8.049
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.051
8.621
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.793
9.164
u_loader/read_event_s2
9.583
9.954
data_out_controlled_6_s2
11.991
12.546
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0
14.502
=====
SETUP
-11.254
14.458
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.587
8.049
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.051
8.621
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.793
9.164
u_loader/read_event_s2
9.583
9.954
data_out_controlled_6_s2
11.991
12.546
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0
14.458
=====
SETUP
-11.180
14.385
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.587
8.049
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.051
8.621
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.793
9.164
u_loader/read_event_s2
9.583
9.954
data_out_controlled_4_s2
11.598
11.969
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0
14.385
=====
SETUP
-11.107
14.311
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.587
8.049
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.051
8.621
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.793
9.164
u_loader/read_event_s2
9.583
9.954
data_out_controlled_7_s2
12.233
12.788
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0
14.311
=====
SETUP
-11.008
14.213
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.587
8.049
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.051
8.621
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.793
9.164
u_loader/read_event_s2
9.583
9.954
data_out_controlled_3_s2
12.095
12.612
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0
14.213
=====
SETUP
-10.995
14.199
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.587
8.049
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.051
8.621
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.793
9.164
u_loader/read_event_s2
9.583
9.954
data_out_controlled_1_s2
12.084
12.455
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0
14.199
=====
SETUP
-10.975
14.179
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.587
8.049
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.051
8.621
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.793
9.164
u_loader/read_event_s2
9.583
9.954
data_out_controlled_6_s2
11.991
12.546
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0
14.179
=====
SETUP
-10.956
14.160
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.587
8.049
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.051
8.621
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.793
9.164
u_loader/read_event_s2
9.583
9.954
data_out_controlled_5_s2
12.095
12.548
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0
14.160
=====
SETUP
-10.956
14.160
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.587
8.049
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.051
8.621
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.793
9.164
u_loader/read_event_s2
9.583
9.954
data_out_controlled_5_s2
12.095
12.548
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0
14.160
=====
SETUP
-10.937
14.141
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.587
8.049
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.051
8.621
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.793
9.164
u_loader/read_event_s2
9.583
9.954
data_out_controlled_5_s2
12.095
12.548
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_5_s0
14.141
=====
SETUP
-10.802
14.006
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.587
8.049
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.051
8.621
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.793
9.164
u_loader/read_event_s2
9.583
9.954
data_out_controlled_2_s2
12.010
12.565
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0
14.006
=====
SETUP
-10.626
13.830
3.204
cnt_hor_7_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
7.587
8.049
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s3
8.051
8.621
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
8.793
9.164
u_loader/read_event_s2
9.583
9.954
data_out_controlled_0_s2
12.010
12.565
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0
13.830
=====
HOLD
-1.788
3.902
5.689
clk_i_ibuf
0.000
1.392
run_cnt_24_s0
2.903
3.105
gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0
3.902
=====
HOLD
0.074
5.966
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_48_s0
5.643
5.844
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_12_s
5.966
=====
HOLD
0.074
5.966
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_28_s0
5.643
5.844
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_7_s
5.966
=====
HOLD
0.074
5.966
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_1_s0
5.643
5.844
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s
5.966
=====
HOLD
0.076
5.969
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_51_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_12_s
5.969
=====
HOLD
0.076
5.969
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_49_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_12_s
5.969
=====
HOLD
0.076
5.969
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_29_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_7_s
5.969
=====
HOLD
0.202
6.095
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_50_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_12_s
6.095
=====
HOLD
0.202
6.095
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_2_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s
6.095
=====
HOLD
0.230
5.991
5.761
u_loader/prom_addr_6_s0
5.643
5.845
u_loader/u_prom/prom_inst_12
5.991
=====
HOLD
0.319
5.972
5.653
u_loader/fifo_din_4_s0
5.643
5.844
u_loader/mem_mem_0_1_s
5.972
=====
HOLD
0.319
5.973
5.653
u_loader/fifo_din_7_s0
5.643
5.844
u_loader/mem_mem_0_1_s
5.973
=====
HOLD
0.319
5.973
5.653
u_loader/fifo_din_5_s0
5.643
5.844
u_loader/mem_mem_0_1_s
5.973
=====
HOLD
0.325
5.978
5.653
u_loader/wr_ptr_2_s0
5.643
5.845
u_loader/mem_mem_1_1_s
5.978
=====
HOLD
0.340
6.101
5.761
u_loader/prom_addr_7_s0
5.643
5.845
u_loader/u_prom/prom_inst_12
6.101
=====
HOLD
0.347
6.240
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_8_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s
6.240
=====
HOLD
0.351
6.112
5.761
u_loader/prom_addr_8_s0
5.643
5.845
u_loader/u_prom/prom_inst_12
6.112
=====
HOLD
0.353
6.114
5.761
u_loader/prom_addr_2_s0
5.643
5.845
u_loader/u_prom/prom_inst_12
6.114
=====
HOLD
0.355
6.117
5.761
u_loader/prom_addr_10_s0
5.643
5.845
u_loader/u_prom/prom_inst_12
6.117
=====
HOLD
0.375
6.267
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_40_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_10_s
6.267
=====
HOLD
0.425
6.080
5.654
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n420_s0
5.848
6.080
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1
6.080
=====
HOLD
0.425
6.606
6.180
gw_gao_inst_0/tck_ibuf
0.000
3.126
gw_gao_inst_0/u_gw_jtag
3.126
3.802
gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_12_s3
6.169
6.371
gw_gao_inst_0/u_la0_top/n565_s6
6.374
6.606
gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_12_s3
6.606
=====
HOLD
0.425
6.606
6.180
gw_gao_inst_0/tck_ibuf
0.000
3.126
gw_gao_inst_0/u_gw_jtag
3.126
3.802
gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_15_s5
6.169
6.371
gw_gao_inst_0/u_la0_top/n562_s6
6.374
6.606
gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_15_s5
6.606
=====
HOLD
0.425
6.606
6.180
gw_gao_inst_0/tck_ibuf
0.000
3.126
gw_gao_inst_0/u_gw_jtag
3.126
3.802
gw_gao_inst_0/u_la0_top/capture_mem_addr_max_12_s3
6.169
6.371
gw_gao_inst_0/u_la0_top/n565_s4
6.374
6.606
gw_gao_inst_0/u_la0_top/capture_mem_addr_max_12_s3
6.606
=====
HOLD
0.425
6.606
6.180
gw_gao_inst_0/tck_ibuf
0.000
3.126
gw_gao_inst_0/u_gw_jtag
3.126
3.802
gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s3
6.169
6.371
gw_gao_inst_0/u_la0_top/n563_s4
6.374
6.606
gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s3
6.606
