Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Oct 25 16:40:37 2016
| Host         : AwesomeSauce running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file sort_timing_summary_routed.rpt -rpx sort_timing_summary_routed.rpx
| Design       : sort
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 80 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 80 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.082        0.000                      0                  400        0.148        0.000                      0                  400        1.550        0.000                       0                   481  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
external_clock  {0.000 2.050}        4.100           243.902         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
external_clock        0.082        0.000                      0                  400        0.148        0.000                      0                  400        1.550        0.000                       0                   481  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  external_clock
  To Clock:  external_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 s0_2/genblk1.pout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            s1_1n2/genblk1.xout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.100ns  (external_clock rise@4.100ns - external_clock rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 1.463ns (36.245%)  route 2.573ns (63.755%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 8.903 - 4.100 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.549     5.100    s0_2/CLK
    SLICE_X36Y59         FDRE                                         r  s0_2/genblk1.pout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.419     5.519 r  s0_2/genblk1.pout_reg[4]/Q
                         net (fo=4, routed)           0.856     6.376    s0_2/Q[4]
    SLICE_X36Y59         LUT4 (Prop_lut4_I0_O)        0.299     6.675 r  s0_2/xout1_carry_i_6__1/O
                         net (fo=1, routed)           0.577     7.252    s1_1n2/S[2]
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.756 r  s1_1n2/xout1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.756    s1_1n2/xout1_carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.873 r  s1_1n2/xout1_carry__0/CO[3]
                         net (fo=32, routed)          1.140     9.013    s1_1n2/xout1_carry__0_n_0
    SLICE_X38Y53         LUT3 (Prop_lut3_I2_O)        0.124     9.137 r  s1_1n2/genblk1.xout[1]_i_1/O
                         net (fo=1, routed)           0.000     9.137    s1_1n2/p_0_in[1]
    SLICE_X38Y53         FDRE                                         r  s1_1n2/genblk1.xout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      4.100     4.100 r  
    E3                                                0.000     4.100 r  clk (IN)
                         net (fo=0)                   0.000     4.100    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     5.518 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.380    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.432     8.903    s1_1n2/CLK
    SLICE_X38Y53         FDRE                                         r  s1_1n2/genblk1.xout_reg[1]/C
                         clock pessimism              0.274     9.177    
                         clock uncertainty           -0.035     9.142    
    SLICE_X38Y53         FDRE (Setup_fdre_C_D)        0.077     9.219    s1_1n2/genblk1.xout_reg[1]
  -------------------------------------------------------------------
                         required time                          9.219    
                         arrival time                          -9.137    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 s0_2/genblk1.pout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            s1_1n2/genblk1.xout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.100ns  (external_clock rise@4.100ns - external_clock rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 1.463ns (36.272%)  route 2.570ns (63.728%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 8.903 - 4.100 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.549     5.100    s0_2/CLK
    SLICE_X36Y59         FDRE                                         r  s0_2/genblk1.pout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.419     5.519 r  s0_2/genblk1.pout_reg[4]/Q
                         net (fo=4, routed)           0.856     6.376    s0_2/Q[4]
    SLICE_X36Y59         LUT4 (Prop_lut4_I0_O)        0.299     6.675 r  s0_2/xout1_carry_i_6__1/O
                         net (fo=1, routed)           0.577     7.252    s1_1n2/S[2]
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.756 r  s1_1n2/xout1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.756    s1_1n2/xout1_carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.873 r  s1_1n2/xout1_carry__0/CO[3]
                         net (fo=32, routed)          1.137     9.010    s1_1n2/xout1_carry__0_n_0
    SLICE_X38Y53         LUT3 (Prop_lut3_I2_O)        0.124     9.134 r  s1_1n2/genblk1.xout[2]_i_1/O
                         net (fo=1, routed)           0.000     9.134    s1_1n2/p_0_in[2]
    SLICE_X38Y53         FDRE                                         r  s1_1n2/genblk1.xout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      4.100     4.100 r  
    E3                                                0.000     4.100 r  clk (IN)
                         net (fo=0)                   0.000     4.100    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     5.518 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.380    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.432     8.903    s1_1n2/CLK
    SLICE_X38Y53         FDRE                                         r  s1_1n2/genblk1.xout_reg[2]/C
                         clock pessimism              0.274     9.177    
                         clock uncertainty           -0.035     9.142    
    SLICE_X38Y53         FDRE (Setup_fdre_C_D)        0.081     9.223    s1_1n2/genblk1.xout_reg[2]
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 s1_1n2/genblk1.yout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            s2_2n3/genblk1.yout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.100ns  (external_clock rise@4.100ns - external_clock rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.474ns (37.344%)  route 2.473ns (62.656%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 8.902 - 4.100 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.551     5.102    s1_1n2/CLK
    SLICE_X39Y55         FDRE                                         r  s1_1n2/genblk1.yout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.456     5.558 r  s1_1n2/genblk1.yout_reg[0]/Q
                         net (fo=4, routed)           0.864     6.423    s1_3n4/genblk1.yout_reg[15]_1[0]
    SLICE_X39Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  s1_3n4/xout1_carry_i_8__2/O
                         net (fo=1, routed)           0.556     7.102    s2_2n3/genblk1.xout_reg[6]_1[0]
    SLICE_X40Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.758 r  s2_2n3/xout1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.758    s2_2n3/xout1_carry_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  s2_2n3/xout1_carry__0/CO[3]
                         net (fo=32, routed)          1.053     8.925    s2_2n3/xout1_carry__0_n_0
    SLICE_X40Y61         LUT3 (Prop_lut3_I2_O)        0.124     9.049 r  s2_2n3/genblk1.yout[2]_i_1/O
                         net (fo=1, routed)           0.000     9.049    s2_2n3/genblk1.yout[2]_i_1_n_0
    SLICE_X40Y61         FDRE                                         r  s2_2n3/genblk1.yout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      4.100     4.100 r  
    E3                                                0.000     4.100 r  clk (IN)
                         net (fo=0)                   0.000     4.100    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     5.518 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.380    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.431     8.902    s2_2n3/CLK
    SLICE_X40Y61         FDRE                                         r  s2_2n3/genblk1.yout_reg[2]/C
                         clock pessimism              0.259     9.161    
                         clock uncertainty           -0.035     9.126    
    SLICE_X40Y61         FDRE (Setup_fdre_C_D)        0.029     9.155    s2_2n3/genblk1.yout_reg[2]
  -------------------------------------------------------------------
                         required time                          9.155    
                         arrival time                          -9.049    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 s0_2/genblk1.pout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            s1_1n2/genblk1.xout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.100ns  (external_clock rise@4.100ns - external_clock rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 1.463ns (36.893%)  route 2.503ns (63.107%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 8.904 - 4.100 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.549     5.100    s0_2/CLK
    SLICE_X36Y59         FDRE                                         r  s0_2/genblk1.pout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.419     5.519 r  s0_2/genblk1.pout_reg[4]/Q
                         net (fo=4, routed)           0.856     6.376    s0_2/Q[4]
    SLICE_X36Y59         LUT4 (Prop_lut4_I0_O)        0.299     6.675 r  s0_2/xout1_carry_i_6__1/O
                         net (fo=1, routed)           0.577     7.252    s1_1n2/S[2]
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.756 r  s1_1n2/xout1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.756    s1_1n2/xout1_carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.873 r  s1_1n2/xout1_carry__0/CO[3]
                         net (fo=32, routed)          1.069     8.942    s1_1n2/xout1_carry__0_n_0
    SLICE_X39Y52         LUT3 (Prop_lut3_I2_O)        0.124     9.066 r  s1_1n2/genblk1.xout[6]_i_1/O
                         net (fo=1, routed)           0.000     9.066    s1_1n2/p_0_in[6]
    SLICE_X39Y52         FDRE                                         r  s1_1n2/genblk1.xout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      4.100     4.100 r  
    E3                                                0.000     4.100 r  clk (IN)
                         net (fo=0)                   0.000     4.100    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     5.518 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.380    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.433     8.904    s1_1n2/CLK
    SLICE_X39Y52         FDRE                                         r  s1_1n2/genblk1.xout_reg[6]/C
                         clock pessimism              0.274     9.178    
                         clock uncertainty           -0.035     9.143    
    SLICE_X39Y52         FDRE (Setup_fdre_C_D)        0.029     9.172    s1_1n2/genblk1.xout_reg[6]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 s1_1n2/genblk1.yout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            s2_2n3/genblk1.yout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.100ns  (external_clock rise@4.100ns - external_clock rise@0.000ns)
  Data Path Delay:        3.944ns  (logic 1.474ns (37.373%)  route 2.470ns (62.627%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 8.902 - 4.100 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.551     5.102    s1_1n2/CLK
    SLICE_X39Y55         FDRE                                         r  s1_1n2/genblk1.yout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.456     5.558 r  s1_1n2/genblk1.yout_reg[0]/Q
                         net (fo=4, routed)           0.864     6.423    s1_3n4/genblk1.yout_reg[15]_1[0]
    SLICE_X39Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  s1_3n4/xout1_carry_i_8__2/O
                         net (fo=1, routed)           0.556     7.102    s2_2n3/genblk1.xout_reg[6]_1[0]
    SLICE_X40Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.758 r  s2_2n3/xout1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.758    s2_2n3/xout1_carry_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  s2_2n3/xout1_carry__0/CO[3]
                         net (fo=32, routed)          1.050     8.922    s2_2n3/xout1_carry__0_n_0
    SLICE_X40Y61         LUT3 (Prop_lut3_I2_O)        0.124     9.046 r  s2_2n3/genblk1.yout[4]_i_1/O
                         net (fo=1, routed)           0.000     9.046    s2_2n3/genblk1.yout[4]_i_1_n_0
    SLICE_X40Y61         FDRE                                         r  s2_2n3/genblk1.yout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      4.100     4.100 r  
    E3                                                0.000     4.100 r  clk (IN)
                         net (fo=0)                   0.000     4.100    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     5.518 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.380    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.431     8.902    s2_2n3/CLK
    SLICE_X40Y61         FDRE                                         r  s2_2n3/genblk1.yout_reg[4]/C
                         clock pessimism              0.259     9.161    
                         clock uncertainty           -0.035     9.126    
    SLICE_X40Y61         FDRE (Setup_fdre_C_D)        0.031     9.157    s2_2n3/genblk1.yout_reg[4]
  -------------------------------------------------------------------
                         required time                          9.157    
                         arrival time                          -9.046    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 s0_2/genblk1.pout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            s1_1n2/genblk1.yout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.100ns  (external_clock rise@4.100ns - external_clock rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.463ns (36.601%)  route 2.534ns (63.399%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 8.902 - 4.100 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.549     5.100    s0_2/CLK
    SLICE_X36Y59         FDRE                                         r  s0_2/genblk1.pout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.419     5.519 r  s0_2/genblk1.pout_reg[4]/Q
                         net (fo=4, routed)           0.856     6.376    s0_2/Q[4]
    SLICE_X36Y59         LUT4 (Prop_lut4_I0_O)        0.299     6.675 r  s0_2/xout1_carry_i_6__1/O
                         net (fo=1, routed)           0.577     7.252    s1_1n2/S[2]
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.756 r  s1_1n2/xout1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.756    s1_1n2/xout1_carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.873 r  s1_1n2/xout1_carry__0/CO[3]
                         net (fo=32, routed)          1.101     8.974    s1_1n2/xout1_carry__0_n_0
    SLICE_X38Y57         LUT3 (Prop_lut3_I2_O)        0.124     9.098 r  s1_1n2/genblk1.yout[13]_i_1/O
                         net (fo=1, routed)           0.000     9.098    s1_1n2/genblk1.yout[13]_i_1_n_0
    SLICE_X38Y57         FDRE                                         r  s1_1n2/genblk1.yout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      4.100     4.100 r  
    E3                                                0.000     4.100 r  clk (IN)
                         net (fo=0)                   0.000     4.100    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     5.518 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.380    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.431     8.902    s1_1n2/CLK
    SLICE_X38Y57         FDRE                                         r  s1_1n2/genblk1.yout_reg[13]/C
                         clock pessimism              0.274     9.176    
                         clock uncertainty           -0.035     9.141    
    SLICE_X38Y57         FDRE (Setup_fdre_C_D)        0.077     9.218    s1_1n2/genblk1.yout_reg[13]
  -------------------------------------------------------------------
                         required time                          9.218    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 s0_2/genblk1.pout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            s1_1n2/genblk1.yout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.100ns  (external_clock rise@4.100ns - external_clock rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 1.463ns (37.162%)  route 2.474ns (62.838%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 8.903 - 4.100 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.549     5.100    s0_2/CLK
    SLICE_X36Y59         FDRE                                         r  s0_2/genblk1.pout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.419     5.519 r  s0_2/genblk1.pout_reg[4]/Q
                         net (fo=4, routed)           0.856     6.376    s0_2/Q[4]
    SLICE_X36Y59         LUT4 (Prop_lut4_I0_O)        0.299     6.675 r  s0_2/xout1_carry_i_6__1/O
                         net (fo=1, routed)           0.577     7.252    s1_1n2/S[2]
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.756 r  s1_1n2/xout1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.756    s1_1n2/xout1_carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.873 r  s1_1n2/xout1_carry__0/CO[3]
                         net (fo=32, routed)          1.041     8.913    s1_1n2/xout1_carry__0_n_0
    SLICE_X39Y55         LUT3 (Prop_lut3_I2_O)        0.124     9.037 r  s1_1n2/genblk1.yout[0]_i_1/O
                         net (fo=1, routed)           0.000     9.037    s1_1n2/genblk1.yout[0]_i_1_n_0
    SLICE_X39Y55         FDRE                                         r  s1_1n2/genblk1.yout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      4.100     4.100 r  
    E3                                                0.000     4.100 r  clk (IN)
                         net (fo=0)                   0.000     4.100    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     5.518 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.380    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.432     8.903    s1_1n2/CLK
    SLICE_X39Y55         FDRE                                         r  s1_1n2/genblk1.yout_reg[0]/C
                         clock pessimism              0.274     9.177    
                         clock uncertainty           -0.035     9.142    
    SLICE_X39Y55         FDRE (Setup_fdre_C_D)        0.029     9.171    s1_1n2/genblk1.yout_reg[0]
  -------------------------------------------------------------------
                         required time                          9.171    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 s0_2/genblk1.pout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            s1_1n2/genblk1.yout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.100ns  (external_clock rise@4.100ns - external_clock rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 1.463ns (37.163%)  route 2.474ns (62.837%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 8.903 - 4.100 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.549     5.100    s0_2/CLK
    SLICE_X36Y59         FDRE                                         r  s0_2/genblk1.pout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.419     5.519 r  s0_2/genblk1.pout_reg[4]/Q
                         net (fo=4, routed)           0.856     6.376    s0_2/Q[4]
    SLICE_X36Y59         LUT4 (Prop_lut4_I0_O)        0.299     6.675 r  s0_2/xout1_carry_i_6__1/O
                         net (fo=1, routed)           0.577     7.252    s1_1n2/S[2]
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.756 r  s1_1n2/xout1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.756    s1_1n2/xout1_carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.873 r  s1_1n2/xout1_carry__0/CO[3]
                         net (fo=32, routed)          1.041     8.913    s1_1n2/xout1_carry__0_n_0
    SLICE_X39Y56         LUT3 (Prop_lut3_I2_O)        0.124     9.037 r  s1_1n2/genblk1.yout[2]_i_1/O
                         net (fo=1, routed)           0.000     9.037    s1_1n2/genblk1.yout[2]_i_1_n_0
    SLICE_X39Y56         FDRE                                         r  s1_1n2/genblk1.yout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      4.100     4.100 r  
    E3                                                0.000     4.100 r  clk (IN)
                         net (fo=0)                   0.000     4.100    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     5.518 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.380    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.432     8.903    s1_1n2/CLK
    SLICE_X39Y56         FDRE                                         r  s1_1n2/genblk1.yout_reg[2]/C
                         clock pessimism              0.274     9.177    
                         clock uncertainty           -0.035     9.142    
    SLICE_X39Y56         FDRE (Setup_fdre_C_D)        0.029     9.171    s1_1n2/genblk1.yout_reg[2]
  -------------------------------------------------------------------
                         required time                          9.171    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 s0_3/genblk1.pout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            s1_3n4/genblk1.xout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.100ns  (external_clock rise@4.100ns - external_clock rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 1.344ns (34.174%)  route 2.589ns (65.826%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 8.903 - 4.100 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.550     5.101    s0_3/CLK
    SLICE_X36Y57         FDRE                                         r  s0_3/genblk1.pout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.456     5.557 f  s0_3/genblk1.pout_reg[1]/Q
                         net (fo=4, routed)           0.888     6.445    s0_4/genblk1.pout_reg[15]_0[1]
    SLICE_X37Y57         LUT4 (Prop_lut4_I2_O)        0.124     6.569 r  s0_4/xout1_carry_i_4/O
                         net (fo=1, routed)           0.466     7.035    s1_3n4/DI[0]
    SLICE_X39Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.561 r  s1_3n4/xout1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.561    s1_3n4/xout1_carry_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  s1_3n4/xout1_carry__0/CO[3]
                         net (fo=32, routed)          1.235     8.910    s1_3n4/xout1_carry__0_n_0
    SLICE_X39Y54         LUT3 (Prop_lut3_I2_O)        0.124     9.034 r  s1_3n4/genblk1.xout[7]_i_1/O
                         net (fo=1, routed)           0.000     9.034    s1_3n4/genblk1.xout[7]_i_1_n_0
    SLICE_X39Y54         FDRE                                         r  s1_3n4/genblk1.xout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      4.100     4.100 r  
    E3                                                0.000     4.100 r  clk (IN)
                         net (fo=0)                   0.000     4.100    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     5.518 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.380    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.432     8.903    s1_3n4/CLK
    SLICE_X39Y54         FDRE                                         r  s1_3n4/genblk1.xout_reg[7]/C
                         clock pessimism              0.274     9.177    
                         clock uncertainty           -0.035     9.142    
    SLICE_X39Y54         FDRE (Setup_fdre_C_D)        0.031     9.173    s1_3n4/genblk1.xout_reg[7]
  -------------------------------------------------------------------
                         required time                          9.173    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 s1_1n2/genblk1.yout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            s2_2n3/genblk1.yout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.100ns  (external_clock rise@4.100ns - external_clock rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 1.474ns (37.650%)  route 2.441ns (62.350%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 8.904 - 4.100 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.551     5.102    s1_1n2/CLK
    SLICE_X39Y55         FDRE                                         r  s1_1n2/genblk1.yout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.456     5.558 r  s1_1n2/genblk1.yout_reg[0]/Q
                         net (fo=4, routed)           0.864     6.423    s1_3n4/genblk1.yout_reg[15]_1[0]
    SLICE_X39Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  s1_3n4/xout1_carry_i_8__2/O
                         net (fo=1, routed)           0.556     7.102    s2_2n3/genblk1.xout_reg[6]_1[0]
    SLICE_X40Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.758 r  s2_2n3/xout1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.758    s2_2n3/xout1_carry_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  s2_2n3/xout1_carry__0/CO[3]
                         net (fo=32, routed)          1.021     8.893    s2_2n3/xout1_carry__0_n_0
    SLICE_X41Y57         LUT3 (Prop_lut3_I2_O)        0.124     9.017 r  s2_2n3/genblk1.yout[8]_i_1/O
                         net (fo=1, routed)           0.000     9.017    s2_2n3/genblk1.yout[8]_i_1_n_0
    SLICE_X41Y57         FDRE                                         r  s2_2n3/genblk1.yout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      4.100     4.100 r  
    E3                                                0.000     4.100 r  clk (IN)
                         net (fo=0)                   0.000     4.100    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     5.518 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.380    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.433     8.904    s2_2n3/CLK
    SLICE_X41Y57         FDRE                                         r  s2_2n3/genblk1.yout_reg[8]/C
                         clock pessimism              0.259     9.163    
                         clock uncertainty           -0.035     9.128    
    SLICE_X41Y57         FDRE (Setup_fdre_C_D)        0.032     9.160    s2_2n3/genblk1.yout_reg[8]
  -------------------------------------------------------------------
                         required time                          9.160    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                  0.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 s3_1n2/genblk1.xout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            s4_1/genblk1.pout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.256%)  route 0.114ns (44.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.557     1.470    s3_1n2/CLK
    SLICE_X43Y60         FDRE                                         r  s3_1n2/genblk1.xout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  s3_1n2/genblk1.xout_reg[0]/Q
                         net (fo=1, routed)           0.114     1.726    s4_1/D[0]
    SLICE_X45Y61         FDRE                                         r  s4_1/genblk1.pout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.828     1.986    s4_1/CLK
    SLICE_X45Y61         FDRE                                         r  s4_1/genblk1.pout_reg[0]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X45Y61         FDRE (Hold_fdre_C_D)         0.070     1.577    s4_1/genblk1.pout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 s3_1n2/genblk1.xout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            s4_1/genblk1.pout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.557     1.470    s3_1n2/CLK
    SLICE_X43Y61         FDRE                                         r  s3_1n2/genblk1.xout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  s3_1n2/genblk1.xout_reg[8]/Q
                         net (fo=1, routed)           0.117     1.728    s4_1/D[8]
    SLICE_X45Y61         FDRE                                         r  s4_1/genblk1.pout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.828     1.986    s4_1/CLK
    SLICE_X45Y61         FDRE                                         r  s4_1/genblk1.pout_reg[8]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X45Y61         FDRE (Hold_fdre_C_D)         0.070     1.577    s4_1/genblk1.pout_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 s3_1n2/genblk1.xout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            s4_1/genblk1.pout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.256%)  route 0.114ns (44.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.558     1.471    s3_1n2/CLK
    SLICE_X43Y59         FDRE                                         r  s3_1n2/genblk1.xout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  s3_1n2/genblk1.xout_reg[2]/Q
                         net (fo=1, routed)           0.114     1.727    s4_1/D[2]
    SLICE_X44Y60         FDRE                                         r  s4_1/genblk1.pout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.828     1.986    s4_1/CLK
    SLICE_X44Y60         FDRE                                         r  s4_1/genblk1.pout_reg[2]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X44Y60         FDRE (Hold_fdre_C_D)         0.066     1.573    s4_1/genblk1.pout_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 s0_5/genblk1.pout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            s1_5/genblk1.pout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.555     1.468    s0_5/CLK
    SLICE_X37Y63         FDRE                                         r  s0_5/genblk1.pout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  s0_5/genblk1.pout_reg[15]/Q
                         net (fo=1, routed)           0.100     1.710    s1_5/D[15]
    SLICE_X39Y62         FDRE                                         r  s1_5/genblk1.pout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.823     1.982    s1_5/CLK
    SLICE_X39Y62         FDRE                                         r  s1_5/genblk1.pout_reg[15]/C
                         clock pessimism             -0.497     1.484    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.070     1.554    s1_5/genblk1.pout_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 s0_5/genblk1.pout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            s1_5/genblk1.pout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.555     1.468    s0_5/CLK
    SLICE_X37Y64         FDRE                                         r  s0_5/genblk1.pout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  s0_5/genblk1.pout_reg[12]/Q
                         net (fo=1, routed)           0.100     1.710    s1_5/D[12]
    SLICE_X39Y65         FDRE                                         r  s1_5/genblk1.pout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.822     1.980    s1_5/CLK
    SLICE_X39Y65         FDRE                                         r  s1_5/genblk1.pout_reg[12]/C
                         clock pessimism             -0.497     1.482    
    SLICE_X39Y65         FDRE (Hold_fdre_C_D)         0.066     1.548    s1_5/genblk1.pout_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 s1_1n2/genblk1.xout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            s2_1/genblk1.pout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.543%)  route 0.121ns (42.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.557     1.470    s1_1n2/CLK
    SLICE_X38Y61         FDRE                                         r  s1_1n2/genblk1.xout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  s1_1n2/genblk1.xout_reg[10]/Q
                         net (fo=1, routed)           0.121     1.755    s2_1/D[10]
    SLICE_X40Y60         FDRE                                         r  s2_1/genblk1.pout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.827     1.985    s2_1/CLK
    SLICE_X40Y60         FDRE                                         r  s2_1/genblk1.pout_reg[10]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.070     1.576    s2_1/genblk1.pout_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 s1_1n2/genblk1.xout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            s2_1/genblk1.pout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.973%)  route 0.119ns (42.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.559     1.472    s1_1n2/CLK
    SLICE_X38Y54         FDRE                                         r  s1_1n2/genblk1.xout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  s1_1n2/genblk1.xout_reg[5]/Q
                         net (fo=1, routed)           0.119     1.755    s2_1/D[5]
    SLICE_X41Y54         FDRE                                         r  s2_1/genblk1.pout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.829     1.987    s2_1/CLK
    SLICE_X41Y54         FDRE                                         r  s2_1/genblk1.pout_reg[5]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X41Y54         FDRE (Hold_fdre_C_D)         0.066     1.574    s2_1/genblk1.pout_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 s3_1n2/genblk1.xout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            s4_1/genblk1.pout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.812%)  route 0.167ns (54.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.556     1.469    s3_1n2/CLK
    SLICE_X43Y62         FDRE                                         r  s3_1n2/genblk1.xout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  s3_1n2/genblk1.xout_reg[9]/Q
                         net (fo=1, routed)           0.167     1.777    s4_1/D[9]
    SLICE_X45Y62         FDRE                                         r  s4_1/genblk1.pout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.826     1.984    s4_1/CLK
    SLICE_X45Y62         FDRE                                         r  s4_1/genblk1.pout_reg[9]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X45Y62         FDRE (Hold_fdre_C_D)         0.076     1.581    s4_1/genblk1.pout_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 s1_5/genblk1.pout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            s2_4n5/genblk1.xout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.691%)  route 0.142ns (43.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.555     1.468    s1_5/CLK
    SLICE_X39Y65         FDRE                                         r  s1_5/genblk1.pout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  s1_5/genblk1.pout_reg[8]/Q
                         net (fo=4, routed)           0.142     1.752    s2_4n5/genblk1.pout_reg[15]_0[8]
    SLICE_X41Y65         LUT3 (Prop_lut3_I0_O)        0.045     1.797 r  s2_4n5/genblk1.xout[8]_i_1/O
                         net (fo=1, routed)           0.000     1.797    s2_4n5/genblk1.xout[8]_i_1_n_0
    SLICE_X41Y65         FDRE                                         r  s2_4n5/genblk1.xout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.823     1.981    s2_4n5/CLK
    SLICE_X41Y65         FDRE                                         r  s2_4n5/genblk1.xout_reg[8]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X41Y65         FDRE (Hold_fdre_C_D)         0.092     1.594    s2_4n5/genblk1.xout_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 s3_1n2/genblk1.xout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            s4_1/genblk1.pout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.311%)  route 0.170ns (54.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.557     1.470    s3_1n2/CLK
    SLICE_X43Y60         FDRE                                         r  s3_1n2/genblk1.xout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  s3_1n2/genblk1.xout_reg[11]/Q
                         net (fo=1, routed)           0.170     1.782    s4_1/D[11]
    SLICE_X45Y62         FDRE                                         r  s4_1/genblk1.pout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.826     1.984    s4_1/CLK
    SLICE_X45Y62         FDRE                                         r  s4_1/genblk1.pout_reg[11]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X45Y62         FDRE (Hold_fdre_C_D)         0.071     1.576    s4_1/genblk1.pout_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         external_clock
Waveform(ns):       { 0.000 2.050 }
Period(ns):         4.100
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         4.100       1.945      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         4.100       3.100      SLICE_X37Y57    s0_3/genblk1.pout_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.100       3.100      SLICE_X37Y62    s0_3/genblk1.pout_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.100       3.100      SLICE_X37Y62    s0_3/genblk1.pout_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.100       3.100      SLICE_X36Y64    s0_3/genblk1.pout_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.100       3.100      SLICE_X37Y63    s0_5/genblk1.pout_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.100       3.100      SLICE_X37Y63    s0_5/genblk1.pout_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.100       3.100      SLICE_X37Y63    s0_5/genblk1.pout_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.100       3.100      SLICE_X37Y56    s0_5/genblk1.pout_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.100       3.100      SLICE_X37Y56    s0_5/genblk1.pout_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.050       1.550      SLICE_X41Y54    s2_1/genblk1.pout_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.050       1.550      SLICE_X41Y54    s2_1/genblk1.pout_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.050       1.550      SLICE_X40Y56    s2_1/genblk1.pout_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.050       1.550      SLICE_X40Y56    s2_1/genblk1.pout_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.050       1.550      SLICE_X40Y55    s2_2n3/genblk1.yout_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.050       1.550      SLICE_X41Y55    s2_2n3/genblk1.yout_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.050       1.550      SLICE_X40Y54    s2_2n3/genblk1.yout_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.050       1.550      SLICE_X42Y72    s3_5/genblk1.pout_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.050       1.550      SLICE_X42Y72    s3_5/genblk1.pout_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.050       1.550      SLICE_X47Y56    s5_5/genblk1.pout_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.050       1.550      SLICE_X38Y65    s1_3n4/genblk1.yout_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.050       1.550      SLICE_X40Y65    s2_4n5/genblk1.yout_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.050       1.550      SLICE_X41Y65    s2_4n5/genblk1.yout_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.050       1.550      SLICE_X40Y65    s2_4n5/genblk1.yout_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.050       1.550      SLICE_X47Y66    s5_3n4/genblk1.yout_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.050       1.550      SLICE_X47Y66    s5_3n4/genblk1.yout_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.050       1.550      SLICE_X47Y66    s5_3n4/genblk1.yout_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.050       1.550      SLICE_X39Y65    s1_5/genblk1.pout_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.050       1.550      SLICE_X39Y65    s1_5/genblk1.pout_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.050       1.550      SLICE_X39Y65    s1_5/genblk1.pout_reg[13]/C



