
*** Running vivado
    with args -log ara.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ara.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source ara.tcl -notrace
Command: synth_design -top ara -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28686 
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_opgroup_multifmt_slice.sv:71]
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_opgroup_multifmt_slice.sv:79]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/lane.sv:457]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/popcount.sv:31]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_alu.sv:534]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:306]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/sldu/sldu_op_dp.sv:16814]
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/deps/tech_cells_generic/src/fpga/tc_sram_xilinx.sv:175]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/ara.sv:450]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/ara.sv:453]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/ara.sv:456]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/ara.sv:459]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/ara.sv:464]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/ara.sv:467]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1767.633 ; gain = 162.625 ; free physical = 20024 ; free virtual = 29307
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ara' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/ara.sv:9]
	Parameter NrLanes bound to: 32'b00000000000000000000000000000010 
	Parameter FPUSupport bound to: 3'b111 
	Parameter FPExtSupport bound to: 1'b1 
	Parameter FixPtSupport bound to: 1'b1 
	Parameter AxiDataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter AxiAddrWidth bound to: 32'b00000000000000000000000000100000 
	Parameter NrPEs bound to: 32'b00000000000000000000000000000110 
	Parameter MaxVLenPerLane bound to: 32'b00000000000000000000000001000000 
	Parameter MaxVLenBPerLane bound to: 32'b00000000000000000000000000001000 
	Parameter VRFSizePerLane bound to: 32'b00000000000000000000100000000000 
	Parameter VRFBSizePerLane bound to: 32'b00000000000000000000000100000000 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-6157] synthesizing module 'lane' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/lane.sv:12]
	Parameter NrLanes bound to: 32'b00000000000000000000000000000010 
	Parameter FPUSupport bound to: 3'b111 
	Parameter FPExtSupport bound to: 1'b1 
	Parameter FixPtSupport bound to: 1'b1 
	Parameter MaxVLenPerLane bound to: 32'b00000000000000000000000001000000 
	Parameter MaxVLenBPerLane bound to: 32'b00000000000000000000000000001000 
	Parameter VRFSizePerLane bound to: 32'b00000000000000000000100000000000 
	Parameter VRFBSizePerLane bound to: 32'b00000000000000000000000100000000 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
INFO: [Synth 8-6157] synthesizing module 'spill_register' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable' (1#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register' (2#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'lane_sequencer' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/lane_sequencer.sv:11]
	Parameter NrLanes bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'fall_through_register' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/fall_through_register.sv:15]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/fifo_v3.sv:116]
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3' (3#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'fall_through_register' (4#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/fall_through_register.sv:15]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/lane_sequencer.sv:201]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/lane_sequencer.sv:288]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/lane_sequencer.sv:540]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/lane_sequencer.sv:564]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/lane_sequencer.sv:598]
WARNING: [Synth 8-5858] RAM operand_request_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM operand_request_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM operand_request_i_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'lane_sequencer' (5#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/lane_sequencer.sv:11]
INFO: [Synth 8-6157] synthesizing module 'operand_requester' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_requester.sv:11]
	Parameter NrLanes bound to: 32'b00000000000000000000000000000010 
	Parameter NrBanks bound to: 32'b00000000000000000000000000001000 
	Parameter NrMasters bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 32'b00000000000000000000000000000111 
	Parameter DataWidth bound to: 32'b00000000000000000000000001010101 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b0 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6157] synthesizing module 'lzc' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/lzc.sv:15]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000111 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'lzc' (6#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/lzc.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree' (7#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/rr_arb_tree.sv:47]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized0' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 32'b00000000000000000000000000000010 
	Parameter DataWidth bound to: 32'b00000000000000000000000001010101 
	Parameter ExtPrio bound to: 1'b1 
	Parameter AxiVldRdy bound to: 1'b0 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized0' (7#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/rr_arb_tree.sv:47]
INFO: [Synth 8-6157] synthesizing module 'stream_register' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/stream_register.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'stream_register' (8#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/stream_register.sv:16]
WARNING: [Synth 8-5858] RAM operand_payload_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM operand_queue_cmd_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'operand_requester' (9#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_requester.sv:11]
INFO: [Synth 8-6157] synthesizing module 'vector_regfile' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/vector_regfile.sv:9]
	Parameter NrBanks bound to: 32'b00000000000000000000000000001000 
	Parameter VRFSize bound to: 32'b00000000000000000000100000000000 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
	Parameter NumWords bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'tc_clk_gating' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/deps/tech_cells_generic/src/fpga/tc_clk_xilinx.sv:16]
	Parameter IS_FUNCTIONAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'tc_clk_gating' (10#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/deps/tech_cells_generic/src/fpga/tc_clk_xilinx.sv:16]
INFO: [Synth 8-6157] synthesizing module 'tc_sram' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/deps/tech_cells_generic/src/fpga/tc_sram_xilinx.sv:19]
	Parameter NumWords bound to: 32'b00000000000000000000000000000100 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter ByteWidth bound to: 8 - type: integer 
	Parameter NumPorts bound to: 32'b00000000000000000000000000000001 
	Parameter Latency bound to: 1 - type: integer 
	Parameter SimInit bound to: zeros - type: string 
	Parameter PrintSimCfg bound to: 1'b0 
	Parameter ImplKey bound to: none - type: string 
	Parameter AddrWidth bound to: 32'b00000000000000000000000000000010 
	Parameter BeWidth bound to: 32'b00000000000000000000000000001000 
	Parameter BytesPerByte bound to: 32'b00000000000000000000000000000001 
	Parameter ByteWidthAligned bound to: 32'b00000000000000000000000000001000 
	Parameter DataWidthAligned bound to: 32'b00000000000000000000000001000000 
	Parameter Size bound to: 32'b00000000000000000000000100000000 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_spram' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8483]
	Parameter MEMORY_SIZE bound to: 256 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 2 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: no_change - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 0 - type: integer 
	Parameter MEMORY_SIZE bound to: 256 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 2 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 64 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 64 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 2 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 64 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 4 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 64 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 1 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 64 - type: integer 
	Parameter rstb_loop_iter bound to: 64 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[4].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[5].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[6].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[7].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (11#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_spram' (12#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8483]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'tc_sram' (13#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/deps/tech_cells_generic/src/fpga/tc_sram_xilinx.sv:19]
INFO: [Synth 8-6157] synthesizing module 'stream_xbar' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/stream_xbar.sv:16]
	Parameter NumInp bound to: 32'b00000000000000000000000000001000 
	Parameter NumOut bound to: 32'b00000000000000000000000000001001 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter OutSpillReg bound to: 1'b0 
	Parameter ExtPrio bound to: 0 - type: integer 
	Parameter AxiVldRdy bound to: -1 - type: integer 
	Parameter LockIn bound to: 1 - type: integer 
	Parameter SelWidth bound to: 32'b00000000000000000000000000000100 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6157] synthesizing module 'stream_demux' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/stream_demux.sv:15]
	Parameter N_OUP bound to: 32'b00000000000000000000000000001001 
	Parameter LOG_N_OUP bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'stream_demux' (14#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/stream_demux.sv:15]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized1' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 32'b00000000000000000000000000001000 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6157] synthesizing module 'lzc__parameterized0' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/lzc.sv:15]
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'lzc__parameterized0' (14#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/lzc.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized1' (14#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/rr_arb_tree.sv:47]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized0' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized0' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized0' (14#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized0' (14#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'stream_xbar' (15#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/stream_xbar.sv:16]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'vector_regfile' (16#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/vector_regfile.sv:9]
INFO: [Synth 8-6157] synthesizing module 'operand_queues_stage' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queues_stage.sv:9]
	Parameter NrLanes bound to: 32'b00000000000000000000000000000010 
	Parameter FPUSupport bound to: 3'b111 
INFO: [Synth 8-6157] synthesizing module 'operand_queue' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:11]
	Parameter CmdBufDepth bound to: 32'b00000000000000000000000000000100 
	Parameter DataBufDepth bound to: 32'b00000000000000000000000000000101 
	Parameter NrSlaves bound to: 32'b00000000000000000000000000000001 
	Parameter NrLanes bound to: 32'b00000000000000000000000000000010 
	Parameter FPUSupport bound to: 3'b111 
	Parameter SupportIntExt2 bound to: 1'b1 
	Parameter SupportIntExt4 bound to: 1'b1 
	Parameter SupportIntExt8 bound to: 1'b1 
	Parameter SupportReduct bound to: 1'b1 
	Parameter SupportNtrVal bound to: 1'b0 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized0' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000100 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized0' (16#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized1' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000101 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000011 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000101 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized1' (16#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:454]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:454]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:454]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:454]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:454]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:454]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:454]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:454]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:189]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:189]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:191]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:199]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:201]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:208]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:216]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:234]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:254]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:257]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:268]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:277]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:286]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:297]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:306]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:316]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:331]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:361]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:416]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:434]
INFO: [Synth 8-6155] done synthesizing module 'operand_queue' (17#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:11]
INFO: [Synth 8-6157] synthesizing module 'operand_queue__parameterized0' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:11]
	Parameter CmdBufDepth bound to: 32'b00000000000000000000000000000100 
	Parameter DataBufDepth bound to: 32'b00000000000000000000000000000101 
	Parameter NrSlaves bound to: 32'b00000000000000000000000000000001 
	Parameter NrLanes bound to: 32'b00000000000000000000000000000010 
	Parameter FPUSupport bound to: 3'b111 
	Parameter SupportIntExt2 bound to: 1'b1 
	Parameter SupportIntExt4 bound to: 1'b1 
	Parameter SupportIntExt8 bound to: 1'b1 
	Parameter SupportReduct bound to: 1'b1 
	Parameter SupportNtrVal bound to: 1'b1 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:454]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:454]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:454]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:454]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:454]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:454]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:454]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:454]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:189]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:189]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:191]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:199]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:201]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:208]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:216]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:234]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:254]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:257]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:268]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:277]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:286]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:297]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:306]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:316]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:331]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:361]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:373]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:416]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:434]
INFO: [Synth 8-6155] done synthesizing module 'operand_queue__parameterized0' (17#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:11]
INFO: [Synth 8-6157] synthesizing module 'operand_queue__parameterized1' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:11]
	Parameter CmdBufDepth bound to: 32'b00000000000000000000000000000100 
	Parameter DataBufDepth bound to: 32'b00000000000000000000000000000101 
	Parameter NrSlaves bound to: 32'b00000000000000000000000000000001 
	Parameter NrLanes bound to: 32'b00000000000000000000000000000010 
	Parameter FPUSupport bound to: 3'b111 
	Parameter SupportIntExt2 bound to: 1'b1 
	Parameter SupportIntExt4 bound to: 1'b0 
	Parameter SupportIntExt8 bound to: 1'b0 
	Parameter SupportReduct bound to: 1'b1 
	Parameter SupportNtrVal bound to: 1'b0 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:454]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:454]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:454]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:454]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:454]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:454]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:454]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:454]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:189]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:189]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:191]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:199]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:201]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:208]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:216]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:234]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:254]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:257]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:286]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:316]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:331]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:361]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:416]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:434]
INFO: [Synth 8-6155] done synthesizing module 'operand_queue__parameterized1' (17#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:11]
INFO: [Synth 8-6157] synthesizing module 'operand_queue__parameterized2' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:11]
	Parameter CmdBufDepth bound to: 32'b00000000000000000000000000000100 
	Parameter DataBufDepth bound to: 32'b00000000000000000000000000000101 
	Parameter NrSlaves bound to: 32'b00000000000000000000000000000001 
	Parameter NrLanes bound to: 32'b00000000000000000000000000000010 
	Parameter FPUSupport bound to: 3'b111 
	Parameter SupportIntExt2 bound to: 1'b1 
	Parameter SupportIntExt4 bound to: 1'b0 
	Parameter SupportIntExt8 bound to: 1'b0 
	Parameter SupportReduct bound to: 1'b1 
	Parameter SupportNtrVal bound to: 1'b1 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:454]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:454]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:454]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:454]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:454]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:454]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:454]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:454]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:189]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:189]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:191]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:199]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:201]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:208]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:216]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:234]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:254]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:257]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:286]
INFO: [Common 17-14] Message 'Synth 8-294' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'operand_queue__parameterized2' (17#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:11]
INFO: [Synth 8-6157] synthesizing module 'operand_queue__parameterized3' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:11]
	Parameter CmdBufDepth bound to: 32'b00000000000000000000000000000101 
	Parameter DataBufDepth bound to: 32'b00000000000000000000000000000010 
	Parameter NrSlaves bound to: 32'b00000000000000000000000000000001 
	Parameter NrLanes bound to: 32'b00000000000000000000000000000010 
	Parameter FPUSupport bound to: 3'b111 
	Parameter SupportIntExt2 bound to: 1'b0 
	Parameter SupportIntExt4 bound to: 1'b0 
	Parameter SupportIntExt8 bound to: 1'b0 
	Parameter SupportReduct bound to: 1'b0 
	Parameter SupportNtrVal bound to: 1'b0 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized2' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000101 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000011 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000101 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized2' (17#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized3' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized3' (17#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'operand_queue__parameterized3' (17#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:11]
INFO: [Synth 8-6157] synthesizing module 'operand_queue__parameterized4' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:11]
	Parameter CmdBufDepth bound to: 32'b00000000000000000000000000000100 
	Parameter DataBufDepth bound to: 32'b00000000000000000000000000000010 
	Parameter NrSlaves bound to: 32'b00000000000000000000000000000001 
	Parameter NrLanes bound to: 32'b00000000000000000000000000000010 
	Parameter FPUSupport bound to: 3'b111 
	Parameter SupportIntExt2 bound to: 1'b0 
	Parameter SupportIntExt4 bound to: 1'b0 
	Parameter SupportIntExt8 bound to: 1'b0 
	Parameter SupportReduct bound to: 1'b0 
	Parameter SupportNtrVal bound to: 1'b0 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-6155] done synthesizing module 'operand_queue__parameterized4' (17#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:11]
INFO: [Synth 8-6157] synthesizing module 'operand_queue__parameterized5' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:11]
	Parameter CmdBufDepth bound to: 32'b00000000000000000000000000000001 
	Parameter DataBufDepth bound to: 32'b00000000000000000000000000000001 
	Parameter NrSlaves bound to: 32'b00000000000000000000000000000001 
	Parameter NrLanes bound to: 32'b00000000000000000000000000000010 
	Parameter FPUSupport bound to: 3'b111 
	Parameter SupportIntExt2 bound to: 1'b1 
	Parameter SupportIntExt4 bound to: 1'b1 
	Parameter SupportIntExt8 bound to: 1'b1 
	Parameter SupportReduct bound to: 1'b0 
	Parameter SupportNtrVal bound to: 1'b0 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized4' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/fifo_v3.sv:116]
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized4' (17#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized5' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/fifo_v3.sv:116]
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized5' (17#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'operand_queue__parameterized5' (17#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:11]
INFO: [Synth 8-6157] synthesizing module 'operand_queue__parameterized6' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:11]
	Parameter CmdBufDepth bound to: 32'b00000000000000000000000000000001 
	Parameter DataBufDepth bound to: 32'b00000000000000000000000000000001 
	Parameter NrSlaves bound to: 32'b00000000000000000000000000000001 
	Parameter NrLanes bound to: 32'b00000000000000000000000000000010 
	Parameter FPUSupport bound to: 3'b111 
	Parameter SupportIntExt2 bound to: 1'b0 
	Parameter SupportIntExt4 bound to: 1'b0 
	Parameter SupportIntExt8 bound to: 1'b0 
	Parameter SupportReduct bound to: 1'b0 
	Parameter SupportNtrVal bound to: 1'b0 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-6155] done synthesizing module 'operand_queue__parameterized6' (17#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queue.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'operand_queues_stage' (18#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/operand_queues_stage.sv:9]
INFO: [Synth 8-6157] synthesizing module 'vector_fus_stage' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/vector_fus_stage.sv:10]
	Parameter NrLanes bound to: 32'b00000000000000000000000000000010 
	Parameter FPUSupport bound to: 3'b111 
	Parameter FPExtSupport bound to: 1'b1 
	Parameter FixPtSupport bound to: 1'b1 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
INFO: [Synth 8-6157] synthesizing module 'valu' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:10]
	Parameter NrLanes bound to: 32'b00000000000000000000000000000010 
	Parameter FixPtSupport bound to: 1'b1 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
	Parameter VInsnQueueDepth bound to: 4 - type: integer 
	Parameter ResultQueueDepth bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'fixed_p_rounding' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/fixed_p_rounding.sv:9]
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-6155] done synthesizing module 'fixed_p_rounding' (19#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/fixed_p_rounding.sv:9]
INFO: [Synth 8-6157] synthesizing module 'stream_register__parameterized0' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/stream_register.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'stream_register__parameterized0' (19#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/stream_register.sv:16]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized1' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized1' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized1' (19#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized1' (19#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'simd_alu' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_alu.sv:9]
	Parameter FixPtSupport bound to: 1'b1 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-6155] done synthesizing module 'simd_alu' (20#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_alu.sv:9]
WARNING: [Synth 8-5858] RAM result_queue_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM result_queue_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][3][use_vd_op] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][3][use_vd] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][3][swap_vs2_vd_op] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][3][fp_rm] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][3][wide_fp_imm] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][3][cvt_resize] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][3][vstart] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][3][vtype][vill] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][3][vtype][vma] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][3][vtype][vta] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][3][vtype][vlmul] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][2][use_vd_op] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][2][use_vd] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][2][swap_vs2_vd_op] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][2][fp_rm] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][2][wide_fp_imm] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][2][cvt_resize] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][2][vstart] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][2][vtype][vill] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][2][vtype][vma] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][2][vtype][vta] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][2][vtype][vlmul] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][1][use_vd_op] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][1][use_vd] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][1][swap_vs2_vd_op] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][1][fp_rm] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][1][wide_fp_imm] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][1][cvt_resize] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][1][vstart] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][1][vtype][vill] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][1][vtype][vma] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][1][vtype][vta] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][1][vtype][vlmul] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][0][use_vd_op] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][0][use_vd] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][0][swap_vs2_vd_op] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][0][fp_rm] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][0][wide_fp_imm] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][0][cvt_resize] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][0][vstart] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][0][vtype][vill] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][0][vtype][vma] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][0][vtype][vta] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][0][vtype][vlmul] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:100]
WARNING: [Synth 8-6014] Unused sequential element vinsn_issue_q_reg[use_vd_op] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:117]
WARNING: [Synth 8-6014] Unused sequential element vinsn_issue_q_reg[use_vd] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:117]
WARNING: [Synth 8-6014] Unused sequential element vinsn_issue_q_reg[swap_vs2_vd_op] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:117]
WARNING: [Synth 8-6014] Unused sequential element vinsn_issue_q_reg[fp_rm] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:117]
WARNING: [Synth 8-6014] Unused sequential element vinsn_issue_q_reg[wide_fp_imm] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:117]
WARNING: [Synth 8-6014] Unused sequential element vinsn_issue_q_reg[cvt_resize] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:117]
WARNING: [Synth 8-6014] Unused sequential element vinsn_issue_q_reg[vstart] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:117]
WARNING: [Synth 8-6014] Unused sequential element vinsn_issue_q_reg[vtype][vill] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:117]
WARNING: [Synth 8-6014] Unused sequential element vinsn_issue_q_reg[vtype][vma] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:117]
WARNING: [Synth 8-6014] Unused sequential element vinsn_issue_q_reg[vtype][vta] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:117]
WARNING: [Synth 8-6014] Unused sequential element vinsn_issue_q_reg[vtype][vlmul] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:117]
INFO: [Synth 8-6155] done synthesizing module 'valu' (21#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/valu.sv:10]
INFO: [Synth 8-6157] synthesizing module 'vmfpu' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/vmfpu.sv:10]
	Parameter NrLanes bound to: 32'b00000000000000000000000000000010 
	Parameter FPUSupport bound to: 3'b111 
	Parameter FPExtSupport bound to: 1'b1 
	Parameter FixPtSupport bound to: 1'b1 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
	Parameter VInsnQueueDepth bound to: 4 - type: integer 
	Parameter ResultQueueDepth bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'power_gating_generic' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/power_gating_generic.sv:9]
	Parameter NO_GLITCH bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'power_gating_generic' (22#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/power_gating_generic.sv:9]
INFO: [Synth 8-6157] synthesizing module 'power_gating_generic__parameterized0' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/power_gating_generic.sv:9]
	Parameter NO_GLITCH bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'power_gating_generic__parameterized0' (22#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/power_gating_generic.sv:9]
INFO: [Synth 8-6157] synthesizing module 'lzc__parameterized1' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/lzc.sv:15]
	Parameter WIDTH bound to: 32'b00000000000000000000000000001010 
	Parameter MODE bound to: 1'b1 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'lzc__parameterized1' (22#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/lzc.sv:15]
INFO: [Synth 8-6157] synthesizing module 'lzc__parameterized2' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/lzc.sv:15]
	Parameter WIDTH bound to: 32'b00000000000000000000000000010111 
	Parameter MODE bound to: 1'b1 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000101 
INFO: [Synth 8-6155] done synthesizing module 'lzc__parameterized2' (22#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/lzc.sv:15]
INFO: [Synth 8-6157] synthesizing module 'lzc__parameterized3' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/lzc.sv:15]
	Parameter WIDTH bound to: 32'b00000000000000000000000000110100 
	Parameter MODE bound to: 1'b1 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000110 
INFO: [Synth 8-6155] done synthesizing module 'lzc__parameterized3' (22#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/lzc.sv:15]
INFO: [Synth 8-6157] synthesizing module 'fpnew_top' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_top.sv:16]
	Parameter Features[Width] bound to: 64 - type: integer 
	Parameter Features[EnableVectors] bound to: 1'b1 
	Parameter Features[EnableNanBox] bound to: 1'b1 
	Parameter Features[FpFmtMask] bound to: 6'b111000 
	Parameter Features[IntFmtMask] bound to: 4'b0111 
	Parameter Implementation[PipeRegs][0][0] bound to: 4 - type: integer 
	Parameter Implementation[PipeRegs][0][1] bound to: 5 - type: integer 
	Parameter Implementation[PipeRegs][0][2] bound to: 3 - type: integer 
	Parameter Implementation[PipeRegs][0][3] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][0][4] bound to: 3 - type: integer 
	Parameter Implementation[PipeRegs][0][5] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][1][0] bound to: 3 - type: integer 
	Parameter Implementation[PipeRegs][1][1] bound to: 3 - type: integer 
	Parameter Implementation[PipeRegs][1][2] bound to: 3 - type: integer 
	Parameter Implementation[PipeRegs][1][3] bound to: 3 - type: integer 
	Parameter Implementation[PipeRegs][1][4] bound to: 3 - type: integer 
	Parameter Implementation[PipeRegs][1][5] bound to: 3 - type: integer 
	Parameter Implementation[PipeRegs][2][0] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][2][1] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][2][2] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][2][3] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][2][4] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][2][5] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][3][0] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][3][1] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][3][2] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][3][3] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][3][4] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][3][5] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][4][0] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][4][1] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][4][2] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][4][3] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][4][4] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][4][5] bound to: 0 - type: integer 
	Parameter Implementation[UnitTypes][0][0] bound to: 2'b01 
	Parameter Implementation[UnitTypes][0][1] bound to: 2'b01 
	Parameter Implementation[UnitTypes][0][2] bound to: 2'b01 
	Parameter Implementation[UnitTypes][0][3] bound to: 2'b01 
	Parameter Implementation[UnitTypes][0][4] bound to: 2'b01 
	Parameter Implementation[UnitTypes][0][5] bound to: 2'b01 
	Parameter Implementation[UnitTypes][1][0] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][1] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][2] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][3] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][4] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][5] bound to: 2'b10 
	Parameter Implementation[UnitTypes][2][0] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][1] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][2] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][3] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][4] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][5] bound to: 2'b01 
	Parameter Implementation[UnitTypes][3][0] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][1] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][2] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][3] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][4] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][5] bound to: 2'b10 
	Parameter Implementation[UnitTypes][4][0] bound to: 2'b00 
	Parameter Implementation[UnitTypes][4][1] bound to: 2'b00 
	Parameter Implementation[UnitTypes][4][2] bound to: 2'b00 
	Parameter Implementation[UnitTypes][4][3] bound to: 2'b00 
	Parameter Implementation[UnitTypes][4][4] bound to: 2'b00 
	Parameter Implementation[UnitTypes][4][5] bound to: 2'b00 
	Parameter Implementation[PipeConfig] bound to: 2'b11 
	Parameter PulpDivsqrt bound to: 1'b1 
	Parameter TrueSIMDClass bound to: 1'b1 
	Parameter EnableSIMDMask bound to: 1'b1 
	Parameter CompressedVecCmpResult bound to: 1'b0 
	Parameter StochasticRndImplementation[EnableRSR] bound to: 1'b0 
	Parameter StochasticRndImplementation[RsrPrecision] bound to: 12 - type: integer 
	Parameter StochasticRndImplementation[LfsrInternalPrecision] bound to: 32 - type: integer 
	Parameter NumLanes bound to: 32'b00000000000000000000000000000100 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_OPGROUPS bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000110 
INFO: [Synth 8-6157] synthesizing module 'fpnew_opgroup_block' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_opgroup_block.sv:16]
	Parameter OpGroup bound to: 3'b000 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b1 
	Parameter PulpDivsqrt bound to: 1'b1 
	Parameter FpFmtMask bound to: 6'b111000 
	Parameter IntFmtMask bound to: 4'b0111 
	Parameter FmtPipeRegs bound to: 192'b000000000000000000000000000001000000000000000000000000000000010100000000000000000000000000000011000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000000010 
	Parameter FmtUnitTypes bound to: 12'b010101010101 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 1'b1 
	Parameter CompressedVecCmpResult bound to: 1'b0 
	Parameter StochasticRndImplementation[EnableRSR] bound to: 1'b0 
	Parameter StochasticRndImplementation[RsrPrecision] bound to: 12 - type: integer 
	Parameter StochasticRndImplementation[LfsrInternalPrecision] bound to: 32 - type: integer 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000110 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'fpnew_opgroup_fmt_slice' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_opgroup_fmt_slice.sv:16]
	Parameter OpGroup bound to: 3'b000 
	Parameter FpFormat bound to: 3'b000 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b1 
	Parameter NumPipeRegs bound to: 4 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 1'b1 
	Parameter CompressedVecCmpResult bound to: 1'b0 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000010 
	Parameter FP_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter SIMD_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000010 
	Parameter CLASS_VEC_BITS bound to: 32'b00000000000000000000000000010000 
INFO: [Synth 8-6157] synthesizing module 'fpnew_fma' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_fma.sv:18]
	Parameter FpFormat bound to: 3'b000 
	Parameter NumPipeRegs bound to: 4 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter EXP_BITS bound to: 8 - type: integer 
	Parameter MAN_BITS bound to: 23 - type: integer 
	Parameter BIAS bound to: 32'b00000000000000000000000001111111 
	Parameter PRECISION_BITS bound to: 32'b00000000000000000000000000011000 
	Parameter LOWER_SUM_WIDTH bound to: 32'b00000000000000000000000000110011 
	Parameter LZC_RESULT_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter EXP_WIDTH bound to: 32'b00000000000000000000000000001010 
	Parameter SHIFT_AMOUNT_WIDTH bound to: 32'b00000000000000000000000000000111 
	Parameter NUM_INP_REGS bound to: 1 - type: integer 
	Parameter NUM_MID_REGS bound to: 2 - type: integer 
	Parameter NUM_OUT_REGS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fpnew_classifier' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_classifier.sv:16]
	Parameter FpFormat bound to: 3'b000 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000011 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter EXP_BITS bound to: 8 - type: integer 
	Parameter MAN_BITS bound to: 23 - type: integer 
WARNING: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fpnew_classifier' (23#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_classifier.sv:16]
INFO: [Synth 8-6157] synthesizing module 'lzc__parameterized4' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/lzc.sv:15]
	Parameter WIDTH bound to: 32'b00000000000000000000000000110011 
	Parameter MODE bound to: 1'b1 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000110 
INFO: [Synth 8-6155] done synthesizing module 'lzc__parameterized4' (23#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/lzc.sv:15]
INFO: [Synth 8-6157] synthesizing module 'fpnew_rounding' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_rounding.sv:16]
	Parameter AbsWidth bound to: 32'b00000000000000000000000000011111 
	Parameter EnableRSR bound to: 1'b0 
	Parameter RsrPrecision bound to: 32'b00000000000000000000000000001100 
	Parameter LfsrWidth bound to: 32'b00000000000000000000000000100000 
	Parameter RstVal bound to: -1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_rounding.sv:83]
INFO: [Synth 8-6155] done synthesizing module 'fpnew_rounding' (24#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_rounding.sv:16]
WARNING: [Synth 8-5856] 3D RAM inp_pipe_operands_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mid_pipe_spec_res_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mid_pipe_spec_stat_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM out_pipe_result_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM out_pipe_status_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'final_mantissa_reg' and it is trimmed from '25' to '24' bits. [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_fma.sv:546]
INFO: [Synth 8-6155] done synthesizing module 'fpnew_fma' (25#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_fma.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'fpnew_opgroup_fmt_slice' (26#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_opgroup_fmt_slice.sv:16]
INFO: [Synth 8-6157] synthesizing module 'fpnew_opgroup_fmt_slice__parameterized0' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_opgroup_fmt_slice.sv:16]
	Parameter OpGroup bound to: 3'b000 
	Parameter FpFormat bound to: 3'b001 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b1 
	Parameter NumPipeRegs bound to: 5 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 1'b1 
	Parameter CompressedVecCmpResult bound to: 1'b0 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter FP_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter SIMD_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000010 
	Parameter CLASS_VEC_BITS bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-6157] synthesizing module 'fpnew_fma__parameterized0' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_fma.sv:18]
	Parameter FpFormat bound to: 3'b001 
	Parameter NumPipeRegs bound to: 5 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter EXP_BITS bound to: 11 - type: integer 
	Parameter MAN_BITS bound to: 52 - type: integer 
	Parameter BIAS bound to: 32'b00000000000000000000001111111111 
	Parameter PRECISION_BITS bound to: 32'b00000000000000000000000000110101 
	Parameter LOWER_SUM_WIDTH bound to: 32'b00000000000000000000000001101101 
	Parameter LZC_RESULT_WIDTH bound to: 32'b00000000000000000000000000000111 
	Parameter EXP_WIDTH bound to: 32'b00000000000000000000000000001101 
	Parameter SHIFT_AMOUNT_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter NUM_INP_REGS bound to: 2 - type: integer 
	Parameter NUM_MID_REGS bound to: 2 - type: integer 
	Parameter NUM_OUT_REGS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fpnew_classifier__parameterized0' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_classifier.sv:16]
	Parameter FpFormat bound to: 3'b001 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000011 
	Parameter WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter EXP_BITS bound to: 11 - type: integer 
	Parameter MAN_BITS bound to: 52 - type: integer 
WARNING: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fpnew_classifier__parameterized0' (26#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_classifier.sv:16]
INFO: [Synth 8-6157] synthesizing module 'lzc__parameterized5' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/lzc.sv:15]
	Parameter WIDTH bound to: 32'b00000000000000000000000001101101 
	Parameter MODE bound to: 1'b1 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000111 
INFO: [Synth 8-6155] done synthesizing module 'lzc__parameterized5' (26#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/lzc.sv:15]
INFO: [Synth 8-6157] synthesizing module 'fpnew_rounding__parameterized0' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_rounding.sv:16]
	Parameter AbsWidth bound to: 32'b00000000000000000000000000111111 
	Parameter EnableRSR bound to: 1'b0 
	Parameter RsrPrecision bound to: 32'b00000000000000000000000000001100 
	Parameter LfsrWidth bound to: 32'b00000000000000000000000000100000 
	Parameter RstVal bound to: -1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_rounding.sv:83]
INFO: [Synth 8-6155] done synthesizing module 'fpnew_rounding__parameterized0' (26#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_rounding.sv:16]
WARNING: [Synth 8-5856] 3D RAM inp_pipe_operands_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mid_pipe_spec_res_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mid_pipe_spec_stat_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM out_pipe_result_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM out_pipe_status_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'final_mantissa_reg' and it is trimmed from '54' to '53' bits. [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_fma.sv:546]
INFO: [Synth 8-6155] done synthesizing module 'fpnew_fma__parameterized0' (26#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_fma.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'fpnew_opgroup_fmt_slice__parameterized0' (26#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_opgroup_fmt_slice.sv:16]
INFO: [Synth 8-6157] synthesizing module 'fpnew_opgroup_fmt_slice__parameterized1' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_opgroup_fmt_slice.sv:16]
	Parameter OpGroup bound to: 3'b000 
	Parameter FpFormat bound to: 3'b010 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b1 
	Parameter NumPipeRegs bound to: 3 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 1'b1 
	Parameter CompressedVecCmpResult bound to: 1'b0 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000100 
	Parameter FP_WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter SIMD_WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000010 
	Parameter CLASS_VEC_BITS bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6157] synthesizing module 'fpnew_fma__parameterized1' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_fma.sv:18]
	Parameter FpFormat bound to: 3'b010 
	Parameter NumPipeRegs bound to: 3 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter EXP_BITS bound to: 5 - type: integer 
	Parameter MAN_BITS bound to: 10 - type: integer 
	Parameter BIAS bound to: 32'b00000000000000000000000000001111 
	Parameter PRECISION_BITS bound to: 32'b00000000000000000000000000001011 
	Parameter LOWER_SUM_WIDTH bound to: 32'b00000000000000000000000000011001 
	Parameter LZC_RESULT_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter EXP_WIDTH bound to: 32'b00000000000000000000000000000111 
	Parameter SHIFT_AMOUNT_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter NUM_INP_REGS bound to: 1 - type: integer 
	Parameter NUM_MID_REGS bound to: 1 - type: integer 
	Parameter NUM_OUT_REGS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fpnew_classifier__parameterized1' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_classifier.sv:16]
	Parameter FpFormat bound to: 3'b010 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000011 
	Parameter WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter EXP_BITS bound to: 5 - type: integer 
	Parameter MAN_BITS bound to: 10 - type: integer 
WARNING: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fpnew_classifier__parameterized1' (26#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_classifier.sv:16]
INFO: [Synth 8-6157] synthesizing module 'lzc__parameterized6' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/lzc.sv:15]
	Parameter WIDTH bound to: 32'b00000000000000000000000000011001 
	Parameter MODE bound to: 1'b1 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000101 
INFO: [Synth 8-6155] done synthesizing module 'lzc__parameterized6' (26#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/lzc.sv:15]
INFO: [Synth 8-6157] synthesizing module 'fpnew_rounding__parameterized1' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_rounding.sv:16]
	Parameter AbsWidth bound to: 32'b00000000000000000000000000001111 
	Parameter EnableRSR bound to: 1'b0 
	Parameter RsrPrecision bound to: 32'b00000000000000000000000000001100 
	Parameter LfsrWidth bound to: 32'b00000000000000000000000000100000 
	Parameter RstVal bound to: -1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_rounding.sv:83]
INFO: [Synth 8-6155] done synthesizing module 'fpnew_rounding__parameterized1' (26#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_rounding.sv:16]
WARNING: [Synth 8-5856] 3D RAM inp_pipe_operands_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mid_pipe_spec_res_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mid_pipe_spec_stat_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM out_pipe_result_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM out_pipe_status_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'final_mantissa_reg' and it is trimmed from '12' to '11' bits. [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_fma.sv:546]
INFO: [Synth 8-6155] done synthesizing module 'fpnew_fma__parameterized1' (26#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_fma.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'fpnew_opgroup_fmt_slice__parameterized1' (26#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_opgroup_fmt_slice.sv:16]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized2' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 32'b00000000000000000000000000000110 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6157] synthesizing module 'lzc__parameterized7' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/lzc.sv:15]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'lzc__parameterized7' (26#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/lzc.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized2' (26#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/rr_arb_tree.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'fpnew_opgroup_block' (27#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_opgroup_block.sv:16]
INFO: [Synth 8-6157] synthesizing module 'fpnew_opgroup_block__parameterized0' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_opgroup_block.sv:16]
	Parameter OpGroup bound to: 3'b001 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b1 
	Parameter PulpDivsqrt bound to: 1'b1 
	Parameter FpFmtMask bound to: 6'b111000 
	Parameter IntFmtMask bound to: 4'b0111 
	Parameter FmtPipeRegs bound to: 192'b000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter FmtUnitTypes bound to: 12'b101010101010 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 1'b1 
	Parameter CompressedVecCmpResult bound to: 1'b0 
	Parameter StochasticRndImplementation[EnableRSR] bound to: 1'b0 
	Parameter StochasticRndImplementation[RsrPrecision] bound to: 12 - type: integer 
	Parameter StochasticRndImplementation[LfsrInternalPrecision] bound to: 32 - type: integer 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000110 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'fpnew_opgroup_multifmt_slice' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_opgroup_multifmt_slice.sv:18]
	Parameter OpGroup bound to: 3'b001 
	Parameter Width bound to: 64 - type: integer 
	Parameter FpFmtConfig bound to: 6'b111000 
	Parameter IntFmtConfig bound to: 4'b0111 
	Parameter EnableVectors bound to: 1'b1 
	Parameter PulpDivsqrt bound to: 1'b1 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000011 
	Parameter PipeConfig bound to: 2'b11 
	Parameter StochasticRndImplementation[EnableRSR] bound to: 1'b0 
	Parameter StochasticRndImplementation[RsrPrecision] bound to: 12 - type: integer 
	Parameter StochasticRndImplementation[LfsrInternalPrecision] bound to: 32 - type: integer 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000110 
	Parameter NUM_SIMD_LANES bound to: 32'b00000000000000000000000000000100 
	Parameter MAX_FP_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter MAX_INT_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000100 
	Parameter NUM_DOTP_LANES bound to: 32'b00000000000000000000000000000010 
	Parameter NUM_INT_FORMATS bound to: 32'b00000000000000000000000000000100 
	Parameter FMT_BITS bound to: 32'b00000000000000000000000000000011 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000111 
INFO: [Synth 8-6157] synthesizing module 'fpnew_divsqrt_multi' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_divsqrt_multi.sv:18]
	Parameter FpFmtConfig bound to: 6'b111000 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000011 
	Parameter PipeConfig bound to: 2'b11 
	Parameter WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000110 
	Parameter NUM_INP_REGS bound to: 1 - type: integer 
	Parameter NUM_OUT_REGS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'div_sqrt_top_mvp' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv:37]
INFO: [Synth 8-6157] synthesizing module 'preprocess_mvp' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:37]
INFO: [Synth 8-6157] synthesizing module 'lzc__parameterized8' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/lzc.sv:15]
	Parameter WIDTH bound to: 32'b00000000000000000000000000110101 
	Parameter MODE bound to: 1'b1 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000110 
INFO: [Synth 8-6155] done synthesizing module 'lzc__parameterized8' (27#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/lzc.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'preprocess_mvp' (28#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:37]
INFO: [Synth 8-6157] synthesizing module 'nrbd_nrsc_mvp' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv:36]
INFO: [Synth 8-6157] synthesizing module 'control_mvp' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpu_div_sqrt_mvp/hdl/control_mvp.sv:43]
INFO: [Synth 8-6157] synthesizing module 'iteration_div_sqrt_mvp' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv:32]
	Parameter WIDTH bound to: 58 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'iteration_div_sqrt_mvp' (29#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv:32]
WARNING: [Synth 8-3848] Net Iteration_cell_sum_AMASK_D[3] in module/entity control_mvp does not have driver. [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpu_div_sqrt_mvp/hdl/control_mvp.sv:842]
WARNING: [Synth 8-3848] Net Iteration_cell_carry_D[3] in module/entity control_mvp does not have driver. [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpu_div_sqrt_mvp/hdl/control_mvp.sv:840]
INFO: [Synth 8-6155] done synthesizing module 'control_mvp' (30#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpu_div_sqrt_mvp/hdl/control_mvp.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'nrbd_nrsc_mvp' (31#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv:36]
INFO: [Synth 8-6157] synthesizing module 'norm_div_sqrt_mvp' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'norm_div_sqrt_mvp' (32#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'div_sqrt_top_mvp' (33#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv:37]
WARNING: [Synth 8-5856] 3D RAM inp_pipe_operands_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM out_pipe_status_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fpnew_divsqrt_multi' (34#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_divsqrt_multi.sv:18]
INFO: [Synth 8-6157] synthesizing module 'fpnew_divsqrt_multi__parameterized0' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_divsqrt_multi.sv:18]
	Parameter FpFmtConfig bound to: 6'b101000 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000011 
	Parameter PipeConfig bound to: 2'b11 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000110 
	Parameter NUM_INP_REGS bound to: 1 - type: integer 
	Parameter NUM_OUT_REGS bound to: 2 - type: integer 
WARNING: [Synth 8-5856] 3D RAM inp_pipe_operands_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM out_pipe_status_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fpnew_divsqrt_multi__parameterized0' (34#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_divsqrt_multi.sv:18]
INFO: [Synth 8-6157] synthesizing module 'fpnew_divsqrt_multi__parameterized1' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_divsqrt_multi.sv:18]
	Parameter FpFmtConfig bound to: 6'b001000 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000011 
	Parameter PipeConfig bound to: 2'b11 
	Parameter WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000110 
	Parameter NUM_INP_REGS bound to: 1 - type: integer 
	Parameter NUM_OUT_REGS bound to: 2 - type: integer 
WARNING: [Synth 8-5856] 3D RAM inp_pipe_operands_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM out_pipe_status_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fpnew_divsqrt_multi__parameterized1' (34#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_divsqrt_multi.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'fpnew_opgroup_multifmt_slice' (35#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_opgroup_multifmt_slice.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'fpnew_opgroup_block__parameterized0' (35#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_opgroup_block.sv:16]
INFO: [Synth 8-6157] synthesizing module 'fpnew_opgroup_block__parameterized1' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_opgroup_block.sv:16]
	Parameter OpGroup bound to: 3'b010 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b1 
	Parameter PulpDivsqrt bound to: 1'b1 
	Parameter FpFmtMask bound to: 6'b111000 
	Parameter IntFmtMask bound to: 4'b0111 
	Parameter FmtPipeRegs bound to: 192'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter FmtUnitTypes bound to: 12'b010101010101 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 1'b1 
	Parameter CompressedVecCmpResult bound to: 1'b0 
	Parameter StochasticRndImplementation[EnableRSR] bound to: 1'b0 
	Parameter StochasticRndImplementation[RsrPrecision] bound to: 12 - type: integer 
	Parameter StochasticRndImplementation[LfsrInternalPrecision] bound to: 32 - type: integer 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000110 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'fpnew_opgroup_fmt_slice__parameterized2' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_opgroup_fmt_slice.sv:16]
	Parameter OpGroup bound to: 3'b010 
	Parameter FpFormat bound to: 3'b000 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b1 
	Parameter NumPipeRegs bound to: 1 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 1'b1 
	Parameter CompressedVecCmpResult bound to: 1'b0 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000010 
	Parameter FP_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter SIMD_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000010 
	Parameter CLASS_VEC_BITS bound to: 32'b00000000000000000000000000010000 
INFO: [Synth 8-6157] synthesizing module 'fpnew_noncomp' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_noncomp.sv:18]
	Parameter FpFormat bound to: 3'b000 
	Parameter NumPipeRegs bound to: 1 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter EXP_BITS bound to: 8 - type: integer 
	Parameter MAN_BITS bound to: 23 - type: integer 
	Parameter NUM_INP_REGS bound to: 1 - type: integer 
	Parameter NUM_OUT_REGS bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fpnew_classifier__parameterized2' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_classifier.sv:16]
	Parameter FpFormat bound to: 3'b000 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000010 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter EXP_BITS bound to: 8 - type: integer 
	Parameter MAN_BITS bound to: 23 - type: integer 
WARNING: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fpnew_classifier__parameterized2' (35#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_classifier.sv:16]
WARNING: [Synth 8-5856] 3D RAM inp_pipe_operands_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fpnew_noncomp' (36#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_noncomp.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'fpnew_opgroup_fmt_slice__parameterized2' (36#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_opgroup_fmt_slice.sv:16]
INFO: [Synth 8-6157] synthesizing module 'fpnew_opgroup_fmt_slice__parameterized3' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_opgroup_fmt_slice.sv:16]
	Parameter OpGroup bound to: 3'b010 
	Parameter FpFormat bound to: 3'b001 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b1 
	Parameter NumPipeRegs bound to: 1 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 1'b1 
	Parameter CompressedVecCmpResult bound to: 1'b0 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter FP_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter SIMD_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000010 
	Parameter CLASS_VEC_BITS bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-6157] synthesizing module 'fpnew_noncomp__parameterized0' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_noncomp.sv:18]
	Parameter FpFormat bound to: 3'b001 
	Parameter NumPipeRegs bound to: 1 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter EXP_BITS bound to: 11 - type: integer 
	Parameter MAN_BITS bound to: 52 - type: integer 
	Parameter NUM_INP_REGS bound to: 1 - type: integer 
	Parameter NUM_OUT_REGS bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fpnew_classifier__parameterized3' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_classifier.sv:16]
	Parameter FpFormat bound to: 3'b001 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000010 
	Parameter WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter EXP_BITS bound to: 11 - type: integer 
	Parameter MAN_BITS bound to: 52 - type: integer 
WARNING: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fpnew_classifier__parameterized3' (36#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_classifier.sv:16]
WARNING: [Synth 8-5856] 3D RAM inp_pipe_operands_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fpnew_noncomp__parameterized0' (36#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_noncomp.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'fpnew_opgroup_fmt_slice__parameterized3' (36#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_opgroup_fmt_slice.sv:16]
INFO: [Synth 8-6157] synthesizing module 'fpnew_opgroup_fmt_slice__parameterized4' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_opgroup_fmt_slice.sv:16]
	Parameter OpGroup bound to: 3'b010 
	Parameter FpFormat bound to: 3'b010 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b1 
	Parameter NumPipeRegs bound to: 1 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 1'b1 
	Parameter CompressedVecCmpResult bound to: 1'b0 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000100 
	Parameter FP_WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter SIMD_WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000010 
	Parameter CLASS_VEC_BITS bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6157] synthesizing module 'fpnew_noncomp__parameterized1' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_noncomp.sv:18]
	Parameter FpFormat bound to: 3'b010 
	Parameter NumPipeRegs bound to: 1 - type: integer 
	Parameter PipeConfig bound to: 2'b11 
	Parameter WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter EXP_BITS bound to: 5 - type: integer 
	Parameter MAN_BITS bound to: 10 - type: integer 
	Parameter NUM_INP_REGS bound to: 1 - type: integer 
	Parameter NUM_OUT_REGS bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fpnew_classifier__parameterized4' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_classifier.sv:16]
	Parameter FpFormat bound to: 3'b010 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000010 
	Parameter WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter EXP_BITS bound to: 5 - type: integer 
	Parameter MAN_BITS bound to: 10 - type: integer 
WARNING: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fpnew_classifier__parameterized4' (36#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_classifier.sv:16]
WARNING: [Synth 8-5856] 3D RAM inp_pipe_operands_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fpnew_noncomp__parameterized1' (36#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_noncomp.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'fpnew_opgroup_fmt_slice__parameterized4' (36#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_opgroup_fmt_slice.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'fpnew_opgroup_block__parameterized1' (36#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_opgroup_block.sv:16]
INFO: [Synth 8-6157] synthesizing module 'fpnew_opgroup_block__parameterized2' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_opgroup_block.sv:16]
	Parameter OpGroup bound to: 3'b011 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b1 
	Parameter PulpDivsqrt bound to: 1'b1 
	Parameter FpFmtMask bound to: 6'b111000 
	Parameter IntFmtMask bound to: 4'b0111 
	Parameter FmtPipeRegs bound to: 192'b000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter FmtUnitTypes bound to: 12'b101010101010 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 1'b1 
	Parameter CompressedVecCmpResult bound to: 1'b0 
	Parameter StochasticRndImplementation[EnableRSR] bound to: 1'b0 
	Parameter StochasticRndImplementation[RsrPrecision] bound to: 12 - type: integer 
	Parameter StochasticRndImplementation[LfsrInternalPrecision] bound to: 32 - type: integer 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000110 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'fpnew_opgroup_multifmt_slice__parameterized0' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_opgroup_multifmt_slice.sv:18]
	Parameter OpGroup bound to: 3'b011 
	Parameter Width bound to: 64 - type: integer 
	Parameter FpFmtConfig bound to: 6'b111000 
	Parameter IntFmtConfig bound to: 4'b0111 
	Parameter EnableVectors bound to: 1'b1 
	Parameter PulpDivsqrt bound to: 1'b1 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000010 
	Parameter PipeConfig bound to: 2'b11 
	Parameter StochasticRndImplementation[EnableRSR] bound to: 1'b0 
	Parameter StochasticRndImplementation[RsrPrecision] bound to: 12 - type: integer 
	Parameter StochasticRndImplementation[LfsrInternalPrecision] bound to: 32 - type: integer 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000110 
	Parameter NUM_SIMD_LANES bound to: 32'b00000000000000000000000000000100 
	Parameter MAX_FP_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter MAX_INT_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000100 
	Parameter NUM_DOTP_LANES bound to: 32'b00000000000000000000000000000010 
	Parameter NUM_INT_FORMATS bound to: 32'b00000000000000000000000000000100 
	Parameter FMT_BITS bound to: 32'b00000000000000000000000000000011 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000111 
INFO: [Synth 8-6157] synthesizing module 'fpnew_cast_multi' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_cast_multi.sv:18]
	Parameter FpFmtConfig bound to: 6'b111000 
	Parameter IntFmtConfig bound to: 4'b0111 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000010 
	Parameter PipeConfig bound to: 2'b11 
	Parameter WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000110 
	Parameter NUM_INT_FORMATS bound to: 32'b00000000000000000000000000000100 
	Parameter MAX_INT_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter SUPER_FORMAT[exp_bits] bound to: 11 - type: integer 
	Parameter SUPER_FORMAT[man_bits] bound to: 52 - type: integer 
	Parameter SUPER_EXP_BITS bound to: 11 - type: integer 
	Parameter SUPER_MAN_BITS bound to: 52 - type: integer 
	Parameter SUPER_BIAS bound to: 32'b00000000000000000000001111111111 
	Parameter INT_MAN_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter LZC_RESULT_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter INT_EXP_WIDTH bound to: 32'b00000000000000000000000000001100 
	Parameter NUM_INP_REGS bound to: 1 - type: integer 
	Parameter NUM_MID_REGS bound to: 1 - type: integer 
	Parameter NUM_OUT_REGS bound to: 0 - type: integer 
	Parameter NUM_FP_STICKY bound to: 75 - type: integer 
	Parameter NUM_INT_STICKY bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fpnew_classifier__parameterized5' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_classifier.sv:16]
	Parameter FpFormat bound to: 3'b000 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000001 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter EXP_BITS bound to: 8 - type: integer 
	Parameter MAN_BITS bound to: 23 - type: integer 
WARNING: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fpnew_classifier__parameterized5' (36#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_classifier.sv:16]
INFO: [Synth 8-6157] synthesizing module 'fpnew_classifier__parameterized6' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_classifier.sv:16]
	Parameter FpFormat bound to: 3'b001 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000001 
	Parameter WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter EXP_BITS bound to: 11 - type: integer 
	Parameter MAN_BITS bound to: 52 - type: integer 
WARNING: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fpnew_classifier__parameterized6' (36#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_classifier.sv:16]
INFO: [Synth 8-6157] synthesizing module 'fpnew_classifier__parameterized7' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_classifier.sv:16]
	Parameter FpFormat bound to: 3'b010 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000001 
	Parameter WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter EXP_BITS bound to: 5 - type: integer 
	Parameter MAN_BITS bound to: 10 - type: integer 
WARNING: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fpnew_classifier__parameterized7' (36#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_classifier.sv:16]
INFO: [Synth 8-6157] synthesizing module 'lzc__parameterized9' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/lzc.sv:15]
	Parameter WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter MODE bound to: 1'b1 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000110 
INFO: [Synth 8-6155] done synthesizing module 'lzc__parameterized9' (36#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/lzc.sv:15]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_pkg.sv:95]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_pkg.sv:95]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_pkg.sv:95]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_pkg.sv:95]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_pkg.sv:95]
INFO: [Synth 8-6157] synthesizing module 'fpnew_rounding__parameterized2' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_rounding.sv:16]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter AbsWidth bound to: 32'b00000000000000000000000001000000 
	Parameter EnableRSR bound to: 1'b0 
	Parameter RsrPrecision bound to: 32'b00000000000000000000000000001100 
	Parameter LfsrWidth bound to: 32'b00000000000000000000000000100000 
	Parameter RstVal bound to: -1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_rounding.sv:83]
INFO: [Synth 8-6155] done synthesizing module 'fpnew_rounding__parameterized2' (36#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_rounding.sv:16]
WARNING: [Synth 8-5858] RAM mid_pipe_info_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element gen_inside_pipeline[0].mid_pipe_info_q_reg[1][is_normal] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_cast_multi.sv:384]
WARNING: [Synth 8-6014] Unused sequential element gen_inside_pipeline[0].mid_pipe_info_q_reg[1][is_subnormal] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_cast_multi.sv:384]
WARNING: [Synth 8-6014] Unused sequential element gen_inside_pipeline[0].mid_pipe_info_q_reg[1][is_quiet] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_cast_multi.sv:384]
WARNING: [Synth 8-6014] Unused sequential element gen_inside_pipeline[0].mid_pipe_src_fmt_q_reg[1] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_cast_multi.sv:388]
INFO: [Synth 8-6155] done synthesizing module 'fpnew_cast_multi' (37#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_cast_multi.sv:18]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_pkg.sv:95]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_pkg.sv:95]
	Parameter FpFmtConfig bound to: 6'b001000 
	Parameter IntFmtConfig bound to: 4'b0100 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000010 
	Parameter PipeConfig bound to: 2'b11 
	Parameter WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000110 
	Parameter NUM_INT_FORMATS bound to: 32'b00000000000000000000000000000100 
	Parameter MAX_INT_WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter SUPER_FORMAT[exp_bits] bound to: 5 - type: integer 
	Parameter SUPER_FORMAT[man_bits] bound to: 10 - type: integer 
	Parameter SUPER_EXP_BITS bound to: 5 - type: integer 
	Parameter SUPER_MAN_BITS bound to: 10 - type: integer 
	Parameter SUPER_BIAS bound to: 32'b00000000000000000000000000001111 
	Parameter INT_MAN_WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter LZC_RESULT_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter INT_EXP_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter NUM_INP_REGS bound to: 1 - type: integer 
	Parameter NUM_MID_REGS bound to: 1 - type: integer 
	Parameter NUM_OUT_REGS bound to: 0 - type: integer 
	Parameter NUM_FP_STICKY bound to: 21 - type: integer 
	Parameter NUM_INT_STICKY bound to: 16 - type: integer 
	Parameter WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter MODE bound to: 1'b1 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'lzc__parameterized10' (37#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/lzc.sv:15]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_pkg.sv:95]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_pkg.sv:95]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_pkg.sv:95]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_pkg.sv:95]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_pkg.sv:95]
	Parameter AbsWidth bound to: 32'b00000000000000000000000000010000 
	Parameter EnableRSR bound to: 1'b0 
	Parameter RsrPrecision bound to: 32'b00000000000000000000000000001100 
	Parameter LfsrWidth bound to: 32'b00000000000000000000000000100000 
	Parameter RstVal bound to: -1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_rounding.sv:83]
INFO: [Synth 8-6155] done synthesizing module 'fpnew_rounding__parameterized3' (37#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_rounding.sv:16]
WARNING: [Synth 8-5858] RAM mid_pipe_info_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element gen_inside_pipeline[0].mid_pipe_info_q_reg[1][is_normal] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_cast_multi.sv:384]
WARNING: [Synth 8-6014] Unused sequential element gen_inside_pipeline[0].mid_pipe_info_q_reg[1][is_subnormal] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_cast_multi.sv:384]
WARNING: [Synth 8-6014] Unused sequential element gen_inside_pipeline[0].mid_pipe_info_q_reg[1][is_quiet] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_cast_multi.sv:384]
WARNING: [Synth 8-6014] Unused sequential element gen_inside_pipeline[0].mid_pipe_src_fmt_q_reg[1] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_cast_multi.sv:388]
INFO: [Synth 8-6155] done synthesizing module 'fpnew_cast_multi__parameterized0' (37#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_cast_multi.sv:18]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_pkg.sv:95]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_pkg.sv:95]
WARNING: [Synth 8-5856] 3D RAM fmt_conv_cpk_result_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fpnew_opgroup_multifmt_slice__parameterized0' (37#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_opgroup_multifmt_slice.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'fpnew_opgroup_block__parameterized2' (37#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_opgroup_block.sv:16]
	Parameter OpGroup bound to: 3'b100 
	Parameter Width bound to: 64 - type: integer 
	Parameter EnableVectors bound to: 1'b1 
	Parameter PulpDivsqrt bound to: 1'b1 
	Parameter FpFmtMask bound to: 6'b111000 
	Parameter IntFmtMask bound to: 4'b0111 
	Parameter FmtPipeRegs bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter FmtUnitTypes bound to: 12'b000000000000 
	Parameter PipeConfig bound to: 2'b11 
	Parameter TrueSIMDClass bound to: 1'b1 
	Parameter CompressedVecCmpResult bound to: 1'b0 
	Parameter StochasticRndImplementation[EnableRSR] bound to: 1'b0 
	Parameter StochasticRndImplementation[RsrPrecision] bound to: 12 - type: integer 
	Parameter StochasticRndImplementation[LfsrInternalPrecision] bound to: 32 - type: integer 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000110 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'fpnew_opgroup_block__parameterized3' (37#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_opgroup_block.sv:16]
	Parameter NumIn bound to: 32'b00000000000000000000000000000101 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000011 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'lzc__parameterized11' (37#1) [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/common_cells/src/lzc.sv:15]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:1330]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:1175]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:1414]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:1421]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:1330]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:1175]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:1414]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:1421]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:1330]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:1175]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:1414]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:1421]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:1330]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:1175]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:1414]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:1421]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:1455]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:1175]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:1540]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:1546]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:1455]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:1175]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:1540]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:1546]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:1580]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:1175]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:1665]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:1671]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:1688]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:1688]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:1688]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:1688]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:1688]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:1688]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/include/ara_pkg.sv:1688]
	Parameter FixPtSupport bound to: 1'b1 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000001 
	Parameter ElementWidth bound to: 3'b011 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
WARNING: [Synth 8-87] always_comb on 'gen_p_mul_ew64.r_reg' did not result in combinational logic [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:173]
	Parameter FixPtSupport bound to: 1'b1 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000001 
	Parameter ElementWidth bound to: 3'b010 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
WARNING: [Synth 8-87] always_comb on 'gen_p_mul_ew32.r_reg' did not result in combinational logic [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:212]
	Parameter FixPtSupport bound to: 1'b1 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000001 
	Parameter ElementWidth bound to: 3'b001 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
WARNING: [Synth 8-87] always_comb on 'gen_p_mul_ew16.r_reg' did not result in combinational logic [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:249]
	Parameter FixPtSupport bound to: 1'b1 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000000 
	Parameter ElementWidth bound to: 3'b000 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_div.sv:170]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_div.sv:222]
	Parameter CVA6Cfg[NrCommitPorts] bound to: 0 - type: integer 
	Parameter CVA6Cfg[AxiAddrWidth] bound to: 0 - type: integer 
	Parameter CVA6Cfg[AxiDataWidth] bound to: 0 - type: integer 
	Parameter CVA6Cfg[AxiIdWidth] bound to: 0 - type: integer 
	Parameter CVA6Cfg[AxiUserWidth] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrLoadBufEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[FpuEn] bound to: 1'b0 
	Parameter CVA6Cfg[XF16] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALT] bound to: 1'b0 
	Parameter CVA6Cfg[XF8] bound to: 1'b0 
	Parameter CVA6Cfg[XF8ALT] bound to: 1'b0 
	Parameter CVA6Cfg[RVA] bound to: 1'b0 
	Parameter CVA6Cfg[RVB] bound to: 1'b0 
	Parameter CVA6Cfg[RVV] bound to: 1'b0 
	Parameter CVA6Cfg[RVC] bound to: 1'b0 
	Parameter CVA6Cfg[RVH] bound to: 1'b0 
	Parameter CVA6Cfg[RVZCB] bound to: 1'b0 
	Parameter CVA6Cfg[XFVec] bound to: 1'b0 
	Parameter CVA6Cfg[CvxifEn] bound to: 1'b0 
	Parameter CVA6Cfg[ZiCondExtEn] bound to: 1'b0 
	Parameter CVA6Cfg[RVSCLIC] bound to: 1'b0 
	Parameter CVA6Cfg[RVF] bound to: 1'b0 
	Parameter CVA6Cfg[RVD] bound to: 1'b0 
	Parameter CVA6Cfg[FpPresent] bound to: 1'b0 
	Parameter CVA6Cfg[NSX] bound to: 1'b0 
	Parameter CVA6Cfg[FLen] bound to: 0 - type: integer 
	Parameter CVA6Cfg[RVFVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16Vec] bound to: 1'b0 
	Parameter CVA6Cfg[XF16ALTVec] bound to: 1'b0 
	Parameter CVA6Cfg[XF8Vec] bound to: 1'b0 
	Parameter CVA6Cfg[NrRgprPorts] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrWbPorts] bound to: 0 - type: integer 
	Parameter CVA6Cfg[EnableAccelerator] bound to: 1'b0 
	Parameter CVA6Cfg[RVS] bound to: 1'b0 
	Parameter CVA6Cfg[RVU] bound to: 1'b0 
	Parameter CVA6Cfg[HaltAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExceptionAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[RASDepth] bound to: 0 - type: integer 
	Parameter CVA6Cfg[BTBEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[BHTEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[TvalEn] bound to: 1'b0 
	Parameter CVA6Cfg[NrPMPEntries] bound to: 0 - type: integer 
	Parameter CVA6Cfg[PMPCfgRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPCfgRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPAddrRstVal][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[PMPEntryReadOnly] bound to: 16'b0000000000000000 
	Parameter CVA6Cfg[NOCType] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CLICNumInterruptSrc] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NrNonIdempotentRules] bound to: 0 - type: integer 
	Parameter CVA6Cfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrExecuteRegionRules] bound to: 0 - type: integer 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[NrCachedRegionRules] bound to: 0 - type: integer 
	Parameter CVA6Cfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CVA6Cfg[MaxOutstandingStores] bound to: 0 - type: integer 
	Parameter CVA6Cfg[DebugEn] bound to: 1'b0 
	Parameter CVA6Cfg[NonIdemPotenceEn] bound to: 1'b0 
	Parameter CVA6Cfg[AxiBurstWriteEn] bound to: 1'b0 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter STABLE_HANDSHAKE bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/vmfpu.sv:1372]
WARNING: [Synth 8-5858] RAM vfrec7_out_e16_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM vfrec7_out_e32_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM vfrec7_out_e64_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM vfrsqrt7_out_e16_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM vfrsqrt7_out_e32_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM vfrsqrt7_out_e64_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM result_queue_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM result_queue_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element mfpu_red_ready_q_reg was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/vmfpu.sv:2214]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
WARNING: [Synth 8-3848] Net scan_data_o in module/entity lane does not have driver. [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/lane.sv:36]
	Parameter NrLanes bound to: 32'b00000000000000000000000000000010 
	Parameter FPUSupport bound to: 3'b111 
	Parameter FPExtSupport bound to: 1'b1 
	Parameter FixPtSupport bound to: 1'b1 
	Parameter INPUT_WIDTH bound to: 32'b00000000000000000000000000000111 
	Parameter PopcountWidth bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/ara_dispatcher.sv:331]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/ara_dispatcher.sv:1298]
INFO: [Synth 8-155] case statement is not full and has no default [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/ara_dispatcher.sv:2483]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/ara_dispatcher.sv:2597]
INFO: [Synth 8-226] default block is never used [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/ara_dispatcher.sv:2796]
	Parameter NrLanes bound to: 32'b00000000000000000000000000000010 
	Parameter NrPEs bound to: 32'b00000000000000000000000000000110 
	Parameter InsnQueueDepth bound to: 224'b00000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000001 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
WARNING: [Synth 8-5858] RAM read_list_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM write_list_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM read_list_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM write_list_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter NrLanes bound to: 32'b00000000000000000000000000000010 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
	Parameter VInsnQueueDepth bound to: 2 - type: integer 
	Parameter ResultQueueDepth bound to: 32'b00000000000000000000000000000010 
	Parameter NrLanes bound to: 2 - type: integer 
	Parameter INPUT_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter PopcountWidth bound to: 32'b00000000000000000000000000000011 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter NrLanes bound to: 32'b00000000000000000000000000000010 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
WARNING: [Synth 8-5856] 3D RAM result_queue_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM result_queue_d_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element vinsn_issue_q_reg[eew_vmask] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/sldu/sldu.sv:88]
WARNING: [Synth 8-6014] Unused sequential element vinsn_issue_q_reg[scale_vl] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/sldu/sldu.sv:88]
WARNING: [Synth 8-6014] Unused sequential element vinsn_issue_q_reg[vs1] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/sldu/sldu.sv:88]
WARNING: [Synth 8-6014] Unused sequential element vinsn_issue_q_reg[use_vs1] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/sldu/sldu.sv:88]
WARNING: [Synth 8-6014] Unused sequential element vinsn_issue_q_reg[conversion_vs1] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/sldu/sldu.sv:88]
WARNING: [Synth 8-6014] Unused sequential element vinsn_issue_q_reg[eew_vs1] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/sldu/sldu.sv:88]
WARNING: [Synth 8-6014] Unused sequential element vinsn_issue_q_reg[vs2] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/sldu/sldu.sv:88]
WARNING: [Synth 8-6014] Unused sequential element vinsn_issue_q_reg[use_vs2] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/sldu/sldu.sv:88]
WARNING: [Synth 8-6014] Unused sequential element vinsn_issue_q_reg[conversion_vs2] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/sldu/sldu.sv:88]
WARNING: [Synth 8-6014] Unused sequential element vinsn_issue_q_reg[use_vd_op] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/sldu/sldu.sv:88]
WARNING: [Synth 8-6014] Unused sequential element vinsn_issue_q_reg[eew_vd_op] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/sldu/sldu.sv:88]
WARNING: [Synth 8-6014] Unused sequential element vinsn_issue_q_reg[swap_vs2_vd_op] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/sldu/sldu.sv:88]
WARNING: [Synth 8-6014] Unused sequential element vinsn_issue_q_reg[use_vd] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/sldu/sldu.sv:88]
WARNING: [Synth 8-6014] Unused sequential element vinsn_issue_q_reg[emul] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/sldu/sldu.sv:88]
WARNING: [Synth 8-6014] Unused sequential element vinsn_issue_q_reg[fp_rm] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/sldu/sldu.sv:88]
WARNING: [Synth 8-6014] Unused sequential element vinsn_issue_q_reg[wide_fp_imm] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/sldu/sldu.sv:88]
WARNING: [Synth 8-6014] Unused sequential element vinsn_issue_q_reg[cvt_resize] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/sldu/sldu.sv:88]
WARNING: [Synth 8-6014] Unused sequential element vinsn_issue_q_reg[vstart] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/sldu/sldu.sv:88]
WARNING: [Synth 8-6014] Unused sequential element vinsn_issue_q_reg[vtype][vill] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/sldu/sldu.sv:88]
WARNING: [Synth 8-6014] Unused sequential element vinsn_issue_q_reg[vtype][vma] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/sldu/sldu.sv:88]
WARNING: [Synth 8-6014] Unused sequential element vinsn_issue_q_reg[vtype][vta] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/sldu/sldu.sv:88]
WARNING: [Synth 8-6014] Unused sequential element vinsn_issue_q_reg[vtype][vlmul] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/sldu/sldu.sv:88]
WARNING: [Synth 8-6014] Unused sequential element vinsn_issue_q_reg[hazard_vs1] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/sldu/sldu.sv:88]
WARNING: [Synth 8-6014] Unused sequential element vinsn_issue_q_reg[hazard_vs2] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/sldu/sldu.sv:88]
WARNING: [Synth 8-6014] Unused sequential element vinsn_issue_q_reg[hazard_vm] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/sldu/sldu.sv:88]
WARNING: [Synth 8-6014] Unused sequential element vinsn_issue_q_reg[hazard_vd] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/sldu/sldu.sv:88]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][1][eew_vmask] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/sldu/sldu.sv:85]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][1][scale_vl] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/sldu/sldu.sv:85]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][1][vs1] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/sldu/sldu.sv:85]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][1][use_vs1] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/sldu/sldu.sv:85]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][1][conversion_vs1] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/sldu/sldu.sv:85]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][1][eew_vs1] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/sldu/sldu.sv:85]
WARNING: [Synth 8-6014] Unused sequential element vinsn_queue_q_reg[vinsn][1][vs2] was removed.  [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/sldu/sldu.sv:85]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter NrLanes bound to: 32'b00000000000000000000000000000010 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter StrbWidth bound to: 32'b00000000000000000000000000001000 
	Parameter VInsnQueueDepth bound to: 1 - type: integer 
	Parameter MaskQueueDepth bound to: 32'b00000000000000000000000000000010 
	Parameter ResultQueueDepth bound to: 32'b00000000000000000000000000000010 
	Parameter INPUT_WIDTH bound to: 32'b00000000000000000000000010000000 
	Parameter PopcountWidth bound to: 32'b00000000000000000000000000001000 
	Parameter WIDTH bound to: 32'b00000000000000000000000010000000 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000111 
WARNING: [Synth 8-5856] 3D RAM mask_queue_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM result_queue_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM mask_queue_d_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM result_queue_d_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'trimmed_stride_reg' and it is trimmed from '64' to '8' bits. [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/masku/masku.sv:672]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
WARNING: [Synth 8-3848] Net scan_data_o in module/entity ara does not have driver. [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/ara.sv:39]
WARNING: [Synth 8-3848] Net axi_req_o in module/entity ara does not have driver. [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/ara.sv:44]
WARNING: [Synth 8-3848] Net load_complete in module/entity ara does not have driver. [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/ara.sv:78]
WARNING: [Synth 8-3848] Net store_complete in module/entity ara does not have driver. [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/ara.sv:79]
WARNING: [Synth 8-3848] Net store_pending in module/entity ara does not have driver. [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/ara.sv:80]
WARNING: [Synth 8-3848] Net pe_resp[3][vinsn_done] in module/entity ara does not have driver. [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/ara.sv:123]
WARNING: [Synth 8-3848] Net pe_resp[2][vinsn_done] in module/entity ara does not have driver. [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/ara.sv:123]
WARNING: [Synth 8-3848] Net addrgen_ack in module/entity ara does not have driver. [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/ara.sv:125]
WARNING: [Synth 8-3848] Net addrgen_exception[cause] in module/entity ara does not have driver. [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/ara.sv:126]
WARNING: [Synth 8-3848] Net addrgen_exception[tval] in module/entity ara does not have driver. [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/ara.sv:126]
WARNING: [Synth 8-3848] Net addrgen_exception[tval2] in module/entity ara does not have driver. [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/ara.sv:126]
WARNING: [Synth 8-3848] Net addrgen_exception[tinst] in module/entity ara does not have driver. [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/ara.sv:126]
WARNING: [Synth 8-3848] Net addrgen_exception[gva] in module/entity ara does not have driver. [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/ara.sv:126]
WARNING: [Synth 8-3848] Net addrgen_exception[valid] in module/entity ara does not have driver. [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/ara.sv:126]
WARNING: [Synth 8-3848] Net addrgen_exception_vstart in module/entity ara does not have driver. [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/ara.sv:127]
WARNING: [Synth 8-3848] Net stu_operand_ready in module/entity ara does not have driver. [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/ara.sv:193]
WARNING: [Synth 8-3848] Net addrgen_operand_ready in module/entity ara does not have driver. [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/ara.sv:200]
WARNING: [Synth 8-3848] Net ldu_result_req in module/entity ara does not have driver. [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/ara.sv:205]
WARNING: [Synth 8-3848] Net ldu_result_id[1] in module/entity ara does not have driver. [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/ara.sv:206]
WARNING: [Synth 8-3848] Net ldu_result_addr[1] in module/entity ara does not have driver. [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/ara.sv:207]
WARNING: [Synth 8-3848] Net ldu_result_wdata[1] in module/entity ara does not have driver. [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/ara.sv:208]
WARNING: [Synth 8-3848] Net ldu_result_be[1] in module/entity ara does not have driver. [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/ara.sv:209]
WARNING: [Synth 8-3848] Net ldu_result_id[0] in module/entity ara does not have driver. [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/ara.sv:206]
WARNING: [Synth 8-3848] Net ldu_result_addr[0] in module/entity ara does not have driver. [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/ara.sv:207]
WARNING: [Synth 8-3848] Net ldu_result_wdata[0] in module/entity ara does not have driver. [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/ara.sv:208]
WARNING: [Synth 8-3848] Net ldu_result_be[0] in module/entity ara does not have driver. [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/ara.sv:209]
WARNING: [Synth 8-3848] Net vldu_mask_ready in module/entity ara does not have driver. [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/ara.sv:307]
WARNING: [Synth 8-3848] Net vstu_mask_ready in module/entity ara does not have driver. [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/ara.sv:308]
WARNING: [Synth 8-3331] design simd_mul__parameterized2 has unconnected port clk_i
WARNING: [Synth 8-3331] design simd_mul__parameterized2 has unconnected port rst_ni
WARNING: [Synth 8-3331] design tc_clk_gating has unconnected port en_i
WARNING: [Synth 8-3331] design tc_clk_gating has unconnected port test_en_i
WARNING: [Synth 8-3331] design stream_register__parameterized0 has unconnected port testmode_i
WARNING: [Synth 8-3331] design rr_arb_tree__parameterized2 has unconnected port rr_i[2]
WARNING: [Synth 8-3331] design rr_arb_tree__parameterized2 has unconnected port rr_i[1]
WARNING: [Synth 8-3331] design rr_arb_tree__parameterized2 has unconnected port rr_i[0]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port hart_id_i[31]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port hart_id_i[30]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port hart_id_i[29]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port hart_id_i[28]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port hart_id_i[27]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port hart_id_i[26]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port hart_id_i[25]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port hart_id_i[24]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port hart_id_i[23]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port hart_id_i[22]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port hart_id_i[21]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port hart_id_i[20]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port hart_id_i[19]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port hart_id_i[18]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port hart_id_i[17]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port hart_id_i[16]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port hart_id_i[15]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port hart_id_i[14]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port hart_id_i[13]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port hart_id_i[12]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port hart_id_i[11]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port hart_id_i[10]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port hart_id_i[9]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port hart_id_i[8]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port hart_id_i[7]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port hart_id_i[6]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port hart_id_i[5]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port hart_id_i[4]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port hart_id_i[3]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port hart_id_i[2]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port hart_id_i[1]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port hart_id_i[0]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][63]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][62]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][61]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][60]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][59]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][58]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][57]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][56]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][55]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][54]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][53]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][52]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][51]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][50]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][49]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][48]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][47]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][46]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][45]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][44]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][43]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][42]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][41]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][40]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][39]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][38]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][37]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][36]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][35]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][34]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][33]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][32]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][31]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][30]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][29]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][28]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][27]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][26]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][25]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][24]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][23]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][22]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][21]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][20]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][19]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][18]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][17]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][16]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][15]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][14]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][13]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][12]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][11]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][10]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][9]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][8]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][7]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][6]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][5]
WARNING: [Synth 8-3331] design fpnew_opgroup_block__parameterized3 has unconnected port operands_i[2][4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2257.867 ; gain = 652.859 ; free physical = 19526 ; free virtual = 28823
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2272.711 ; gain = 667.703 ; free physical = 19604 ; free virtual = 28900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2272.711 ; gain = 667.703 ; free physical = 19604 ; free virtual = 28900
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.133 ; gain = 0.000 ; free physical = 18980 ; free virtual = 28293
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2884.039 ; gain = 9.906 ; free physical = 18978 ; free virtual = 28291
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2884.039 ; gain = 1279.031 ; free physical = 19521 ; free virtual = 28835
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "get_opgroup4" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:168]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:157]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/cva6/core/serdiv.sv:158]
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'serdiv'
INFO: [Synth 8-802] inferred FSM for state register 'issue_state_q_reg' in module 'simd_div'
INFO: [Synth 8-802] inferred FSM for state register 'commit_state_q_reg' in module 'simd_div'
INFO: [Synth 8-5546] ROM "serdiv_opcode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "fpu_gen.fp_op" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "fpu_gen.fp_opmod" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "fpu_gen.fp_op" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "fpu_gen.fp_opmod" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                    BUSY |                               01 |                               01
                    HOLD |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'fpnew_divsqrt_multi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                    BUSY |                               01 |                               01
                    HOLD |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'fpnew_divsqrt_multi__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                    BUSY |                               01 |                               01
                    HOLD |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'fpnew_divsqrt_multi__parameterized1'
WARNING: [Synth 8-327] inferring latch for variable 'gen_p_mul_ew64.r_reg' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:173]
WARNING: [Synth 8-327] inferring latch for variable 'gen_p_mul_ew32.r_reg' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:212]
WARNING: [Synth 8-327] inferring latch for variable 'gen_p_mul_ew16.r_reg' [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:249]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                  DIVIDE |                               01 |                               01
                  FINISH |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'serdiv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              ISSUE_IDLE |                              000 |                              000
                    LOAD |                              001 |                              001
              ISSUE_SKIP |                              010 |                              011
             ISSUE_VALID |                              011 |                              010
               WAIT_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'issue_state_q_reg' using encoding 'sequential' in module 'simd_div'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             COMMIT_IDLE |                               00 |                               00
             COMMIT_SKIP |                               01 |                               10
            COMMIT_READY |                               10 |                               01
             COMMIT_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'commit_state_q_reg' using encoding 'sequential' in module 'simd_div'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 2884.039 ; gain = 1279.031 ; free physical = 16842 ; free virtual = 26176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------+------------+----------+
|      |RTL Partition                            |Replication |Instances |
+------+-----------------------------------------+------------+----------+
|1     |masku__GB0                               |           1|     40200|
|2     |masku__GB1                               |           1|     14616|
|3     |masku__GB2                               |           1|     34991|
|4     |masku__GB3                               |           1|     20066|
|5     |masku__GB4                               |           1|     50577|
|6     |masku__GB5                               |           1|     19487|
|7     |operand_queue__parameterized2            |           2|     13239|
|8     |operand_queues_stage__GCB0               |           1|     39129|
|9     |operand_queue__parameterized5            |           1|     10844|
|10    |operand_queues_stage__GCB2               |           1|     19881|
|11    |simd_alu__GB0                            |           1|     31814|
|12    |simd_alu__GB1                            |           1|      6577|
|13    |valu__GC0                                |           1|     16451|
|14    |fpnew_opgroup_block__GB0                 |           1|     25143|
|15    |fpnew_opgroup_block__GB1                 |           1|     11869|
|16    |div_sqrt_top_mvp                         |           3|     22636|
|17    |fpnew_divsqrt_multi__GC0                 |           1|       971|
|18    |fpnew_divsqrt_multi__parameterized0__GC0 |           1|       619|
|19    |fpnew_divsqrt_multi__parameterized1__GC0 |           1|       443|
|20    |fpnew_opgroup_multifmt_slice__GC0        |           1|      2060|
|21    |fpnew_opgroup_block__parameterized0__GC0 |           1|       567|
|22    |fpnew_top__GCB0                          |           1|     30131|
|23    |fpnew_top__GCB1                          |           1|     11332|
|24    |vmfpu__GCB0                              |           1|     40153|
|25    |vmfpu__GCB1                              |           1|     17821|
|26    |vector_fus_stage__GC0                    |           1|         2|
|27    |operand_requester                        |           1|     28739|
|28    |lane__GCBM1                              |           1|     15138|
|29    |ara__GCB0                                |           1|     43884|
|30    |ara__GCB1                                |           1|     37873|
+------+-----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    164 Bit       Adders := 2     
	   2 Input    163 Bit       Adders := 2     
	   2 Input    128 Bit       Adders := 1     
	   4 Input    128 Bit       Adders := 2     
	   3 Input     77 Bit       Adders := 4     
	   2 Input     76 Bit       Adders := 4     
	   2 Input     65 Bit       Adders := 4     
	   3 Input     65 Bit       Adders := 2     
	   4 Input     65 Bit       Adders := 2     
	   2 Input     64 Bit       Adders := 25    
	   3 Input     64 Bit       Adders := 12    
	   3 Input     63 Bit       Adders := 1     
	   2 Input     63 Bit       Adders := 4     
	   3 Input     59 Bit       Adders := 24    
	   2 Input     54 Bit       Adders := 8     
	   3 Input     38 Bit       Adders := 8     
	   2 Input     37 Bit       Adders := 8     
	   2 Input     33 Bit       Adders := 8     
	   3 Input     33 Bit       Adders := 13    
	   4 Input     33 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 80    
	   3 Input     32 Bit       Adders := 29    
	   3 Input     31 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 10    
	   2 Input     17 Bit       Adders := 16    
	   3 Input     17 Bit       Adders := 8     
	   4 Input     17 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 73    
	   3 Input     16 Bit       Adders := 24    
	   3 Input     15 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 22    
	   5 Input     13 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 12    
	   2 Input     13 Bit       Adders := 14    
	   4 Input     12 Bit       Adders := 16    
	   6 Input     12 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 10    
	   2 Input     11 Bit       Adders := 38    
	   5 Input     10 Bit       Adders := 4     
	   3 Input     10 Bit       Adders := 4     
	   4 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 12    
	   3 Input      9 Bit       Adders := 39    
	   2 Input      9 Bit       Adders := 63    
	   4 Input      9 Bit       Adders := 16    
	   2 Input      8 Bit       Adders := 277   
	   3 Input      8 Bit       Adders := 99    
	 128 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 64    
	   3 Input      7 Bit       Adders := 20    
	   4 Input      7 Bit       Adders := 15    
	   5 Input      7 Bit       Adders := 11    
	   6 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 114   
	   6 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 42    
	   3 Input      5 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 94    
	   3 Input      4 Bit       Adders := 19    
	   7 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 108   
	   3 Input      3 Bit       Adders := 4     
	   4 Input      3 Bit       Adders := 3     
	   3 Input      2 Bit       Adders := 10    
	   2 Input      2 Bit       Adders := 123   
	   3 Input      1 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 37    
+---XORs : 
	   2 Input     64 Bit         XORs := 8     
	   2 Input     32 Bit         XORs := 12    
	   2 Input     16 Bit         XORs := 24    
	   2 Input      8 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 5     
	   2 Input      2 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 280   
+---XORs : 
	                2 Bit    Wide XORs := 30    
+---Registers : 
	              163 Bit    Registers := 4     
	              128 Bit    Registers := 4     
	               76 Bit    Registers := 8     
	               64 Bit    Registers := 229   
	               58 Bit    Registers := 8     
	               57 Bit    Registers := 8     
	               53 Bit    Registers := 16    
	               52 Bit    Registers := 6     
	               37 Bit    Registers := 8     
	               32 Bit    Registers := 31    
	               23 Bit    Registers := 12    
	               16 Bit    Registers := 68    
	               13 Bit    Registers := 20    
	               12 Bit    Registers := 24    
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 40    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 569   
	                7 Bit    Registers := 82    
	                6 Bit    Registers := 42    
	                5 Bit    Registers := 124   
	                4 Bit    Registers := 141   
	                3 Bit    Registers := 712   
	                2 Bit    Registers := 486   
	                1 Bit    Registers := 1187  
+---Multipliers : 
	                53x53  Multipliers := 2     
	                33x33  Multipliers := 4     
	                 8x32  Multipliers := 1     
+---RAMs : 
	              256 Bit         RAMs := 16    
+---Muxes : 
	   2 Input    163 Bit        Muxes := 4     
	   2 Input    129 Bit        Muxes := 8     
	   2 Input    128 Bit        Muxes := 178   
	   4 Input    128 Bit        Muxes := 8     
	   5 Input    128 Bit        Muxes := 1     
	  27 Input    128 Bit        Muxes := 1     
	   2 Input    109 Bit        Muxes := 6     
	   2 Input     85 Bit        Muxes := 208   
	   2 Input     76 Bit        Muxes := 8     
	   2 Input     64 Bit        Muxes := 1282  
	   4 Input     64 Bit        Muxes := 158   
	   3 Input     64 Bit        Muxes := 86    
	   5 Input     64 Bit        Muxes := 15    
	   6 Input     64 Bit        Muxes := 34    
	  33 Input     64 Bit        Muxes := 2     
	   8 Input     64 Bit        Muxes := 19    
	   2 Input     63 Bit        Muxes := 4     
	   3 Input     63 Bit        Muxes := 2     
	   2 Input     58 Bit        Muxes := 568   
	   4 Input     58 Bit        Muxes := 24    
	   2 Input     57 Bit        Muxes := 144   
	   3 Input     57 Bit        Muxes := 8     
	   4 Input     57 Bit        Muxes := 16    
	  17 Input     57 Bit        Muxes := 8     
	   8 Input     57 Bit        Muxes := 8     
	   2 Input     56 Bit        Muxes := 8     
	   2 Input     55 Bit        Muxes := 8     
	   4 Input     54 Bit        Muxes := 8     
	   2 Input     54 Bit        Muxes := 16    
	   2 Input     53 Bit        Muxes := 142   
	   7 Input     52 Bit        Muxes := 4     
	   2 Input     52 Bit        Muxes := 78    
	   5 Input     52 Bit        Muxes := 8     
	   4 Input     52 Bit        Muxes := 20    
	   3 Input     52 Bit        Muxes := 14    
	   8 Input     52 Bit        Muxes := 2     
	   2 Input     51 Bit        Muxes := 12    
	   2 Input     41 Bit        Muxes := 4     
	   8 Input     41 Bit        Muxes := 1     
	   5 Input     41 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 16    
	   2 Input     33 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 122   
	   3 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   6 Input     32 Bit        Muxes := 16    
	   2 Input     31 Bit        Muxes := 6     
	   2 Input     25 Bit        Muxes := 24    
	   2 Input     24 Bit        Muxes := 12    
	   7 Input     23 Bit        Muxes := 8     
	   2 Input     23 Bit        Muxes := 92    
	   5 Input     23 Bit        Muxes := 16    
	   4 Input     23 Bit        Muxes := 8     
	   3 Input     23 Bit        Muxes := 12    
	   8 Input     23 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 215   
	   3 Input     16 Bit        Muxes := 24    
	   4 Input     16 Bit        Muxes := 20    
	   6 Input     16 Bit        Muxes := 16    
	   2 Input     15 Bit        Muxes := 14    
	   2 Input     13 Bit        Muxes := 38    
	   4 Input     12 Bit        Muxes := 8     
	   6 Input     12 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 4     
	   3 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 186   
	   5 Input     11 Bit        Muxes := 8     
	   4 Input     11 Bit        Muxes := 20    
	   7 Input     11 Bit        Muxes := 2     
	   3 Input     11 Bit        Muxes := 6     
	   8 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 214   
	   7 Input     10 Bit        Muxes := 16    
	   5 Input     10 Bit        Muxes := 32    
	   4 Input     10 Bit        Muxes := 24    
	   3 Input     10 Bit        Muxes := 38    
	   8 Input     10 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 37    
	   4 Input      9 Bit        Muxes := 4     
	   3 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2260  
	   4 Input      8 Bit        Muxes := 139   
	  33 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 56    
	  38 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 78    
	   7 Input      8 Bit        Muxes := 11    
	  11 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 12    
	   8 Input      8 Bit        Muxes := 77    
	  35 Input      8 Bit        Muxes := 1     
	  40 Input      8 Bit        Muxes := 2     
	  39 Input      8 Bit        Muxes := 1     
	  50 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 150   
	   8 Input      7 Bit        Muxes := 8     
	   9 Input      7 Bit        Muxes := 10    
	   6 Input      7 Bit        Muxes := 7     
	   4 Input      7 Bit        Muxes := 11    
	  11 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	  29 Input      7 Bit        Muxes := 1     
	  35 Input      7 Bit        Muxes := 1     
	  22 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	  40 Input      7 Bit        Muxes := 1     
	  39 Input      7 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 60    
	   9 Input      6 Bit        Muxes := 44    
	   2 Input      6 Bit        Muxes := 116   
	  38 Input      6 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 4     
	   6 Input      6 Bit        Muxes := 20    
	   3 Input      6 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 344   
	   8 Input      5 Bit        Muxes := 62    
	   9 Input      5 Bit        Muxes := 37    
	   4 Input      5 Bit        Muxes := 22    
	  11 Input      5 Bit        Muxes := 8     
	   5 Input      5 Bit        Muxes := 37    
	  21 Input      5 Bit        Muxes := 8     
	  18 Input      5 Bit        Muxes := 8     
	   7 Input      5 Bit        Muxes := 8     
	   3 Input      5 Bit        Muxes := 27    
	  49 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 272   
	   4 Input      4 Bit        Muxes := 107   
	  15 Input      4 Bit        Muxes := 15    
	   9 Input      4 Bit        Muxes := 49    
	   3 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 31    
	   6 Input      4 Bit        Muxes := 10    
	  31 Input      4 Bit        Muxes := 2     
	  37 Input      4 Bit        Muxes := 1     
	  50 Input      4 Bit        Muxes := 1     
	  40 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 2     
	  22 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1250  
	   5 Input      3 Bit        Muxes := 110   
	   4 Input      3 Bit        Muxes := 309   
	   3 Input      3 Bit        Muxes := 26    
	   7 Input      3 Bit        Muxes := 128   
	  10 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 15    
	  31 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 65    
	   9 Input      3 Bit        Muxes := 6     
	  37 Input      3 Bit        Muxes := 1     
	  29 Input      3 Bit        Muxes := 1     
	  50 Input      3 Bit        Muxes := 5     
	  39 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 703   
	   5 Input      2 Bit        Muxes := 22    
	   3 Input      2 Bit        Muxes := 200   
	   4 Input      2 Bit        Muxes := 30    
	  10 Input      2 Bit        Muxes := 6     
	   7 Input      2 Bit        Muxes := 10    
	  16 Input      2 Bit        Muxes := 4     
	  20 Input      2 Bit        Muxes := 24    
	   8 Input      2 Bit        Muxes := 36    
	  31 Input      2 Bit        Muxes := 2     
	  50 Input      2 Bit        Muxes := 2     
	  40 Input      2 Bit        Muxes := 5     
	  39 Input      2 Bit        Muxes := 1     
	  35 Input      2 Bit        Muxes := 2     
	  37 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5245  
	   4 Input      1 Bit        Muxes := 316   
	   3 Input      1 Bit        Muxes := 119   
	   7 Input      1 Bit        Muxes := 62    
	   5 Input      1 Bit        Muxes := 383   
	   6 Input      1 Bit        Muxes := 51    
	   8 Input      1 Bit        Muxes := 175   
	   9 Input      1 Bit        Muxes := 9     
	  31 Input      1 Bit        Muxes := 2     
	  40 Input      1 Bit        Muxes := 12    
	  57 Input      1 Bit        Muxes := 1     
	  50 Input      1 Bit        Muxes := 9     
	  37 Input      1 Bit        Muxes := 3     
	  29 Input      1 Bit        Muxes := 8     
	  35 Input      1 Bit        Muxes := 8     
	  39 Input      1 Bit        Muxes := 7     
	  47 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 2     
	  46 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ara 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module popcount__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	 128 Input      8 Bit       Adders := 1     
Module lzc__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      7 Bit        Muxes := 4     
	   9 Input      7 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 4     
	   8 Input      6 Bit        Muxes := 2     
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module masku 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    128 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 1     
	   3 Input     63 Bit       Adders := 1     
	   2 Input     63 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 3     
	   3 Input     31 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 14    
	   3 Input      9 Bit       Adders := 16    
	   2 Input      9 Bit       Adders := 16    
	   2 Input      8 Bit       Adders := 6     
	   3 Input      8 Bit       Adders := 8     
	   2 Input      7 Bit       Adders := 20    
	   3 Input      7 Bit       Adders := 4     
	   4 Input      7 Bit       Adders := 3     
	   5 Input      7 Bit       Adders := 3     
	   6 Input      7 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 9     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
	   3 Input      1 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 6     
+---Registers : 
	              128 Bit    Registers := 4     
	               64 Bit    Registers := 5     
	                8 Bit    Registers := 21    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 11    
+---Multipliers : 
	                 8x32  Multipliers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 177   
	   4 Input    128 Bit        Muxes := 8     
	   5 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 61    
	   4 Input     64 Bit        Muxes := 4     
	   2 Input     63 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 6     
	   2 Input     15 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 226   
	   4 Input      8 Bit        Muxes := 5     
	  33 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 30    
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 59    
	   4 Input      4 Bit        Muxes := 58    
	  15 Input      4 Bit        Muxes := 15    
	   2 Input      3 Bit        Muxes := 19    
	   2 Input      2 Bit        Muxes := 45    
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 332   
	   4 Input      1 Bit        Muxes := 2     
Module stream_register__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module stream_register__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module stream_register 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module lzc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     85 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__5 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     85 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     85 Bit        Muxes := 1     
Module lzc__7 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__6 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     85 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__9 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__8 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     85 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     85 Bit        Muxes := 1     
Module lzc__11 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__10 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     85 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__13 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__12 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     85 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     85 Bit        Muxes := 1     
Module lzc__15 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__14 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     85 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__17 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__16 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     85 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     85 Bit        Muxes := 1     
Module lzc__19 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__18 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     85 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__21 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__20 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     85 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     85 Bit        Muxes := 1     
Module lzc__23 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__22 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     85 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__25 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__24 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     85 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized0__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     85 Bit        Muxes := 1     
Module lzc__27 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__26 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__13 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     85 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__29 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__28 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     85 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized0__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     85 Bit        Muxes := 1     
Module lzc__31 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__30 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     85 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     85 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     85 Bit        Muxes := 1     
Module operand_requester 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 9     
	   2 Input      8 Bit       Adders := 18    
	   2 Input      5 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 9     
+---Registers : 
	                8 Bit    Registers := 37    
	                3 Bit    Registers := 18    
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      8 Bit        Muxes := 234   
	   2 Input      4 Bit        Muxes := 18    
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 73    
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 19    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 383   
	   3 Input      1 Bit        Muxes := 9     
Module fifo_v3__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 2     
Module fifo_v3__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
Module operand_queue__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 9     
	   4 Input     64 Bit        Muxes := 5     
	   3 Input     64 Bit        Muxes := 4     
	   5 Input     64 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 17    
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 7     
	   7 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module fifo_v3__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_v3__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module operand_queue__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 9     
	   4 Input     64 Bit        Muxes := 2     
	   3 Input     64 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 7     
	   7 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_v3__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_v3__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module operand_queue__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 6     
	   7 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_v3__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 2     
Module fifo_v3__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
Module operand_queue__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 15    
	   4 Input     64 Bit        Muxes := 5     
	   3 Input     64 Bit        Muxes := 4     
	   5 Input     64 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 17    
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 7     
	   7 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module fifo_v3__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 2     
Module fifo_v3__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
Module operand_queue__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   4 Input     64 Bit        Muxes := 4     
	   3 Input     64 Bit        Muxes := 4     
	   5 Input     64 Bit        Muxes := 1     
	   6 Input     64 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 7     
	   7 Input      3 Bit        Muxes := 7     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_v3__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
Module fifo_v3__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module operand_queue__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 6     
	   7 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_v3__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 2     
Module fifo_v3__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module operand_queue__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 6     
	   7 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_v3__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 2     
Module fifo_v3__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
Module operand_queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 13    
	   4 Input     64 Bit        Muxes := 4     
	   3 Input     64 Bit        Muxes := 4     
	   5 Input     64 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 7     
	   7 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
Module simd_alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 2     
	   3 Input     65 Bit       Adders := 1     
	   4 Input     65 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 4     
	   3 Input     64 Bit       Adders := 2     
	   2 Input     33 Bit       Adders := 4     
	   3 Input     33 Bit       Adders := 2     
	   4 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 11    
	   3 Input     32 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 8     
	   3 Input     17 Bit       Adders := 4     
	   4 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 22    
	   3 Input     16 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 16    
	   3 Input      9 Bit       Adders := 8     
	   4 Input      9 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 44    
	   3 Input      8 Bit       Adders := 16    
	   2 Input      2 Bit       Adders := 15    
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 54    
+---XORs : 
	                2 Bit    Wide XORs := 15    
+---Muxes : 
	  33 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 22    
	   2 Input     64 Bit        Muxes := 10    
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 22    
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 44    
	   3 Input     16 Bit        Muxes := 10    
	   4 Input      8 Bit        Muxes := 8     
	  38 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 92    
	   3 Input      8 Bit        Muxes := 26    
	  38 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 30    
Module fixed_p_rounding 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 8     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 4     
Module stream_register__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module valu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 8     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 7     
	                8 Bit    Registers := 17    
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 20    
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 62    
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 72    
	   4 Input      8 Bit        Muxes := 9     
	   7 Input      8 Bit        Muxes := 3     
	  11 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 74    
	   4 Input      3 Bit        Muxes := 13    
	   2 Input      2 Bit        Muxes := 41    
	   7 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 84    
	   4 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 1     
Module lzc__parameterized7__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized7__2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 31    
Module lzc__parameterized4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_rounding__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_fma__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     77 Bit       Adders := 1     
	   2 Input     76 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   5 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               76 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	               23 Bit    Registers := 3     
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     76 Bit        Muxes := 2     
	   2 Input     51 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 3     
	   7 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 5     
	   5 Input     23 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 5     
	   5 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 38    
	   5 Input      1 Bit        Muxes := 19    
Module lzc__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_rounding 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_fma 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     77 Bit       Adders := 1     
	   2 Input     76 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   5 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               76 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	               23 Bit    Registers := 3     
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     76 Bit        Muxes := 2     
	   2 Input     51 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 3     
	   7 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 5     
	   5 Input     23 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 5     
	   5 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 38    
	   5 Input      1 Bit        Muxes := 19    
Module fpnew_opgroup_fmt_slice 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module lzc__parameterized6__1 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_rounding__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_fma__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     38 Bit       Adders := 1     
	   2 Input     37 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   5 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               37 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	   7 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   5 Input     10 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 36    
	   5 Input      1 Bit        Muxes := 19    
Module lzc__parameterized6__2 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_rounding__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_fma__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     38 Bit       Adders := 1     
	   2 Input     37 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   5 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               37 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	   7 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   5 Input     10 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 36    
	   5 Input      1 Bit        Muxes := 19    
Module lzc__parameterized6__3 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_rounding__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_fma__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     38 Bit       Adders := 1     
	   2 Input     37 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   5 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               37 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	   7 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   5 Input     10 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 36    
	   5 Input      1 Bit        Muxes := 19    
Module lzc__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_rounding__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_fma__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     38 Bit       Adders := 1     
	   2 Input     37 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   5 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               37 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	   7 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   5 Input     10 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 36    
	   5 Input      1 Bit        Muxes := 19    
Module fpnew_opgroup_fmt_slice__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
Module lzc__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      7 Bit        Muxes := 1     
	   9 Input      7 Bit        Muxes := 3     
	   8 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 4     
	   8 Input      6 Bit        Muxes := 2     
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_rounding__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     63 Bit       Adders := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_fma__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    164 Bit       Adders := 1     
	   2 Input    163 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   5 Input     13 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	              163 Bit    Registers := 2     
	               64 Bit    Registers := 6     
	               52 Bit    Registers := 3     
	               13 Bit    Registers := 6     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 7     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---Multipliers : 
	                53x53  Multipliers := 1     
+---Muxes : 
	   2 Input    163 Bit        Muxes := 2     
	   2 Input    109 Bit        Muxes := 3     
	   2 Input     53 Bit        Muxes := 3     
	   7 Input     52 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 5     
	   5 Input     52 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 7     
	   2 Input     11 Bit        Muxes := 5     
	   5 Input     11 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 40    
	   5 Input      1 Bit        Muxes := 19    
Module fpnew_opgroup_fmt_slice__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module lzc__parameterized8__1 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 2     
	   9 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 2     
	   9 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module preprocess_mvp 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     12 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               53 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     52 Bit        Muxes := 2     
	   4 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 6     
Module iteration_div_sqrt_mvp__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     59 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module iteration_div_sqrt_mvp__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     59 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module iteration_div_sqrt_mvp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     59 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module control_mvp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               58 Bit    Registers := 1     
	               57 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     58 Bit        Muxes := 71    
	   4 Input     58 Bit        Muxes := 3     
	   2 Input     57 Bit        Muxes := 4     
	   3 Input     57 Bit        Muxes := 1     
	   4 Input     57 Bit        Muxes := 2     
	  17 Input     57 Bit        Muxes := 1     
	   8 Input     57 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 1     
	   4 Input     54 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   4 Input     12 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	  21 Input      5 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	  20 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 23    
Module norm_div_sqrt_mvp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     54 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     57 Bit        Muxes := 14    
	   2 Input     53 Bit        Muxes := 17    
	   2 Input     52 Bit        Muxes := 4     
	   3 Input     52 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 14    
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 1     
Module fpnew_divsqrt_multi 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 5     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 4     
Module fpnew_divsqrt_multi__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 4     
Module fpnew_divsqrt_multi__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 4     
Module fpnew_opgroup_multifmt_slice 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized7__3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized7__4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 31    
Module lzc__parameterized9__1 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 2     
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_rounding__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_cast_multi__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   6 Input     12 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    129 Bit        Muxes := 2     
	   6 Input     64 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 10    
	   4 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   6 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 17    
	   6 Input      1 Bit        Muxes := 6     
Module lzc__parameterized9__2 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 2     
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_rounding__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_cast_multi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   6 Input     12 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    129 Bit        Muxes := 2     
	   6 Input     64 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 10    
	   4 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   6 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 17    
	   6 Input      1 Bit        Muxes := 6     
Module lzc__parameterized10__1 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_rounding__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_cast_multi__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 2     
	   6 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 10    
	   6 Input     16 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 13    
	   6 Input      1 Bit        Muxes := 6     
Module lzc__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_rounding__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_cast_multi__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 2     
	   6 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 10    
	   6 Input     16 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 13    
	   6 Input      1 Bit        Muxes := 6     
Module fpnew_opgroup_multifmt_slice__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 10    
	   6 Input     64 Bit        Muxes := 3     
	   4 Input     64 Bit        Muxes := 2     
	   3 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   3 Input     16 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 2     
	   6 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module lzc__parameterized7__5 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized7__6 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 31    
Module lzc__parameterized7__7 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 31    
Module lzc__parameterized7__9 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized7__8 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 31    
Module fpnew_noncomp__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 15    
	   4 Input     23 Bit        Muxes := 2     
	   5 Input     23 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 13    
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module fpnew_noncomp 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 15    
	   4 Input     23 Bit        Muxes := 2     
	   5 Input     23 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 13    
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module fpnew_opgroup_fmt_slice__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module fpnew_noncomp__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
+---Muxes : 
	   2 Input     52 Bit        Muxes := 15    
	   4 Input     52 Bit        Muxes := 2     
	   5 Input     52 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 12    
	   5 Input     11 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module fpnew_opgroup_fmt_slice__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module fpnew_noncomp__parameterized1__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 15    
	   4 Input     10 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 13    
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module fpnew_noncomp__parameterized1__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 15    
	   4 Input     10 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 13    
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module fpnew_noncomp__parameterized1__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 15    
	   4 Input     10 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 13    
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module fpnew_noncomp__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 15    
	   4 Input     10 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 13    
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module fpnew_opgroup_fmt_slice__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
Module lzc__parameterized11__1 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
Module fpnew_top 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module simd_mul 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input    128 Bit       Adders := 1     
	   3 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module simd_mul__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                33x33  Multipliers := 2     
+---Muxes : 
	   6 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
Module simd_mul__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 8     
	   3 Input     16 Bit       Adders := 4     
+---XORs : 
	   2 Input      2 Bit         XORs := 4     
+---Registers : 
	               64 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module simd_mul__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 16    
	   3 Input      8 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Muxes : 
	   6 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
Module lzc__parameterized9__3 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 2     
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 2     
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module serdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               64 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 10    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 7     
Module simd_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 10    
	   4 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 12    
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module lzc__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spill_register_flushable__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module stream_register__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module lzc__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module vmfpu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 10    
	   3 Input      8 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 12    
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 5     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 9     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
+---Registers : 
	               64 Bit    Registers := 12    
	                8 Bit    Registers := 26    
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 31    
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 68    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 113   
	   4 Input     64 Bit        Muxes := 10    
	   8 Input     64 Bit        Muxes := 2     
	   3 Input     64 Bit        Muxes := 7     
	   2 Input     63 Bit        Muxes := 1     
	   3 Input     63 Bit        Muxes := 1     
	   3 Input     52 Bit        Muxes := 3     
	   7 Input     52 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 3     
	   8 Input     52 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 15    
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     23 Bit        Muxes := 6     
	   7 Input     23 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 6     
	   8 Input     23 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 14    
	   4 Input     16 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   7 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   3 Input     11 Bit        Muxes := 3     
	   8 Input     11 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 12    
	   7 Input     10 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 12    
	   8 Input     10 Bit        Muxes := 4     
	   3 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 108   
	   4 Input      8 Bit        Muxes := 19    
	   8 Input      8 Bit        Muxes := 8     
	   7 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 6     
	   3 Input      6 Bit        Muxes := 4     
	   7 Input      5 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 20    
	   3 Input      5 Bit        Muxes := 12    
	   8 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 17    
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	  31 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 93    
	   5 Input      3 Bit        Muxes := 1     
	  31 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 25    
	   8 Input      3 Bit        Muxes := 3     
	   9 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 64    
	   4 Input      2 Bit        Muxes := 5     
	   5 Input      2 Bit        Muxes := 1     
	  31 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 9     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 244   
	   8 Input      1 Bit        Muxes := 42    
	   4 Input      1 Bit        Muxes := 23    
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 12    
	   9 Input      1 Bit        Muxes := 4     
	  31 Input      1 Bit        Muxes := 1     
Module fifo_v3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 19    
Module lane_sequencer 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 9     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 32    
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 41    
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 65    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 77    
	   8 Input      8 Bit        Muxes := 25    
	   3 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 19    
	   8 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 21    
	   8 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 65    
	   8 Input      3 Bit        Muxes := 29    
	   2 Input      2 Bit        Muxes := 8     
	   8 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 22    
	   8 Input      1 Bit        Muxes := 31    
Module spill_register_flushable 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module lzc__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized0__7 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized0__6 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized0__9 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized0__8 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized0__11 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized0__10 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized0__13 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized0__12 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized0__15 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized0__14 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized0__17 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized0__16 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized0__18 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module vector_regfile 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 8     
Module lane 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module popcount__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      3 Bit       Adders := 1     
Module lzc__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module p2_stride_gen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module sldu_op_dp 
Detailed RTL Component Info : 
+---Muxes : 
	  27 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	  49 Input      5 Bit        Muxes := 1     
Module spill_register_flushable__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module spill_register_flushable__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module stream_register__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module stream_register__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sldu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 9     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 5     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 5     
+---Registers : 
	               64 Bit    Registers := 10    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 19    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 16    
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 173   
	   4 Input     64 Bit        Muxes := 12    
	   8 Input     64 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 222   
	   4 Input      8 Bit        Muxes := 14    
	   8 Input      8 Bit        Muxes := 10    
	   8 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 26    
	   8 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 15    
	   2 Input      3 Bit        Muxes := 58    
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 28    
	   8 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 54    
	   8 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module lzc__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module delta_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module ara_sequencer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 22    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 74    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 80    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 12    
	   2 Input     41 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 101   
	   6 Input      8 Bit        Muxes := 6     
	  11 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 21    
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 721   
Module popcount 
Detailed RTL Component Info : 
+---Adders : 
	   7 Input      4 Bit       Adders := 1     
Module ara_dispatcher 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   4 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 50    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 21    
	   3 Input     64 Bit        Muxes := 4     
	   8 Input     64 Bit        Muxes := 7     
	   5 Input     64 Bit        Muxes := 5     
	   8 Input     41 Bit        Muxes := 1     
	   5 Input     41 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 15    
	   7 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 4     
	  35 Input      8 Bit        Muxes := 1     
	  40 Input      8 Bit        Muxes := 2     
	  39 Input      8 Bit        Muxes := 1     
	  50 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	  29 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	  35 Input      7 Bit        Muxes := 1     
	  22 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	  40 Input      7 Bit        Muxes := 1     
	  39 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 9     
	   3 Input      5 Bit        Muxes := 3     
	   8 Input      5 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	  37 Input      4 Bit        Muxes := 1     
	  50 Input      4 Bit        Muxes := 1     
	  40 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	  22 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 64    
	   3 Input      3 Bit        Muxes := 13    
	   7 Input      3 Bit        Muxes := 2     
	  37 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 5     
	  29 Input      3 Bit        Muxes := 1     
	  50 Input      3 Bit        Muxes := 5     
	   4 Input      3 Bit        Muxes := 6     
	   6 Input      3 Bit        Muxes := 1     
	  39 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  50 Input      2 Bit        Muxes := 2     
	  40 Input      2 Bit        Muxes := 5     
	   5 Input      2 Bit        Muxes := 9     
	  39 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 14    
	   3 Input      2 Bit        Muxes := 3     
	  35 Input      2 Bit        Muxes := 2     
	  37 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 51    
	   3 Input      1 Bit        Muxes := 29    
	   2 Input      1 Bit        Muxes := 297   
	   4 Input      1 Bit        Muxes := 55    
	   6 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 4     
	  40 Input      1 Bit        Muxes := 12    
	  57 Input      1 Bit        Muxes := 1     
	  50 Input      1 Bit        Muxes := 9     
	  37 Input      1 Bit        Muxes := 3     
	  29 Input      1 Bit        Muxes := 8     
	  35 Input      1 Bit        Muxes := 8     
	  39 Input      1 Bit        Muxes := 7     
	  47 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 2     
	  46 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpnew_divsqrt_multi__GC0:/result_is_fp8_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpnew_divsqrt_multi__parameterized0__GC0:/result_is_fp8_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpnew_divsqrt_multi__parameterized1__GC0:/result_is_fp8_q_reg)
INFO: [Synth 8-3886] merging instance 'fpnew_opgroup_block__parameterized0__GC0:/i_arbiter/gen_arbiter.rr_q_reg[2]' (FDCE) to 'fpnew_opgroup_block__parameterized0__GC0:/i_arbiter/gen_arbiter.rr_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'fpnew_opgroup_block__parameterized0__GC0:/i_arbiter/gen_arbiter.rr_q_reg[1]' (FDCE) to 'fpnew_opgroup_block__parameterized0__GC0:/i_arbiter/gen_arbiter.rr_q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpnew_opgroup_block__parameterized0__GC0:/\i_arbiter/gen_arbiter.rr_q_reg[0] )
INFO: [Synth 8-3886] merging instance 'fpnew_divsqrt_multi__parameterized1__GC0:/gen_input_pipeline[0].inp_pipe_aux_q_reg[1][1]' (FDCE) to 'fpnew_divsqrt_multi__parameterized1__GC0:/gen_input_pipeline[0].inp_pipe_dst_fmt_q_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'fpnew_divsqrt_multi__parameterized1__GC0:/gen_input_pipeline[0].inp_pipe_aux_q_reg[1][2]' (FDCE) to 'fpnew_divsqrt_multi__parameterized1__GC0:/gen_input_pipeline[0].inp_pipe_dst_fmt_q_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'fpnew_divsqrt_multi__parameterized1__GC0:/gen_input_pipeline[0].inp_pipe_aux_q_reg[1][3]' (FDCE) to 'fpnew_divsqrt_multi__parameterized1__GC0:/gen_input_pipeline[0].inp_pipe_dst_fmt_q_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'fpnew_divsqrt_multi__parameterized1__GC0:/gen_input_pipeline[0].inp_pipe_aux_q_reg[1][5]' (FDCE) to 'fpnew_divsqrt_multi__parameterized1__GC0:/gen_input_pipeline[0].inp_pipe_dst_fmt_q_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'fpnew_divsqrt_multi__parameterized1__GC0:/gen_input_pipeline[0].inp_pipe_aux_q_reg[1][6]' (FDCE) to 'fpnew_divsqrt_multi__parameterized1__GC0:/gen_input_pipeline[0].inp_pipe_dst_fmt_q_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'fpnew_divsqrt_multi__parameterized1__GC0:/gen_input_pipeline[0].inp_pipe_dst_fmt_q_reg[1][2]' (FDCE) to 'fpnew_divsqrt_multi__parameterized1__GC0:/gen_input_pipeline[0].inp_pipe_op_q_reg[1][4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpnew_divsqrt_multi__parameterized1__GC0:/\gen_input_pipeline[0].inp_pipe_op_q_reg[1][4] )
INFO: [Synth 8-3886] merging instance 'fpnew_divsqrt_multi__parameterized0__GC0:/gen_input_pipeline[0].inp_pipe_aux_q_reg[1][1]' (FDCE) to 'fpnew_divsqrt_multi__parameterized0__GC0:/gen_input_pipeline[0].inp_pipe_dst_fmt_q_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'fpnew_divsqrt_multi__parameterized0__GC0:/gen_input_pipeline[0].inp_pipe_aux_q_reg[1][2]' (FDCE) to 'fpnew_divsqrt_multi__parameterized0__GC0:/gen_input_pipeline[0].inp_pipe_dst_fmt_q_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'fpnew_divsqrt_multi__parameterized0__GC0:/gen_input_pipeline[0].inp_pipe_aux_q_reg[1][3]' (FDCE) to 'fpnew_divsqrt_multi__parameterized0__GC0:/gen_input_pipeline[0].inp_pipe_dst_fmt_q_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'fpnew_divsqrt_multi__parameterized0__GC0:/gen_input_pipeline[0].inp_pipe_aux_q_reg[1][5]' (FDCE) to 'fpnew_divsqrt_multi__parameterized0__GC0:/gen_input_pipeline[0].inp_pipe_dst_fmt_q_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'fpnew_divsqrt_multi__parameterized0__GC0:/gen_input_pipeline[0].inp_pipe_aux_q_reg[1][6]' (FDCE) to 'fpnew_divsqrt_multi__parameterized0__GC0:/gen_input_pipeline[0].inp_pipe_dst_fmt_q_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'fpnew_divsqrt_multi__parameterized0__GC0:/gen_input_pipeline[0].inp_pipe_dst_fmt_q_reg[1][2]' (FDCE) to 'fpnew_divsqrt_multi__parameterized0__GC0:/gen_input_pipeline[0].inp_pipe_op_q_reg[1][4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpnew_divsqrt_multi__parameterized0__GC0:/\gen_input_pipeline[0].inp_pipe_op_q_reg[1][4] )
INFO: [Synth 8-3886] merging instance 'fpnew_divsqrt_multi__GC0:/gen_input_pipeline[0].inp_pipe_aux_q_reg[1][1]' (FDCE) to 'fpnew_divsqrt_multi__GC0:/gen_input_pipeline[0].inp_pipe_dst_fmt_q_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'fpnew_divsqrt_multi__GC0:/gen_input_pipeline[0].inp_pipe_aux_q_reg[1][2]' (FDCE) to 'fpnew_divsqrt_multi__GC0:/gen_input_pipeline[0].inp_pipe_dst_fmt_q_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'fpnew_divsqrt_multi__GC0:/gen_input_pipeline[0].inp_pipe_aux_q_reg[1][3]' (FDCE) to 'fpnew_divsqrt_multi__GC0:/gen_input_pipeline[0].inp_pipe_dst_fmt_q_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'fpnew_divsqrt_multi__GC0:/gen_input_pipeline[0].inp_pipe_aux_q_reg[1][5]' (FDCE) to 'fpnew_divsqrt_multi__GC0:/gen_input_pipeline[0].inp_pipe_dst_fmt_q_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'fpnew_divsqrt_multi__GC0:/gen_input_pipeline[0].inp_pipe_aux_q_reg[1][6]' (FDCE) to 'fpnew_divsqrt_multi__GC0:/gen_input_pipeline[0].inp_pipe_dst_fmt_q_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'fpnew_divsqrt_multi__GC0:/result_aux_q_reg[3]' (FDCE) to 'fpnew_divsqrt_multi__GC0:/result_aux_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'fpnew_divsqrt_multi__GC0:/result_aux_q_reg[5]' (FDCE) to 'fpnew_divsqrt_multi__GC0:/result_aux_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'fpnew_divsqrt_multi__GC0:/gen_output_pipeline[0].out_pipe_aux_q_reg[1][3]' (FDCE) to 'fpnew_divsqrt_multi__GC0:/gen_output_pipeline[0].out_pipe_aux_q_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'fpnew_divsqrt_multi__GC0:/gen_output_pipeline[0].out_pipe_aux_q_reg[1][5]' (FDCE) to 'fpnew_divsqrt_multi__GC0:/gen_output_pipeline[0].out_pipe_aux_q_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'fpnew_divsqrt_multi__GC0:/gen_input_pipeline[0].inp_pipe_dst_fmt_q_reg[1][2]' (FDCE) to 'fpnew_divsqrt_multi__GC0:/gen_input_pipeline[0].inp_pipe_op_q_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'fpnew_divsqrt_multi__GC0:/gen_output_pipeline[1].out_pipe_aux_q_reg[2][3]' (FDCE) to 'fpnew_divsqrt_multi__GC0:/gen_output_pipeline[1].out_pipe_aux_q_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'fpnew_divsqrt_multi__GC0:/gen_output_pipeline[1].out_pipe_aux_q_reg[2][5]' (FDCE) to 'fpnew_divsqrt_multi__GC0:/gen_output_pipeline[1].out_pipe_aux_q_reg[2][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpnew_divsqrt_multi__GC0:/\gen_input_pipeline[0].inp_pipe_op_q_reg[1][4] )
DSP Report: Generating DSP result_scalar_d2, operation Mode is: A*B.
DSP Report: operator result_scalar_d2 is absorbed into DSP result_scalar_d2.
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[8]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[9]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[10]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[11]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[12]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[13]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[14]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[15]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[16]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[17]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[18]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[19]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[20]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[21]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[22]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[23]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[24]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[25]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[26]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[27]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[28]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[29]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[30]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[31]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[32]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[33]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[34]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[35]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[36]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[37]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[38]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[39]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[40]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[41]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[42]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[43]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[44]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[45]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[46]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[47]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[48]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[49]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[50]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[51]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[52]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[53]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[54]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[55]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[56]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[57]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[58]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[59]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[60]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[61]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3886] merging instance 'result_scalar_o_reg[62]' (FDCE) to 'result_scalar_o_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_operand_queue_mask_m/\i_input_buffer/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_operand_queue_mask_m/\i_cmd_buffer/write_pointer_q_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_operand_queue_st_mask_a/select_q_reg[0]' (FDCE) to 'i_operand_queue_st_mask_a/select_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_operand_queue_st_mask_a/select_q_reg[1]' (FDCE) to 'i_operand_queue_st_mask_a/select_q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_operand_queue_st_mask_a/\select_q_reg[2] )
INFO: [Synth 8-3886] merging instance 'i_operand_queue_mask_m/select_q_reg[0]' (FDCE) to 'i_operand_queue_mask_m/select_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_operand_queue_mask_m/select_q_reg[1]' (FDCE) to 'i_operand_queue_mask_m/select_q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_operand_queue_mask_m/\select_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_input_buffer/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmd_buffer/write_pointer_q_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_operand_queue_slide_addrgen_a/select_q_reg[0]' (FDCE) to 'i_operand_queue_slide_addrgen_a/select_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_operand_queue_slide_addrgen_a/select_q_reg[1]' (FDCE) to 'i_operand_queue_slide_addrgen_a/select_q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_operand_queue_slide_addrgen_a/select_q_reg[2] )
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_stat_q_reg[1][DZ]' (FDCE) to 'gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][0]'
INFO: [Synth 8-3886] merging instance 'gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_stat_q_reg[1][DZ]' (FDCE) to 'gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][0]'
INFO: [Synth 8-3886] merging instance 'gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][0]' (FDCE) to 'gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][1]'
INFO: [Synth 8-3886] merging instance 'gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][1]' (FDCE) to 'gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][2]'
INFO: [Synth 8-3886] merging instance 'gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][2]' (FDCE) to 'gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][3]'
INFO: [Synth 8-3886] merging instance 'gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][3]' (FDCE) to 'gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][4]'
INFO: [Synth 8-3886] merging instance 'gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][4]' (FDCE) to 'gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][5]'
INFO: [Synth 8-3886] merging instance 'gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][5]' (FDCE) to 'gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][6]'
INFO: [Synth 8-3886] merging instance 'gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][6]' (FDCE) to 'gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][7]'
INFO: [Synth 8-3886] merging instance 'gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][7]' (FDCE) to 'gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][8]'
INFO: [Synth 8-3886] merging instance 'gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][8]' (FDCE) to 'gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][9]'
INFO: [Synth 8-3886] merging instance 'gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][9]' (FDCE) to 'gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][10]'
INFO: [Synth 8-3886] merging instance 'gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][10]' (FDCE) to 'gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][11]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma /\gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma /\gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma /\gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][8] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma /\gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[2].active_lane.lane_instance.i_fma /\gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[3].active_lane.lane_instance.i_fma /\gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_arbiter/gen_arbiter.rr_q_reg[2] )
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 10 [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/deps/fpnew/src/fpnew_fma.sv:332]
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: PCIN+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: PCIN+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: PCIN+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: PCIN+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma /\gen_inside_pipeline[0].mid_pipe_spec_res_q_reg[1][mantissa][50] )
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_operation_groups[3].i_opgroup_block/i_arbiter/gen_arbiter.rr_q_reg[2] )
WARNING: [Synth 8-3917] design fpnew_top__GCB1 has port O61[1] driven by constant 0
WARNING: [Synth 8-3917] design fpnew_top__GCB1 has port O62[1] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_operation_groups[4].i_opgroup_block/i_arbiter/gen_arbiter.rr_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_arbiter/gen_arbiter.rr_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_operation_groups[2].i_opgroup_block/i_arbiter/gen_arbiter.rr_q_reg[2] )
DSP Report: Generating DSP mul_res0, operation Mode is: A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: PCIN+A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: PCIN+A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: PCIN+A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: PCIN+A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: PCIN+A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: PCIN+A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:199]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:199]
DSP Report: Generating DSP mul_res0, operation Mode is: A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP mul_res0, operation Mode is: A*B.
DSP Report: operator mul_res0 is absorbed into DSP mul_res0.
DSP Report: Generating DSP result_o0, operation Mode is: C+A*B.
DSP Report: operator result_o0 is absorbed into DSP result_o0.
DSP Report: operator mul_res0 is absorbed into DSP result_o0.
DSP Report: Generating DSP result_o0, operation Mode is: C+A*B.
DSP Report: operator result_o0 is absorbed into DSP result_o0.
DSP Report: operator mul_res0 is absorbed into DSP result_o0.
DSP Report: Generating DSP result_o0, operation Mode is: C+A*B.
DSP Report: operator result_o0 is absorbed into DSP result_o0.
DSP Report: operator mul_res0 is absorbed into DSP result_o0.
DSP Report: Generating DSP result_o0, operation Mode is: C+A*B.
DSP Report: operator result_o0 is absorbed into DSP result_o0.
DSP Report: operator mul_res0 is absorbed into DSP result_o0.
WARNING: [Synth 8-3332] Sequential element (gen_p_mul_ew64.r_reg[7]) is unused and will be removed from module simd_mul.
WARNING: [Synth 8-3332] Sequential element (gen_p_mul_ew64.r_reg[6]) is unused and will be removed from module simd_mul.
WARNING: [Synth 8-3332] Sequential element (gen_p_mul_ew64.r_reg[5]) is unused and will be removed from module simd_mul.
WARNING: [Synth 8-3332] Sequential element (gen_p_mul_ew64.r_reg[4]) is unused and will be removed from module simd_mul.
WARNING: [Synth 8-3332] Sequential element (gen_p_mul_ew64.r_reg[3]) is unused and will be removed from module simd_mul.
WARNING: [Synth 8-3332] Sequential element (gen_p_mul_ew64.r_reg[2]) is unused and will be removed from module simd_mul.
WARNING: [Synth 8-3332] Sequential element (gen_p_mul_ew64.r_reg[1]) is unused and will be removed from module simd_mul.
WARNING: [Synth 8-3332] Sequential element (gen_p_mul_ew64.r_reg[0]) is unused and will be removed from module simd_mul.
WARNING: [Synth 8-3332] Sequential element (gen_p_mul_ew32.r_reg[7]) is unused and will be removed from module simd_mul__parameterized0.
WARNING: [Synth 8-3332] Sequential element (gen_p_mul_ew32.r_reg[6]) is unused and will be removed from module simd_mul__parameterized0.
WARNING: [Synth 8-3332] Sequential element (gen_p_mul_ew32.r_reg[5]) is unused and will be removed from module simd_mul__parameterized0.
WARNING: [Synth 8-3332] Sequential element (gen_p_mul_ew32.r_reg[4]) is unused and will be removed from module simd_mul__parameterized0.
WARNING: [Synth 8-3332] Sequential element (gen_p_mul_ew32.r_reg[3]) is unused and will be removed from module simd_mul__parameterized0.
WARNING: [Synth 8-3332] Sequential element (gen_p_mul_ew32.r_reg[2]) is unused and will be removed from module simd_mul__parameterized0.
WARNING: [Synth 8-3332] Sequential element (gen_p_mul_ew32.r_reg[1]) is unused and will be removed from module simd_mul__parameterized0.
WARNING: [Synth 8-3332] Sequential element (gen_p_mul_ew32.r_reg[0]) is unused and will be removed from module simd_mul__parameterized0.
WARNING: [Synth 8-3332] Sequential element (gen_p_mul_ew16.r_reg[7]) is unused and will be removed from module simd_mul__parameterized1.
WARNING: [Synth 8-3332] Sequential element (gen_p_mul_ew16.r_reg[6]) is unused and will be removed from module simd_mul__parameterized1.
WARNING: [Synth 8-3332] Sequential element (gen_p_mul_ew16.r_reg[5]) is unused and will be removed from module simd_mul__parameterized1.
WARNING: [Synth 8-3332] Sequential element (gen_p_mul_ew16.r_reg[4]) is unused and will be removed from module simd_mul__parameterized1.
WARNING: [Synth 8-3332] Sequential element (gen_p_mul_ew16.r_reg[3]) is unused and will be removed from module simd_mul__parameterized1.
WARNING: [Synth 8-3332] Sequential element (gen_p_mul_ew16.r_reg[2]) is unused and will be removed from module simd_mul__parameterized1.
WARNING: [Synth 8-3332] Sequential element (gen_p_mul_ew16.r_reg[1]) is unused and will be removed from module simd_mul__parameterized1.
WARNING: [Synth 8-3332] Sequential element (gen_p_mul_ew16.r_reg[0]) is unused and will be removed from module simd_mul__parameterized1.
INFO: [Synth 8-5587] ROM size for "fpu_gen.fp_op" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "fpu_gen.fp_opmod" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_lane_sequencer/i_pe_req_register/\i_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_vrf/i_vrf_mux /\gen_outs[8].i_rr_arb_tree/gen_arbiter.gen_int_rr.gen_lock.lock_q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_lane_sequencer/\operand_request_o_reg[0][target_fu] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_lane_sequencer/\operand_request_o_reg[1][target_fu] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_lane_sequencer/\operand_request_o_reg[5][is_reduct] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_lane_sequencer/\operand_request_o_reg[6][scale_vl] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_lane_sequencer/\operand_request_o_reg[6][vs][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_lane_sequencer/\operand_request_o_reg[7][is_reduct] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_lane_sequencer/\operand_request_o_reg[7][cvt_resize][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_lane_sequencer/\operand_request_o_reg[8][is_reduct] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_lane_sequencer/\operand_request_o_reg[8][cvt_resize][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_sequencer/\gen_seq_fu_cnt[6].i_insn_queue_cnt /\i_counter/counter_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_sequencer/\gen_seq_fu_cnt[6].i_insn_queue_cnt /\i_counter/counter_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_sequencer/\gen_seq_fu_cnt[6].i_insn_queue_cnt /\i_counter/counter_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_dispatcher/\csr_vtype_q_reg[vsew][2] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:45 ; elapsed = 00:01:46 . Memory (MB): peak = 2884.039 ; gain = 1279.031 ; free physical = 16300 ; free virtual = 25777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------+------------------------------------+---------------+----------------+
|Module Name    | RTL Object                         | Depth x Width | Implemented As | 
+---------------+------------------------------------+---------------+----------------+
|ara_dispatcher | ara_req_d                          | 64x1          | LUT            | 
|ara_dispatcher | ara_req_d                          | 64x1          | LUT            | 
|ara_dispatcher | ara_req_d                          | 64x1          | LUT            | 
|ara_dispatcher | ara_req_d                          | 64x1          | LUT            | 
|ara_dispatcher | ara_req_d                          | 64x1          | LUT            | 
|ara_dispatcher | ara_req_d                          | 64x1          | LUT            | 
|ara_dispatcher | ara_req_d                          | 64x1          | LUT            | 
|ara_dispatcher | ara_req_d                          | 32x2          | LUT            | 
|vmfpu          | fpu_gen.(null)[0].vfrsqrt7_lut_out | 128x7         | LUT            | 
|vmfpu          | fpu_gen.(null)[0].vfrsqrt7_lut_out | 128x7         | LUT            | 
|vmfpu          | fpu_gen.(null)[1].vfrsqrt7_lut_out | 128x7         | LUT            | 
|vmfpu          | fpu_gen.(null)[0].vfrsqrt7_lut_out | 128x7         | LUT            | 
|vmfpu          | fpu_gen.(null)[1].vfrsqrt7_lut_out | 128x7         | LUT            | 
|vmfpu          | fpu_gen.(null)[2].vfrsqrt7_lut_out | 128x7         | LUT            | 
|vmfpu          | fpu_gen.(null)[3].vfrsqrt7_lut_out | 128x7         | LUT            | 
|vmfpu          | fpu_gen.(null)[0].vfrec7_lut_out   | 128x7         | LUT            | 
|vmfpu          | fpu_gen.(null)[0].vfrec7_lut_out   | 128x7         | LUT            | 
|vmfpu          | fpu_gen.(null)[1].vfrec7_lut_out   | 128x7         | LUT            | 
|vmfpu          | fpu_gen.(null)[0].vfrec7_lut_out   | 128x7         | LUT            | 
|vmfpu          | fpu_gen.(null)[1].vfrec7_lut_out   | 128x7         | LUT            | 
|vmfpu          | fpu_gen.(null)[2].vfrec7_lut_out   | 128x7         | LUT            | 
|vmfpu          | fpu_gen.(null)[3].vfrec7_lut_out   | 128x7         | LUT            | 
+---------------+------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 4 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 4 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 4 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 4 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 4 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 4 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 4 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 4 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
+-----------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|masku__GB3  | A*B            | 11     | 8      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | A*B            | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | A*B            | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | A*B            | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | A*B            | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | PCIN+A*B       | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | PCIN+A*B       | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma   | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul    | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul    | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul    | PCIN+A*B       | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul    | (PCIN>>17)+A*B | 14     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul    | PCIN+A*B       | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul    | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul    | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul    | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul    | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul    | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul    | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul    | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul    | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul    | A*B            | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul    | A*B            | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul    | A*B            | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul    | A*B            | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simd_mul    | C+A*B          | 17     | 17     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_mul    | C+A*B          | 17     | 17     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_mul    | C+A*B          | 17     | 17     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_mul    | C+A*B          | 17     | 17     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/masku/masku.sv:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:88]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:88]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:88]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:88]
INFO: [Synth 8-6837] The timing for the instance lane__GCBM1:/i_vrf/gen_banks[0].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lane__GCBM1:/i_vrf/gen_banks[0].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lane__GCBM1:/i_vrf/gen_banks[1].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lane__GCBM1:/i_vrf/gen_banks[1].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lane__GCBM1:/i_vrf/gen_banks[2].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lane__GCBM1:/i_vrf/gen_banks[2].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lane__GCBM1:/i_vrf/gen_banks[3].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lane__GCBM1:/i_vrf/gen_banks[3].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lane__GCBM1:/i_vrf/gen_banks[4].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lane__GCBM1:/i_vrf/gen_banks[4].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lane__GCBM1:/i_vrf/gen_banks[5].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lane__GCBM1:/i_vrf/gen_banks[5].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lane__GCBM1:/i_vrf/gen_banks[6].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lane__GCBM1:/i_vrf/gen_banks[6].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lane__GCBM1:/i_vrf/gen_banks[7].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance lane__GCBM1:/i_vrf/gen_banks[7].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/i_0/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-----------------------------------------+------------+----------+
|      |RTL Partition                            |Replication |Instances |
+------+-----------------------------------------+------------+----------+
|1     |masku__GB0                               |           1|      2172|
|2     |masku__GB1                               |           1|       620|
|3     |masku__GB2                               |           1|      7919|
|4     |masku__GB3                               |           1|      5172|
|5     |masku__GB4                               |           1|     14055|
|6     |masku__GB5                               |           1|      2664|
|7     |operand_queue__parameterized2            |           4|      3653|
|8     |operand_queues_stage__GCB0               |           2|      8773|
|9     |operand_queue__parameterized5            |           2|      2433|
|10    |operand_queues_stage__GCB2               |           2|      4401|
|11    |simd_alu__GB0                            |           2|     18387|
|12    |simd_alu__GB1                            |           2|      3286|
|13    |valu__GC0                                |           2|      6766|
|14    |fpnew_opgroup_block__GB0                 |           2|     13902|
|15    |fpnew_opgroup_block__GB1                 |           2|      7986|
|16    |div_sqrt_top_mvp                         |           8|      8747|
|17    |fpnew_divsqrt_multi__GC0                 |           2|       529|
|18    |fpnew_divsqrt_multi__parameterized0__GC0 |           2|       291|
|19    |fpnew_divsqrt_multi__parameterized1__GC0 |           4|       195|
|20    |fpnew_opgroup_multifmt_slice__GC0        |           2|       787|
|21    |fpnew_opgroup_block__parameterized0__GC0 |           2|       239|
|22    |fpnew_top__GCB0                          |           2|     16934|
|23    |fpnew_top__GCB1                          |           2|      6199|
|24    |vmfpu__GCB0                              |           2|     26343|
|25    |vmfpu__GCB1                              |           2|      8077|
|26    |vector_fus_stage__GC0                    |           2|         2|
|27    |operand_requester                        |           2|     15177|
|28    |lane__GCBM1                              |           2|      9805|
|29    |ara__GCB0                                |           1|     14033|
|30    |ara__GCB1                                |           1|     11090|
+------+-----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:49 ; elapsed = 00:01:51 . Memory (MB): peak = 2884.039 ; gain = 1279.031 ; free physical = 16150 ; free virtual = 25702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (operand_requester:/i_ldu_stream_register/valid_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (operand_requester:/i_ldu_stream_register/\data_o_reg[addr][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (div_sqrt_top_mvp:/\nrbd_nrsc_U0/control_U0 /\Precision_ctl_S_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (div_sqrt_top_mvp__1:/\nrbd_nrsc_U0/control_U0 /\Precision_ctl_S_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (div_sqrt_top_mvp__2:/\nrbd_nrsc_U0/control_U0 /\Precision_ctl_S_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lanes[1].i_lanei_45 /i_lane_sequencer/\vfu_operation_o_reg[vl][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lanes[1].i_lanei_45 /i_lane_sequencer/\operand_request_o_reg[0][vstart][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lanes[1].i_lanei_45 /i_lane_sequencer/\operand_request_o_reg[1][vstart][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lanes[1].i_lanei_45 /i_lane_sequencer/\operand_request_o_reg[2][vl][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lanes[1].i_lanei_45 /i_lane_sequencer/\operand_request_o_reg[3][vl][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lanes[1].i_lanei_45 /i_lane_sequencer/\operand_request_o_reg[4][vl][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lanes[1].i_lanei_45 /i_lane_sequencer/\operand_request_o_reg[5][vl][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lanes[1].i_lanei_45 /i_lane_sequencer/\operand_request_o_reg[6][vstart][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lanes[1].i_lanei_45 /i_lane_sequencer/\operand_request_o_reg[7][vstart][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_operand_queuesi_8/i_operand_queue_st_mask_a/\vl_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_operand_queuesi_8/i_operand_queue_st_mask_a/\vl_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_operand_queuesi_8/i_operand_queue_st_mask_a/\vl_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_operand_queuesi_8/i_operand_queue_st_mask_a/\vl_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_operand_queuesi_8/i_operand_queue_st_mask_a/\vl_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_operand_queuesi_8/i_operand_queue_st_mask_a/\vl_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_operand_queuesi_8/i_operand_queue_st_mask_a/\vl_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_operand_queuesi_8/i_operand_queue_st_mask_a/\vl_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_operand_queuesi_8/i_operand_queue_st_mask_a/\i_cmd_buffer/read_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_operand_queuesi_8/i_operand_queue_st_mask_a/\i_cmd_buffer/read_pointer_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_operand_queuesi_8/i_operand_queue_st_mask_a/\i_cmd_buffer/read_pointer_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_operand_queuesi_27/i_operand_queue_st_mask_a/\vl_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_operand_queuesi_27/i_operand_queue_st_mask_a/\vl_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_operand_queuesi_27/i_operand_queue_st_mask_a/\vl_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_operand_queuesi_27/i_operand_queue_st_mask_a/\vl_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_operand_queuesi_27/i_operand_queue_st_mask_a/\vl_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_operand_queuesi_27/i_operand_queue_st_mask_a/\vl_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_operand_queuesi_27/i_operand_queue_st_mask_a/\vl_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_operand_queuesi_27/i_operand_queue_st_mask_a/\vl_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_operand_queuesi_27/i_operand_queue_st_mask_a/\i_cmd_buffer/read_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_operand_queuesi_27/i_operand_queue_st_mask_a/\i_cmd_buffer/read_pointer_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_operand_queuesi_27/i_operand_queue_st_mask_a/\i_cmd_buffer/read_pointer_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_vmfpui_43/\simd_red_cnt_max_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_vmfpui_43/\simd_red_cnt_max_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpnew_top__GCB0:/\gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice /\gen_num_lanes[2].active_lane.lane_instance.i_fpnew_cast_multi /\gen_input_pipeline[0].inp_pipe_src_fmt_q_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpnew_top__GCB0:/\gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice /\target_regs.byp_pipe_aux_q_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpnew_top__GCB0:/\gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice /\gen_num_lanes[1].active_lane.lane_instance.i_fpnew_cast_multi /\gen_input_pipeline[0].inp_pipe_op_q_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpnew_top__GCB0:/\gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice /\gen_num_lanes[3].active_lane.lane_instance.i_fpnew_cast_multi /\gen_input_pipeline[0].inp_pipe_src_fmt_q_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpnew_top__GCB0:/\gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice /\gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi /\gen_input_pipeline[0].inp_pipe_aux_q_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpnew_top__GCB1:/\gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice /\gen_num_lanes[1].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_op_q_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpnew_top__GCB1:/\gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice /\gen_num_lanes[2].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_op_q_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpnew_top__GCB1:/\gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice /\gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_op_q_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpnew_top__GCB1:/\gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice /\gen_num_lanes[3].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_op_q_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpnew_top__GCB1:/\gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice /\gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_op_q_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpnew_top__GCB1:/\gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice /\gen_num_lanes[1].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].inp_pipe_op_q_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpnew_top__GCB1:/\gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp /\gen_input_pipeline[0].inp_pipe_op_q_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpnew_opgroup_block__GB1:/\gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma /\gen_input_pipeline[0].inp_pipe_op_q_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpnew_opgroup_block__GB0:/\gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma /\gen_input_pipeline[0].inp_pipe_op_q_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpnew_opgroup_block__GB0:/\gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma /\gen_input_pipeline[0].inp_pipe_op_q_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpnew_opgroup_block__GB0:/\gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma /\gen_input_pipeline[0].inp_pipe_op_q_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpnew_opgroup_block__GB0:/\gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma /\gen_input_pipeline[0].inp_pipe_op_q_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpnew_opgroup_block__GB0:/\gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[2].active_lane.lane_instance.i_fma /\gen_input_pipeline[0].inp_pipe_op_q_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpnew_opgroup_block__GB0:/\gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[3].active_lane.lane_instance.i_fma /\gen_input_pipeline[0].inp_pipe_op_q_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_valui_31/\simd_red_cnt_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_valui_31/\simd_red_cnt_max_q_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:58 ; elapsed = 00:02:00 . Memory (MB): peak = 2884.039 ; gain = 1279.031 ; free physical = 16173 ; free virtual = 25728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 4 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 4 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 4 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 4 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 4 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 4 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 4 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 4 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 4 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 4 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 4 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 4 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 4 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 4 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 4 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
|xpm_memory_base: | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 4 x 64(NO_CHANGE)      | W | R |                        |   |   | Port A           | 0      | 2      | 
+-----------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------+------------+----------+
|      |RTL Partition                            |Replication |Instances |
+------+-----------------------------------------+------------+----------+
|1     |masku__GB0                               |           1|      2172|
|2     |masku__GB1                               |           1|       620|
|3     |masku__GB2                               |           1|      7919|
|4     |masku__GB3                               |           1|      5141|
|5     |masku__GB4                               |           1|     13563|
|6     |masku__GB5                               |           1|      2341|
|7     |operand_queue__parameterized2            |           2|      3617|
|8     |operand_queues_stage__GCB0               |           1|      7375|
|9     |operand_queue__parameterized5            |           2|      2432|
|10    |operand_queues_stage__GCB2               |           1|      4321|
|11    |simd_alu__GB0                            |           2|     18386|
|12    |simd_alu__GB1                            |           2|      3286|
|13    |valu__GC0                                |           1|      6728|
|14    |fpnew_opgroup_block__GB0                 |           2|     13785|
|15    |fpnew_opgroup_block__GB1                 |           2|      7956|
|16    |div_sqrt_top_mvp                         |           2|      7405|
|17    |fpnew_divsqrt_multi__GC0                 |           2|       524|
|18    |fpnew_divsqrt_multi__parameterized0__GC0 |           2|       286|
|19    |fpnew_divsqrt_multi__parameterized1__GC0 |           4|       190|
|20    |fpnew_opgroup_multifmt_slice__GC0        |           2|       784|
|21    |fpnew_opgroup_block__parameterized0__GC0 |           2|       239|
|22    |fpnew_top__GCB0                          |           2|     14633|
|23    |fpnew_top__GCB1                          |           2|      6081|
|24    |vmfpu__GCB0                              |           1|     26331|
|25    |vmfpu__GCB1                              |           1|      8034|
|26    |vector_fus_stage__GC0                    |           2|         2|
|27    |operand_requester                        |           1|     12901|
|28    |lane__GCBM1                              |           1|      9118|
|29    |ara__GCB0                                |           1|     14014|
|30    |ara__GCB1                                |           1|     11078|
|31    |div_sqrt_top_mvp__1                      |           2|      7142|
|32    |div_sqrt_top_mvp__2                      |           4|      6673|
|33    |lane__GCBM1__1                           |           1|      9033|
|34    |operand_queues_stage__GCB0__1            |           1|      7227|
|35    |vmfpu__GCB0__1                           |           1|     25804|
|36    |vmfpu__GCB1__1                           |           1|      7917|
|37    |valu__GC0__1                             |           1|      6276|
|38    |operand_queues_stage__GCB2__1            |           1|      4299|
|39    |operand_queue__parameterized2__1         |           2|      3606|
|40    |operand_requester__1                     |           1|     12850|
+------+-----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/masku/masku.sv:117]
INFO: [Synth 8-6837] The timing for the instance gen_lanes[0].i_lanei_26/i_vrf/gen_banks[0].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[0].i_lanei_26/i_vrf/gen_banks[0].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[0].i_lanei_26/i_vrf/gen_banks[1].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[0].i_lanei_26/i_vrf/gen_banks[1].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[0].i_lanei_26/i_vrf/gen_banks[2].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[0].i_lanei_26/i_vrf/gen_banks[2].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[0].i_lanei_26/i_vrf/gen_banks[3].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[0].i_lanei_26/i_vrf/gen_banks[3].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[0].i_lanei_26/i_vrf/gen_banks[4].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[0].i_lanei_26/i_vrf/gen_banks[4].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[0].i_lanei_26/i_vrf/gen_banks[5].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[0].i_lanei_26/i_vrf/gen_banks[5].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[0].i_lanei_26/i_vrf/gen_banks[6].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[0].i_lanei_26/i_vrf/gen_banks[6].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[0].i_lanei_26/i_vrf/gen_banks[7].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[0].i_lanei_26/i_vrf/gen_banks[7].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[1].i_lanei_45/i_vrf/gen_banks[0].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[1].i_lanei_45/i_vrf/gen_banks[0].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[1].i_lanei_45/i_vrf/gen_banks[1].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[1].i_lanei_45/i_vrf/gen_banks[1].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[1].i_lanei_45/i_vrf/gen_banks[2].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[1].i_lanei_45/i_vrf/gen_banks[2].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[1].i_lanei_45/i_vrf/gen_banks[3].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[1].i_lanei_45/i_vrf/gen_banks[3].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[1].i_lanei_45/i_vrf/gen_banks[4].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[1].i_lanei_45/i_vrf/gen_banks[4].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[1].i_lanei_45/i_vrf/gen_banks[5].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[1].i_lanei_45/i_vrf/gen_banks[5].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[1].i_lanei_45/i_vrf/gen_banks[6].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[1].i_lanei_45/i_vrf/gen_banks[6].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[1].i_lanei_45/i_vrf/gen_banks[7].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[1].i_lanei_45/i_vrf/gen_banks[7].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:86]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.srcs/sources_1/imports/ara-build-playground/src/lane/simd_mul.sv:87]
INFO: [Common 17-14] Message 'Synth 8-5844' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:07 ; elapsed = 00:02:09 . Memory (MB): peak = 2884.039 ; gain = 1279.031 ; free physical = 15044 ; free virtual = 24610
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------------+------------+----------+
|      |RTL Partition                               |Replication |Instances |
+------+--------------------------------------------+------------+----------+
|1     |masku__GB0                                  |           1|       918|
|2     |masku__GB1                                  |           1|       180|
|3     |masku__GB2                                  |           1|      3158|
|4     |masku__GB3                                  |           1|      2387|
|5     |masku__GB4                                  |           1|      4700|
|6     |masku__GB5                                  |           1|       632|
|7     |operand_queue__parameterized2               |           1|      1299|
|8     |operand_queues_stage__GCB0                  |           1|      2602|
|9     |operand_queue__parameterized5               |           1|       762|
|10    |operand_queues_stage__GCB2                  |           1|      1792|
|11    |simd_alu__GB0                               |           2|      7565|
|12    |simd_alu__GB1                               |           1|      1719|
|13    |valu__GC0                                   |           1|      2954|
|14    |fpnew_opgroup_block__GB0                    |           2|      6814|
|15    |fpnew_opgroup_block__GB1                    |           1|      3828|
|16    |div_sqrt_top_mvp                            |           1|      2819|
|17    |fpnew_divsqrt_multi__GC0                    |           1|       491|
|18    |fpnew_divsqrt_multi__parameterized0__GC0    |           1|       253|
|19    |fpnew_divsqrt_multi__parameterized1__GC0    |           1|       157|
|20    |fpnew_opgroup_multifmt_slice__GC0           |           1|       249|
|21    |fpnew_opgroup_block__parameterized0__GC0    |           1|        79|
|22    |fpnew_top__GCB0                             |           2|      6133|
|23    |fpnew_top__GCB1                             |           1|      1993|
|24    |vmfpu__GCB0                                 |           1|     10084|
|25    |vmfpu__GCB1                                 |           1|      3204|
|26    |vector_fus_stage__GC0                       |           1|         2|
|27    |operand_requester                           |           1|      4481|
|28    |lane__GCBM1                                 |           1|      5438|
|29    |ara__GCB0                                   |           1|      6038|
|30    |ara__GCB1                                   |           1|      4671|
|31    |div_sqrt_top_mvp__1                         |           1|      2715|
|32    |div_sqrt_top_mvp__2                         |           1|      2661|
|33    |lane__GCBM1__1                              |           1|      5385|
|34    |operand_queues_stage__GCB0__1               |           1|      2571|
|35    |vmfpu__GCB0__1                              |           1|      9873|
|36    |vmfpu__GCB1__1                              |           1|      3167|
|37    |valu__GC0__1                                |           1|      2704|
|38    |operand_queues_stage__GCB2__1               |           1|      1777|
|39    |operand_queue__parameterized2__1            |           1|      1295|
|40    |operand_requester__1                        |           1|      4456|
|41    |operand_queue__parameterized2__2            |           1|      1299|
|42    |operand_queue__parameterized5__1            |           1|       762|
|43    |simd_alu__GB1__1                            |           1|      1719|
|44    |fpnew_opgroup_block__GB1__1                 |           1|      3828|
|45    |div_sqrt_top_mvp__3                         |           1|      2819|
|46    |fpnew_divsqrt_multi__GC0__1                 |           1|       491|
|47    |div_sqrt_top_mvp__4                         |           1|      2715|
|48    |fpnew_divsqrt_multi__parameterized0__GC0__1 |           1|       253|
|49    |div_sqrt_top_mvp__5                         |           1|      2661|
|50    |fpnew_divsqrt_multi__parameterized1__GC0__1 |           1|       157|
|51    |div_sqrt_top_mvp__6                         |           1|      2661|
|52    |fpnew_divsqrt_multi__parameterized1__GC0__2 |           1|       157|
|53    |fpnew_opgroup_multifmt_slice__GC0__1        |           1|       249|
|54    |fpnew_opgroup_block__parameterized0__GC0__1 |           1|        79|
|55    |fpnew_top__GCB1__1                          |           1|      1993|
|56    |vector_fus_stage__GC0__1                    |           1|         2|
|57    |operand_queue__parameterized2__3            |           1|      1295|
|58    |div_sqrt_top_mvp__7                         |           1|      2661|
|59    |fpnew_divsqrt_multi__parameterized1__GC0__3 |           1|       157|
+------+--------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance gen_lanes[0].i_lane/i_vrf/gen_banks[0].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[0].i_lane/i_vrf/gen_banks[0].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[0].i_lane/i_vrf/gen_banks[1].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[0].i_lane/i_vrf/gen_banks[1].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[0].i_lane/i_vrf/gen_banks[2].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[0].i_lane/i_vrf/gen_banks[2].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[0].i_lane/i_vrf/gen_banks[3].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[0].i_lane/i_vrf/gen_banks[3].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[0].i_lane/i_vrf/gen_banks[4].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[0].i_lane/i_vrf/gen_banks[4].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[0].i_lane/i_vrf/gen_banks[5].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[0].i_lane/i_vrf/gen_banks[5].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[0].i_lane/i_vrf/gen_banks[6].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[0].i_lane/i_vrf/gen_banks[6].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[0].i_lane/i_vrf/gen_banks[7].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[0].i_lane/i_vrf/gen_banks[7].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[1].i_lane/i_vrf/gen_banks[0].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[1].i_lane/i_vrf/gen_banks[0].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[1].i_lane/i_vrf/gen_banks[1].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[1].i_lane/i_vrf/gen_banks[1].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[1].i_lane/i_vrf/gen_banks[2].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[1].i_lane/i_vrf/gen_banks[2].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[1].i_lane/i_vrf/gen_banks[3].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[1].i_lane/i_vrf/gen_banks[3].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[1].i_lane/i_vrf/gen_banks[4].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[1].i_lane/i_vrf/gen_banks[4].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[1].i_lane/i_vrf/gen_banks[5].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[1].i_lane/i_vrf/gen_banks[5].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[1].i_lane/i_vrf/gen_banks[6].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[1].i_lane/i_vrf/gen_banks[6].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[1].i_lane/i_vrf/gen_banks[7].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_lanes[1].i_lane/i_vrf/gen_banks[7].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5365] Flop gen_lanes[0].i_lane/i_vfus/i_vmfpu/vinsn_issue_q_reg[id][2] is being inverted and renamed to gen_lanes[0].i_lane/i_vfus/i_vmfpu/vinsn_issue_q_reg[id][2]_inv.
INFO: [Synth 8-5365] Flop gen_lanes[1].i_lane/i_vfus/i_vmfpu/vinsn_issue_q_reg[id][2] is being inverted and renamed to gen_lanes[1].i_lane/i_vfus/i_vmfpu/vinsn_issue_q_reg[id][2]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:16 ; elapsed = 00:02:19 . Memory (MB): peak = 2884.039 ; gain = 1279.031 ; free physical = 15074 ; free virtual = 24749
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:16 ; elapsed = 00:02:19 . Memory (MB): peak = 2884.039 ; gain = 1279.031 ; free physical = 15089 ; free virtual = 24763
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:22 ; elapsed = 00:02:25 . Memory (MB): peak = 2884.039 ; gain = 1279.031 ; free physical = 15190 ; free virtual = 24866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:22 ; elapsed = 00:02:25 . Memory (MB): peak = 2884.039 ; gain = 1279.031 ; free physical = 15197 ; free virtual = 24873
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:24 ; elapsed = 00:02:27 . Memory (MB): peak = 2884.039 ; gain = 1279.031 ; free physical = 15226 ; free virtual = 24902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:24 ; elapsed = 00:02:27 . Memory (MB): peak = 2884.039 ; gain = 1279.031 ; free physical = 15226 ; free virtual = 24902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |  4861|
|3     |DSP48E1   |    83|
|4     |DSP48E1_1 |     8|
|5     |DSP48E1_2 |     8|
|6     |LUT1      |  2154|
|7     |LUT2      | 14761|
|8     |LUT3      | 15388|
|9     |LUT4      | 15643|
|10    |LUT5      | 28894|
|11    |LUT6      | 57657|
|12    |MUXF7     |  2431|
|13    |MUXF8     |    52|
|14    |RAMB36E1  |    32|
|15    |FDCE      | 28041|
|16    |FDPE      |   111|
|17    |FDRE      |   296|
|18    |IBUF      |   170|
|19    |OBUF      |   378|
|20    |OBUFT     |     2|
+------+----------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------------------------------------+-------------------------------------------------+-------+
|      |Instance                                                                                          |Module                                           |Cells  |
+------+--------------------------------------------------------------------------------------------------+-------------------------------------------------+-------+
|1     |top                                                                                               |                                                 | 170971|
|2     |  \gen_lanes[0].i_lane                                                                            |lane                                             |  74443|
|3     |    i_lane_sequencer                                                                              |lane_sequencer_107                               |   2437|
|4     |      i_pe_req_register                                                                           |fall_through_register_266                        |   1285|
|5     |        i_fifo                                                                                    |fifo_v3_267                                      |   1285|
|6     |    i_mask_ready_spill_register                                                                   |spill_register_108                               |     54|
|7     |      spill_register_flushable_i                                                                  |spill_register_flushable_265                     |     54|
|8     |    i_operand_queues                                                                              |operand_queues_stage_109                         |   8413|
|9     |      i_operand_queue_alu_a                                                                       |operand_queue_241                                |   1346|
|10    |        i_cmd_buffer                                                                              |fifo_v3__parameterized0_263                      |    795|
|11    |        i_input_buffer                                                                            |fifo_v3__parameterized1_264                      |    532|
|12    |      i_operand_queue_alu_b                                                                       |operand_queue__parameterized0_242                |   1502|
|13    |        i_cmd_buffer                                                                              |fifo_v3__parameterized0_261                      |    916|
|14    |        i_input_buffer                                                                            |fifo_v3__parameterized1_262                      |    566|
|15    |      i_operand_queue_mask_b                                                                      |operand_queue__parameterized5_243                |    803|
|16    |        i_cmd_buffer                                                                              |fifo_v3__parameterized4_259                      |    498|
|17    |        i_input_buffer                                                                            |fifo_v3__parameterized5_260                      |    253|
|18    |      i_operand_queue_mask_m                                                                      |operand_queue__parameterized6_244                |    680|
|19    |        i_input_buffer                                                                            |fifo_v3__parameterized5_258                      |    675|
|20    |      i_operand_queue_mfpu_a                                                                      |operand_queue__parameterized1_245                |   1020|
|21    |        i_cmd_buffer                                                                              |fifo_v3__parameterized0_256                      |    416|
|22    |        i_input_buffer                                                                            |fifo_v3__parameterized1_257                      |    589|
|23    |      i_operand_queue_mfpu_b                                                                      |operand_queue__parameterized2_246                |   1300|
|24    |        i_cmd_buffer                                                                              |fifo_v3__parameterized0_254                      |    621|
|25    |        i_input_buffer                                                                            |fifo_v3__parameterized1_255                      |    558|
|26    |      i_operand_queue_mfpu_c                                                                      |operand_queue__parameterized2_247                |   1308|
|27    |        i_cmd_buffer                                                                              |fifo_v3__parameterized0_252                      |    629|
|28    |        i_input_buffer                                                                            |fifo_v3__parameterized1_253                      |    557|
|29    |      i_operand_queue_slide_addrgen_a                                                             |operand_queue__parameterized4_248                |    448|
|30    |        i_cmd_buffer                                                                              |fifo_v3__parameterized0_250                      |    173|
|31    |        i_input_buffer                                                                            |fifo_v3__parameterized3_251                      |    261|
|32    |      i_operand_queue_st_mask_a                                                                   |operand_queue__parameterized3_249                |      6|
|33    |    i_operand_requester                                                                           |operand_requester_110                            |   3850|
|34    |      \gen_vrf_arbiters[0].i_hp_vrf_arbiter                                                       |rr_arb_tree_223                                  |     42|
|35    |      \gen_vrf_arbiters[0].i_lp_vrf_arbiter                                                       |rr_arb_tree_224                                  |    114|
|36    |      \gen_vrf_arbiters[1].i_hp_vrf_arbiter                                                       |rr_arb_tree_225                                  |     36|
|37    |      \gen_vrf_arbiters[1].i_lp_vrf_arbiter                                                       |rr_arb_tree_226                                  |    114|
|38    |      \gen_vrf_arbiters[2].i_hp_vrf_arbiter                                                       |rr_arb_tree_227                                  |     56|
|39    |      \gen_vrf_arbiters[2].i_lp_vrf_arbiter                                                       |rr_arb_tree_228                                  |    114|
|40    |      \gen_vrf_arbiters[3].i_hp_vrf_arbiter                                                       |rr_arb_tree_229                                  |     54|
|41    |      \gen_vrf_arbiters[3].i_lp_vrf_arbiter                                                       |rr_arb_tree_230                                  |    146|
|42    |      \gen_vrf_arbiters[4].i_hp_vrf_arbiter                                                       |rr_arb_tree_231                                  |     36|
|43    |      \gen_vrf_arbiters[4].i_lp_vrf_arbiter                                                       |rr_arb_tree_232                                  |    110|
|44    |      \gen_vrf_arbiters[5].i_hp_vrf_arbiter                                                       |rr_arb_tree_233                                  |     36|
|45    |      \gen_vrf_arbiters[5].i_lp_vrf_arbiter                                                       |rr_arb_tree_234                                  |    110|
|46    |      \gen_vrf_arbiters[6].i_hp_vrf_arbiter                                                       |rr_arb_tree_235                                  |     35|
|47    |      \gen_vrf_arbiters[6].i_lp_vrf_arbiter                                                       |rr_arb_tree_236                                  |    110|
|48    |      \gen_vrf_arbiters[7].i_hp_vrf_arbiter                                                       |rr_arb_tree_237                                  |    263|
|49    |      \gen_vrf_arbiters[7].i_lp_vrf_arbiter                                                       |rr_arb_tree_238                                  |    110|
|50    |      i_masku_stream_register                                                                     |stream_register_239                              |    110|
|51    |      i_sldu_stream_register                                                                      |stream_register_240                              |    348|
|52    |    i_vfus                                                                                        |vector_fus_stage_111                             |  56293|
|53    |      i_valu                                                                                      |valu_138                                         |  12138|
|54    |        i_alu_reduction_spill_register                                                            |spill_register__parameterized1_220               |   8211|
|55    |          spill_register_flushable_i                                                              |spill_register_flushable__parameterized1_222     |   8211|
|56    |        i_mask_operand_register                                                                   |stream_register__parameterized0_221              |    197|
|57    |      i_vmfpu                                                                                     |vmfpu_139                                        |  44155|
|58    |        \fpu_gen.i_fpnew_bulk                                                                     |fpnew_top_140                                    |  33318|
|59    |          \gen_operation_groups[0].i_opgroup_block                                                |fpnew_opgroup_block_161                          |  10801|
|60    |            \gen_parallel_slices[0].active_format.i_fmt_slice                                     |fpnew_opgroup_fmt_slice_209                      |   3471|
|61    |              \gen_num_lanes[0].active_lane.lane_instance.i_fma                                   |fpnew_fma_218                                    |   1785|
|62    |              \gen_num_lanes[1].active_lane.lane_instance.i_fma                                   |fpnew_fma_219                                    |   1684|
|63    |            \gen_parallel_slices[1].active_format.i_fmt_slice                                     |fpnew_opgroup_fmt_slice__parameterized0_210      |   4002|
|64    |              \gen_num_lanes[0].active_lane.lane_instance.i_fma                                   |fpnew_fma__parameterized0_217                    |   3998|
|65    |            \gen_parallel_slices[2].active_format.i_fmt_slice                                     |fpnew_opgroup_fmt_slice__parameterized1_211      |   3257|
|66    |              \gen_num_lanes[0].active_lane.lane_instance.i_fma                                   |fpnew_fma__parameterized1_213                    |    838|
|67    |              \gen_num_lanes[1].active_lane.lane_instance.i_fma                                   |fpnew_fma__parameterized1_214                    |    809|
|68    |              \gen_num_lanes[2].active_lane.lane_instance.i_fma                                   |fpnew_fma__parameterized1_215                    |    805|
|69    |              \gen_num_lanes[3].active_lane.lane_instance.i_fma                                   |fpnew_fma__parameterized1_216                    |    805|
|70    |            i_arbiter                                                                             |rr_arb_tree__parameterized2_212                  |     71|
|71    |          \gen_operation_groups[1].i_opgroup_block                                                |fpnew_opgroup_block__parameterized0_162          |  12399|
|72    |            \gen_merged_slice.i_multifmt_slice                                                    |fpnew_opgroup_multifmt_slice_183                 |  12392|
|73    |              \gen_num_lanes[0].active_lane.lane_instance.gen_pulp_divsqrt.i_fpnew_divsqrt_multi  |fpnew_divsqrt_multi_185                          |   3474|
|74    |                i_divsqrt_lei                                                                     |div_sqrt_top_mvp_204                             |   2892|
|75    |                  fpu_norm_U0                                                                     |norm_div_sqrt_mvp_205                            |      4|
|76    |                  nrbd_nrsc_U0                                                                    |nrbd_nrsc_mvp_206                                |   1775|
|77    |                    control_U0                                                                    |control_mvp_208                                  |   1775|
|78    |                  preprocess_U0                                                                   |preprocess_mvp_207                               |    865|
|79    |              \gen_num_lanes[1].active_lane.lane_instance.gen_pulp_divsqrt.i_fpnew_divsqrt_multi  |fpnew_divsqrt_multi__parameterized0_186          |   3290|
|80    |                i_divsqrt_lei                                                                     |div_sqrt_top_mvp_199                             |   2785|
|81    |                  fpu_norm_U0                                                                     |norm_div_sqrt_mvp_200                            |      4|
|82    |                  nrbd_nrsc_U0                                                                    |nrbd_nrsc_mvp_201                                |   1705|
|83    |                    control_U0                                                                    |control_mvp_203                                  |   1705|
|84    |                  preprocess_U0                                                                   |preprocess_mvp_202                               |    849|
|85    |              \gen_num_lanes[2].active_lane.lane_instance.gen_pulp_divsqrt.i_fpnew_divsqrt_multi  |fpnew_divsqrt_multi__parameterized1_187          |   2812|
|86    |                i_divsqrt_lei                                                                     |div_sqrt_top_mvp_194                             |   2691|
|87    |                  fpu_norm_U0                                                                     |norm_div_sqrt_mvp_195                            |      4|
|88    |                  nrbd_nrsc_U0                                                                    |nrbd_nrsc_mvp_196                                |   1633|
|89    |                    control_U0                                                                    |control_mvp_198                                  |   1633|
|90    |                  preprocess_U0                                                                   |preprocess_mvp_197                               |    824|
|91    |              \gen_num_lanes[3].active_lane.lane_instance.gen_pulp_divsqrt.i_fpnew_divsqrt_multi  |fpnew_divsqrt_multi__parameterized1_188          |   2816|
|92    |                i_divsqrt_lei                                                                     |div_sqrt_top_mvp_189                             |   2691|
|93    |                  fpu_norm_U0                                                                     |norm_div_sqrt_mvp_190                            |      4|
|94    |                  nrbd_nrsc_U0                                                                    |nrbd_nrsc_mvp_191                                |   1633|
|95    |                    control_U0                                                                    |control_mvp_193                                  |   1633|
|96    |                  preprocess_U0                                                                   |preprocess_mvp_192                               |    824|
|97    |            i_arbiter                                                                             |rr_arb_tree__parameterized2_184                  |      6|
|98    |          \gen_operation_groups[2].i_opgroup_block                                                |fpnew_opgroup_block__parameterized1_163          |   4729|
|99    |            \gen_parallel_slices[0].active_format.i_fmt_slice                                     |fpnew_opgroup_fmt_slice__parameterized2_172      |    511|
|100   |              \gen_num_lanes[0].active_lane.lane_instance.i_noncomp                               |fpnew_noncomp_181                                |    273|
|101   |              \gen_num_lanes[1].active_lane.lane_instance.i_noncomp                               |fpnew_noncomp_182                                |    238|
|102   |            \gen_parallel_slices[1].active_format.i_fmt_slice                                     |fpnew_opgroup_fmt_slice__parameterized3_173      |   2980|
|103   |              \gen_num_lanes[0].active_lane.lane_instance.i_noncomp                               |fpnew_noncomp__parameterized0_180                |   2980|
|104   |            \gen_parallel_slices[2].active_format.i_fmt_slice                                     |fpnew_opgroup_fmt_slice__parameterized4_174      |   1229|
|105   |              \gen_num_lanes[0].active_lane.lane_instance.i_noncomp                               |fpnew_noncomp__parameterized1_176                |    376|
|106   |              \gen_num_lanes[1].active_lane.lane_instance.i_noncomp                               |fpnew_noncomp__parameterized1_177                |    145|
|107   |              \gen_num_lanes[2].active_lane.lane_instance.i_noncomp                               |fpnew_noncomp__parameterized1_178                |    153|
|108   |              \gen_num_lanes[3].active_lane.lane_instance.i_noncomp                               |fpnew_noncomp__parameterized1_179                |    555|
|109   |            i_arbiter                                                                             |rr_arb_tree__parameterized2_175                  |      9|
|110   |          \gen_operation_groups[3].i_opgroup_block                                                |fpnew_opgroup_block__parameterized2_164          |   5322|
|111   |            \gen_merged_slice.i_multifmt_slice                                                    |fpnew_opgroup_multifmt_slice__parameterized0_166 |   5269|
|112   |              \gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi                      |fpnew_cast_multi_168                             |   2151|
|113   |              \gen_num_lanes[1].active_lane.lane_instance.i_fpnew_cast_multi                      |fpnew_cast_multi_169                             |   2027|
|114   |              \gen_num_lanes[2].active_lane.lane_instance.i_fpnew_cast_multi                      |fpnew_cast_multi__parameterized0_170             |    538|
|115   |              \gen_num_lanes[3].active_lane.lane_instance.i_fpnew_cast_multi                      |fpnew_cast_multi__parameterized0_171             |    553|
|116   |            i_arbiter                                                                             |rr_arb_tree__parameterized2_167                  |     53|
|117   |          i_arbiter                                                                               |rr_arb_tree__parameterized3_165                  |     67|
|118   |        \genblk1[0].i_simd_mul_gating_op_a                                                        |power_gating_generic_141                         |     64|
|119   |        \genblk1[0].i_simd_mul_gating_op_b                                                        |power_gating_generic_142                         |     64|
|120   |        \genblk1[0].i_simd_mul_gating_op_c                                                        |power_gating_generic_143                         |     56|
|121   |        \genblk1[1].i_simd_mul_gating_op_a                                                        |power_gating_generic_144                         |     64|
|122   |        \genblk1[1].i_simd_mul_gating_op_b                                                        |power_gating_generic_145                         |     64|
|123   |        \genblk1[1].i_simd_mul_gating_op_c                                                        |power_gating_generic_146                         |     64|
|124   |        \genblk1[2].i_simd_mul_gating_op_a                                                        |power_gating_generic_147                         |     64|
|125   |        \genblk1[2].i_simd_mul_gating_op_b                                                        |power_gating_generic_148                         |     64|
|126   |        \genblk1[2].i_simd_mul_gating_op_c                                                        |power_gating_generic_149                         |     64|
|127   |        \genblk1[3].i_simd_mul_gating_op_a                                                        |power_gating_generic_150                         |     64|
|128   |        \genblk1[3].i_simd_mul_gating_op_b                                                        |power_gating_generic_151                         |     64|
|129   |        \genblk1[3].i_simd_mul_gating_op_c                                                        |power_gating_generic_152                         |     64|
|130   |        i_mask_operand_register                                                                   |stream_register__parameterized0_153              |     70|
|131   |        i_mfpu_reduction_spill_register                                                           |spill_register__parameterized1_154               |   1383|
|132   |          spill_register_flushable_i                                                              |spill_register_flushable__parameterized1_160     |   1383|
|133   |        i_simd_div                                                                                |simd_div_155                                     |   2008|
|134   |          i_serdiv                                                                                |serdiv_159                                       |   1543|
|135   |        i_simd_mul_ew16                                                                           |simd_mul__parameterized1_156                     |    534|
|136   |        i_simd_mul_ew32                                                                           |simd_mul__parameterized0_157                     |    928|
|137   |        i_simd_mul_ew64                                                                           |simd_mul_158                                     |   1257|
|138   |    i_vrf                                                                                         |vector_regfile_112                               |   3394|
|139   |      \gen_banks[0].data_sram                                                                     |tc_sram_113                                      |     62|
|140   |        \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram_137                             |     62|
|141   |          xpm_memory_base_inst                                                                    |xpm_memory_base__1                               |     62|
|142   |      \gen_banks[1].data_sram                                                                     |tc_sram_114                                      |     62|
|143   |        \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram_136                             |     62|
|144   |          xpm_memory_base_inst                                                                    |xpm_memory_base__2                               |     62|
|145   |      \gen_banks[2].data_sram                                                                     |tc_sram_115                                      |     62|
|146   |        \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram_135                             |     62|
|147   |          xpm_memory_base_inst                                                                    |xpm_memory_base__3                               |     62|
|148   |      \gen_banks[3].data_sram                                                                     |tc_sram_116                                      |     62|
|149   |        \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram_134                             |     62|
|150   |          xpm_memory_base_inst                                                                    |xpm_memory_base__4                               |     62|
|151   |      \gen_banks[4].data_sram                                                                     |tc_sram_117                                      |     62|
|152   |        \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram_133                             |     62|
|153   |          xpm_memory_base_inst                                                                    |xpm_memory_base__5                               |     62|
|154   |      \gen_banks[5].data_sram                                                                     |tc_sram_118                                      |     62|
|155   |        \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram_132                             |     62|
|156   |          xpm_memory_base_inst                                                                    |xpm_memory_base__6                               |     62|
|157   |      \gen_banks[6].data_sram                                                                     |tc_sram_119                                      |     62|
|158   |        \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram_131                             |     62|
|159   |          xpm_memory_base_inst                                                                    |xpm_memory_base__7                               |     62|
|160   |      \gen_banks[7].data_sram                                                                     |tc_sram_120                                      |     62|
|161   |        \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram_130                             |     62|
|162   |          xpm_memory_base_inst                                                                    |xpm_memory_base                                  |     62|
|163   |      i_vrf_mux                                                                                   |stream_xbar_121                                  |   2803|
|164   |        \gen_outs[0].i_rr_arb_tree                                                                |rr_arb_tree__parameterized1_122                  |    352|
|165   |        \gen_outs[1].i_rr_arb_tree                                                                |rr_arb_tree__parameterized1_123                  |    352|
|166   |        \gen_outs[2].i_rr_arb_tree                                                                |rr_arb_tree__parameterized1_124                  |    352|
|167   |        \gen_outs[3].i_rr_arb_tree                                                                |rr_arb_tree__parameterized1_125                  |    352|
|168   |        \gen_outs[4].i_rr_arb_tree                                                                |rr_arb_tree__parameterized1_126                  |    351|
|169   |        \gen_outs[5].i_rr_arb_tree                                                                |rr_arb_tree__parameterized1_127                  |    348|
|170   |        \gen_outs[6].i_rr_arb_tree                                                                |rr_arb_tree__parameterized1_128                  |    348|
|171   |        \gen_outs[8].i_rr_arb_tree                                                                |rr_arb_tree__parameterized1_129                  |    348|
|172   |  \gen_lanes[1].i_lane                                                                            |lane_0                                           |  73148|
|173   |    i_lane_sequencer                                                                              |lane_sequencer                                   |   2395|
|174   |      i_pe_req_register                                                                           |fall_through_register                            |   1252|
|175   |        i_fifo                                                                                    |fifo_v3                                          |   1252|
|176   |    i_mask_ready_spill_register                                                                   |spill_register                                   |     54|
|177   |      spill_register_flushable_i                                                                  |spill_register_flushable                         |     54|
|178   |    i_operand_queues                                                                              |operand_queues_stage                             |   7734|
|179   |      i_operand_queue_alu_a                                                                       |operand_queue                                    |   1331|
|180   |        i_cmd_buffer                                                                              |fifo_v3__parameterized0_105                      |    780|
|181   |        i_input_buffer                                                                            |fifo_v3__parameterized1_106                      |    532|
|182   |      i_operand_queue_alu_b                                                                       |operand_queue__parameterized0                    |   1499|
|183   |        i_cmd_buffer                                                                              |fifo_v3__parameterized0_103                      |    913|
|184   |        i_input_buffer                                                                            |fifo_v3__parameterized1_104                      |    566|
|185   |      i_operand_queue_mask_b                                                                      |operand_queue__parameterized5                    |    786|
|186   |        i_cmd_buffer                                                                              |fifo_v3__parameterized4                          |    481|
|187   |        i_input_buffer                                                                            |fifo_v3__parameterized5_102                      |    253|
|188   |      i_operand_queue_mask_m                                                                      |operand_queue__parameterized6                    |     74|
|189   |        i_input_buffer                                                                            |fifo_v3__parameterized5                          |     69|
|190   |      i_operand_queue_mfpu_a                                                                      |operand_queue__parameterized1                    |    992|
|191   |        i_cmd_buffer                                                                              |fifo_v3__parameterized0_100                      |    387|
|192   |        i_input_buffer                                                                            |fifo_v3__parameterized1_101                      |    590|
|193   |      i_operand_queue_mfpu_b                                                                      |operand_queue__parameterized2                    |   1295|
|194   |        i_cmd_buffer                                                                              |fifo_v3__parameterized0_98                       |    603|
|195   |        i_input_buffer                                                                            |fifo_v3__parameterized1_99                       |    556|
|196   |      i_operand_queue_mfpu_c                                                                      |operand_queue__parameterized2_96                 |   1303|
|197   |        i_cmd_buffer                                                                              |fifo_v3__parameterized0_97                       |    611|
|198   |        i_input_buffer                                                                            |fifo_v3__parameterized1                          |    555|
|199   |      i_operand_queue_slide_addrgen_a                                                             |operand_queue__parameterized4                    |    448|
|200   |        i_cmd_buffer                                                                              |fifo_v3__parameterized0                          |    173|
|201   |        i_input_buffer                                                                            |fifo_v3__parameterized3                          |    261|
|202   |      i_operand_queue_st_mask_a                                                                   |operand_queue__parameterized3                    |      6|
|203   |    i_operand_requester                                                                           |operand_requester                                |   3815|
|204   |      \gen_vrf_arbiters[0].i_hp_vrf_arbiter                                                       |rr_arb_tree                                      |     42|
|205   |      \gen_vrf_arbiters[0].i_lp_vrf_arbiter                                                       |rr_arb_tree_80                                   |    114|
|206   |      \gen_vrf_arbiters[1].i_hp_vrf_arbiter                                                       |rr_arb_tree_81                                   |     36|
|207   |      \gen_vrf_arbiters[1].i_lp_vrf_arbiter                                                       |rr_arb_tree_82                                   |    114|
|208   |      \gen_vrf_arbiters[2].i_hp_vrf_arbiter                                                       |rr_arb_tree_83                                   |     56|
|209   |      \gen_vrf_arbiters[2].i_lp_vrf_arbiter                                                       |rr_arb_tree_84                                   |    114|
|210   |      \gen_vrf_arbiters[3].i_hp_vrf_arbiter                                                       |rr_arb_tree_85                                   |     54|
|211   |      \gen_vrf_arbiters[3].i_lp_vrf_arbiter                                                       |rr_arb_tree_86                                   |    146|
|212   |      \gen_vrf_arbiters[4].i_hp_vrf_arbiter                                                       |rr_arb_tree_87                                   |     36|
|213   |      \gen_vrf_arbiters[4].i_lp_vrf_arbiter                                                       |rr_arb_tree_88                                   |    110|
|214   |      \gen_vrf_arbiters[5].i_hp_vrf_arbiter                                                       |rr_arb_tree_89                                   |     36|
|215   |      \gen_vrf_arbiters[5].i_lp_vrf_arbiter                                                       |rr_arb_tree_90                                   |    110|
|216   |      \gen_vrf_arbiters[6].i_hp_vrf_arbiter                                                       |rr_arb_tree_91                                   |     35|
|217   |      \gen_vrf_arbiters[6].i_lp_vrf_arbiter                                                       |rr_arb_tree_92                                   |    110|
|218   |      \gen_vrf_arbiters[7].i_hp_vrf_arbiter                                                       |rr_arb_tree_93                                   |    262|
|219   |      \gen_vrf_arbiters[7].i_lp_vrf_arbiter                                                       |rr_arb_tree_94                                   |    110|
|220   |      i_masku_stream_register                                                                     |stream_register                                  |    110|
|221   |      i_sldu_stream_register                                                                      |stream_register_95                               |    348|
|222   |    i_vfus                                                                                        |vector_fus_stage                                 |  55756|
|223   |      i_valu                                                                                      |valu                                             |  11881|
|224   |        i_alu_reduction_spill_register                                                            |spill_register__parameterized1_77                |   8013|
|225   |          spill_register_flushable_i                                                              |spill_register_flushable__parameterized1_79      |   8013|
|226   |        i_mask_operand_register                                                                   |stream_register__parameterized0_78               |    195|
|227   |      i_vmfpu                                                                                     |vmfpu                                            |  43875|
|228   |        \fpu_gen.i_fpnew_bulk                                                                     |fpnew_top                                        |  33192|
|229   |          \gen_operation_groups[0].i_opgroup_block                                                |fpnew_opgroup_block                              |  10800|
|230   |            \gen_parallel_slices[0].active_format.i_fmt_slice                                     |fpnew_opgroup_fmt_slice                          |   3471|
|231   |              \gen_num_lanes[0].active_lane.lane_instance.i_fma                                   |fpnew_fma                                        |   1785|
|232   |              \gen_num_lanes[1].active_lane.lane_instance.i_fma                                   |fpnew_fma_76                                     |   1684|
|233   |            \gen_parallel_slices[1].active_format.i_fmt_slice                                     |fpnew_opgroup_fmt_slice__parameterized0          |   4001|
|234   |              \gen_num_lanes[0].active_lane.lane_instance.i_fma                                   |fpnew_fma__parameterized0                        |   3997|
|235   |            \gen_parallel_slices[2].active_format.i_fmt_slice                                     |fpnew_opgroup_fmt_slice__parameterized1          |   3257|
|236   |              \gen_num_lanes[0].active_lane.lane_instance.i_fma                                   |fpnew_fma__parameterized1                        |    838|
|237   |              \gen_num_lanes[1].active_lane.lane_instance.i_fma                                   |fpnew_fma__parameterized1_73                     |    809|
|238   |              \gen_num_lanes[2].active_lane.lane_instance.i_fma                                   |fpnew_fma__parameterized1_74                     |    805|
|239   |              \gen_num_lanes[3].active_lane.lane_instance.i_fma                                   |fpnew_fma__parameterized1_75                     |    805|
|240   |            i_arbiter                                                                             |rr_arb_tree__parameterized2_72                   |     71|
|241   |          \gen_operation_groups[1].i_opgroup_block                                                |fpnew_opgroup_block__parameterized0              |  12395|
|242   |            \gen_merged_slice.i_multifmt_slice                                                    |fpnew_opgroup_multifmt_slice                     |  12388|
|243   |              \gen_num_lanes[0].active_lane.lane_instance.gen_pulp_divsqrt.i_fpnew_divsqrt_multi  |fpnew_divsqrt_multi                              |   3474|
|244   |                i_divsqrt_lei                                                                     |div_sqrt_top_mvp_67                              |   2892|
|245   |                  fpu_norm_U0                                                                     |norm_div_sqrt_mvp_68                             |      4|
|246   |                  nrbd_nrsc_U0                                                                    |nrbd_nrsc_mvp_69                                 |   1775|
|247   |                    control_U0                                                                    |control_mvp_71                                   |   1775|
|248   |                  preprocess_U0                                                                   |preprocess_mvp_70                                |    865|
|249   |              \gen_num_lanes[1].active_lane.lane_instance.gen_pulp_divsqrt.i_fpnew_divsqrt_multi  |fpnew_divsqrt_multi__parameterized0              |   3286|
|250   |                i_divsqrt_lei                                                                     |div_sqrt_top_mvp_62                              |   2785|
|251   |                  fpu_norm_U0                                                                     |norm_div_sqrt_mvp_63                             |      4|
|252   |                  nrbd_nrsc_U0                                                                    |nrbd_nrsc_mvp_64                                 |   1705|
|253   |                    control_U0                                                                    |control_mvp_66                                   |   1705|
|254   |                  preprocess_U0                                                                   |preprocess_mvp_65                                |    849|
|255   |              \gen_num_lanes[2].active_lane.lane_instance.gen_pulp_divsqrt.i_fpnew_divsqrt_multi  |fpnew_divsqrt_multi__parameterized1              |   2812|
|256   |                i_divsqrt_lei                                                                     |div_sqrt_top_mvp_57                              |   2691|
|257   |                  fpu_norm_U0                                                                     |norm_div_sqrt_mvp_58                             |      4|
|258   |                  nrbd_nrsc_U0                                                                    |nrbd_nrsc_mvp_59                                 |   1633|
|259   |                    control_U0                                                                    |control_mvp_61                                   |   1633|
|260   |                  preprocess_U0                                                                   |preprocess_mvp_60                                |    824|
|261   |              \gen_num_lanes[3].active_lane.lane_instance.gen_pulp_divsqrt.i_fpnew_divsqrt_multi  |fpnew_divsqrt_multi__parameterized1_56           |   2816|
|262   |                i_divsqrt_lei                                                                     |div_sqrt_top_mvp                                 |   2691|
|263   |                  fpu_norm_U0                                                                     |norm_div_sqrt_mvp                                |      4|
|264   |                  nrbd_nrsc_U0                                                                    |nrbd_nrsc_mvp                                    |   1633|
|265   |                    control_U0                                                                    |control_mvp                                      |   1633|
|266   |                  preprocess_U0                                                                   |preprocess_mvp                                   |    824|
|267   |            i_arbiter                                                                             |rr_arb_tree__parameterized2_55                   |      6|
|268   |          \gen_operation_groups[2].i_opgroup_block                                                |fpnew_opgroup_block__parameterized1              |   4621|
|269   |            \gen_parallel_slices[0].active_format.i_fmt_slice                                     |fpnew_opgroup_fmt_slice__parameterized2          |    511|
|270   |              \gen_num_lanes[0].active_lane.lane_instance.i_noncomp                               |fpnew_noncomp                                    |    273|
|271   |              \gen_num_lanes[1].active_lane.lane_instance.i_noncomp                               |fpnew_noncomp_54                                 |    238|
|272   |            \gen_parallel_slices[1].active_format.i_fmt_slice                                     |fpnew_opgroup_fmt_slice__parameterized3          |   2863|
|273   |              \gen_num_lanes[0].active_lane.lane_instance.i_noncomp                               |fpnew_noncomp__parameterized0                    |   2863|
|274   |            \gen_parallel_slices[2].active_format.i_fmt_slice                                     |fpnew_opgroup_fmt_slice__parameterized4          |   1238|
|275   |              \gen_num_lanes[0].active_lane.lane_instance.i_noncomp                               |fpnew_noncomp__parameterized1                    |    374|
|276   |              \gen_num_lanes[1].active_lane.lane_instance.i_noncomp                               |fpnew_noncomp__parameterized1_51                 |    145|
|277   |              \gen_num_lanes[2].active_lane.lane_instance.i_noncomp                               |fpnew_noncomp__parameterized1_52                 |    153|
|278   |              \gen_num_lanes[3].active_lane.lane_instance.i_noncomp                               |fpnew_noncomp__parameterized1_53                 |    566|
|279   |            i_arbiter                                                                             |rr_arb_tree__parameterized2_50                   |      9|
|280   |          \gen_operation_groups[3].i_opgroup_block                                                |fpnew_opgroup_block__parameterized2              |   5311|
|281   |            \gen_merged_slice.i_multifmt_slice                                                    |fpnew_opgroup_multifmt_slice__parameterized0     |   5258|
|282   |              \gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi                      |fpnew_cast_multi                                 |   2140|
|283   |              \gen_num_lanes[1].active_lane.lane_instance.i_fpnew_cast_multi                      |fpnew_cast_multi_48                              |   2027|
|284   |              \gen_num_lanes[2].active_lane.lane_instance.i_fpnew_cast_multi                      |fpnew_cast_multi__parameterized0                 |    538|
|285   |              \gen_num_lanes[3].active_lane.lane_instance.i_fpnew_cast_multi                      |fpnew_cast_multi__parameterized0_49              |    553|
|286   |            i_arbiter                                                                             |rr_arb_tree__parameterized2                      |     53|
|287   |          i_arbiter                                                                               |rr_arb_tree__parameterized3                      |     65|
|288   |        \genblk1[0].i_simd_mul_gating_op_a                                                        |power_gating_generic                             |     64|
|289   |        \genblk1[0].i_simd_mul_gating_op_b                                                        |power_gating_generic_35                          |     64|
|290   |        \genblk1[0].i_simd_mul_gating_op_c                                                        |power_gating_generic_36                          |     56|
|291   |        \genblk1[1].i_simd_mul_gating_op_a                                                        |power_gating_generic_37                          |     64|
|292   |        \genblk1[1].i_simd_mul_gating_op_b                                                        |power_gating_generic_38                          |     64|
|293   |        \genblk1[1].i_simd_mul_gating_op_c                                                        |power_gating_generic_39                          |     64|
|294   |        \genblk1[2].i_simd_mul_gating_op_a                                                        |power_gating_generic_40                          |     64|
|295   |        \genblk1[2].i_simd_mul_gating_op_b                                                        |power_gating_generic_41                          |     64|
|296   |        \genblk1[2].i_simd_mul_gating_op_c                                                        |power_gating_generic_42                          |     64|
|297   |        \genblk1[3].i_simd_mul_gating_op_a                                                        |power_gating_generic_43                          |     64|
|298   |        \genblk1[3].i_simd_mul_gating_op_b                                                        |power_gating_generic_44                          |     64|
|299   |        \genblk1[3].i_simd_mul_gating_op_c                                                        |power_gating_generic_45                          |     64|
|300   |        i_mask_operand_register                                                                   |stream_register__parameterized0                  |     66|
|301   |        i_mfpu_reduction_spill_register                                                           |spill_register__parameterized1_46                |   1241|
|302   |          spill_register_flushable_i                                                              |spill_register_flushable__parameterized1_47      |   1241|
|303   |        i_simd_div                                                                                |simd_div                                         |   2019|
|304   |          i_serdiv                                                                                |serdiv                                           |   1543|
|305   |        i_simd_mul_ew16                                                                           |simd_mul__parameterized1                         |    534|
|306   |        i_simd_mul_ew32                                                                           |simd_mul__parameterized0                         |    928|
|307   |        i_simd_mul_ew64                                                                           |simd_mul                                         |   1266|
|308   |    i_vrf                                                                                         |vector_regfile                                   |   3394|
|309   |      \gen_banks[0].data_sram                                                                     |tc_sram                                          |     62|
|310   |        \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram_34                              |     62|
|311   |          xpm_memory_base_inst                                                                    |xpm_memory_base__15                              |     62|
|312   |      \gen_banks[1].data_sram                                                                     |tc_sram_14                                       |     62|
|313   |        \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram_33                              |     62|
|314   |          xpm_memory_base_inst                                                                    |xpm_memory_base__14                              |     62|
|315   |      \gen_banks[2].data_sram                                                                     |tc_sram_15                                       |     62|
|316   |        \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram_32                              |     62|
|317   |          xpm_memory_base_inst                                                                    |xpm_memory_base__13                              |     62|
|318   |      \gen_banks[3].data_sram                                                                     |tc_sram_16                                       |     62|
|319   |        \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram_31                              |     62|
|320   |          xpm_memory_base_inst                                                                    |xpm_memory_base__12                              |     62|
|321   |      \gen_banks[4].data_sram                                                                     |tc_sram_17                                       |     62|
|322   |        \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram_30                              |     62|
|323   |          xpm_memory_base_inst                                                                    |xpm_memory_base__11                              |     62|
|324   |      \gen_banks[5].data_sram                                                                     |tc_sram_18                                       |     62|
|325   |        \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram_29                              |     62|
|326   |          xpm_memory_base_inst                                                                    |xpm_memory_base__10                              |     62|
|327   |      \gen_banks[6].data_sram                                                                     |tc_sram_19                                       |     62|
|328   |        \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram_28                              |     62|
|329   |          xpm_memory_base_inst                                                                    |xpm_memory_base__9                               |     62|
|330   |      \gen_banks[7].data_sram                                                                     |tc_sram_20                                       |     62|
|331   |        \gen_1_ports.i_xpm_memory_spram                                                           |xpm_memory_spram                                 |     62|
|332   |          xpm_memory_base_inst                                                                    |xpm_memory_base__8                               |     62|
|333   |      i_vrf_mux                                                                                   |stream_xbar                                      |   2803|
|334   |        \gen_outs[0].i_rr_arb_tree                                                                |rr_arb_tree__parameterized1                      |    352|
|335   |        \gen_outs[1].i_rr_arb_tree                                                                |rr_arb_tree__parameterized1_21                   |    352|
|336   |        \gen_outs[2].i_rr_arb_tree                                                                |rr_arb_tree__parameterized1_22                   |    352|
|337   |        \gen_outs[3].i_rr_arb_tree                                                                |rr_arb_tree__parameterized1_23                   |    352|
|338   |        \gen_outs[4].i_rr_arb_tree                                                                |rr_arb_tree__parameterized1_24                   |    351|
|339   |        \gen_outs[5].i_rr_arb_tree                                                                |rr_arb_tree__parameterized1_25                   |    348|
|340   |        \gen_outs[6].i_rr_arb_tree                                                                |rr_arb_tree__parameterized1_26                   |    348|
|341   |        \gen_outs[8].i_rr_arb_tree                                                                |rr_arb_tree__parameterized1_27                   |    348|
|342   |  i_dispatcher                                                                                    |ara_dispatcher                                   |   3458|
|343   |  i_masku                                                                                         |masku                                            |  11004|
|344   |    i_popcount                                                                                    |popcount__parameterized1                         |      6|
|345   |  i_sequencer                                                                                     |ara_sequencer                                    |   2664|
|346   |    \gen_seq_fu_cnt[0].i_insn_queue_cnt                                                           |counter                                          |    281|
|347   |      i_counter                                                                                   |delta_counter_13                                 |    281|
|348   |    \gen_seq_fu_cnt[1].i_insn_queue_cnt                                                           |counter_4                                        |      7|
|349   |      i_counter                                                                                   |delta_counter_12                                 |      7|
|350   |    \gen_seq_fu_cnt[2].i_insn_queue_cnt                                                           |counter_5                                        |      7|
|351   |      i_counter                                                                                   |delta_counter_11                                 |      7|
|352   |    \gen_seq_fu_cnt[3].i_insn_queue_cnt                                                           |counter_6                                        |      5|
|353   |      i_counter                                                                                   |delta_counter_10                                 |      5|
|354   |    \gen_seq_fu_cnt[4].i_insn_queue_cnt                                                           |counter_7                                        |      7|
|355   |      i_counter                                                                                   |delta_counter_9                                  |      7|
|356   |    \gen_seq_fu_cnt[5].i_insn_queue_cnt                                                           |counter_8                                        |      7|
|357   |      i_counter                                                                                   |delta_counter                                    |      7|
|358   |  i_sldu                                                                                          |sldu                                             |   5607|
|359   |    \genblk1[0].i_sldu_spill_register                                                             |spill_register__parameterized1                   |   1015|
|360   |      spill_register_flushable_i                                                                  |spill_register_flushable__parameterized1_3       |   1015|
|361   |    \genblk1[1].i_sldu_spill_register                                                             |spill_register__parameterized1_1                 |   1060|
|362   |      spill_register_flushable_i                                                                  |spill_register_flushable__parameterized1         |   1060|
|363   |    \genblk2[0].i_mask_operand_register                                                           |stream_register__parameterized1                  |    254|
|364   |    \genblk2[1].i_mask_operand_register                                                           |stream_register__parameterized1_2                |     82|
|365   |    i_p2_stride_gen                                                                               |p2_stride_gen                                    |   1244|
+------+--------------------------------------------------------------------------------------------------+-------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:24 ; elapsed = 00:02:27 . Memory (MB): peak = 2884.039 ; gain = 1279.031 ; free physical = 15226 ; free virtual = 24902
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 345 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:14 ; elapsed = 00:02:21 . Memory (MB): peak = 2884.039 ; gain = 667.703 ; free physical = 18785 ; free virtual = 28462
Synthesis Optimization Complete : Time (s): cpu = 00:02:25 ; elapsed = 00:02:29 . Memory (MB): peak = 2884.039 ; gain = 1279.031 ; free physical = 18801 ; free virtual = 28468
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7475 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2908.051 ; gain = 0.000 ; free physical = 18697 ; free virtual = 28366
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
1069 Infos, 351 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:35 ; elapsed = 00:02:39 . Memory (MB): peak = 2908.051 ; gain = 1540.016 ; free physical = 18940 ; free virtual = 28609
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2908.051 ; gain = 0.000 ; free physical = 18939 ; free virtual = 28609
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/asus/Documents/ara-build-playground/ara-salone/ara-salone.runs/synth_1/ara.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2932.062 ; gain = 24.012 ; free physical = 18951 ; free virtual = 28651
INFO: [runtcl-4] Executing : report_utilization -file ara_utilization_synth.rpt -pb ara_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep  2 11:11:41 2024...
