// Seed: 114247557
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  output id_2;
  input id_1;
  assign id_2 = 1'b0;
  logic id_4;
  type_10 id_5 (
      .id_0(id_2),
      .id_1(1)
  );
  logic id_6 = id_2;
  assign id_2[1] = 1'b0;
  logic id_7;
  type_13 id_8 (
      .id_0(1),
      .id_1(1)
  );
endmodule
