Simulator report for eDmem
Thu Nov 27 12:16:24 2014
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 101 nodes    ;
; Simulation Coverage         ;      13.08 % ;
; Total Number of Transitions ; 152          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix      ;
; Device                      ; EP1S10F484C5 ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+----------------------------------------------------------------------------------------------------------+
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ALTSYNCRAM ;
+----------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      13.08 % ;
; Total nodes checked                                 ; 101          ;
; Total output ports checked                          ; 107          ;
; Total output ports with complete 1/0-value coverage ; 14           ;
; Total output ports with no 1/0-value coverage       ; 47           ;
; Total output ports with no 1-value coverage         ; 90           ;
; Total output ports with no 0-value coverage         ; 50           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                  ; Output Port Name                                                                                     ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------+
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0 ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[0] ; portadataout0    ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0 ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[1] ; portadataout1    ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0 ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[2] ; portadataout2    ;
; |eDmem|pOE                                                                                                 ; |eDmem|pOE~corein                                                                                    ; combout          ;
; |eDmem|pWE                                                                                                 ; |eDmem|pWE~corein                                                                                    ; combout          ;
; |eDmem|pClock                                                                                              ; |eDmem|pClock~corein                                                                                 ; combout          ;
; |eDmem|pAddress[2]                                                                                         ; |eDmem|pAddress[2]~corein                                                                            ; combout          ;
; |eDmem|pAddress[3]                                                                                         ; |eDmem|pAddress[3]~corein                                                                            ; combout          ;
; |eDmem|pAddress[4]                                                                                         ; |eDmem|pAddress[4]~corein                                                                            ; combout          ;
; |eDmem|pReadData[0]                                                                                        ; |eDmem|pReadData[0]                                                                                  ; padio            ;
; |eDmem|pReadData[1]                                                                                        ; |eDmem|pReadData[1]                                                                                  ; padio            ;
; |eDmem|pReadData[2]                                                                                        ; |eDmem|pReadData[2]                                                                                  ; padio            ;
; |eDmem|pReadData[3]                                                                                        ; |eDmem|pReadData[3]                                                                                  ; padio            ;
; |eDmem|pReadData[4]                                                                                        ; |eDmem|pReadData[4]                                                                                  ; padio            ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                   ; Output Port Name                                                                                      ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------+
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0  ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[5]  ; portadataout5    ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0  ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[6]  ; portadataout6    ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0  ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[7]  ; portadataout7    ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0  ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[8]  ; portadataout8    ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0  ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[9]  ; portadataout9    ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0  ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[10] ; portadataout10   ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0  ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[11] ; portadataout11   ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0  ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[12] ; portadataout12   ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0  ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[13] ; portadataout13   ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0  ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[14] ; portadataout14   ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0  ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[15] ; portadataout15   ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0  ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[16] ; portadataout16   ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0  ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[17] ; portadataout17   ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18 ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[18] ; portadataout0    ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18 ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[19] ; portadataout1    ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18 ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[20] ; portadataout2    ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18 ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[21] ; portadataout3    ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18 ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[22] ; portadataout4    ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18 ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[23] ; portadataout5    ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18 ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[24] ; portadataout6    ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18 ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[25] ; portadataout7    ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18 ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[26] ; portadataout8    ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18 ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[27] ; portadataout9    ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18 ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[28] ; portadataout10   ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18 ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[29] ; portadataout11   ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18 ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[30] ; portadataout12   ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18 ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[31] ; portadataout13   ;
; |eDmem|pWriteData[0]                                                                                        ; |eDmem|pWriteData[0]~corein                                                                           ; combout          ;
; |eDmem|pAddress[6]                                                                                          ; |eDmem|pAddress[6]~corein                                                                             ; combout          ;
; |eDmem|pAddress[7]                                                                                          ; |eDmem|pAddress[7]~corein                                                                             ; combout          ;
; |eDmem|pAddress[8]                                                                                          ; |eDmem|pAddress[8]~corein                                                                             ; combout          ;
; |eDmem|pAddress[9]                                                                                          ; |eDmem|pAddress[9]~corein                                                                             ; combout          ;
; |eDmem|pWriteData[1]                                                                                        ; |eDmem|pWriteData[1]~corein                                                                           ; combout          ;
; |eDmem|pWriteData[2]                                                                                        ; |eDmem|pWriteData[2]~corein                                                                           ; combout          ;
; |eDmem|pWriteData[3]                                                                                        ; |eDmem|pWriteData[3]~corein                                                                           ; combout          ;
; |eDmem|pWriteData[4]                                                                                        ; |eDmem|pWriteData[4]~corein                                                                           ; combout          ;
; |eDmem|pWriteData[5]                                                                                        ; |eDmem|pWriteData[5]~corein                                                                           ; combout          ;
; |eDmem|pWriteData[6]                                                                                        ; |eDmem|pWriteData[6]~corein                                                                           ; combout          ;
; |eDmem|pWriteData[7]                                                                                        ; |eDmem|pWriteData[7]~corein                                                                           ; combout          ;
; |eDmem|pWriteData[8]                                                                                        ; |eDmem|pWriteData[8]~corein                                                                           ; combout          ;
; |eDmem|pWriteData[9]                                                                                        ; |eDmem|pWriteData[9]~corein                                                                           ; combout          ;
; |eDmem|pWriteData[10]                                                                                       ; |eDmem|pWriteData[10]~corein                                                                          ; combout          ;
; |eDmem|pWriteData[11]                                                                                       ; |eDmem|pWriteData[11]~corein                                                                          ; combout          ;
; |eDmem|pWriteData[12]                                                                                       ; |eDmem|pWriteData[12]~corein                                                                          ; combout          ;
; |eDmem|pWriteData[13]                                                                                       ; |eDmem|pWriteData[13]~corein                                                                          ; combout          ;
; |eDmem|pWriteData[14]                                                                                       ; |eDmem|pWriteData[14]~corein                                                                          ; combout          ;
; |eDmem|pWriteData[15]                                                                                       ; |eDmem|pWriteData[15]~corein                                                                          ; combout          ;
; |eDmem|pWriteData[16]                                                                                       ; |eDmem|pWriteData[16]~corein                                                                          ; combout          ;
; |eDmem|pWriteData[17]                                                                                       ; |eDmem|pWriteData[17]~corein                                                                          ; combout          ;
; |eDmem|pWriteData[18]                                                                                       ; |eDmem|pWriteData[18]~corein                                                                          ; combout          ;
; |eDmem|pWriteData[19]                                                                                       ; |eDmem|pWriteData[19]~corein                                                                          ; combout          ;
; |eDmem|pWriteData[20]                                                                                       ; |eDmem|pWriteData[20]~corein                                                                          ; combout          ;
; |eDmem|pWriteData[21]                                                                                       ; |eDmem|pWriteData[21]~corein                                                                          ; combout          ;
; |eDmem|pWriteData[22]                                                                                       ; |eDmem|pWriteData[22]~corein                                                                          ; combout          ;
; |eDmem|pWriteData[23]                                                                                       ; |eDmem|pWriteData[23]~corein                                                                          ; combout          ;
; |eDmem|pWriteData[24]                                                                                       ; |eDmem|pWriteData[24]~corein                                                                          ; combout          ;
; |eDmem|pWriteData[25]                                                                                       ; |eDmem|pWriteData[25]~corein                                                                          ; combout          ;
; |eDmem|pWriteData[26]                                                                                       ; |eDmem|pWriteData[26]~corein                                                                          ; combout          ;
; |eDmem|pWriteData[27]                                                                                       ; |eDmem|pWriteData[27]~corein                                                                          ; combout          ;
; |eDmem|pWriteData[28]                                                                                       ; |eDmem|pWriteData[28]~corein                                                                          ; combout          ;
; |eDmem|pWriteData[29]                                                                                       ; |eDmem|pWriteData[29]~corein                                                                          ; combout          ;
; |eDmem|pWriteData[30]                                                                                       ; |eDmem|pWriteData[30]~corein                                                                          ; combout          ;
; |eDmem|pWriteData[31]                                                                                       ; |eDmem|pWriteData[31]~corein                                                                          ; combout          ;
; |eDmem|pReadData[5]                                                                                         ; |eDmem|pReadData[5]                                                                                   ; padio            ;
; |eDmem|pReadData[6]                                                                                         ; |eDmem|pReadData[6]                                                                                   ; padio            ;
; |eDmem|pReadData[7]                                                                                         ; |eDmem|pReadData[7]                                                                                   ; padio            ;
; |eDmem|pReadData[8]                                                                                         ; |eDmem|pReadData[8]                                                                                   ; padio            ;
; |eDmem|pReadData[9]                                                                                         ; |eDmem|pReadData[9]                                                                                   ; padio            ;
; |eDmem|pReadData[10]                                                                                        ; |eDmem|pReadData[10]                                                                                  ; padio            ;
; |eDmem|pReadData[11]                                                                                        ; |eDmem|pReadData[11]                                                                                  ; padio            ;
; |eDmem|pReadData[12]                                                                                        ; |eDmem|pReadData[12]                                                                                  ; padio            ;
; |eDmem|pReadData[13]                                                                                        ; |eDmem|pReadData[13]                                                                                  ; padio            ;
; |eDmem|pReadData[14]                                                                                        ; |eDmem|pReadData[14]                                                                                  ; padio            ;
; |eDmem|pReadData[15]                                                                                        ; |eDmem|pReadData[15]                                                                                  ; padio            ;
; |eDmem|pReadData[16]                                                                                        ; |eDmem|pReadData[16]                                                                                  ; padio            ;
; |eDmem|pReadData[17]                                                                                        ; |eDmem|pReadData[17]                                                                                  ; padio            ;
; |eDmem|pReadData[18]                                                                                        ; |eDmem|pReadData[18]                                                                                  ; padio            ;
; |eDmem|pReadData[19]                                                                                        ; |eDmem|pReadData[19]                                                                                  ; padio            ;
; |eDmem|pReadData[20]                                                                                        ; |eDmem|pReadData[20]                                                                                  ; padio            ;
; |eDmem|pReadData[21]                                                                                        ; |eDmem|pReadData[21]                                                                                  ; padio            ;
; |eDmem|pReadData[22]                                                                                        ; |eDmem|pReadData[22]                                                                                  ; padio            ;
; |eDmem|pReadData[23]                                                                                        ; |eDmem|pReadData[23]                                                                                  ; padio            ;
; |eDmem|pReadData[24]                                                                                        ; |eDmem|pReadData[24]                                                                                  ; padio            ;
; |eDmem|pReadData[25]                                                                                        ; |eDmem|pReadData[25]                                                                                  ; padio            ;
; |eDmem|pReadData[26]                                                                                        ; |eDmem|pReadData[26]                                                                                  ; padio            ;
; |eDmem|pReadData[27]                                                                                        ; |eDmem|pReadData[27]                                                                                  ; padio            ;
; |eDmem|pReadData[28]                                                                                        ; |eDmem|pReadData[28]                                                                                  ; padio            ;
; |eDmem|pReadData[29]                                                                                        ; |eDmem|pReadData[29]                                                                                  ; padio            ;
; |eDmem|pReadData[30]                                                                                        ; |eDmem|pReadData[30]                                                                                  ; padio            ;
; |eDmem|pReadData[31]                                                                                        ; |eDmem|pReadData[31]                                                                                  ; padio            ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                   ; Output Port Name                                                                                      ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------+
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0  ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[3]  ; portadataout3    ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0  ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[4]  ; portadataout4    ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0  ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[5]  ; portadataout5    ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0  ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[6]  ; portadataout6    ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0  ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[7]  ; portadataout7    ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0  ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[8]  ; portadataout8    ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0  ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[9]  ; portadataout9    ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0  ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[10] ; portadataout10   ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0  ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[11] ; portadataout11   ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0  ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[12] ; portadataout12   ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0  ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[13] ; portadataout13   ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0  ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[14] ; portadataout14   ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0  ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[15] ; portadataout15   ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0  ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[16] ; portadataout16   ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0  ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[17] ; portadataout17   ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18 ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[18] ; portadataout0    ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18 ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[19] ; portadataout1    ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18 ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[20] ; portadataout2    ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18 ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[21] ; portadataout3    ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18 ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[22] ; portadataout4    ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18 ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[23] ; portadataout5    ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18 ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[24] ; portadataout6    ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18 ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[25] ; portadataout7    ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18 ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[26] ; portadataout8    ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18 ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[27] ; portadataout9    ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18 ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[28] ; portadataout10   ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18 ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[29] ; portadataout11   ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18 ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[30] ; portadataout12   ;
; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18 ; |eDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[31] ; portadataout13   ;
; |eDmem|pWriteData[0]                                                                                        ; |eDmem|pWriteData[0]~corein                                                                           ; combout          ;
; |eDmem|pAddress[5]                                                                                          ; |eDmem|pAddress[5]~corein                                                                             ; combout          ;
; |eDmem|pAddress[6]                                                                                          ; |eDmem|pAddress[6]~corein                                                                             ; combout          ;
; |eDmem|pAddress[7]                                                                                          ; |eDmem|pAddress[7]~corein                                                                             ; combout          ;
; |eDmem|pAddress[8]                                                                                          ; |eDmem|pAddress[8]~corein                                                                             ; combout          ;
; |eDmem|pAddress[9]                                                                                          ; |eDmem|pAddress[9]~corein                                                                             ; combout          ;
; |eDmem|pWriteData[1]                                                                                        ; |eDmem|pWriteData[1]~corein                                                                           ; combout          ;
; |eDmem|pWriteData[2]                                                                                        ; |eDmem|pWriteData[2]~corein                                                                           ; combout          ;
; |eDmem|pWriteData[3]                                                                                        ; |eDmem|pWriteData[3]~corein                                                                           ; combout          ;
; |eDmem|pWriteData[8]                                                                                        ; |eDmem|pWriteData[8]~corein                                                                           ; combout          ;
; |eDmem|pWriteData[9]                                                                                        ; |eDmem|pWriteData[9]~corein                                                                           ; combout          ;
; |eDmem|pWriteData[10]                                                                                       ; |eDmem|pWriteData[10]~corein                                                                          ; combout          ;
; |eDmem|pWriteData[11]                                                                                       ; |eDmem|pWriteData[11]~corein                                                                          ; combout          ;
; |eDmem|pWriteData[16]                                                                                       ; |eDmem|pWriteData[16]~corein                                                                          ; combout          ;
; |eDmem|pWriteData[17]                                                                                       ; |eDmem|pWriteData[17]~corein                                                                          ; combout          ;
; |eDmem|pWriteData[18]                                                                                       ; |eDmem|pWriteData[18]~corein                                                                          ; combout          ;
; |eDmem|pWriteData[19]                                                                                       ; |eDmem|pWriteData[19]~corein                                                                          ; combout          ;
; |eDmem|pWriteData[24]                                                                                       ; |eDmem|pWriteData[24]~corein                                                                          ; combout          ;
; |eDmem|pWriteData[25]                                                                                       ; |eDmem|pWriteData[25]~corein                                                                          ; combout          ;
; |eDmem|pWriteData[26]                                                                                       ; |eDmem|pWriteData[26]~corein                                                                          ; combout          ;
; |eDmem|pWriteData[27]                                                                                       ; |eDmem|pWriteData[27]~corein                                                                          ; combout          ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Nov 27 12:16:23 2014
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Dmem -c eDmem
Info: Using vector source file "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/dmem/dmem/eDmem.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      13.08 %
Info: Number of transitions in simulation is 152
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 161 megabytes
    Info: Processing ended: Thu Nov 27 12:16:24 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


