

================================================================
== Vivado HLS Report for 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s'
================================================================
* Date:           Wed Apr 10 16:32:23 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2LV-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.117 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                   Pipeline                  |
    |   min   |   max   |    min   |    max   | min | max |                     Type                    |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |      109|      110| 0.545 us | 0.550 us |  108|  108| loop rewind(delay=0 initiation interval(s)) |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |      109|      109|         3|          1|          1|   108|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 5 [1/1] (0.65ns)   --->   "br label %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:129->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 5 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%w_index30 = phi i7 [ 0, %entry ], [ %w_index, %ReuseLoop_end ], [ 0, %"dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.exit" ]"   --->   Operation 6 'phi' 'w_index30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i7 %w_index30 to i64" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 7 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%outidx3_addr = getelementptr [108 x i2]* @outidx3, i64 0, i64 %zext_ln133" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 8 'getelementptr' 'outidx3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [2/2] (1.23ns)   --->   "%out_index = load i2* %outidx3_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 9 'load' 'out_index' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 108> <ROM>
ST_2 : Operation 10 [1/1] (0.77ns)   --->   "%w_index = add i7 1, %w_index30" [firmware/nnet_utils/nnet_dense_resource.h:129->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 10 'add' 'w_index' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%w2_V_addr = getelementptr [108 x i5]* @w2_V, i64 0, i64 %zext_ln133" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 11 'getelementptr' 'w2_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [2/2] (1.23ns)   --->   "%w2_V_load = load i5* %w2_V_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 12 'load' 'w2_V_load' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 108> <ROM>
ST_2 : Operation 13 [1/1] (0.81ns)   --->   "%icmp_ln129 = icmp eq i7 %w_index30, -21" [firmware/nnet_utils/nnet_dense_resource.h:129->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 13 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br label %rewind_header"   --->   Operation 14 'br' <Predicate = (icmp_ln129)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.45>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%in_index_0_i_i29 = phi i32 [ 0, %entry ], [ %select_ln148, %ReuseLoop_end ], [ 0, %"dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:148->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 15 'phi' 'in_index_0_i_i29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/2] (1.23ns)   --->   "%out_index = load i2* %outidx3_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 16 'load' 'out_index' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 108> <ROM>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln139 = trunc i32 %in_index_0_i_i29 to i5" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 17 'trunc' 'trunc_ln139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.78ns)   --->   "switch i5 %trunc_ln139, label %case26.i.i [
    i5 0, label %case0.i.i
    i5 1, label %case1.i.i
    i5 2, label %case2.i.i
    i5 3, label %case3.i.i
    i5 4, label %case4.i.i
    i5 5, label %case5.i.i
    i5 6, label %case6.i.i
    i5 7, label %case7.i.i
    i5 8, label %case8.i.i
    i5 9, label %case9.i.i
    i5 10, label %case10.i.i
    i5 11, label %case11.i.i
    i5 12, label %case12.i.i
    i5 13, label %case13.i.i
    i5 14, label %case14.i.i
    i5 15, label %case15.i.i
    i5 -16, label %case16.i.i
    i5 -15, label %case17.i.i
    i5 -14, label %case18.i.i
    i5 -13, label %case19.i.i
    i5 -12, label %case20.i.i
    i5 -11, label %case21.i.i
    i5 -10, label %case22.i.i
    i5 -9, label %case23.i.i
    i5 -8, label %case24.i.i
    i5 -7, label %case25.i.i
  ]" [aesl_mux_load.27i16P.i5:55->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 18 'switch' <Predicate = true> <Delay = 0.78>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_data_V_25_load = load i16* @kernel_data_V_25, align 2" [aesl_mux_load.27i16P.i5:51->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 19 'load' 'kernel_data_V_25_load' <Predicate = (trunc_ln139 == 25)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 20 'br' <Predicate = (trunc_ln139 == 25)> <Delay = 1.45>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_data_V_24_load = load i16* @kernel_data_V_24, align 2" [aesl_mux_load.27i16P.i5:49->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 21 'load' 'kernel_data_V_24_load' <Predicate = (trunc_ln139 == 24)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 22 'br' <Predicate = (trunc_ln139 == 24)> <Delay = 1.45>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_data_V_23_load = load i16* @kernel_data_V_23, align 2" [aesl_mux_load.27i16P.i5:47->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 23 'load' 'kernel_data_V_23_load' <Predicate = (trunc_ln139 == 23)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 24 'br' <Predicate = (trunc_ln139 == 23)> <Delay = 1.45>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_data_V_22_load = load i16* @kernel_data_V_22, align 2" [aesl_mux_load.27i16P.i5:45->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 25 'load' 'kernel_data_V_22_load' <Predicate = (trunc_ln139 == 22)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 26 'br' <Predicate = (trunc_ln139 == 22)> <Delay = 1.45>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_data_V_21_load = load i16* @kernel_data_V_21, align 2" [aesl_mux_load.27i16P.i5:43->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 27 'load' 'kernel_data_V_21_load' <Predicate = (trunc_ln139 == 21)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 28 'br' <Predicate = (trunc_ln139 == 21)> <Delay = 1.45>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%kernel_data_V_20_load = load i16* @kernel_data_V_20, align 2" [aesl_mux_load.27i16P.i5:41->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 29 'load' 'kernel_data_V_20_load' <Predicate = (trunc_ln139 == 20)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 30 'br' <Predicate = (trunc_ln139 == 20)> <Delay = 1.45>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%kernel_data_V_19_load = load i16* @kernel_data_V_19, align 2" [aesl_mux_load.27i16P.i5:39->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 31 'load' 'kernel_data_V_19_load' <Predicate = (trunc_ln139 == 19)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 32 'br' <Predicate = (trunc_ln139 == 19)> <Delay = 1.45>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%kernel_data_V_18_load = load i16* @kernel_data_V_18, align 2" [aesl_mux_load.27i16P.i5:37->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 33 'load' 'kernel_data_V_18_load' <Predicate = (trunc_ln139 == 18)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 34 'br' <Predicate = (trunc_ln139 == 18)> <Delay = 1.45>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%kernel_data_V_17_load = load i16* @kernel_data_V_17, align 2" [aesl_mux_load.27i16P.i5:35->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 35 'load' 'kernel_data_V_17_load' <Predicate = (trunc_ln139 == 17)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 36 'br' <Predicate = (trunc_ln139 == 17)> <Delay = 1.45>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%kernel_data_V_16_load = load i16* @kernel_data_V_16, align 2" [aesl_mux_load.27i16P.i5:33->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 37 'load' 'kernel_data_V_16_load' <Predicate = (trunc_ln139 == 16)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 38 'br' <Predicate = (trunc_ln139 == 16)> <Delay = 1.45>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%kernel_data_V_15_load = load i16* @kernel_data_V_15, align 2" [aesl_mux_load.27i16P.i5:31->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 39 'load' 'kernel_data_V_15_load' <Predicate = (trunc_ln139 == 15)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 40 'br' <Predicate = (trunc_ln139 == 15)> <Delay = 1.45>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%kernel_data_V_14_load = load i16* @kernel_data_V_14, align 2" [aesl_mux_load.27i16P.i5:29->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 41 'load' 'kernel_data_V_14_load' <Predicate = (trunc_ln139 == 14)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 42 'br' <Predicate = (trunc_ln139 == 14)> <Delay = 1.45>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%kernel_data_V_13_load = load i16* @kernel_data_V_13, align 2" [aesl_mux_load.27i16P.i5:27->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 43 'load' 'kernel_data_V_13_load' <Predicate = (trunc_ln139 == 13)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 44 'br' <Predicate = (trunc_ln139 == 13)> <Delay = 1.45>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%kernel_data_V_12_load = load i16* @kernel_data_V_12, align 2" [aesl_mux_load.27i16P.i5:25->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 45 'load' 'kernel_data_V_12_load' <Predicate = (trunc_ln139 == 12)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 46 'br' <Predicate = (trunc_ln139 == 12)> <Delay = 1.45>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%kernel_data_V_11_load = load i16* @kernel_data_V_11, align 2" [aesl_mux_load.27i16P.i5:23->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 47 'load' 'kernel_data_V_11_load' <Predicate = (trunc_ln139 == 11)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 48 'br' <Predicate = (trunc_ln139 == 11)> <Delay = 1.45>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%kernel_data_V_10_load = load i16* @kernel_data_V_10, align 2" [aesl_mux_load.27i16P.i5:21->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 49 'load' 'kernel_data_V_10_load' <Predicate = (trunc_ln139 == 10)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 50 'br' <Predicate = (trunc_ln139 == 10)> <Delay = 1.45>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%kernel_data_V_9_load = load i16* @kernel_data_V_9, align 2" [aesl_mux_load.27i16P.i5:19->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 51 'load' 'kernel_data_V_9_load' <Predicate = (trunc_ln139 == 9)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 52 'br' <Predicate = (trunc_ln139 == 9)> <Delay = 1.45>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%kernel_data_V_8_load = load i16* @kernel_data_V_8, align 2" [aesl_mux_load.27i16P.i5:17->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 53 'load' 'kernel_data_V_8_load' <Predicate = (trunc_ln139 == 8)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 54 'br' <Predicate = (trunc_ln139 == 8)> <Delay = 1.45>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%kernel_data_V_7_load = load i16* @kernel_data_V_7, align 2" [aesl_mux_load.27i16P.i5:15->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 55 'load' 'kernel_data_V_7_load' <Predicate = (trunc_ln139 == 7)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 56 'br' <Predicate = (trunc_ln139 == 7)> <Delay = 1.45>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%kernel_data_V_6_load = load i16* @kernel_data_V_6, align 2" [aesl_mux_load.27i16P.i5:13->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 57 'load' 'kernel_data_V_6_load' <Predicate = (trunc_ln139 == 6)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 58 'br' <Predicate = (trunc_ln139 == 6)> <Delay = 1.45>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%kernel_data_V_5_load = load i16* @kernel_data_V_5, align 2" [aesl_mux_load.27i16P.i5:11->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 59 'load' 'kernel_data_V_5_load' <Predicate = (trunc_ln139 == 5)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 60 'br' <Predicate = (trunc_ln139 == 5)> <Delay = 1.45>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%kernel_data_V_4_load = load i16* @kernel_data_V_4, align 2" [aesl_mux_load.27i16P.i5:9->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 61 'load' 'kernel_data_V_4_load' <Predicate = (trunc_ln139 == 4)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 62 'br' <Predicate = (trunc_ln139 == 4)> <Delay = 1.45>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%kernel_data_V_3287_load = load i16* @kernel_data_V_3287, align 2" [aesl_mux_load.27i16P.i5:7->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 63 'load' 'kernel_data_V_3287_load' <Predicate = (trunc_ln139 == 3)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 64 'br' <Predicate = (trunc_ln139 == 3)> <Delay = 1.45>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%kernel_data_V_2286_load = load i16* @kernel_data_V_2286, align 2" [aesl_mux_load.27i16P.i5:5->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 65 'load' 'kernel_data_V_2286_load' <Predicate = (trunc_ln139 == 2)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 66 'br' <Predicate = (trunc_ln139 == 2)> <Delay = 1.45>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%kernel_data_V_1285_load = load i16* @kernel_data_V_1285, align 2" [aesl_mux_load.27i16P.i5:3->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 67 'load' 'kernel_data_V_1285_load' <Predicate = (trunc_ln139 == 1)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 68 'br' <Predicate = (trunc_ln139 == 1)> <Delay = 1.45>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%kernel_data_V_0_load = load i16* @kernel_data_V_0, align 2" [aesl_mux_load.27i16P.i5:1->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 69 'load' 'kernel_data_V_0_load' <Predicate = (trunc_ln139 == 0)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 70 'br' <Predicate = (trunc_ln139 == 0)> <Delay = 1.45>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%kernel_data_V_26_load = load i16* @kernel_data_V_26, align 2" [aesl_mux_load.27i16P.i5:53->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 71 'load' 'kernel_data_V_26_load' <Predicate = (trunc_ln139 == 31) | (trunc_ln139 == 30) | (trunc_ln139 == 29) | (trunc_ln139 == 28) | (trunc_ln139 == 27) | (trunc_ln139 == 26)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 72 'br' <Predicate = (trunc_ln139 == 31) | (trunc_ln139 == 30) | (trunc_ln139 == 29) | (trunc_ln139 == 28) | (trunc_ln139 == 27) | (trunc_ln139 == 26)> <Delay = 1.45>
ST_3 : Operation 73 [1/2] (1.23ns)   --->   "%w2_V_load = load i5* %w2_V_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 73 'load' 'w2_V_load' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 108> <ROM>
ST_3 : Operation 74 [1/1] (1.01ns)   --->   "%in_index = add nsw i32 %in_index_0_i_i29, 1" [firmware/nnet_utils/nnet_dense_resource.h:147->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 74 'add' 'in_index' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.99ns)   --->   "%icmp_ln148 = icmp sgt i32 %in_index, 26" [firmware/nnet_utils/nnet_dense_resource.h:148->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 75 'icmp' 'icmp_ln148' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.44ns)   --->   "%select_ln148 = select i1 %icmp_ln148, i32 0, i32 %in_index" [firmware/nnet_utils/nnet_dense_resource.h:148->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 76 'select' 'select_ln148' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.11>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%do_init = phi i1 [ true, %entry ], [ false, %ReuseLoop_end ], [ true, %"dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.exit" ]"   --->   Operation 77 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%p_Val2_20_0_i28 = phi i32 [ 12288, %entry ], [ %p_Val2_20_01_i, %ReuseLoop_end ], [ 12288, %"dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 78 'phi' 'p_Val2_20_0_i28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%p_Val2_20_1_i26 = phi i32 [ 2048, %entry ], [ %p_Val2_20_13_i, %ReuseLoop_end ], [ 2048, %"dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 79 'phi' 'p_Val2_20_1_i26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%p_Val2_20_2_i24 = phi i32 [ 6144, %entry ], [ %p_Val2_20_25_i, %ReuseLoop_end ], [ 6144, %"dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 80 'phi' 'p_Val2_20_2_i24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%p_Val2_20_3_i22 = phi i32 [ -14336, %entry ], [ %p_Val2_20_37_i, %ReuseLoop_end ], [ -14336, %"dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 81 'phi' 'p_Val2_20_3_i22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%acc_0_V_020 = phi i32 [ 12288, %entry ], [ %acc_0_V_1, %ReuseLoop_end ], [ 12288, %"dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 82 'phi' 'acc_0_V_020' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%acc_1_V_019 = phi i32 [ 2048, %entry ], [ %acc_1_V_1, %ReuseLoop_end ], [ 2048, %"dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 83 'phi' 'acc_1_V_019' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%acc_2_V_018 = phi i32 [ 6144, %entry ], [ %acc_2_V_1, %ReuseLoop_end ], [ 6144, %"dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 84 'phi' 'acc_2_V_018' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%acc_3_V_017 = phi i32 [ -14336, %entry ], [ %acc_3_V_1, %ReuseLoop_end ], [ -14336, %"dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 85 'phi' 'acc_3_V_017' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %do_init, label %rewind_init, label %ReuseLoop_begin"   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "br label %ReuseLoop_begin" [firmware/nnet_utils/nnet_dense_resource.h:129->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 87 'br' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str32) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:129->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 88 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str32)" [firmware/nnet_utils/nnet_dense_resource.h:129->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 89 'specregionbegin' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:130->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 90 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%UnifiedRetVal_i_i = phi i16 [ %kernel_data_V_0_load, %case0.i.i ], [ %kernel_data_V_1285_load, %case1.i.i ], [ %kernel_data_V_2286_load, %case2.i.i ], [ %kernel_data_V_3287_load, %case3.i.i ], [ %kernel_data_V_4_load, %case4.i.i ], [ %kernel_data_V_5_load, %case5.i.i ], [ %kernel_data_V_6_load, %case6.i.i ], [ %kernel_data_V_7_load, %case7.i.i ], [ %kernel_data_V_8_load, %case8.i.i ], [ %kernel_data_V_9_load, %case9.i.i ], [ %kernel_data_V_10_load, %case10.i.i ], [ %kernel_data_V_11_load, %case11.i.i ], [ %kernel_data_V_12_load, %case12.i.i ], [ %kernel_data_V_13_load, %case13.i.i ], [ %kernel_data_V_14_load, %case14.i.i ], [ %kernel_data_V_15_load, %case15.i.i ], [ %kernel_data_V_16_load, %case16.i.i ], [ %kernel_data_V_17_load, %case17.i.i ], [ %kernel_data_V_18_load, %case18.i.i ], [ %kernel_data_V_19_load, %case19.i.i ], [ %kernel_data_V_20_load, %case20.i.i ], [ %kernel_data_V_21_load, %case21.i.i ], [ %kernel_data_V_22_load, %case22.i.i ], [ %kernel_data_V_23_load, %case23.i.i ], [ %kernel_data_V_24_load, %case24.i.i ], [ %kernel_data_V_25_load, %case25.i.i ], [ %kernel_data_V_26_load, %case26.i.i ]" [aesl_mux_load.27i16P.i5:1->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 91 'phi' 'UnifiedRetVal_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln728_15 = sext i16 %UnifiedRetVal_i_i to i20" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 92 'sext' 'sext_ln728_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln728_16 = sext i5 %w2_V_load to i20" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 93 'sext' 'sext_ln728_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (2.38ns)   --->   "%mul_ln728 = mul i20 %sext_ln728_16, %sext_ln728_15" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 94 'mul' 'mul_ln728' <Predicate = true> <Delay = 2.38> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln = call i21 @_ssdm_op_BitConcatenate.i21.i20.i1(i20 %mul_ln728, i1 false)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 95 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i21 %shl_ln to i32" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 96 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.39ns)   --->   "%tmp = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %acc_0_V_020, i32 %acc_1_V_019, i32 %acc_2_V_018, i32 %acc_3_V_017, i2 %out_index)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 97 'mux' 'tmp' <Predicate = true> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (1.01ns)   --->   "%acc_0_V = add i32 %sext_ln728, %tmp" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 98 'add' 'acc_0_V' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.72ns)   --->   "switch i2 %out_index, label %branch3.i [
    i2 0, label %ReuseLoop_end
    i2 1, label %branch1.i
    i2 -2, label %branch2.i
  ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 99 'switch' <Predicate = true> <Delay = 0.72>
ST_4 : Operation 100 [1/1] (0.65ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 100 'br' <Predicate = (out_index == 2)> <Delay = 0.65>
ST_4 : Operation 101 [1/1] (0.65ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 101 'br' <Predicate = (out_index == 1)> <Delay = 0.65>
ST_4 : Operation 102 [1/1] (0.65ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 102 'br' <Predicate = (out_index == 3)> <Delay = 0.65>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%acc_3_V_1 = phi i32 [ %acc_0_V, %branch3.i ], [ %acc_3_V_017, %branch2.i ], [ %acc_3_V_017, %branch1.i ], [ %acc_3_V_017, %aesl_mux_load.27i16P.i5.exit ]"   --->   Operation 103 'phi' 'acc_3_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%acc_2_V_1 = phi i32 [ %acc_2_V_018, %branch3.i ], [ %acc_0_V, %branch2.i ], [ %acc_2_V_018, %branch1.i ], [ %acc_2_V_018, %aesl_mux_load.27i16P.i5.exit ]"   --->   Operation 104 'phi' 'acc_2_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%acc_1_V_1 = phi i32 [ %acc_1_V_019, %branch3.i ], [ %acc_1_V_019, %branch2.i ], [ %acc_0_V, %branch1.i ], [ %acc_1_V_019, %aesl_mux_load.27i16P.i5.exit ]"   --->   Operation 105 'phi' 'acc_1_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%acc_0_V_1 = phi i32 [ %acc_0_V_020, %branch3.i ], [ %acc_0_V_020, %branch2.i ], [ %acc_0_V_020, %branch1.i ], [ %acc_0_V, %aesl_mux_load.27i16P.i5.exit ]"   --->   Operation 106 'phi' 'acc_0_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%p_Val2_20_37_i = phi i32 [ %acc_0_V, %branch3.i ], [ %p_Val2_20_3_i22, %branch2.i ], [ %p_Val2_20_3_i22, %branch1.i ], [ %p_Val2_20_3_i22, %aesl_mux_load.27i16P.i5.exit ]"   --->   Operation 107 'phi' 'p_Val2_20_37_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%p_Val2_20_25_i = phi i32 [ %p_Val2_20_2_i24, %branch3.i ], [ %acc_0_V, %branch2.i ], [ %p_Val2_20_2_i24, %branch1.i ], [ %p_Val2_20_2_i24, %aesl_mux_load.27i16P.i5.exit ]"   --->   Operation 108 'phi' 'p_Val2_20_25_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%p_Val2_20_13_i = phi i32 [ %p_Val2_20_1_i26, %branch3.i ], [ %p_Val2_20_1_i26, %branch2.i ], [ %acc_0_V, %branch1.i ], [ %p_Val2_20_1_i26, %aesl_mux_load.27i16P.i5.exit ]"   --->   Operation 109 'phi' 'p_Val2_20_13_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%p_Val2_20_01_i = phi i32 [ %p_Val2_20_0_i28, %branch3.i ], [ %p_Val2_20_0_i28, %branch2.i ], [ %p_Val2_20_0_i28, %branch1.i ], [ %acc_0_V, %aesl_mux_load.27i16P.i5.exit ]"   --->   Operation 110 'phi' 'p_Val2_20_01_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str32, i32 %tmp_i)" [firmware/nnet_utils/nnet_dense_resource.h:152->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 111 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 108, i64 108, i64 108)"   --->   Operation 112 'speclooptripcount' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "br i1 %icmp_ln129, label %"dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.exit", label %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:129->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%res_0_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_20_01_i, i32 6, i32 21)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 114 'partselect' 'res_0_V_write_assign' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%res_1_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_20_13_i, i32 6, i32 21)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 115 'partselect' 'res_1_V_write_assign' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%res_2_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_20_25_i, i32 6, i32 21)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 116 'partselect' 'res_2_V_write_assign' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%res_3_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_20_37_i, i32 6, i32 21)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 117 'partselect' 'res_3_V_write_assign' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%mrv_i = insertvalue { i16, i16, i16, i16 } undef, i16 %res_0_V_write_assign, 0" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 118 'insertvalue' 'mrv_i' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%mrv_1_i = insertvalue { i16, i16, i16, i16 } %mrv_i, i16 %res_1_V_write_assign, 1" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 119 'insertvalue' 'mrv_1_i' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%mrv_2_i = insertvalue { i16, i16, i16, i16 } %mrv_1_i, i16 %res_2_V_write_assign, 2" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 120 'insertvalue' 'mrv_2_i' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%mrv_3_i = insertvalue { i16, i16, i16, i16 } %mrv_2_i, i16 %res_3_V_write_assign, 3" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 121 'insertvalue' 'mrv_3_i' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return({ i16, i16, i16, i16 } %mrv_3_i)" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 122 'return' <Predicate = (icmp_ln129)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outidx3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ kernel_data_V_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_1285]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2286]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_3287]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_5]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_6]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_7]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_8]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_9]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_10]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_11]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_12]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_13]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_14]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_15]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_16]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_17]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_18]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_19]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_20]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_21]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_22]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_23]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_24]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_25]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_26]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ w2_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln129                (br               ) [ 01111]
w_index30               (phi              ) [ 00100]
zext_ln133              (zext             ) [ 00000]
outidx3_addr            (getelementptr    ) [ 00110]
w_index                 (add              ) [ 01111]
w2_V_addr               (getelementptr    ) [ 00110]
icmp_ln129              (icmp             ) [ 00111]
br_ln0                  (br               ) [ 01111]
in_index_0_i_i29        (phi              ) [ 00110]
out_index               (load             ) [ 00101]
trunc_ln139             (trunc            ) [ 00111]
switch_ln55             (switch           ) [ 00000]
kernel_data_V_25_load   (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_24_load   (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_23_load   (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_22_load   (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_21_load   (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_20_load   (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_19_load   (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_18_load   (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_17_load   (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_16_load   (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_15_load   (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_14_load   (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_13_load   (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_12_load   (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_11_load   (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_10_load   (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_9_load    (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_8_load    (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_7_load    (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_6_load    (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_5_load    (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_4_load    (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_3287_load (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_2286_load (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_1285_load (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_0_load    (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_26_load   (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
w2_V_load               (load             ) [ 00101]
in_index                (add              ) [ 00000]
icmp_ln148              (icmp             ) [ 00000]
select_ln148            (select           ) [ 01111]
do_init                 (phi              ) [ 00111]
p_Val2_20_0_i28         (phi              ) [ 00111]
p_Val2_20_1_i26         (phi              ) [ 00111]
p_Val2_20_2_i24         (phi              ) [ 00111]
p_Val2_20_3_i22         (phi              ) [ 00111]
acc_0_V_020             (phi              ) [ 00111]
acc_1_V_019             (phi              ) [ 00111]
acc_2_V_018             (phi              ) [ 00111]
acc_3_V_017             (phi              ) [ 00111]
br_ln0                  (br               ) [ 00000]
br_ln129                (br               ) [ 00000]
specloopname_ln129      (specloopname     ) [ 00000]
tmp_i                   (specregionbegin  ) [ 00000]
specpipeline_ln130      (specpipeline     ) [ 00000]
UnifiedRetVal_i_i       (phi              ) [ 00101]
sext_ln728_15           (sext             ) [ 00000]
sext_ln728_16           (sext             ) [ 00000]
mul_ln728               (mul              ) [ 00000]
shl_ln                  (bitconcatenate   ) [ 00000]
sext_ln728              (sext             ) [ 00000]
tmp                     (mux              ) [ 00000]
acc_0_V                 (add              ) [ 00000]
switch_ln139            (switch           ) [ 00000]
br_ln139                (br               ) [ 00000]
br_ln139                (br               ) [ 00000]
br_ln139                (br               ) [ 00000]
acc_3_V_1               (phi              ) [ 01111]
acc_2_V_1               (phi              ) [ 01111]
acc_1_V_1               (phi              ) [ 01111]
acc_0_V_1               (phi              ) [ 01111]
p_Val2_20_37_i          (phi              ) [ 01111]
p_Val2_20_25_i          (phi              ) [ 01111]
p_Val2_20_13_i          (phi              ) [ 01111]
p_Val2_20_01_i          (phi              ) [ 01111]
empty                   (specregionend    ) [ 00000]
empty_104               (speclooptripcount) [ 00000]
br_ln129                (br               ) [ 01111]
res_0_V_write_assign    (partselect       ) [ 00000]
res_1_V_write_assign    (partselect       ) [ 00000]
res_2_V_write_assign    (partselect       ) [ 00000]
res_3_V_write_assign    (partselect       ) [ 00000]
mrv_i                   (insertvalue      ) [ 00000]
mrv_1_i                 (insertvalue      ) [ 00000]
mrv_2_i                 (insertvalue      ) [ 00000]
mrv_3_i                 (insertvalue      ) [ 00000]
return_ln259            (return           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outidx3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel_data_V_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="kernel_data_V_1285">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1285"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kernel_data_V_2286">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2286"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kernel_data_V_3287">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3287"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_data_V_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_data_V_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_data_V_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_data_V_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_data_V_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_data_V_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_data_V_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_data_V_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_data_V_12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_data_V_13">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_13"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_data_V_14">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_14"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_data_V_15">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_15"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_data_V_16">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_data_V_17">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_17"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_data_V_18">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_18"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_data_V_19">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_19"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_data_V_20">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_20"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="kernel_data_V_21">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_21"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="kernel_data_V_22">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_22"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="kernel_data_V_23">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_23"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="kernel_data_V_24">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_24"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="kernel_data_V_25">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_25"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="kernel_data_V_26">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_26"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="w2_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i20.i1"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1004" name="outidx3_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="2" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="7" slack="0"/>
<pin id="174" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outidx3_addr/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="7" slack="0"/>
<pin id="179" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_index/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="w2_V_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="5" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="7" slack="0"/>
<pin id="187" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w2_V_addr/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="7" slack="0"/>
<pin id="192" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w2_V_load/2 "/>
</bind>
</comp>

<comp id="196" class="1005" name="w_index30_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="1"/>
<pin id="198" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="w_index30 (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="w_index30_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="7" slack="0"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="4" bw="1" slack="0"/>
<pin id="206" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="6" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_index30/2 "/>
</bind>
</comp>

<comp id="210" class="1005" name="in_index_0_i_i29_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_index_0_i_i29 (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="in_index_0_i_i29_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="2"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="32" slack="0"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="4" bw="1" slack="1"/>
<pin id="220" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_index_0_i_i29/3 "/>
</bind>
</comp>

<comp id="224" class="1005" name="do_init_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="2"/>
<pin id="226" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="do_init_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="3"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="1" slack="0"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="4" bw="1" slack="2"/>
<pin id="234" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/4 "/>
</bind>
</comp>

<comp id="239" class="1005" name="p_Val2_20_0_i28_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="2"/>
<pin id="241" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_20_0_i28 (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_Val2_20_0_i28_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="15" slack="3"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="32" slack="0"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="4" bw="15" slack="2"/>
<pin id="249" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_20_0_i28/4 "/>
</bind>
</comp>

<comp id="253" class="1005" name="p_Val2_20_1_i26_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="2"/>
<pin id="255" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_20_1_i26 (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="p_Val2_20_1_i26_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="13" slack="3"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="32" slack="0"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="4" bw="13" slack="2"/>
<pin id="263" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_20_1_i26/4 "/>
</bind>
</comp>

<comp id="267" class="1005" name="p_Val2_20_2_i24_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="2"/>
<pin id="269" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_20_2_i24 (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="p_Val2_20_2_i24_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="14" slack="3"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="32" slack="0"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="4" bw="14" slack="2"/>
<pin id="277" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_20_2_i24/4 "/>
</bind>
</comp>

<comp id="281" class="1005" name="p_Val2_20_3_i22_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="2"/>
<pin id="283" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_20_3_i22 (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="p_Val2_20_3_i22_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="15" slack="3"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="32" slack="0"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="4" bw="15" slack="2"/>
<pin id="291" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_20_3_i22/4 "/>
</bind>
</comp>

<comp id="295" class="1005" name="acc_0_V_020_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="2"/>
<pin id="297" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="acc_0_V_020 (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="acc_0_V_020_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="15" slack="3"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="32" slack="0"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="4" bw="15" slack="2"/>
<pin id="305" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_0_V_020/4 "/>
</bind>
</comp>

<comp id="309" class="1005" name="acc_1_V_019_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="2"/>
<pin id="311" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="acc_1_V_019 (phireg) "/>
</bind>
</comp>

<comp id="313" class="1004" name="acc_1_V_019_phi_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="13" slack="3"/>
<pin id="315" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="316" dir="0" index="2" bw="32" slack="0"/>
<pin id="317" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="4" bw="13" slack="2"/>
<pin id="319" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_1_V_019/4 "/>
</bind>
</comp>

<comp id="323" class="1005" name="acc_2_V_018_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="2"/>
<pin id="325" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="acc_2_V_018 (phireg) "/>
</bind>
</comp>

<comp id="327" class="1004" name="acc_2_V_018_phi_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="14" slack="3"/>
<pin id="329" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="330" dir="0" index="2" bw="32" slack="0"/>
<pin id="331" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="332" dir="0" index="4" bw="14" slack="2"/>
<pin id="333" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_2_V_018/4 "/>
</bind>
</comp>

<comp id="337" class="1005" name="acc_3_V_017_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="2"/>
<pin id="339" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="acc_3_V_017 (phireg) "/>
</bind>
</comp>

<comp id="341" class="1004" name="acc_3_V_017_phi_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="15" slack="3"/>
<pin id="343" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="32" slack="0"/>
<pin id="345" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="4" bw="15" slack="2"/>
<pin id="347" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_3_V_017/4 "/>
</bind>
</comp>

<comp id="351" class="1005" name="UnifiedRetVal_i_i_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="353" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="UnifiedRetVal_i_i (phireg) "/>
</bind>
</comp>

<comp id="354" class="1004" name="UnifiedRetVal_i_i_phi_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="1"/>
<pin id="356" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="16" slack="1"/>
<pin id="358" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="4" bw="16" slack="1"/>
<pin id="360" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="6" bw="16" slack="1"/>
<pin id="362" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="363" dir="0" index="8" bw="16" slack="1"/>
<pin id="364" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="10" bw="16" slack="1"/>
<pin id="366" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="12" bw="16" slack="1"/>
<pin id="368" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="14" bw="16" slack="1"/>
<pin id="370" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="16" bw="16" slack="1"/>
<pin id="372" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="18" bw="16" slack="1"/>
<pin id="374" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="20" bw="16" slack="1"/>
<pin id="376" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="22" bw="16" slack="1"/>
<pin id="378" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="24" bw="16" slack="1"/>
<pin id="380" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="26" bw="16" slack="1"/>
<pin id="382" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="383" dir="0" index="28" bw="16" slack="1"/>
<pin id="384" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="30" bw="16" slack="1"/>
<pin id="386" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="387" dir="0" index="32" bw="16" slack="1"/>
<pin id="388" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="389" dir="0" index="34" bw="16" slack="1"/>
<pin id="390" dir="0" index="35" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="36" bw="16" slack="1"/>
<pin id="392" dir="0" index="37" bw="0" slack="2147483647"/>
<pin id="393" dir="0" index="38" bw="16" slack="1"/>
<pin id="394" dir="0" index="39" bw="0" slack="2147483647"/>
<pin id="395" dir="0" index="40" bw="16" slack="1"/>
<pin id="396" dir="0" index="41" bw="0" slack="2147483647"/>
<pin id="397" dir="0" index="42" bw="16" slack="1"/>
<pin id="398" dir="0" index="43" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="44" bw="16" slack="1"/>
<pin id="400" dir="0" index="45" bw="0" slack="2147483647"/>
<pin id="401" dir="0" index="46" bw="16" slack="1"/>
<pin id="402" dir="0" index="47" bw="0" slack="2147483647"/>
<pin id="403" dir="0" index="48" bw="16" slack="1"/>
<pin id="404" dir="0" index="49" bw="0" slack="2147483647"/>
<pin id="405" dir="0" index="50" bw="16" slack="1"/>
<pin id="406" dir="0" index="51" bw="0" slack="2147483647"/>
<pin id="407" dir="0" index="52" bw="16" slack="1"/>
<pin id="408" dir="0" index="53" bw="0" slack="2147483647"/>
<pin id="409" dir="1" index="54" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="UnifiedRetVal_i_i/4 "/>
</bind>
</comp>

<comp id="410" class="1005" name="acc_3_V_1_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="acc_3_V_1 (phireg) "/>
</bind>
</comp>

<comp id="414" class="1004" name="acc_3_V_1_phi_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="417" dir="0" index="2" bw="32" slack="0"/>
<pin id="418" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="419" dir="0" index="4" bw="32" slack="0"/>
<pin id="420" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="421" dir="0" index="6" bw="32" slack="0"/>
<pin id="422" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="423" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_3_V_1/4 "/>
</bind>
</comp>

<comp id="428" class="1005" name="acc_2_V_1_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="acc_2_V_1 (phireg) "/>
</bind>
</comp>

<comp id="432" class="1004" name="acc_2_V_1_phi_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="435" dir="0" index="2" bw="32" slack="0"/>
<pin id="436" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="437" dir="0" index="4" bw="32" slack="0"/>
<pin id="438" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="439" dir="0" index="6" bw="32" slack="0"/>
<pin id="440" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="441" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_2_V_1/4 "/>
</bind>
</comp>

<comp id="446" class="1005" name="acc_1_V_1_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="acc_1_V_1 (phireg) "/>
</bind>
</comp>

<comp id="450" class="1004" name="acc_1_V_1_phi_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="453" dir="0" index="2" bw="32" slack="0"/>
<pin id="454" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="455" dir="0" index="4" bw="32" slack="0"/>
<pin id="456" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="457" dir="0" index="6" bw="32" slack="0"/>
<pin id="458" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="459" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_1_V_1/4 "/>
</bind>
</comp>

<comp id="464" class="1005" name="acc_0_V_1_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="acc_0_V_1 (phireg) "/>
</bind>
</comp>

<comp id="468" class="1004" name="acc_0_V_1_phi_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="471" dir="0" index="2" bw="32" slack="0"/>
<pin id="472" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="473" dir="0" index="4" bw="32" slack="0"/>
<pin id="474" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="475" dir="0" index="6" bw="32" slack="0"/>
<pin id="476" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="477" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_0_V_1/4 "/>
</bind>
</comp>

<comp id="482" class="1005" name="p_Val2_20_37_i_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_20_37_i (phireg) "/>
</bind>
</comp>

<comp id="486" class="1004" name="p_Val2_20_37_i_phi_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="489" dir="0" index="2" bw="32" slack="0"/>
<pin id="490" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="491" dir="0" index="4" bw="32" slack="0"/>
<pin id="492" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="493" dir="0" index="6" bw="32" slack="0"/>
<pin id="494" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="495" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_20_37_i/4 "/>
</bind>
</comp>

<comp id="500" class="1005" name="p_Val2_20_25_i_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_20_25_i (phireg) "/>
</bind>
</comp>

<comp id="504" class="1004" name="p_Val2_20_25_i_phi_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="507" dir="0" index="2" bw="32" slack="0"/>
<pin id="508" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="509" dir="0" index="4" bw="32" slack="0"/>
<pin id="510" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="511" dir="0" index="6" bw="32" slack="0"/>
<pin id="512" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="513" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_20_25_i/4 "/>
</bind>
</comp>

<comp id="518" class="1005" name="p_Val2_20_13_i_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="0"/>
<pin id="520" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_20_13_i (phireg) "/>
</bind>
</comp>

<comp id="522" class="1004" name="p_Val2_20_13_i_phi_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="0"/>
<pin id="524" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="525" dir="0" index="2" bw="32" slack="0"/>
<pin id="526" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="527" dir="0" index="4" bw="32" slack="0"/>
<pin id="528" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="529" dir="0" index="6" bw="32" slack="0"/>
<pin id="530" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="531" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_20_13_i/4 "/>
</bind>
</comp>

<comp id="536" class="1005" name="p_Val2_20_01_i_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="0"/>
<pin id="538" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_20_01_i (phireg) "/>
</bind>
</comp>

<comp id="540" class="1004" name="p_Val2_20_01_i_phi_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="0"/>
<pin id="542" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="543" dir="0" index="2" bw="32" slack="0"/>
<pin id="544" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="545" dir="0" index="4" bw="32" slack="0"/>
<pin id="546" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="547" dir="0" index="6" bw="32" slack="0"/>
<pin id="548" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="549" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_20_01_i/4 "/>
</bind>
</comp>

<comp id="554" class="1004" name="zext_ln133_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="7" slack="0"/>
<pin id="556" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="w_index_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="7" slack="0"/>
<pin id="563" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_index/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="icmp_ln129_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="7" slack="0"/>
<pin id="568" dir="0" index="1" bw="6" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln129/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="trunc_ln139_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="0"/>
<pin id="574" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln139/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="kernel_data_V_25_load_load_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="16" slack="0"/>
<pin id="578" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_25_load/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="kernel_data_V_24_load_load_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="16" slack="0"/>
<pin id="582" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_24_load/3 "/>
</bind>
</comp>

<comp id="584" class="1004" name="kernel_data_V_23_load_load_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="16" slack="0"/>
<pin id="586" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_23_load/3 "/>
</bind>
</comp>

<comp id="588" class="1004" name="kernel_data_V_22_load_load_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="16" slack="0"/>
<pin id="590" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_22_load/3 "/>
</bind>
</comp>

<comp id="592" class="1004" name="kernel_data_V_21_load_load_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="16" slack="0"/>
<pin id="594" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_21_load/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="kernel_data_V_20_load_load_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="16" slack="0"/>
<pin id="598" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_20_load/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="kernel_data_V_19_load_load_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="16" slack="0"/>
<pin id="602" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_19_load/3 "/>
</bind>
</comp>

<comp id="604" class="1004" name="kernel_data_V_18_load_load_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="16" slack="0"/>
<pin id="606" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_18_load/3 "/>
</bind>
</comp>

<comp id="608" class="1004" name="kernel_data_V_17_load_load_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="16" slack="0"/>
<pin id="610" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_17_load/3 "/>
</bind>
</comp>

<comp id="612" class="1004" name="kernel_data_V_16_load_load_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="16" slack="0"/>
<pin id="614" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_16_load/3 "/>
</bind>
</comp>

<comp id="616" class="1004" name="kernel_data_V_15_load_load_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="16" slack="0"/>
<pin id="618" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_15_load/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="kernel_data_V_14_load_load_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="16" slack="0"/>
<pin id="622" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_14_load/3 "/>
</bind>
</comp>

<comp id="624" class="1004" name="kernel_data_V_13_load_load_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="16" slack="0"/>
<pin id="626" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_13_load/3 "/>
</bind>
</comp>

<comp id="628" class="1004" name="kernel_data_V_12_load_load_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="16" slack="0"/>
<pin id="630" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_12_load/3 "/>
</bind>
</comp>

<comp id="632" class="1004" name="kernel_data_V_11_load_load_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="16" slack="0"/>
<pin id="634" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_11_load/3 "/>
</bind>
</comp>

<comp id="636" class="1004" name="kernel_data_V_10_load_load_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="16" slack="0"/>
<pin id="638" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_10_load/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="kernel_data_V_9_load_load_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="16" slack="0"/>
<pin id="642" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_9_load/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="kernel_data_V_8_load_load_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="16" slack="0"/>
<pin id="646" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_8_load/3 "/>
</bind>
</comp>

<comp id="648" class="1004" name="kernel_data_V_7_load_load_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="16" slack="0"/>
<pin id="650" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_7_load/3 "/>
</bind>
</comp>

<comp id="652" class="1004" name="kernel_data_V_6_load_load_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="16" slack="0"/>
<pin id="654" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_6_load/3 "/>
</bind>
</comp>

<comp id="656" class="1004" name="kernel_data_V_5_load_load_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="16" slack="0"/>
<pin id="658" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_5_load/3 "/>
</bind>
</comp>

<comp id="660" class="1004" name="kernel_data_V_4_load_load_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="16" slack="0"/>
<pin id="662" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_load/3 "/>
</bind>
</comp>

<comp id="664" class="1004" name="kernel_data_V_3287_load_load_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="16" slack="0"/>
<pin id="666" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_3287_load/3 "/>
</bind>
</comp>

<comp id="668" class="1004" name="kernel_data_V_2286_load_load_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="16" slack="0"/>
<pin id="670" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2286_load/3 "/>
</bind>
</comp>

<comp id="672" class="1004" name="kernel_data_V_1285_load_load_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="16" slack="0"/>
<pin id="674" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1285_load/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="kernel_data_V_0_load_load_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="16" slack="0"/>
<pin id="678" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_0_load/3 "/>
</bind>
</comp>

<comp id="680" class="1004" name="kernel_data_V_26_load_load_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="16" slack="0"/>
<pin id="682" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_26_load/3 "/>
</bind>
</comp>

<comp id="684" class="1004" name="in_index_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="0"/>
<pin id="686" dir="0" index="1" bw="1" slack="0"/>
<pin id="687" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_index/3 "/>
</bind>
</comp>

<comp id="690" class="1004" name="icmp_ln148_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="0"/>
<pin id="692" dir="0" index="1" bw="6" slack="0"/>
<pin id="693" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln148/3 "/>
</bind>
</comp>

<comp id="696" class="1004" name="select_ln148_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="1" slack="0"/>
<pin id="699" dir="0" index="2" bw="32" slack="0"/>
<pin id="700" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln148/3 "/>
</bind>
</comp>

<comp id="704" class="1004" name="sext_ln728_15_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="16" slack="0"/>
<pin id="706" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_15/4 "/>
</bind>
</comp>

<comp id="708" class="1004" name="sext_ln728_16_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="5" slack="1"/>
<pin id="710" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_16/4 "/>
</bind>
</comp>

<comp id="711" class="1004" name="mul_ln728_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="5" slack="0"/>
<pin id="713" dir="0" index="1" bw="16" slack="0"/>
<pin id="714" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728/4 "/>
</bind>
</comp>

<comp id="717" class="1004" name="shl_ln_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="21" slack="0"/>
<pin id="719" dir="0" index="1" bw="20" slack="0"/>
<pin id="720" dir="0" index="2" bw="1" slack="0"/>
<pin id="721" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="725" class="1004" name="sext_ln728_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="21" slack="0"/>
<pin id="727" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/4 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="0"/>
<pin id="731" dir="0" index="1" bw="32" slack="0"/>
<pin id="732" dir="0" index="2" bw="32" slack="0"/>
<pin id="733" dir="0" index="3" bw="32" slack="0"/>
<pin id="734" dir="0" index="4" bw="32" slack="0"/>
<pin id="735" dir="0" index="5" bw="2" slack="1"/>
<pin id="736" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="742" class="1004" name="acc_0_V_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="21" slack="0"/>
<pin id="744" dir="0" index="1" bw="32" slack="0"/>
<pin id="745" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_0_V/4 "/>
</bind>
</comp>

<comp id="756" class="1004" name="res_0_V_write_assign_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="16" slack="0"/>
<pin id="758" dir="0" index="1" bw="32" slack="0"/>
<pin id="759" dir="0" index="2" bw="4" slack="0"/>
<pin id="760" dir="0" index="3" bw="6" slack="0"/>
<pin id="761" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_0_V_write_assign/4 "/>
</bind>
</comp>

<comp id="766" class="1004" name="res_1_V_write_assign_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="16" slack="0"/>
<pin id="768" dir="0" index="1" bw="32" slack="0"/>
<pin id="769" dir="0" index="2" bw="4" slack="0"/>
<pin id="770" dir="0" index="3" bw="6" slack="0"/>
<pin id="771" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_1_V_write_assign/4 "/>
</bind>
</comp>

<comp id="776" class="1004" name="res_2_V_write_assign_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="16" slack="0"/>
<pin id="778" dir="0" index="1" bw="32" slack="0"/>
<pin id="779" dir="0" index="2" bw="4" slack="0"/>
<pin id="780" dir="0" index="3" bw="6" slack="0"/>
<pin id="781" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_2_V_write_assign/4 "/>
</bind>
</comp>

<comp id="786" class="1004" name="res_3_V_write_assign_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="16" slack="0"/>
<pin id="788" dir="0" index="1" bw="32" slack="0"/>
<pin id="789" dir="0" index="2" bw="4" slack="0"/>
<pin id="790" dir="0" index="3" bw="6" slack="0"/>
<pin id="791" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_3_V_write_assign/4 "/>
</bind>
</comp>

<comp id="796" class="1004" name="mrv_i_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="64" slack="0"/>
<pin id="798" dir="0" index="1" bw="16" slack="0"/>
<pin id="799" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_i/4 "/>
</bind>
</comp>

<comp id="802" class="1004" name="mrv_1_i_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="64" slack="0"/>
<pin id="804" dir="0" index="1" bw="16" slack="0"/>
<pin id="805" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1_i/4 "/>
</bind>
</comp>

<comp id="808" class="1004" name="mrv_2_i_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="64" slack="0"/>
<pin id="810" dir="0" index="1" bw="16" slack="0"/>
<pin id="811" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2_i/4 "/>
</bind>
</comp>

<comp id="814" class="1004" name="mrv_3_i_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="64" slack="0"/>
<pin id="816" dir="0" index="1" bw="16" slack="0"/>
<pin id="817" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3_i/4 "/>
</bind>
</comp>

<comp id="820" class="1004" name="return_ln259_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="64" slack="0"/>
<pin id="822" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln259/4 "/>
</bind>
</comp>

<comp id="824" class="1005" name="outidx3_addr_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="7" slack="1"/>
<pin id="826" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="outidx3_addr "/>
</bind>
</comp>

<comp id="829" class="1005" name="w_index_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="7" slack="0"/>
<pin id="831" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="w_index "/>
</bind>
</comp>

<comp id="834" class="1005" name="w2_V_addr_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="7" slack="1"/>
<pin id="836" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="w2_V_addr "/>
</bind>
</comp>

<comp id="839" class="1005" name="icmp_ln129_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="1"/>
<pin id="841" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln129 "/>
</bind>
</comp>

<comp id="843" class="1005" name="out_index_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="2" slack="1"/>
<pin id="845" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="out_index "/>
</bind>
</comp>

<comp id="848" class="1005" name="trunc_ln139_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="5" slack="1"/>
<pin id="850" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln139 "/>
</bind>
</comp>

<comp id="852" class="1005" name="kernel_data_V_25_load_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="16" slack="1"/>
<pin id="854" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_25_load "/>
</bind>
</comp>

<comp id="857" class="1005" name="kernel_data_V_24_load_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="16" slack="1"/>
<pin id="859" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_24_load "/>
</bind>
</comp>

<comp id="862" class="1005" name="kernel_data_V_23_load_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="16" slack="1"/>
<pin id="864" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_23_load "/>
</bind>
</comp>

<comp id="867" class="1005" name="kernel_data_V_22_load_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="16" slack="1"/>
<pin id="869" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_22_load "/>
</bind>
</comp>

<comp id="872" class="1005" name="kernel_data_V_21_load_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="16" slack="1"/>
<pin id="874" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_21_load "/>
</bind>
</comp>

<comp id="877" class="1005" name="kernel_data_V_20_load_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="16" slack="1"/>
<pin id="879" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_20_load "/>
</bind>
</comp>

<comp id="882" class="1005" name="kernel_data_V_19_load_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="16" slack="1"/>
<pin id="884" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_19_load "/>
</bind>
</comp>

<comp id="887" class="1005" name="kernel_data_V_18_load_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="16" slack="1"/>
<pin id="889" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_18_load "/>
</bind>
</comp>

<comp id="892" class="1005" name="kernel_data_V_17_load_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="16" slack="1"/>
<pin id="894" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_17_load "/>
</bind>
</comp>

<comp id="897" class="1005" name="kernel_data_V_16_load_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="16" slack="1"/>
<pin id="899" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_16_load "/>
</bind>
</comp>

<comp id="902" class="1005" name="kernel_data_V_15_load_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="16" slack="1"/>
<pin id="904" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_15_load "/>
</bind>
</comp>

<comp id="907" class="1005" name="kernel_data_V_14_load_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="16" slack="1"/>
<pin id="909" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_14_load "/>
</bind>
</comp>

<comp id="912" class="1005" name="kernel_data_V_13_load_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="16" slack="1"/>
<pin id="914" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_13_load "/>
</bind>
</comp>

<comp id="917" class="1005" name="kernel_data_V_12_load_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="16" slack="1"/>
<pin id="919" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_12_load "/>
</bind>
</comp>

<comp id="922" class="1005" name="kernel_data_V_11_load_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="16" slack="1"/>
<pin id="924" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_11_load "/>
</bind>
</comp>

<comp id="927" class="1005" name="kernel_data_V_10_load_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="16" slack="1"/>
<pin id="929" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_10_load "/>
</bind>
</comp>

<comp id="932" class="1005" name="kernel_data_V_9_load_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="16" slack="1"/>
<pin id="934" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_9_load "/>
</bind>
</comp>

<comp id="937" class="1005" name="kernel_data_V_8_load_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="16" slack="1"/>
<pin id="939" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_8_load "/>
</bind>
</comp>

<comp id="942" class="1005" name="kernel_data_V_7_load_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="16" slack="1"/>
<pin id="944" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_7_load "/>
</bind>
</comp>

<comp id="947" class="1005" name="kernel_data_V_6_load_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="16" slack="1"/>
<pin id="949" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_6_load "/>
</bind>
</comp>

<comp id="952" class="1005" name="kernel_data_V_5_load_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="16" slack="1"/>
<pin id="954" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_5_load "/>
</bind>
</comp>

<comp id="957" class="1005" name="kernel_data_V_4_load_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="16" slack="1"/>
<pin id="959" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_4_load "/>
</bind>
</comp>

<comp id="962" class="1005" name="kernel_data_V_3287_load_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="16" slack="1"/>
<pin id="964" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_3287_load "/>
</bind>
</comp>

<comp id="967" class="1005" name="kernel_data_V_2286_load_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="16" slack="1"/>
<pin id="969" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2286_load "/>
</bind>
</comp>

<comp id="972" class="1005" name="kernel_data_V_1285_load_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="16" slack="1"/>
<pin id="974" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1285_load "/>
</bind>
</comp>

<comp id="977" class="1005" name="kernel_data_V_0_load_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="16" slack="1"/>
<pin id="979" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_0_load "/>
</bind>
</comp>

<comp id="982" class="1005" name="kernel_data_V_26_load_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="16" slack="1"/>
<pin id="984" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_26_load "/>
</bind>
</comp>

<comp id="987" class="1005" name="w2_V_load_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="5" slack="1"/>
<pin id="989" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w2_V_load "/>
</bind>
</comp>

<comp id="992" class="1005" name="select_ln148_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="32" slack="0"/>
<pin id="994" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln148 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="60" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="170" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="56" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="60" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="183" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="58" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="208"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="58" pin="0"/><net_sink comp="200" pin=4"/></net>

<net id="213"><net_src comp="66" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="222"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="210" pin="1"/><net_sink comp="214" pin=4"/></net>

<net id="227"><net_src comp="124" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="236"><net_src comp="224" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="126" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="238"><net_src comp="224" pin="1"/><net_sink comp="228" pin=4"/></net>

<net id="242"><net_src comp="128" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="251"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="239" pin="1"/><net_sink comp="243" pin=4"/></net>

<net id="256"><net_src comp="130" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="265"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="253" pin="1"/><net_sink comp="257" pin=4"/></net>

<net id="270"><net_src comp="132" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="279"><net_src comp="267" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="267" pin="1"/><net_sink comp="271" pin=4"/></net>

<net id="284"><net_src comp="134" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="293"><net_src comp="281" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="281" pin="1"/><net_sink comp="285" pin=4"/></net>

<net id="298"><net_src comp="128" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="307"><net_src comp="295" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="295" pin="1"/><net_sink comp="299" pin=4"/></net>

<net id="312"><net_src comp="130" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="321"><net_src comp="309" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="309" pin="1"/><net_sink comp="313" pin=4"/></net>

<net id="326"><net_src comp="132" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="335"><net_src comp="323" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="323" pin="1"/><net_sink comp="327" pin=4"/></net>

<net id="340"><net_src comp="134" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="349"><net_src comp="337" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="337" pin="1"/><net_sink comp="341" pin=4"/></net>

<net id="413"><net_src comp="410" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="424"><net_src comp="341" pin="6"/><net_sink comp="414" pin=2"/></net>

<net id="425"><net_src comp="341" pin="6"/><net_sink comp="414" pin=4"/></net>

<net id="426"><net_src comp="341" pin="6"/><net_sink comp="414" pin=6"/></net>

<net id="427"><net_src comp="414" pin="8"/><net_sink comp="410" pin=0"/></net>

<net id="431"><net_src comp="428" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="442"><net_src comp="327" pin="6"/><net_sink comp="432" pin=0"/></net>

<net id="443"><net_src comp="327" pin="6"/><net_sink comp="432" pin=4"/></net>

<net id="444"><net_src comp="327" pin="6"/><net_sink comp="432" pin=6"/></net>

<net id="445"><net_src comp="432" pin="8"/><net_sink comp="428" pin=0"/></net>

<net id="449"><net_src comp="446" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="460"><net_src comp="313" pin="6"/><net_sink comp="450" pin=0"/></net>

<net id="461"><net_src comp="313" pin="6"/><net_sink comp="450" pin=2"/></net>

<net id="462"><net_src comp="313" pin="6"/><net_sink comp="450" pin=6"/></net>

<net id="463"><net_src comp="450" pin="8"/><net_sink comp="446" pin=0"/></net>

<net id="467"><net_src comp="464" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="478"><net_src comp="299" pin="6"/><net_sink comp="468" pin=0"/></net>

<net id="479"><net_src comp="299" pin="6"/><net_sink comp="468" pin=2"/></net>

<net id="480"><net_src comp="299" pin="6"/><net_sink comp="468" pin=4"/></net>

<net id="481"><net_src comp="468" pin="8"/><net_sink comp="464" pin=0"/></net>

<net id="485"><net_src comp="482" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="496"><net_src comp="285" pin="6"/><net_sink comp="486" pin=2"/></net>

<net id="497"><net_src comp="285" pin="6"/><net_sink comp="486" pin=4"/></net>

<net id="498"><net_src comp="285" pin="6"/><net_sink comp="486" pin=6"/></net>

<net id="499"><net_src comp="486" pin="8"/><net_sink comp="482" pin=0"/></net>

<net id="503"><net_src comp="500" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="514"><net_src comp="271" pin="6"/><net_sink comp="504" pin=0"/></net>

<net id="515"><net_src comp="271" pin="6"/><net_sink comp="504" pin=4"/></net>

<net id="516"><net_src comp="271" pin="6"/><net_sink comp="504" pin=6"/></net>

<net id="517"><net_src comp="504" pin="8"/><net_sink comp="500" pin=0"/></net>

<net id="521"><net_src comp="518" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="532"><net_src comp="257" pin="6"/><net_sink comp="522" pin=0"/></net>

<net id="533"><net_src comp="257" pin="6"/><net_sink comp="522" pin=2"/></net>

<net id="534"><net_src comp="257" pin="6"/><net_sink comp="522" pin=6"/></net>

<net id="535"><net_src comp="522" pin="8"/><net_sink comp="518" pin=0"/></net>

<net id="539"><net_src comp="536" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="550"><net_src comp="243" pin="6"/><net_sink comp="540" pin=0"/></net>

<net id="551"><net_src comp="243" pin="6"/><net_sink comp="540" pin=2"/></net>

<net id="552"><net_src comp="243" pin="6"/><net_sink comp="540" pin=4"/></net>

<net id="553"><net_src comp="540" pin="8"/><net_sink comp="536" pin=0"/></net>

<net id="557"><net_src comp="200" pin="6"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="559"><net_src comp="554" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="564"><net_src comp="62" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="200" pin="6"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="200" pin="6"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="64" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="575"><net_src comp="214" pin="6"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="52" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="50" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="48" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="46" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="44" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="42" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="40" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="38" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="36" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="34" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="32" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="30" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="28" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="26" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="24" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="22" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="20" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="647"><net_src comp="18" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="651"><net_src comp="16" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="655"><net_src comp="14" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="659"><net_src comp="12" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="663"><net_src comp="10" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="8" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="6" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="675"><net_src comp="4" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="679"><net_src comp="2" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="683"><net_src comp="54" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="688"><net_src comp="214" pin="6"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="120" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="684" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="122" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="701"><net_src comp="690" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="702"><net_src comp="66" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="703"><net_src comp="684" pin="2"/><net_sink comp="696" pin=2"/></net>

<net id="707"><net_src comp="354" pin="54"/><net_sink comp="704" pin=0"/></net>

<net id="715"><net_src comp="708" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="704" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="722"><net_src comp="146" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="723"><net_src comp="711" pin="2"/><net_sink comp="717" pin=1"/></net>

<net id="724"><net_src comp="126" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="728"><net_src comp="717" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="737"><net_src comp="148" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="738"><net_src comp="299" pin="6"/><net_sink comp="729" pin=1"/></net>

<net id="739"><net_src comp="313" pin="6"/><net_sink comp="729" pin=2"/></net>

<net id="740"><net_src comp="327" pin="6"/><net_sink comp="729" pin=3"/></net>

<net id="741"><net_src comp="341" pin="6"/><net_sink comp="729" pin=4"/></net>

<net id="746"><net_src comp="725" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="729" pin="6"/><net_sink comp="742" pin=1"/></net>

<net id="748"><net_src comp="742" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="749"><net_src comp="742" pin="2"/><net_sink comp="432" pin=2"/></net>

<net id="750"><net_src comp="742" pin="2"/><net_sink comp="450" pin=4"/></net>

<net id="751"><net_src comp="742" pin="2"/><net_sink comp="468" pin=6"/></net>

<net id="752"><net_src comp="742" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="753"><net_src comp="742" pin="2"/><net_sink comp="504" pin=2"/></net>

<net id="754"><net_src comp="742" pin="2"/><net_sink comp="522" pin=4"/></net>

<net id="755"><net_src comp="742" pin="2"/><net_sink comp="540" pin=6"/></net>

<net id="762"><net_src comp="162" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="763"><net_src comp="540" pin="8"/><net_sink comp="756" pin=1"/></net>

<net id="764"><net_src comp="164" pin="0"/><net_sink comp="756" pin=2"/></net>

<net id="765"><net_src comp="166" pin="0"/><net_sink comp="756" pin=3"/></net>

<net id="772"><net_src comp="162" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="773"><net_src comp="522" pin="8"/><net_sink comp="766" pin=1"/></net>

<net id="774"><net_src comp="164" pin="0"/><net_sink comp="766" pin=2"/></net>

<net id="775"><net_src comp="166" pin="0"/><net_sink comp="766" pin=3"/></net>

<net id="782"><net_src comp="162" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="783"><net_src comp="504" pin="8"/><net_sink comp="776" pin=1"/></net>

<net id="784"><net_src comp="164" pin="0"/><net_sink comp="776" pin=2"/></net>

<net id="785"><net_src comp="166" pin="0"/><net_sink comp="776" pin=3"/></net>

<net id="792"><net_src comp="162" pin="0"/><net_sink comp="786" pin=0"/></net>

<net id="793"><net_src comp="486" pin="8"/><net_sink comp="786" pin=1"/></net>

<net id="794"><net_src comp="164" pin="0"/><net_sink comp="786" pin=2"/></net>

<net id="795"><net_src comp="166" pin="0"/><net_sink comp="786" pin=3"/></net>

<net id="800"><net_src comp="168" pin="0"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="756" pin="4"/><net_sink comp="796" pin=1"/></net>

<net id="806"><net_src comp="796" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="766" pin="4"/><net_sink comp="802" pin=1"/></net>

<net id="812"><net_src comp="802" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="776" pin="4"/><net_sink comp="808" pin=1"/></net>

<net id="818"><net_src comp="808" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="786" pin="4"/><net_sink comp="814" pin=1"/></net>

<net id="823"><net_src comp="814" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="827"><net_src comp="170" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="832"><net_src comp="560" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="837"><net_src comp="183" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="842"><net_src comp="566" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="846"><net_src comp="177" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="729" pin=5"/></net>

<net id="851"><net_src comp="572" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="855"><net_src comp="576" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="354" pin=50"/></net>

<net id="860"><net_src comp="580" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="354" pin=48"/></net>

<net id="865"><net_src comp="584" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="354" pin=46"/></net>

<net id="870"><net_src comp="588" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="354" pin=44"/></net>

<net id="875"><net_src comp="592" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="354" pin=42"/></net>

<net id="880"><net_src comp="596" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="354" pin=40"/></net>

<net id="885"><net_src comp="600" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="354" pin=38"/></net>

<net id="890"><net_src comp="604" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="354" pin=36"/></net>

<net id="895"><net_src comp="608" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="354" pin=34"/></net>

<net id="900"><net_src comp="612" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="354" pin=32"/></net>

<net id="905"><net_src comp="616" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="354" pin=30"/></net>

<net id="910"><net_src comp="620" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="354" pin=28"/></net>

<net id="915"><net_src comp="624" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="354" pin=26"/></net>

<net id="920"><net_src comp="628" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="354" pin=24"/></net>

<net id="925"><net_src comp="632" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="354" pin=22"/></net>

<net id="930"><net_src comp="636" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="354" pin=20"/></net>

<net id="935"><net_src comp="640" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="354" pin=18"/></net>

<net id="940"><net_src comp="644" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="354" pin=16"/></net>

<net id="945"><net_src comp="648" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="354" pin=14"/></net>

<net id="950"><net_src comp="652" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="354" pin=12"/></net>

<net id="955"><net_src comp="656" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="354" pin=10"/></net>

<net id="960"><net_src comp="660" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="354" pin=8"/></net>

<net id="965"><net_src comp="664" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="354" pin=6"/></net>

<net id="970"><net_src comp="668" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="354" pin=4"/></net>

<net id="975"><net_src comp="672" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="980"><net_src comp="676" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="985"><net_src comp="680" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="354" pin=52"/></net>

<net id="990"><net_src comp="190" pin="3"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="995"><net_src comp="696" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="214" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : outidx3 | {2 3 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_0 | {3 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_1285 | {3 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_2286 | {3 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_3287 | {3 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_4 | {3 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_5 | {3 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_6 | {3 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_7 | {3 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_8 | {3 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_9 | {3 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_10 | {3 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_11 | {3 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_12 | {3 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_13 | {3 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_14 | {3 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_15 | {3 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_16 | {3 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_17 | {3 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_18 | {3 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_19 | {3 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_20 | {3 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_21 | {3 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_22 | {3 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_23 | {3 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_24 | {3 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_25 | {3 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_26 | {3 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : w2_V | {2 3 }
  - Chain level:
	State 1
	State 2
		zext_ln133 : 1
		outidx3_addr : 2
		out_index : 3
		w_index : 1
		w2_V_addr : 2
		w2_V_load : 3
		icmp_ln129 : 1
	State 3
		trunc_ln139 : 1
		switch_ln55 : 2
		in_index : 1
		icmp_ln148 : 2
		select_ln148 : 3
	State 4
		br_ln0 : 1
		sext_ln728_15 : 1
		mul_ln728 : 2
		shl_ln : 3
		sext_ln728 : 4
		tmp : 1
		acc_0_V : 5
		acc_3_V_1 : 6
		acc_2_V_1 : 6
		acc_1_V_1 : 6
		acc_0_V_1 : 6
		p_Val2_20_37_i : 6
		p_Val2_20_25_i : 6
		p_Val2_20_13_i : 6
		p_Val2_20_01_i : 6
		empty : 1
		res_0_V_write_assign : 7
		res_1_V_write_assign : 7
		res_2_V_write_assign : 7
		res_3_V_write_assign : 7
		mrv_i : 8
		mrv_1_i : 9
		mrv_2_i : 10
		mrv_3_i : 11
		return_ln259 : 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |        w_index_fu_560       |    0    |    0    |    15   |
|    add   |       in_index_fu_684       |    0    |    0    |    39   |
|          |        acc_0_V_fu_742       |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|  select  |     select_ln148_fu_696     |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln129_fu_566      |    0    |    0    |    11   |
|          |      icmp_ln148_fu_690      |    0    |    0    |    20   |
|----------|-----------------------------|---------|---------|---------|
|    mux   |          tmp_fu_729         |    0    |    0    |    17   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |       mul_ln728_fu_711      |    1    |    0    |    5    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |      zext_ln133_fu_554      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln139_fu_572     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |     sext_ln728_15_fu_704    |    0    |    0    |    0    |
|   sext   |     sext_ln728_16_fu_708    |    0    |    0    |    0    |
|          |      sext_ln728_fu_725      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|        shl_ln_fu_717        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          | res_0_V_write_assign_fu_756 |    0    |    0    |    0    |
|partselect| res_1_V_write_assign_fu_766 |    0    |    0    |    0    |
|          | res_2_V_write_assign_fu_776 |    0    |    0    |    0    |
|          | res_3_V_write_assign_fu_786 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         mrv_i_fu_796        |    0    |    0    |    0    |
|insertvalue|        mrv_1_i_fu_802       |    0    |    0    |    0    |
|          |        mrv_2_i_fu_808       |    0    |    0    |    0    |
|          |        mrv_3_i_fu_814       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|  return  |     return_ln259_fu_820     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    1    |    0    |   178   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|   UnifiedRetVal_i_i_reg_351   |   16   |
|      acc_0_V_020_reg_295      |   32   |
|       acc_0_V_1_reg_464       |   32   |
|      acc_1_V_019_reg_309      |   32   |
|       acc_1_V_1_reg_446       |   32   |
|      acc_2_V_018_reg_323      |   32   |
|       acc_2_V_1_reg_428       |   32   |
|      acc_3_V_017_reg_337      |   32   |
|       acc_3_V_1_reg_410       |   32   |
|        do_init_reg_224        |    1   |
|       icmp_ln129_reg_839      |    1   |
|    in_index_0_i_i29_reg_210   |   32   |
|  kernel_data_V_0_load_reg_977 |   16   |
| kernel_data_V_10_load_reg_927 |   16   |
| kernel_data_V_11_load_reg_922 |   16   |
|kernel_data_V_1285_load_reg_972|   16   |
| kernel_data_V_12_load_reg_917 |   16   |
| kernel_data_V_13_load_reg_912 |   16   |
| kernel_data_V_14_load_reg_907 |   16   |
| kernel_data_V_15_load_reg_902 |   16   |
| kernel_data_V_16_load_reg_897 |   16   |
| kernel_data_V_17_load_reg_892 |   16   |
| kernel_data_V_18_load_reg_887 |   16   |
| kernel_data_V_19_load_reg_882 |   16   |
| kernel_data_V_20_load_reg_877 |   16   |
| kernel_data_V_21_load_reg_872 |   16   |
|kernel_data_V_2286_load_reg_967|   16   |
| kernel_data_V_22_load_reg_867 |   16   |
| kernel_data_V_23_load_reg_862 |   16   |
| kernel_data_V_24_load_reg_857 |   16   |
| kernel_data_V_25_load_reg_852 |   16   |
| kernel_data_V_26_load_reg_982 |   16   |
|kernel_data_V_3287_load_reg_962|   16   |
|  kernel_data_V_4_load_reg_957 |   16   |
|  kernel_data_V_5_load_reg_952 |   16   |
|  kernel_data_V_6_load_reg_947 |   16   |
|  kernel_data_V_7_load_reg_942 |   16   |
|  kernel_data_V_8_load_reg_937 |   16   |
|  kernel_data_V_9_load_reg_932 |   16   |
|       out_index_reg_843       |    2   |
|      outidx3_addr_reg_824     |    7   |
|     p_Val2_20_01_i_reg_536    |   32   |
|    p_Val2_20_0_i28_reg_239    |   32   |
|     p_Val2_20_13_i_reg_518    |   32   |
|    p_Val2_20_1_i26_reg_253    |   32   |
|     p_Val2_20_25_i_reg_500    |   32   |
|    p_Val2_20_2_i24_reg_267    |   32   |
|     p_Val2_20_37_i_reg_482    |   32   |
|    p_Val2_20_3_i22_reg_281    |   32   |
|      select_ln148_reg_992     |   32   |
|      trunc_ln139_reg_848      |    5   |
|       w2_V_addr_reg_834       |    7   |
|       w2_V_load_reg_987       |    5   |
|       w_index30_reg_196       |    7   |
|        w_index_reg_829        |    7   |
+-------------------------------+--------+
|             Total             |  1066  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_177 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_190 |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   28   ||  1.312  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   178  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |  1066  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |  1066  |   196  |
+-----------+--------+--------+--------+--------+
