{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559261122654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559261122655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 19:05:22 2019 " "Processing started: Thu May 30 19:05:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559261122655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559261122655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off prueba3 -c prueba3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off prueba3 -c prueba3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559261122655 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1559261123562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/unidadcontrol/ucontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/unidadcontrol/ucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uControl-rtl " "Found design unit 1: uControl-rtl" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559261124402 ""} { "Info" "ISGN_ENTITY_NAME" "1 uControl " "Found entity 1: uControl" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559261124402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559261124402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/muxiord/muxiord.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/muxiord/muxiord.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxIorD-archMuxIorD " "Found design unit 1: MuxIorD-archMuxIorD" {  } { { "../MuxIorD/MuxIorD.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/MuxIorD/MuxIorD.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559261124406 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxIorD " "Found entity 1: MuxIorD" {  } { { "../MuxIorD/MuxIorD.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/MuxIorD/MuxIorD.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559261124406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559261124406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/pc/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/pc/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-PC_arc " "Found design unit 1: PC-PC_arc" {  } { { "../PC/PC.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/PC/PC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559261124409 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../PC/PC.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/PC/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559261124409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559261124409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/muxpcsrc/muxpcsrc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/muxpcsrc/muxpcsrc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxPCsrc-archmuxPCsrc " "Found design unit 1: muxPCsrc-archmuxPCsrc" {  } { { "../MuxPcSrc/muxPCsrc.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/MuxPcSrc/muxPCsrc.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559261124413 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxPCsrc " "Found entity 1: muxPCsrc" {  } { { "../MuxPcSrc/muxPCsrc.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/MuxPcSrc/muxPCsrc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559261124413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559261124413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/signextend26/signextend26.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/signextend26/signextend26.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend26-SignExtend26_arc " "Found design unit 1: SignExtend26-SignExtend26_arc" {  } { { "../SignExtend26/SignExtend26.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/SignExtend26/SignExtend26.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559261124416 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend26 " "Found entity 1: SignExtend26" {  } { { "../SignExtend26/SignExtend26.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/SignExtend26/SignExtend26.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559261124416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559261124416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/signextend/signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/signextend/signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-behavior " "Found design unit 1: SignExtend-behavior" {  } { { "../SignExtend/SignExtend.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/SignExtend/SignExtend.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559261124420 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "../SignExtend/SignExtend.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/SignExtend/SignExtend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559261124420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559261124420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/divisor/divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/divisor/divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-behavior " "Found design unit 1: divisor-behavior" {  } { { "../Divisor/Divisor.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Divisor/Divisor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559261124424 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "../Divisor/Divisor.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Divisor/Divisor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559261124424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559261124424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Alu-Alu_arc " "Found design unit 1: Alu-Alu_arc" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559261124427 ""} { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559261124427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559261124427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/alucontrol/alucontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/alucontrol/alucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AluControl-arch_AluControl " "Found design unit 1: AluControl-arch_AluControl" {  } { { "../ALUControl/AluControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/ALUControl/AluControl.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559261124431 ""} { "Info" "ISGN_ENTITY_NAME" "1 AluControl " "Found entity 1: AluControl" {  } { { "../ALUControl/AluControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/ALUControl/AluControl.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559261124431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559261124431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/alusrcb/muxalusrcb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/alusrcb/muxalusrcb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxAluSrcB-archMuxAluSrcB " "Found design unit 1: MuxAluSrcB-archMuxAluSrcB" {  } { { "../AluSrcB/MuxAluSrcB.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/AluSrcB/MuxAluSrcB.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559261124434 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxAluSrcB " "Found entity 1: MuxAluSrcB" {  } { { "../AluSrcB/MuxAluSrcB.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/AluSrcB/MuxAluSrcB.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559261124434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559261124434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/muxalusrca/muxsrca.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/muxalusrca/muxsrca.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxSrcA-archMuxScrA " "Found design unit 1: MuxSrcA-archMuxScrA" {  } { { "../MuxAluSrcA/MuxSrcA.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/MuxAluSrcA/MuxSrcA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559261124438 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxSrcA " "Found entity 1: MuxSrcA" {  } { { "../MuxAluSrcA/MuxSrcA.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/MuxAluSrcA/MuxSrcA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559261124438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559261124438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/regfile/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/regfile/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-arch_RegFile " "Found design unit 1: RegFile-arch_RegFile" {  } { { "../RegFile/RegFile.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/RegFile/RegFile.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559261124442 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "../RegFile/RegFile.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/RegFile/RegFile.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559261124442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559261124442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/muxmemtoreg/muxmemtoreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/muxmemtoreg/muxmemtoreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxMemToReg-archMuxMemToReg " "Found design unit 1: MuxMemToReg-archMuxMemToReg" {  } { { "../MuxMemToReg/MuxMemToReg.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/MuxMemToReg/MuxMemToReg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559261124445 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxMemToReg " "Found entity 1: MuxMemToReg" {  } { { "../MuxMemToReg/MuxMemToReg.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/MuxMemToReg/MuxMemToReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559261124445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559261124445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/muxregdst/muxregdst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/muxregdst/muxregdst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxRegDst-archMuxRegDst " "Found design unit 1: MuxRegDst-archMuxRegDst" {  } { { "../MuxRegDst/MuxRegDst.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/MuxRegDst/MuxRegDst.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559261124449 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxRegDst " "Found entity 1: MuxRegDst" {  } { { "../MuxRegDst/MuxRegDst.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/MuxRegDst/MuxRegDst.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559261124449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559261124449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/registros/registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/registros/registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registro-arch_Registro " "Found design unit 1: Registro-arch_Registro" {  } { { "../Registros/Registro.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Registros/Registro.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559261124452 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registro " "Found entity 1: Registro" {  } { { "../Registros/Registro.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Registros/Registro.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559261124452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559261124452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/instructionreg/instructionreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/instructionreg/instructionreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionReg-InstructionReg_arc " "Found design unit 1: InstructionReg-InstructionReg_arc" {  } { { "../InstructionReg/InstructionReg.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/InstructionReg/InstructionReg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559261124456 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionReg " "Found entity 1: InstructionReg" {  } { { "../InstructionReg/InstructionReg.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/InstructionReg/InstructionReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559261124456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559261124456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prueba3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prueba3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prueba3-arch_prueba " "Found design unit 1: prueba3-arch_prueba" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559261124460 ""} { "Info" "ISGN_ENTITY_NAME" "1 prueba3 " "Found entity 1: prueba3" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559261124460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559261124460 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "prueba3 " "Elaborating entity \"prueba3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1559261124608 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "salidaCLK prueba3.vhd(231) " "VHDL Signal Declaration warning at prueba3.vhd(231): used implicit default value for signal \"salidaCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 231 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1559261124612 "|prueba3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "smemRead prueba3.vhd(241) " "Verilog HDL or VHDL warning at prueba3.vhd(241): object \"smemRead\" assigned a value but never read" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 241 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559261124612 "|prueba3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "smemWrite prueba3.vhd(242) " "Verilog HDL or VHDL warning at prueba3.vhd(242): object \"smemWrite\" assigned a value but never read" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 242 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559261124612 "|prueba3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uControl uControl:unidadControl " "Elaborating entity \"uControl\" for hierarchy \"uControl:unidadControl\"" {  } { { "prueba3.vhd" "unidadControl" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261124667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxIorD MuxIorD:cMuxIorD " "Elaborating entity \"MuxIorD\" for hierarchy \"MuxIorD:cMuxIorD\"" {  } { { "prueba3.vhd" "cMuxIorD" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261124672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:cPC " "Elaborating entity \"PC\" for hierarchy \"PC:cPC\"" {  } { { "prueba3.vhd" "cPC" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261124676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxPCsrc muxPCsrc:muxPC " "Elaborating entity \"muxPCsrc\" for hierarchy \"muxPCsrc:muxPC\"" {  } { { "prueba3.vhd" "muxPC" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261124680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend26 SignExtend26:SE26 " "Elaborating entity \"SignExtend26\" for hierarchy \"SignExtend26:SE26\"" {  } { { "prueba3.vhd" "SE26" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261124685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionReg InstructionReg:IR " "Elaborating entity \"InstructionReg\" for hierarchy \"InstructionReg:IR\"" {  } { { "prueba3.vhd" "IR" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261124689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:signoExtendido " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:signoExtendido\"" {  } { { "prueba3.vhd" "signoExtendido" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261124693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxMemToReg MuxMemToReg:muxMemReg " "Elaborating entity \"MuxMemToReg\" for hierarchy \"MuxMemToReg:muxMemReg\"" {  } { { "prueba3.vhd" "muxMemReg" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261124697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxRegDst MuxRegDst:muxDST " "Elaborating entity \"MuxRegDst\" for hierarchy \"MuxRegDst:muxDST\"" {  } { { "prueba3.vhd" "muxDST" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261124701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:registerFile " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:registerFile\"" {  } { { "prueba3.vhd" "registerFile" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261124705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registro Registro:regA " "Elaborating entity \"Registro\" for hierarchy \"Registro:regA\"" {  } { { "prueba3.vhd" "regA" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261124710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxSrcA MuxSrcA:MuxAluSrcA " "Elaborating entity \"MuxSrcA\" for hierarchy \"MuxSrcA:MuxAluSrcA\"" {  } { { "prueba3.vhd" "MuxAluSrcA" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261124719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxAluSrcB MuxAluSrcB:aMuxAluSrcB " "Elaborating entity \"MuxAluSrcB\" for hierarchy \"MuxAluSrcB:aMuxAluSrcB\"" {  } { { "prueba3.vhd" "aMuxAluSrcB" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261124723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Alu:aAlu " "Elaborating entity \"Alu\" for hierarchy \"Alu:aAlu\"" {  } { { "prueba3.vhd" "aAlu" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261124728 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "br Alu.vhd(18) " "VHDL Process Statement warning at Alu.vhd(18): inferring latch(es) for signal or variable \"br\", which holds its previous value in one or more paths through the process" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559261124732 "|prueba3|Alu:aAlu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "res Alu.vhd(18) " "VHDL Process Statement warning at Alu.vhd(18): inferring latch(es) for signal or variable \"res\", which holds its previous value in one or more paths through the process" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559261124732 "|prueba3|Alu:aAlu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp Alu.vhd(18) " "VHDL Process Statement warning at Alu.vhd(18): inferring latch(es) for signal or variable \"tmp\", which holds its previous value in one or more paths through the process" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559261124732 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[0\] Alu.vhd(18) " "Inferred latch for \"tmp\[0\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124732 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[1\] Alu.vhd(18) " "Inferred latch for \"tmp\[1\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124732 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[2\] Alu.vhd(18) " "Inferred latch for \"tmp\[2\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124732 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[3\] Alu.vhd(18) " "Inferred latch for \"tmp\[3\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124732 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[4\] Alu.vhd(18) " "Inferred latch for \"tmp\[4\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124732 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[5\] Alu.vhd(18) " "Inferred latch for \"tmp\[5\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124732 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[6\] Alu.vhd(18) " "Inferred latch for \"tmp\[6\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124732 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[7\] Alu.vhd(18) " "Inferred latch for \"tmp\[7\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124732 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[8\] Alu.vhd(18) " "Inferred latch for \"tmp\[8\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124732 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[9\] Alu.vhd(18) " "Inferred latch for \"tmp\[9\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124732 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[10\] Alu.vhd(18) " "Inferred latch for \"tmp\[10\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124732 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[11\] Alu.vhd(18) " "Inferred latch for \"tmp\[11\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124732 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[12\] Alu.vhd(18) " "Inferred latch for \"tmp\[12\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124732 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[13\] Alu.vhd(18) " "Inferred latch for \"tmp\[13\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124732 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[14\] Alu.vhd(18) " "Inferred latch for \"tmp\[14\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124732 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[15\] Alu.vhd(18) " "Inferred latch for \"tmp\[15\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124732 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[16\] Alu.vhd(18) " "Inferred latch for \"tmp\[16\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124732 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[17\] Alu.vhd(18) " "Inferred latch for \"tmp\[17\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124732 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[18\] Alu.vhd(18) " "Inferred latch for \"tmp\[18\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124733 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[19\] Alu.vhd(18) " "Inferred latch for \"tmp\[19\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124733 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[20\] Alu.vhd(18) " "Inferred latch for \"tmp\[20\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124733 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[21\] Alu.vhd(18) " "Inferred latch for \"tmp\[21\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124733 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[22\] Alu.vhd(18) " "Inferred latch for \"tmp\[22\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124733 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[23\] Alu.vhd(18) " "Inferred latch for \"tmp\[23\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124733 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[24\] Alu.vhd(18) " "Inferred latch for \"tmp\[24\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124733 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[25\] Alu.vhd(18) " "Inferred latch for \"tmp\[25\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124733 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[26\] Alu.vhd(18) " "Inferred latch for \"tmp\[26\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124733 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[27\] Alu.vhd(18) " "Inferred latch for \"tmp\[27\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124733 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[28\] Alu.vhd(18) " "Inferred latch for \"tmp\[28\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124733 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[29\] Alu.vhd(18) " "Inferred latch for \"tmp\[29\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124734 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[30\] Alu.vhd(18) " "Inferred latch for \"tmp\[30\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124734 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[31\] Alu.vhd(18) " "Inferred latch for \"tmp\[31\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124734 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[0\] Alu.vhd(18) " "Inferred latch for \"res\[0\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124734 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[1\] Alu.vhd(18) " "Inferred latch for \"res\[1\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124734 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[2\] Alu.vhd(18) " "Inferred latch for \"res\[2\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124734 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[3\] Alu.vhd(18) " "Inferred latch for \"res\[3\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124734 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[4\] Alu.vhd(18) " "Inferred latch for \"res\[4\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124734 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[5\] Alu.vhd(18) " "Inferred latch for \"res\[5\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124734 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[6\] Alu.vhd(18) " "Inferred latch for \"res\[6\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124734 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[7\] Alu.vhd(18) " "Inferred latch for \"res\[7\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124734 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[8\] Alu.vhd(18) " "Inferred latch for \"res\[8\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124735 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[9\] Alu.vhd(18) " "Inferred latch for \"res\[9\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124735 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[10\] Alu.vhd(18) " "Inferred latch for \"res\[10\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124735 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[11\] Alu.vhd(18) " "Inferred latch for \"res\[11\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124735 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[12\] Alu.vhd(18) " "Inferred latch for \"res\[12\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124735 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[13\] Alu.vhd(18) " "Inferred latch for \"res\[13\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124735 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[14\] Alu.vhd(18) " "Inferred latch for \"res\[14\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124735 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[15\] Alu.vhd(18) " "Inferred latch for \"res\[15\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124735 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[16\] Alu.vhd(18) " "Inferred latch for \"res\[16\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124735 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[17\] Alu.vhd(18) " "Inferred latch for \"res\[17\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124735 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[18\] Alu.vhd(18) " "Inferred latch for \"res\[18\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124735 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[19\] Alu.vhd(18) " "Inferred latch for \"res\[19\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124735 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[20\] Alu.vhd(18) " "Inferred latch for \"res\[20\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124736 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[21\] Alu.vhd(18) " "Inferred latch for \"res\[21\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124736 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[22\] Alu.vhd(18) " "Inferred latch for \"res\[22\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124736 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[23\] Alu.vhd(18) " "Inferred latch for \"res\[23\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124736 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[24\] Alu.vhd(18) " "Inferred latch for \"res\[24\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124736 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[25\] Alu.vhd(18) " "Inferred latch for \"res\[25\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124736 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[26\] Alu.vhd(18) " "Inferred latch for \"res\[26\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124736 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[27\] Alu.vhd(18) " "Inferred latch for \"res\[27\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124736 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[28\] Alu.vhd(18) " "Inferred latch for \"res\[28\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124736 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[29\] Alu.vhd(18) " "Inferred latch for \"res\[29\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124736 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[30\] Alu.vhd(18) " "Inferred latch for \"res\[30\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124736 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[31\] Alu.vhd(18) " "Inferred latch for \"res\[31\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124736 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "br Alu.vhd(18) " "Inferred latch for \"br\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559261124737 "|prueba3|Alu:aAlu"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "RegFile:registerFile\|array_reg_rtl_0 " "Inferred dual-clock RAM node \"RegFile:registerFile\|array_reg_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1559261125101 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "RegFile:registerFile\|array_reg_rtl_1 " "Inferred dual-clock RAM node \"RegFile:registerFile\|array_reg_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1559261125102 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RegFile:registerFile\|array_reg_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RegFile:registerFile\|array_reg_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559261125385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559261125385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559261125385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559261125385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559261125385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559261125385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559261125385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559261125385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B CLOCK1 " "Parameter OUTDATA_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559261125385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559261125385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559261125385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559261125385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559261125385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559261125385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/prueba3.ram0_RegFile_be88a862.hdl.mif " "Parameter INIT_FILE set to db/prueba3.ram0_RegFile_be88a862.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559261125385 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1559261125385 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RegFile:registerFile\|array_reg_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"RegFile:registerFile\|array_reg_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559261125385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559261125385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559261125385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559261125385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559261125385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559261125385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559261125385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559261125385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B CLOCK1 " "Parameter OUTDATA_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559261125385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559261125385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559261125385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559261125385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559261125385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559261125385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/prueba3.ram0_RegFile_be88a862.hdl.mif " "Parameter INIT_FILE set to db/prueba3.ram0_RegFile_be88a862.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559261125385 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1559261125385 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1559261125385 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Alu:aAlu\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Alu:aAlu\|Mod0\"" {  } { { "../Alu/Alu.vhd" "Mod0" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559261125392 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Alu:aAlu\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Alu:aAlu\|Div0\"" {  } { { "../Alu/Alu.vhd" "Div0" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559261125392 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Alu:aAlu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Alu:aAlu\|Mult0\"" {  } { { "../Alu/Alu.vhd" "Mult0" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559261125392 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1559261125392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RegFile:registerFile\|altsyncram:array_reg_rtl_0 " "Elaborated megafunction instantiation \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559261125615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegFile:registerFile\|altsyncram:array_reg_rtl_0 " "Instantiated megafunction \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261125615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261125615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261125615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261125615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261125615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261125615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261125615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261125615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261125615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261125615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261125615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261125615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261125615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261125615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/prueba3.ram0_RegFile_be88a862.hdl.mif " "Parameter \"INIT_FILE\" = \"db/prueba3.ram0_RegFile_be88a862.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261125615 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559261125615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i5i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i5i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i5i1 " "Found entity 1: altsyncram_i5i1" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559261125741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559261125741 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Alu:aAlu\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Alu:aAlu\|lpm_divide:Mod0\"" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559261125934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Alu:aAlu\|lpm_divide:Mod0 " "Instantiated megafunction \"Alu:aAlu\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261125934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261125934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261125934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261125934 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559261125934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_28m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_28m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_28m " "Found entity 1: lpm_divide_28m" {  } { { "db/lpm_divide_28m.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/lpm_divide_28m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559261126055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559261126055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559261126096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559261126096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559261126262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559261126262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559261128053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559261128053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559261128188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559261128188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Alu:aAlu\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Alu:aAlu\|lpm_divide:Div0\"" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559261128220 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Alu:aAlu\|lpm_divide:Div0 " "Instantiated megafunction \"Alu:aAlu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261128220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261128220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261128220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261128220 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559261128220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vfm " "Found entity 1: lpm_divide_vfm" {  } { { "db/lpm_divide_vfm.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/lpm_divide_vfm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559261128332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559261128332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Alu:aAlu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Alu:aAlu\|lpm_mult:Mult0\"" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559261128491 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Alu:aAlu\|lpm_mult:Mult0 " "Instantiated megafunction \"Alu:aAlu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261128492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261128492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261128492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261128492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261128492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261128492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261128492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261128492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559261128492 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559261128492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_m8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_m8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_m8t " "Found entity 1: mult_m8t" {  } { { "db/mult_m8t.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/mult_m8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559261128608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559261128608 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Alu:aAlu\|lpm_mult:Mult0\|mult_m8t:auto_generated\|mac_mult7 " "Synthesized away node \"Alu:aAlu\|lpm_mult:Mult0\|mult_m8t:auto_generated\|mac_mult7\"" {  } { { "db/mult_m8t.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/mult_m8t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 29 -1 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 429 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559261129024 "|prueba3|Alu:aAlu|lpm_mult:Mult0|mult_m8t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Alu:aAlu\|lpm_mult:Mult0\|mult_m8t:auto_generated\|mac_out8 " "Synthesized away node \"Alu:aAlu\|lpm_mult:Mult0\|mult_m8t:auto_generated\|mac_out8\"" {  } { { "db/mult_m8t.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/mult_m8t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 29 -1 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 429 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559261129024 "|prueba3|Alu:aAlu|lpm_mult:Mult0|mult_m8t:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1559261129024 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1559261129024 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1559261129722 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1559261129722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[0\] " "Latch Alu:aAlu\|res\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:unidadControl\|aluOP\[0\] " "Ports D and ENA on the latch are fed by the same signal uControl:unidadControl\|aluOP\[0\]" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559261129799 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559261129799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|br " "Latch Alu:aAlu\|br has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:unidadControl\|aluOP\[2\] " "Ports D and ENA on the latch are fed by the same signal uControl:unidadControl\|aluOP\[2\]" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559261129800 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559261129800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[1\] " "Latch Alu:aAlu\|res\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:unidadControl\|aluOP\[0\] " "Ports D and ENA on the latch are fed by the same signal uControl:unidadControl\|aluOP\[0\]" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559261129800 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559261129800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[2\] " "Latch Alu:aAlu\|res\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:unidadControl\|aluOP\[0\] " "Ports D and ENA on the latch are fed by the same signal uControl:unidadControl\|aluOP\[0\]" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559261129800 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559261129800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[3\] " "Latch Alu:aAlu\|res\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:unidadControl\|aluOP\[0\] " "Ports D and ENA on the latch are fed by the same signal uControl:unidadControl\|aluOP\[0\]" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559261129800 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559261129800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[4\] " "Latch Alu:aAlu\|res\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:unidadControl\|aluOP\[0\] " "Ports D and ENA on the latch are fed by the same signal uControl:unidadControl\|aluOP\[0\]" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559261129801 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559261129801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[5\] " "Latch Alu:aAlu\|res\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:unidadControl\|aluOP\[0\] " "Ports D and ENA on the latch are fed by the same signal uControl:unidadControl\|aluOP\[0\]" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559261129801 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559261129801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[6\] " "Latch Alu:aAlu\|res\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:unidadControl\|aluOP\[0\] " "Ports D and ENA on the latch are fed by the same signal uControl:unidadControl\|aluOP\[0\]" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559261129801 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559261129801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[7\] " "Latch Alu:aAlu\|res\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:unidadControl\|aluOP\[0\] " "Ports D and ENA on the latch are fed by the same signal uControl:unidadControl\|aluOP\[0\]" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559261129801 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559261129801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[8\] " "Latch Alu:aAlu\|res\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:unidadControl\|aluOP\[0\] " "Ports D and ENA on the latch are fed by the same signal uControl:unidadControl\|aluOP\[0\]" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559261129801 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559261129801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[9\] " "Latch Alu:aAlu\|res\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:unidadControl\|aluOP\[0\] " "Ports D and ENA on the latch are fed by the same signal uControl:unidadControl\|aluOP\[0\]" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559261129802 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559261129802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[10\] " "Latch Alu:aAlu\|res\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:unidadControl\|aluOP\[0\] " "Ports D and ENA on the latch are fed by the same signal uControl:unidadControl\|aluOP\[0\]" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559261129802 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559261129802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[11\] " "Latch Alu:aAlu\|res\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:unidadControl\|aluOP\[0\] " "Ports D and ENA on the latch are fed by the same signal uControl:unidadControl\|aluOP\[0\]" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559261129802 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559261129802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[12\] " "Latch Alu:aAlu\|res\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:unidadControl\|aluOP\[0\] " "Ports D and ENA on the latch are fed by the same signal uControl:unidadControl\|aluOP\[0\]" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559261129802 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559261129802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[13\] " "Latch Alu:aAlu\|res\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:unidadControl\|aluOP\[0\] " "Ports D and ENA on the latch are fed by the same signal uControl:unidadControl\|aluOP\[0\]" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559261129803 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559261129803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[14\] " "Latch Alu:aAlu\|res\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:unidadControl\|aluOP\[0\] " "Ports D and ENA on the latch are fed by the same signal uControl:unidadControl\|aluOP\[0\]" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559261129803 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559261129803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[15\] " "Latch Alu:aAlu\|res\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:unidadControl\|aluOP\[0\] " "Ports D and ENA on the latch are fed by the same signal uControl:unidadControl\|aluOP\[0\]" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559261129803 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559261129803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[16\] " "Latch Alu:aAlu\|res\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:unidadControl\|aluOP\[0\] " "Ports D and ENA on the latch are fed by the same signal uControl:unidadControl\|aluOP\[0\]" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559261129803 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559261129803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[17\] " "Latch Alu:aAlu\|res\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:unidadControl\|aluOP\[0\] " "Ports D and ENA on the latch are fed by the same signal uControl:unidadControl\|aluOP\[0\]" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559261129803 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559261129803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[18\] " "Latch Alu:aAlu\|res\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:unidadControl\|aluOP\[0\] " "Ports D and ENA on the latch are fed by the same signal uControl:unidadControl\|aluOP\[0\]" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559261129804 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559261129804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[19\] " "Latch Alu:aAlu\|res\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:unidadControl\|aluOP\[0\] " "Ports D and ENA on the latch are fed by the same signal uControl:unidadControl\|aluOP\[0\]" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559261129804 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559261129804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[20\] " "Latch Alu:aAlu\|res\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:unidadControl\|aluOP\[0\] " "Ports D and ENA on the latch are fed by the same signal uControl:unidadControl\|aluOP\[0\]" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559261129804 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559261129804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[21\] " "Latch Alu:aAlu\|res\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:unidadControl\|aluOP\[0\] " "Ports D and ENA on the latch are fed by the same signal uControl:unidadControl\|aluOP\[0\]" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559261129804 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559261129804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[22\] " "Latch Alu:aAlu\|res\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:unidadControl\|aluOP\[0\] " "Ports D and ENA on the latch are fed by the same signal uControl:unidadControl\|aluOP\[0\]" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559261129804 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559261129804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[23\] " "Latch Alu:aAlu\|res\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:unidadControl\|aluOP\[0\] " "Ports D and ENA on the latch are fed by the same signal uControl:unidadControl\|aluOP\[0\]" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559261129805 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559261129805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[24\] " "Latch Alu:aAlu\|res\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:unidadControl\|aluOP\[0\] " "Ports D and ENA on the latch are fed by the same signal uControl:unidadControl\|aluOP\[0\]" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559261129805 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559261129805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[25\] " "Latch Alu:aAlu\|res\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:unidadControl\|aluOP\[0\] " "Ports D and ENA on the latch are fed by the same signal uControl:unidadControl\|aluOP\[0\]" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559261129805 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559261129805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[26\] " "Latch Alu:aAlu\|res\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:unidadControl\|aluOP\[0\] " "Ports D and ENA on the latch are fed by the same signal uControl:unidadControl\|aluOP\[0\]" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559261129805 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559261129805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[27\] " "Latch Alu:aAlu\|res\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:unidadControl\|aluOP\[0\] " "Ports D and ENA on the latch are fed by the same signal uControl:unidadControl\|aluOP\[0\]" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559261129806 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559261129806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[28\] " "Latch Alu:aAlu\|res\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:unidadControl\|aluOP\[0\] " "Ports D and ENA on the latch are fed by the same signal uControl:unidadControl\|aluOP\[0\]" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559261129806 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559261129806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[29\] " "Latch Alu:aAlu\|res\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:unidadControl\|aluOP\[0\] " "Ports D and ENA on the latch are fed by the same signal uControl:unidadControl\|aluOP\[0\]" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559261129806 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559261129806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[30\] " "Latch Alu:aAlu\|res\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:unidadControl\|aluOP\[0\] " "Ports D and ENA on the latch are fed by the same signal uControl:unidadControl\|aluOP\[0\]" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559261129806 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559261129806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:aAlu\|res\[31\] " "Latch Alu:aAlu\|res\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:unidadControl\|aluOP\[0\] " "Ports D and ENA on the latch are fed by the same signal uControl:unidadControl\|aluOP\[0\]" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559261129806 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559261129806 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "estado1\[0\] VCC " "Pin \"estado1\[0\]\" is stuck at VCC" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559261131508 "|prueba3|estado1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado1\[1\] VCC " "Pin \"estado1\[1\]\" is stuck at VCC" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559261131508 "|prueba3|estado1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado1\[2\] VCC " "Pin \"estado1\[2\]\" is stuck at VCC" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559261131508 "|prueba3|estado1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado1\[3\] VCC " "Pin \"estado1\[3\]\" is stuck at VCC" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559261131508 "|prueba3|estado1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado1\[4\] VCC " "Pin \"estado1\[4\]\" is stuck at VCC" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559261131508 "|prueba3|estado1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado1\[5\] VCC " "Pin \"estado1\[5\]\" is stuck at VCC" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559261131508 "|prueba3|estado1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado1\[6\] VCC " "Pin \"estado1\[6\]\" is stuck at VCC" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559261131508 "|prueba3|estado1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado2\[0\] VCC " "Pin \"estado2\[0\]\" is stuck at VCC" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559261131508 "|prueba3|estado2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado2\[1\] VCC " "Pin \"estado2\[1\]\" is stuck at VCC" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559261131508 "|prueba3|estado2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado2\[2\] VCC " "Pin \"estado2\[2\]\" is stuck at VCC" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559261131508 "|prueba3|estado2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado2\[3\] VCC " "Pin \"estado2\[3\]\" is stuck at VCC" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559261131508 "|prueba3|estado2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado2\[4\] VCC " "Pin \"estado2\[4\]\" is stuck at VCC" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559261131508 "|prueba3|estado2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado2\[5\] VCC " "Pin \"estado2\[5\]\" is stuck at VCC" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559261131508 "|prueba3|estado2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado2\[6\] VCC " "Pin \"estado2\[6\]\" is stuck at VCC" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559261131508 "|prueba3|estado2[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1559261131508 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1559261133615 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1559261134242 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559261134242 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134372 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134373 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134373 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134373 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134374 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134374 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134374 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134374 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a8 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134375 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a9 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134375 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a10 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134375 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a11 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134376 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a12 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134376 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a13 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134376 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a14 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134376 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a15 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134377 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a16 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134377 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a17 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134377 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a18 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134378 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a19 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134378 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a20 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134378 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a21 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134379 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a22 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134379 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a23 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134379 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a24 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134380 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a25 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134380 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a26 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134380 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a27 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134380 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a28 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134381 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a29 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a29\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134381 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a30 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a30\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134381 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a31 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a31\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134381 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134382 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a31 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a31\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134382 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a30 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a30\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134382 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a29 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a29\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134383 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a28 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134383 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a27 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134383 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a26 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134384 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a25 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134384 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a24 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134385 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a23 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134385 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a22 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134385 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a21 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134386 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a20 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134386 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a19 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134387 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a18 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134387 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a17 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134387 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a16 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134388 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a15 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134388 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a14 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134389 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a13 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134389 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a12 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134390 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a11 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134390 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a10 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134391 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a9 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134391 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a8 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134392 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134392 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134393 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134393 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134394 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134395 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134395 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559261134396 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a1"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3020 " "Implemented 3020 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1559261134649 ""} { "Info" "ICUT_CUT_TM_OPINS" "92 " "Implemented 92 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1559261134649 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2824 " "Implemented 2824 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1559261134649 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1559261134649 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1559261134649 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1559261134649 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 158 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 158 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559261134712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 19:05:34 2019 " "Processing ended: Thu May 30 19:05:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559261134712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559261134712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559261134712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559261134712 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559261136417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559261136418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 19:05:35 2019 " "Processing started: Thu May 30 19:05:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559261136418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1559261136418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off prueba3 -c prueba3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off prueba3 -c prueba3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1559261136419 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1559261136641 ""}
{ "Info" "0" "" "Project  = prueba3" {  } {  } 0 0 "Project  = prueba3" 0 0 "Fitter" 0 0 1559261136642 ""}
{ "Info" "0" "" "Revision = prueba3" {  } {  } 0 0 "Revision = prueba3" 0 0 "Fitter" 0 0 1559261136642 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1559261136857 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "prueba3 EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"prueba3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1559261136903 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559261136973 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559261136973 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137137 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137140 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137140 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137140 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137141 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137141 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137141 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137142 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a8 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137142 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a9 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137142 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a10 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137143 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a11 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137143 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a12 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137143 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a13 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137143 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a14 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137144 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a15 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137144 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a16 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137144 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a17 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137145 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a18 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137145 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a19 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137146 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a20 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137146 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a21 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137146 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a22 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137147 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a23 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137147 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a24 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137148 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a25 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137148 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a26 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137148 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a27 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137148 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a28 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137149 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a29 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a29\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137149 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a30 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a30\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137149 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a31 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_1\|altsyncram_i5i1:auto_generated\|ram_block1a31\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137149 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_i5i1:auto_generated|ram_block1a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137150 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a31 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a31\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137150 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a30 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a30\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137150 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a29 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a29\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137151 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a28 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137151 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a27 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137151 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a26 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137152 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a25 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137152 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a24 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137152 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a23 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137153 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a22 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137153 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a21 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137154 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a20 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137154 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a19 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137154 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a18 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137155 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a17 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137155 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a16 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137156 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a15 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137156 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a14 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137157 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a13 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137157 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a12 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137158 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a11 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137158 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a10 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137159 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a9 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137159 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a8 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137160 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137160 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137161 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137162 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137162 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137163 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137163 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_i5i1:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_i5i1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_i5i1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 360 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559261137164 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_i5i1:auto_generated|ram_block1a1"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1559261137186 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1559261137214 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559261137967 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559261137967 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559261137967 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1559261137967 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 7989 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559261137973 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 7990 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559261137973 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 7991 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559261137973 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1559261137973 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1559261137993 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "94 126 " "No exact pin location assignment(s) for 94 pins of 126 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaPrueba\[16\] " "Pin salidaPrueba\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaPrueba[16] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaPrueba[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaPrueba\[17\] " "Pin salidaPrueba\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaPrueba[17] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaPrueba[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaPrueba\[18\] " "Pin salidaPrueba\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaPrueba[18] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaPrueba[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaPrueba\[19\] " "Pin salidaPrueba\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaPrueba[19] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaPrueba[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaPrueba\[20\] " "Pin salidaPrueba\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaPrueba[20] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaPrueba[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaPrueba\[21\] " "Pin salidaPrueba\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaPrueba[21] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaPrueba[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaPrueba\[22\] " "Pin salidaPrueba\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaPrueba[22] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaPrueba[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaPrueba\[23\] " "Pin salidaPrueba\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaPrueba[23] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaPrueba[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaPrueba\[24\] " "Pin salidaPrueba\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaPrueba[24] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaPrueba[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaPrueba\[25\] " "Pin salidaPrueba\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaPrueba[25] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaPrueba[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaPrueba\[26\] " "Pin salidaPrueba\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaPrueba[26] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaPrueba[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaPrueba\[27\] " "Pin salidaPrueba\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaPrueba[27] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaPrueba[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaPrueba\[28\] " "Pin salidaPrueba\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaPrueba[28] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaPrueba[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaPrueba\[29\] " "Pin salidaPrueba\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaPrueba[29] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaPrueba[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaPrueba\[30\] " "Pin salidaPrueba\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaPrueba[30] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaPrueba[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaPrueba\[31\] " "Pin salidaPrueba\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaPrueba[31] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaPrueba[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRegB\[0\] " "Pin salidaRegB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRegB[0] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRegB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRegB\[1\] " "Pin salidaRegB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRegB[1] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRegB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRegB\[2\] " "Pin salidaRegB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRegB[2] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRegB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRegB\[3\] " "Pin salidaRegB\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRegB[3] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRegB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRegB\[4\] " "Pin salidaRegB\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRegB[4] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRegB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRegB\[5\] " "Pin salidaRegB\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRegB[5] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRegB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRegB\[6\] " "Pin salidaRegB\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRegB[6] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRegB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRegB\[7\] " "Pin salidaRegB\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRegB[7] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRegB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRegB\[8\] " "Pin salidaRegB\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRegB[8] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRegB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRegB\[9\] " "Pin salidaRegB\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRegB[9] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRegB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRegB\[10\] " "Pin salidaRegB\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRegB[10] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRegB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRegB\[11\] " "Pin salidaRegB\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRegB[11] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRegB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRegB\[12\] " "Pin salidaRegB\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRegB[12] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRegB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRegB\[13\] " "Pin salidaRegB\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRegB[13] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRegB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRegB\[14\] " "Pin salidaRegB\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRegB[14] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRegB[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRegB\[15\] " "Pin salidaRegB\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRegB[15] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRegB[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRegB\[16\] " "Pin salidaRegB\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRegB[16] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRegB[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRegB\[17\] " "Pin salidaRegB\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRegB[17] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRegB[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRegB\[18\] " "Pin salidaRegB\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRegB[18] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRegB[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRegB\[19\] " "Pin salidaRegB\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRegB[19] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRegB[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRegB\[20\] " "Pin salidaRegB\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRegB[20] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRegB[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRegB\[21\] " "Pin salidaRegB\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRegB[21] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRegB[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRegB\[22\] " "Pin salidaRegB\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRegB[22] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRegB[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRegB\[23\] " "Pin salidaRegB\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRegB[23] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRegB[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRegB\[24\] " "Pin salidaRegB\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRegB[24] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRegB[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRegB\[25\] " "Pin salidaRegB\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRegB[25] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRegB[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRegB\[26\] " "Pin salidaRegB\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRegB[26] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRegB[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRegB\[27\] " "Pin salidaRegB\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRegB[27] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRegB[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRegB\[28\] " "Pin salidaRegB\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRegB[28] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRegB[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRegB\[29\] " "Pin salidaRegB\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRegB[29] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRegB[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRegB\[30\] " "Pin salidaRegB\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRegB[30] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRegB[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaRegB\[31\] " "Pin salidaRegB\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaRegB[31] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaRegB[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado1\[0\] " "Pin estado1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { estado1[0] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado1\[1\] " "Pin estado1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { estado1[1] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado1\[2\] " "Pin estado1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { estado1[2] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado1\[3\] " "Pin estado1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { estado1[3] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado1\[4\] " "Pin estado1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { estado1[4] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado1\[5\] " "Pin estado1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { estado1[5] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado1\[6\] " "Pin estado1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { estado1[6] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado2\[0\] " "Pin estado2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { estado2[0] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado2\[1\] " "Pin estado2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { estado2[1] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado2\[2\] " "Pin estado2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { estado2[2] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado2\[3\] " "Pin estado2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { estado2[3] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado2\[4\] " "Pin estado2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { estado2[4] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado2\[5\] " "Pin estado2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { estado2[5] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado2\[6\] " "Pin estado2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { estado2[6] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMem\[16\] " "Pin salidaMem\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMem[16] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMem[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMem\[17\] " "Pin salidaMem\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMem[17] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMem[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMem\[18\] " "Pin salidaMem\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMem[18] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMem[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMem\[19\] " "Pin salidaMem\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMem[19] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMem[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMem\[20\] " "Pin salidaMem\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMem[20] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMem[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMem\[0\] " "Pin salidaMem\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMem[0] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMem[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMem\[1\] " "Pin salidaMem\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMem[1] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMem[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMem\[2\] " "Pin salidaMem\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMem[2] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMem[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMem\[3\] " "Pin salidaMem\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMem[3] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMem[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMem\[4\] " "Pin salidaMem\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMem[4] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMem[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMem\[5\] " "Pin salidaMem\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMem[5] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMem[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMem\[6\] " "Pin salidaMem\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMem[6] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMem[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMem\[7\] " "Pin salidaMem\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMem[7] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMem[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMem\[8\] " "Pin salidaMem\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMem[8] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMem[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMem\[9\] " "Pin salidaMem\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMem[9] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMem[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMem\[10\] " "Pin salidaMem\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMem[10] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMem[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMem\[11\] " "Pin salidaMem\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMem[11] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMem[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMem\[12\] " "Pin salidaMem\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMem[12] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMem[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMem\[13\] " "Pin salidaMem\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMem[13] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMem[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMem\[14\] " "Pin salidaMem\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMem[14] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMem[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMem\[15\] " "Pin salidaMem\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMem[15] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMem[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMem\[21\] " "Pin salidaMem\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMem[21] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMem[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMem\[22\] " "Pin salidaMem\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMem[22] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMem[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMem\[23\] " "Pin salidaMem\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMem[23] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMem[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMem\[24\] " "Pin salidaMem\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMem[24] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMem[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMem\[25\] " "Pin salidaMem\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMem[25] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMem[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMem\[29\] " "Pin salidaMem\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMem[29] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMem[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMem\[31\] " "Pin salidaMem\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMem[31] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMem[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMem\[26\] " "Pin salidaMem\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMem[26] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMem[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMem\[27\] " "Pin salidaMem\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMem[27] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMem[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMem\[30\] " "Pin salidaMem\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMem[30] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMem[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMem\[28\] " "Pin salidaMem\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaMem[28] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMem[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559261138188 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1559261138188 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "65 " "TimeQuest Timing Analyzer is analyzing 65 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1559261138743 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "prueba3.sdc " "Synopsys Design Constraints File file not found: 'prueba3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1559261138747 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1559261138748 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aAlu\|Mux65~0  from: datac  to: combout " "Cell: aAlu\|Mux65~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559261138785 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1559261138785 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1559261138812 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Alu:aAlu\|Mux2~1  " "Automatically promoted node Alu:aAlu\|Mux2~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559261139028 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Alu:aAlu|Mux2~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 7015 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559261139028 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Alu:aAlu\|Mux65~0  " "Automatically promoted node Alu:aAlu\|Mux65~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559261139029 ""}  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Alu:aAlu|Mux65~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 6680 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559261139029 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1559261139511 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559261139515 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559261139515 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559261139519 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559261139522 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1559261139525 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1559261139888 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1559261139891 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1559261139891 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "94 unused 3.3V 32 62 0 " "Number of I/O pins in group: 94 (unused VREF, 3.3V VCCIO, 32 input, 62 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1559261139905 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1559261139905 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1559261139905 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1559261139907 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 16 17 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1559261139907 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1559261139907 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1559261139907 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1559261139907 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 18 18 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1559261139907 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1559261139907 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1559261139907 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1559261139907 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1559261139907 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IorD " "Node \"IorD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IorD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559261140046 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "memToReg " "Node \"memToReg\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memToReg" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559261140046 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "muxA " "Node \"muxA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "muxA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559261140046 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "muxB\[0\] " "Node \"muxB\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "muxB\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559261140046 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "muxB\[1\] " "Node \"muxB\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "muxB\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559261140046 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pcSrc\[0\] " "Node \"pcSrc\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pcSrc\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559261140046 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pcSrc\[1\] " "Node \"pcSrc\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pcSrc\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559261140046 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "regDst " "Node \"regDst\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "regDst" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559261140046 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "regWrite " "Node \"regWrite\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "regWrite" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559261140046 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1559261140046 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559261140047 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1559261142239 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559261144414 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1559261144448 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1559261167075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:23 " "Fitter placement operations ending: elapsed time is 00:00:23" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559261167076 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1559261167851 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X25_Y0 X37_Y13 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13" {  } { { "loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13"} 25 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1559261175487 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1559261175487 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:21 " "Fitter routing operations ending: elapsed time is 00:00:21" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559261189553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1559261189557 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1559261189557 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "10.78 " "Total time spent on timing analysis during the Fitter is 10.78 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1559261189699 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559261189710 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "92 " "Found 92 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[0\] 0 " "Pin \"salidaPrueba\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[1\] 0 " "Pin \"salidaPrueba\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[2\] 0 " "Pin \"salidaPrueba\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[3\] 0 " "Pin \"salidaPrueba\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[4\] 0 " "Pin \"salidaPrueba\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[5\] 0 " "Pin \"salidaPrueba\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[6\] 0 " "Pin \"salidaPrueba\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[7\] 0 " "Pin \"salidaPrueba\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[8\] 0 " "Pin \"salidaPrueba\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[9\] 0 " "Pin \"salidaPrueba\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[10\] 0 " "Pin \"salidaPrueba\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[11\] 0 " "Pin \"salidaPrueba\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[12\] 0 " "Pin \"salidaPrueba\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[13\] 0 " "Pin \"salidaPrueba\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[14\] 0 " "Pin \"salidaPrueba\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[15\] 0 " "Pin \"salidaPrueba\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[16\] 0 " "Pin \"salidaPrueba\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[17\] 0 " "Pin \"salidaPrueba\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[18\] 0 " "Pin \"salidaPrueba\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[19\] 0 " "Pin \"salidaPrueba\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[20\] 0 " "Pin \"salidaPrueba\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[21\] 0 " "Pin \"salidaPrueba\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[22\] 0 " "Pin \"salidaPrueba\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[23\] 0 " "Pin \"salidaPrueba\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[24\] 0 " "Pin \"salidaPrueba\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[25\] 0 " "Pin \"salidaPrueba\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[26\] 0 " "Pin \"salidaPrueba\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[27\] 0 " "Pin \"salidaPrueba\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[28\] 0 " "Pin \"salidaPrueba\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[29\] 0 " "Pin \"salidaPrueba\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[30\] 0 " "Pin \"salidaPrueba\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[31\] 0 " "Pin \"salidaPrueba\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRegB\[0\] 0 " "Pin \"salidaRegB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRegB\[1\] 0 " "Pin \"salidaRegB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRegB\[2\] 0 " "Pin \"salidaRegB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRegB\[3\] 0 " "Pin \"salidaRegB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRegB\[4\] 0 " "Pin \"salidaRegB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRegB\[5\] 0 " "Pin \"salidaRegB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRegB\[6\] 0 " "Pin \"salidaRegB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRegB\[7\] 0 " "Pin \"salidaRegB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRegB\[8\] 0 " "Pin \"salidaRegB\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRegB\[9\] 0 " "Pin \"salidaRegB\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRegB\[10\] 0 " "Pin \"salidaRegB\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRegB\[11\] 0 " "Pin \"salidaRegB\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRegB\[12\] 0 " "Pin \"salidaRegB\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRegB\[13\] 0 " "Pin \"salidaRegB\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRegB\[14\] 0 " "Pin \"salidaRegB\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRegB\[15\] 0 " "Pin \"salidaRegB\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRegB\[16\] 0 " "Pin \"salidaRegB\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRegB\[17\] 0 " "Pin \"salidaRegB\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRegB\[18\] 0 " "Pin \"salidaRegB\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRegB\[19\] 0 " "Pin \"salidaRegB\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRegB\[20\] 0 " "Pin \"salidaRegB\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRegB\[21\] 0 " "Pin \"salidaRegB\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRegB\[22\] 0 " "Pin \"salidaRegB\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRegB\[23\] 0 " "Pin \"salidaRegB\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRegB\[24\] 0 " "Pin \"salidaRegB\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRegB\[25\] 0 " "Pin \"salidaRegB\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRegB\[26\] 0 " "Pin \"salidaRegB\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRegB\[27\] 0 " "Pin \"salidaRegB\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRegB\[28\] 0 " "Pin \"salidaRegB\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRegB\[29\] 0 " "Pin \"salidaRegB\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRegB\[30\] 0 " "Pin \"salidaRegB\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaRegB\[31\] 0 " "Pin \"salidaRegB\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado1\[0\] 0 " "Pin \"estado1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado1\[1\] 0 " "Pin \"estado1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado1\[2\] 0 " "Pin \"estado1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado1\[3\] 0 " "Pin \"estado1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado1\[4\] 0 " "Pin \"estado1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado1\[5\] 0 " "Pin \"estado1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado1\[6\] 0 " "Pin \"estado1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado2\[0\] 0 " "Pin \"estado2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado2\[1\] 0 " "Pin \"estado2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado2\[2\] 0 " "Pin \"estado2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado2\[3\] 0 " "Pin \"estado2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado2\[4\] 0 " "Pin \"estado2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado2\[5\] 0 " "Pin \"estado2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado2\[6\] 0 " "Pin \"estado2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado3\[0\] 0 " "Pin \"estado3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado3\[1\] 0 " "Pin \"estado3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado3\[2\] 0 " "Pin \"estado3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado3\[3\] 0 " "Pin \"estado3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado3\[4\] 0 " "Pin \"estado3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado3\[5\] 0 " "Pin \"estado3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado3\[6\] 0 " "Pin \"estado3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado4\[0\] 0 " "Pin \"estado4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado4\[1\] 0 " "Pin \"estado4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado4\[2\] 0 " "Pin \"estado4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado4\[3\] 0 " "Pin \"estado4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado4\[4\] 0 " "Pin \"estado4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado4\[5\] 0 " "Pin \"estado4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado4\[6\] 0 " "Pin \"estado4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559261189832 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1559261189832 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559261191409 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559261191662 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559261193296 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559261193805 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1559261193867 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1559261194033 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1559261194035 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/output_files/prueba3.fit.smsg " "Generated suppressed messages file D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/output_files/prueba3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1559261194492 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 82 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559261195645 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 19:06:35 2019 " "Processing ended: Thu May 30 19:06:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559261195645 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559261195645 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559261195645 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1559261195645 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1559261197004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559261197004 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 19:06:36 2019 " "Processing started: Thu May 30 19:06:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559261197004 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1559261197004 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off prueba3 -c prueba3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off prueba3 -c prueba3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1559261197004 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1559261198848 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1559261198917 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4590 " "Peak virtual memory: 4590 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559261199808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 19:06:39 2019 " "Processing ended: Thu May 30 19:06:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559261199808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559261199808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559261199808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1559261199808 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1559261200745 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1559261201744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559261201745 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 19:06:41 2019 " "Processing started: Thu May 30 19:06:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559261201745 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559261201745 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta prueba3 -c prueba3 " "Command: quartus_sta prueba3 -c prueba3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559261201745 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1559261201983 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1559261202450 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1559261202529 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1559261202529 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "65 " "TimeQuest Timing Analyzer is analyzing 65 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1559261202888 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "prueba3.sdc " "Synopsys Design Constraints File file not found: 'prueba3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1559261202959 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1559261202959 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559261202979 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name InstructionReg:IR\|sal\[0\] InstructionReg:IR\|sal\[0\] " "create_clock -period 1.000 -name InstructionReg:IR\|sal\[0\] InstructionReg:IR\|sal\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559261202979 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uControl:unidadControl\|aluOP\[0\] uControl:unidadControl\|aluOP\[0\] " "create_clock -period 1.000 -name uControl:unidadControl\|aluOP\[0\] uControl:unidadControl\|aluOP\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559261202979 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559261202979 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aAlu\|Mux65~0  from: datab  to: combout " "Cell: aAlu\|Mux65~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559261202990 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1559261202990 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1559261203004 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1559261203019 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1559261203114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -146.416 " "Worst-case setup slack is -146.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559261203118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559261203118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -146.416     -4967.931 uControl:unidadControl\|aluOP\[0\]  " " -146.416     -4967.931 uControl:unidadControl\|aluOP\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559261203118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -142.033     -4521.768 InstructionReg:IR\|sal\[0\]  " " -142.033     -4521.768 InstructionReg:IR\|sal\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559261203118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.196      -736.011 clk  " "   -9.196      -736.011 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559261203118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559261203118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -10.865 " "Worst-case hold slack is -10.865" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559261203172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559261203172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.865      -153.276 clk  " "  -10.865      -153.276 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559261203172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.398      -248.839 InstructionReg:IR\|sal\[0\]  " "   -8.398      -248.839 InstructionReg:IR\|sal\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559261203172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.015      -105.778 uControl:unidadControl\|aluOP\[0\]  " "   -4.015      -105.778 uControl:unidadControl\|aluOP\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559261203172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559261203172 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1559261203175 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1559261203179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.064 " "Worst-case minimum pulse width slack is -2.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559261203182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559261203182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064      -476.799 clk  " "   -2.064      -476.799 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559261203182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 InstructionReg:IR\|sal\[0\]  " "    0.500         0.000 InstructionReg:IR\|sal\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559261203182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 uControl:unidadControl\|aluOP\[0\]  " "    0.500         0.000 uControl:unidadControl\|aluOP\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559261203182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559261203182 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1559261205545 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1559261205548 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aAlu\|Mux65~0  from: datab  to: combout " "Cell: aAlu\|Mux65~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559261205696 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1559261205696 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1559261205749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -56.694 " "Worst-case setup slack is -56.694" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559261205756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559261205756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -56.694     -1862.969 uControl:unidadControl\|aluOP\[0\]  " "  -56.694     -1862.969 uControl:unidadControl\|aluOP\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559261205756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -54.837     -1744.867 InstructionReg:IR\|sal\[0\]  " "  -54.837     -1744.867 InstructionReg:IR\|sal\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559261205756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.499      -249.111 clk  " "   -3.499      -249.111 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559261205756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559261205756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.412 " "Worst-case hold slack is -4.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559261205812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559261205812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.412       -62.835 clk  " "   -4.412       -62.835 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559261205812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.874      -116.439 InstructionReg:IR\|sal\[0\]  " "   -3.874      -116.439 InstructionReg:IR\|sal\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559261205812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.017       -82.933 uControl:unidadControl\|aluOP\[0\]  " "   -2.017       -82.933 uControl:unidadControl\|aluOP\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559261205812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559261205812 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1559261205819 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1559261205826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.880 " "Worst-case minimum pulse width slack is -1.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559261205834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559261205834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.880      -418.462 clk  " "   -1.880      -418.462 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559261205834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 InstructionReg:IR\|sal\[0\]  " "    0.500         0.000 InstructionReg:IR\|sal\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559261205834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 uControl:unidadControl\|aluOP\[0\]  " "    0.500         0.000 uControl:unidadControl\|aluOP\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559261205834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559261205834 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1559261208374 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1559261208456 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1559261208456 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559261208657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 19:06:48 2019 " "Processing ended: Thu May 30 19:06:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559261208657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559261208657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559261208657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559261208657 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559261210029 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559261210029 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 19:06:49 2019 " "Processing started: Thu May 30 19:06:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559261210029 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559261210029 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off prueba3 -c prueba3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off prueba3 -c prueba3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559261210029 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "prueba3.vo D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/simulation/modelsim/ simulation " "Generated file prueba3.vo in folder \"D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1559261211955 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4563 " "Peak virtual memory: 4563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559261212156 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 19:06:52 2019 " "Processing ended: Thu May 30 19:06:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559261212156 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559261212156 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559261212156 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559261212156 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 245 s " "Quartus II Full Compilation was successful. 0 errors, 245 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559261212877 ""}
