// File: fixbv_add.v
// Generated by MyHDL 0.9.dev0
// Date: Tue May  5 16:25:40 2015


`timescale 1ns/10ps

module fixbv_add (
    clk,
    do_add,
    x_sig,
    y_sig,
    sum_sig,
    done_add
);


input clk;
input do_add;
input signed [30:0] x_sig;
input signed [30:0] y_sig;
output [31:0] sum_sig;
reg [31:0] sum_sig;
output done_add;
reg done_add;






always @(posedge clk) begin: FIXBV_ADD_ADD_RTL
    if ((do_add == 1)) begin
        done_add <= 0;
        sum_sig <= (x_sig + y_sig);
    end
    else begin
        done_add <= 1;
        sum_sig <= 0;
    end
end

endmodule
