Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Mar 25 13:07:39 2025
| Host         : SimiBook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tbs_core_pwm_board_timing_summary_routed.rpt -pb tbs_core_pwm_board_timing_summary_routed.pb -rpx tbs_core_pwm_board_timing_summary_routed.rpx -warn_on_violation
| Design       : tbs_core_pwm_board
| Device       : 7s25-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    111.679        0.000                      0                 2253        0.131        0.000                      0                 2253        3.000        0.000                       0                   860  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clock_i              {0.000 5.000}        10.000          100.000         
  clk_out1_pll_8MHz  {0.000 62.500}       125.000         8.000           
  clkfbout_pll_8MHz  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_i                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_pll_8MHz      111.679        0.000                      0                 1445        0.131        0.000                      0                 1445       62.000        0.000                       0                   856  
  clkfbout_pll_8MHz                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_pll_8MHz  clk_out1_pll_8MHz      113.981        0.000                      0                  808        0.680        0.000                      0                  808  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)                                                   
(none)             clk_out1_pll_8MHz                     
(none)             clkfbout_pll_8MHz                     
(none)                                clk_out1_pll_8MHz  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_i
  To Clock:  clock_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_8MHz
  To Clock:  clk_out1_pll_8MHz

Setup :            0  Failing Endpoints,  Worst Slack      111.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       62.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             111.679ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/overflow_marker_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        12.611ns  (logic 1.433ns (11.363%)  route 11.178ns (88.637%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 123.559 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.629    -0.627    tbs_core_0/debouncer_2/CLK
    SLICE_X3Y41          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.456    -0.171 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=46, routed)          2.465     2.295    tbs_core_0/debouncer_2/sync_chain_0/dac_init_value_reg[6]
    SLICE_X6Y30          LUT3 (Prop_lut3_I1_O)        0.150     2.445 r  tbs_core_0/debouncer_2/sync_chain_0/dac_init_value[6]_i_2/O
                         net (fo=42, routed)          0.965     3.410    tbs_core_0/sync_chain_1/adaptive_mode_42
    SLICE_X8Y33          LUT6 (Prop_lut6_I4_O)        0.328     3.738 r  tbs_core_0/sync_chain_1/timestamps[0][18]_i_2/O
                         net (fo=2, routed)           0.850     4.588    tbs_core_0/sync_chain_1/tbs_decreasing_en_reg
    SLICE_X8Y33          LUT2 (Prop_lut2_I0_O)        0.146     4.734 r  tbs_core_0/sync_chain_1/timestamps[0][18]_i_1/O
                         net (fo=338, routed)         5.102     9.836    tbs_core_0/time_measurement_0/spike_strb
    SLICE_X7Y15          LUT2 (Prop_lut2_I1_O)        0.353    10.189 r  tbs_core_0/time_measurement_0/overflow_marker[14]_i_1/O
                         net (fo=16, routed)          1.795    11.985    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/E[0]
    SLICE_X16Y12         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/overflow_marker_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.439   123.559    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X16Y12         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/overflow_marker_reg[11]/C
                         clock pessimism              0.632   124.191    
                         clock uncertainty           -0.115   124.076    
    SLICE_X16Y12         FDCE (Setup_fdce_C_CE)      -0.413   123.663    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/overflow_marker_reg[11]
  -------------------------------------------------------------------
                         required time                        123.663    
                         arrival time                         -11.985    
  -------------------------------------------------------------------
                         slack                                111.679    

Slack (MET) :             111.679ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/overflow_marker_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        12.611ns  (logic 1.433ns (11.363%)  route 11.178ns (88.637%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 123.559 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.629    -0.627    tbs_core_0/debouncer_2/CLK
    SLICE_X3Y41          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.456    -0.171 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=46, routed)          2.465     2.295    tbs_core_0/debouncer_2/sync_chain_0/dac_init_value_reg[6]
    SLICE_X6Y30          LUT3 (Prop_lut3_I1_O)        0.150     2.445 r  tbs_core_0/debouncer_2/sync_chain_0/dac_init_value[6]_i_2/O
                         net (fo=42, routed)          0.965     3.410    tbs_core_0/sync_chain_1/adaptive_mode_42
    SLICE_X8Y33          LUT6 (Prop_lut6_I4_O)        0.328     3.738 r  tbs_core_0/sync_chain_1/timestamps[0][18]_i_2/O
                         net (fo=2, routed)           0.850     4.588    tbs_core_0/sync_chain_1/tbs_decreasing_en_reg
    SLICE_X8Y33          LUT2 (Prop_lut2_I0_O)        0.146     4.734 r  tbs_core_0/sync_chain_1/timestamps[0][18]_i_1/O
                         net (fo=338, routed)         5.102     9.836    tbs_core_0/time_measurement_0/spike_strb
    SLICE_X7Y15          LUT2 (Prop_lut2_I1_O)        0.353    10.189 r  tbs_core_0/time_measurement_0/overflow_marker[14]_i_1/O
                         net (fo=16, routed)          1.795    11.985    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/E[0]
    SLICE_X16Y12         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/overflow_marker_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.439   123.559    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X16Y12         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/overflow_marker_reg[12]/C
                         clock pessimism              0.632   124.191    
                         clock uncertainty           -0.115   124.076    
    SLICE_X16Y12         FDCE (Setup_fdce_C_CE)      -0.413   123.663    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/overflow_marker_reg[12]
  -------------------------------------------------------------------
                         required time                        123.663    
                         arrival time                         -11.985    
  -------------------------------------------------------------------
                         slack                                111.679    

Slack (MET) :             111.679ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/overflow_marker_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        12.611ns  (logic 1.433ns (11.363%)  route 11.178ns (88.637%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 123.559 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.629    -0.627    tbs_core_0/debouncer_2/CLK
    SLICE_X3Y41          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.456    -0.171 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=46, routed)          2.465     2.295    tbs_core_0/debouncer_2/sync_chain_0/dac_init_value_reg[6]
    SLICE_X6Y30          LUT3 (Prop_lut3_I1_O)        0.150     2.445 r  tbs_core_0/debouncer_2/sync_chain_0/dac_init_value[6]_i_2/O
                         net (fo=42, routed)          0.965     3.410    tbs_core_0/sync_chain_1/adaptive_mode_42
    SLICE_X8Y33          LUT6 (Prop_lut6_I4_O)        0.328     3.738 r  tbs_core_0/sync_chain_1/timestamps[0][18]_i_2/O
                         net (fo=2, routed)           0.850     4.588    tbs_core_0/sync_chain_1/tbs_decreasing_en_reg
    SLICE_X8Y33          LUT2 (Prop_lut2_I0_O)        0.146     4.734 r  tbs_core_0/sync_chain_1/timestamps[0][18]_i_1/O
                         net (fo=338, routed)         5.102     9.836    tbs_core_0/time_measurement_0/spike_strb
    SLICE_X7Y15          LUT2 (Prop_lut2_I1_O)        0.353    10.189 r  tbs_core_0/time_measurement_0/overflow_marker[14]_i_1/O
                         net (fo=16, routed)          1.795    11.985    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/E[0]
    SLICE_X16Y12         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/overflow_marker_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.439   123.559    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X16Y12         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/overflow_marker_reg[5]/C
                         clock pessimism              0.632   124.191    
                         clock uncertainty           -0.115   124.076    
    SLICE_X16Y12         FDCE (Setup_fdce_C_CE)      -0.413   123.663    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/overflow_marker_reg[5]
  -------------------------------------------------------------------
                         required time                        123.663    
                         arrival time                         -11.985    
  -------------------------------------------------------------------
                         slack                                111.679    

Slack (MET) :             111.679ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/overflow_marker_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        12.611ns  (logic 1.433ns (11.363%)  route 11.178ns (88.637%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 123.559 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.629    -0.627    tbs_core_0/debouncer_2/CLK
    SLICE_X3Y41          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.456    -0.171 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=46, routed)          2.465     2.295    tbs_core_0/debouncer_2/sync_chain_0/dac_init_value_reg[6]
    SLICE_X6Y30          LUT3 (Prop_lut3_I1_O)        0.150     2.445 r  tbs_core_0/debouncer_2/sync_chain_0/dac_init_value[6]_i_2/O
                         net (fo=42, routed)          0.965     3.410    tbs_core_0/sync_chain_1/adaptive_mode_42
    SLICE_X8Y33          LUT6 (Prop_lut6_I4_O)        0.328     3.738 r  tbs_core_0/sync_chain_1/timestamps[0][18]_i_2/O
                         net (fo=2, routed)           0.850     4.588    tbs_core_0/sync_chain_1/tbs_decreasing_en_reg
    SLICE_X8Y33          LUT2 (Prop_lut2_I0_O)        0.146     4.734 r  tbs_core_0/sync_chain_1/timestamps[0][18]_i_1/O
                         net (fo=338, routed)         5.102     9.836    tbs_core_0/time_measurement_0/spike_strb
    SLICE_X7Y15          LUT2 (Prop_lut2_I1_O)        0.353    10.189 r  tbs_core_0/time_measurement_0/overflow_marker[14]_i_1/O
                         net (fo=16, routed)          1.795    11.985    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/E[0]
    SLICE_X16Y12         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/overflow_marker_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.439   123.559    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X16Y12         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/overflow_marker_reg[6]/C
                         clock pessimism              0.632   124.191    
                         clock uncertainty           -0.115   124.076    
    SLICE_X16Y12         FDCE (Setup_fdce_C_CE)      -0.413   123.663    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/overflow_marker_reg[6]
  -------------------------------------------------------------------
                         required time                        123.663    
                         arrival time                         -11.985    
  -------------------------------------------------------------------
                         slack                                111.679    

Slack (MET) :             112.035ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_1/dac_counter_value_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        12.836ns  (logic 2.872ns (22.374%)  route 9.964ns (77.626%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 123.626 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.629    -0.627    tbs_core_0/debouncer_2/CLK
    SLICE_X3Y41          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.456    -0.171 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=46, routed)          2.465     2.295    tbs_core_0/debouncer_2/sync_chain_0/dac_init_value_reg[6]
    SLICE_X6Y30          LUT3 (Prop_lut3_I1_O)        0.150     2.445 r  tbs_core_0/debouncer_2/sync_chain_0/dac_init_value[6]_i_2/O
                         net (fo=42, routed)          0.965     3.410    tbs_core_0/sync_chain_1/adaptive_mode_42
    SLICE_X8Y33          LUT6 (Prop_lut6_I4_O)        0.328     3.738 f  tbs_core_0/sync_chain_1/timestamps[0][18]_i_2/O
                         net (fo=2, routed)           0.850     4.588    tbs_core_0/adaptive_ctrl_0/hold_spike_reg
    SLICE_X8Y33          LUT3 (Prop_lut3_I1_O)        0.124     4.712 r  tbs_core_0/adaptive_ctrl_0/hold_spike_i_1/O
                         net (fo=45, routed)          0.991     5.703    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X12Y32         LUT5 (Prop_lut5_I3_O)        0.124     5.827 r  tbs_core_0/adaptive_ctrl_0/steps_to_lower_v[7]_i_14/O
                         net (fo=9, routed)           1.370     7.197    tbs_core_0/adaptive_ctrl_0/steps_to_lower_v[7]_i_14_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124     7.321 r  tbs_core_0/adaptive_ctrl_0/steps_to_lower_v[3]_i_11/O
                         net (fo=5, routed)           1.303     8.625    tbs_core_0/debouncer_2/dac_counter_value_reg[3]_i_3_0
    SLICE_X5Y37          LUT5 (Prop_lut5_I0_O)        0.124     8.749 f  tbs_core_0/debouncer_2/dac_counter_value[8]_i_23/O
                         net (fo=1, routed)           0.789     9.538    tbs_core_0/debouncer_2/dac_counter_value[8]_i_23_n_0
    SLICE_X7Y37          LUT3 (Prop_lut3_I0_O)        0.124     9.662 r  tbs_core_0/debouncer_2/dac_counter_value[8]_i_16/O
                         net (fo=1, routed)           0.000     9.662    tbs_core_0/adaptive_ctrl_0/dac_counter_value_reg[8]_i_5_0[1]
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.212 r  tbs_core_0/adaptive_ctrl_0/dac_counter_value_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.212    tbs_core_0/dac_control_1/CO[0]
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.483 r  tbs_core_0/dac_control_1/dac_counter_value_reg[8]_i_5/CO[0]
                         net (fo=9, routed)           0.564    11.048    tbs_core_0/dac_control_1/dac_counter_value_reg[8]_i_5_n_3
    SLICE_X5Y37          LUT2 (Prop_lut2_I0_O)        0.373    11.421 r  tbs_core_0/dac_control_1/dac_counter_value[7]_i_3__0/O
                         net (fo=1, routed)           0.665    12.085    tbs_core_0/dac_control_1/dac_counter_value[7]_i_3__0_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I3_O)        0.124    12.209 r  tbs_core_0/dac_control_1/dac_counter_value[7]_i_1__0/O
                         net (fo=1, routed)           0.000    12.209    tbs_core_0/dac_control_1/next_dac_counter_value[7]
    SLICE_X5Y37          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.506   123.626    tbs_core_0/dac_control_1/CLK
    SLICE_X5Y37          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[7]/C
                         clock pessimism              0.704   124.330    
                         clock uncertainty           -0.115   124.215    
    SLICE_X5Y37          FDCE (Setup_fdce_C_D)        0.029   124.244    tbs_core_0/dac_control_1/dac_counter_value_reg[7]
  -------------------------------------------------------------------
                         required time                        124.244    
                         arrival time                         -12.209    
  -------------------------------------------------------------------
                         slack                                112.035    

Slack (MET) :             112.077ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_0/dac_counter_value_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        12.858ns  (logic 3.338ns (25.960%)  route 9.520ns (74.040%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 123.626 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.629    -0.627    tbs_core_0/debouncer_2/CLK
    SLICE_X3Y41          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.456    -0.171 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=46, routed)          2.465     2.295    tbs_core_0/debouncer_2/sync_chain_0/dac_init_value_reg[6]
    SLICE_X6Y30          LUT3 (Prop_lut3_I1_O)        0.150     2.445 r  tbs_core_0/debouncer_2/sync_chain_0/dac_init_value[6]_i_2/O
                         net (fo=42, routed)          0.965     3.410    tbs_core_0/sync_chain_1/adaptive_mode_42
    SLICE_X8Y33          LUT6 (Prop_lut6_I4_O)        0.328     3.738 r  tbs_core_0/sync_chain_1/timestamps[0][18]_i_2/O
                         net (fo=2, routed)           0.850     4.588    tbs_core_0/adaptive_ctrl_0/hold_spike_reg
    SLICE_X8Y33          LUT3 (Prop_lut3_I1_O)        0.124     4.712 f  tbs_core_0/adaptive_ctrl_0/hold_spike_i_1/O
                         net (fo=45, routed)          0.979     5.691    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X12Y31         LUT5 (Prop_lut5_I2_O)        0.150     5.841 r  tbs_core_0/adaptive_ctrl_0/dac_init_value[8]_i_5/O
                         net (fo=11, routed)          1.219     7.060    tbs_core_0/adaptive_ctrl_0/dac_init_value[8]_i_5_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.328     7.388 f  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_12/O
                         net (fo=2, routed)           0.606     7.993    tbs_core_0/debouncer_2/dac_init_value_reg[3]
    SLICE_X6Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.117 r  tbs_core_0/debouncer_2/dac_init_value[3]_i_2/O
                         net (fo=5, routed)           0.753     8.870    tbs_core_0/dac_control_0/delta_steps_upper[2]
    SLICE_X4Y33          LUT4 (Prop_lut4_I3_O)        0.124     8.994 r  tbs_core_0/dac_control_0/dac_counter_value[0]_i_16/O
                         net (fo=1, routed)           0.000     8.994    tbs_core_0/dac_control_0/dac_counter_value[0]_i_16_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.544 r  tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.544    tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_8_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.815 r  tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_3/CO[0]
                         net (fo=9, routed)           0.991    10.806    tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_3_n_3
    SLICE_X2Y36          LUT2 (Prop_lut2_I0_O)        0.402    11.208 r  tbs_core_0/dac_control_0/dac_counter_value[7]_i_3/O
                         net (fo=1, routed)           0.692    11.901    tbs_core_0/dac_control_0/dac_counter_value[7]_i_3_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I3_O)        0.331    12.232 r  tbs_core_0/dac_control_0/dac_counter_value[7]_i_1/O
                         net (fo=1, routed)           0.000    12.232    tbs_core_0/dac_control_0/next_dac_counter_value[7]
    SLICE_X2Y36          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.506   123.626    tbs_core_0/dac_control_0/CLK
    SLICE_X2Y36          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[7]/C
                         clock pessimism              0.718   124.344    
                         clock uncertainty           -0.115   124.229    
    SLICE_X2Y36          FDCE (Setup_fdce_C_D)        0.079   124.308    tbs_core_0/dac_control_0/dac_counter_value_reg[7]
  -------------------------------------------------------------------
                         required time                        124.308    
                         arrival time                         -12.232    
  -------------------------------------------------------------------
                         slack                                112.077    

Slack (MET) :             112.265ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_1/dac_counter_value_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        12.654ns  (logic 2.748ns (21.716%)  route 9.906ns (78.284%))
  Logic Levels:           10  (CARRY4=2 LUT3=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 123.624 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.629    -0.627    tbs_core_0/debouncer_2/CLK
    SLICE_X3Y41          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.456    -0.171 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=46, routed)          2.465     2.295    tbs_core_0/debouncer_2/sync_chain_0/dac_init_value_reg[6]
    SLICE_X6Y30          LUT3 (Prop_lut3_I1_O)        0.150     2.445 r  tbs_core_0/debouncer_2/sync_chain_0/dac_init_value[6]_i_2/O
                         net (fo=42, routed)          0.965     3.410    tbs_core_0/sync_chain_1/adaptive_mode_42
    SLICE_X8Y33          LUT6 (Prop_lut6_I4_O)        0.328     3.738 f  tbs_core_0/sync_chain_1/timestamps[0][18]_i_2/O
                         net (fo=2, routed)           0.850     4.588    tbs_core_0/adaptive_ctrl_0/hold_spike_reg
    SLICE_X8Y33          LUT3 (Prop_lut3_I1_O)        0.124     4.712 r  tbs_core_0/adaptive_ctrl_0/hold_spike_i_1/O
                         net (fo=45, routed)          0.991     5.703    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X12Y32         LUT5 (Prop_lut5_I3_O)        0.124     5.827 r  tbs_core_0/adaptive_ctrl_0/steps_to_lower_v[7]_i_14/O
                         net (fo=9, routed)           1.370     7.197    tbs_core_0/adaptive_ctrl_0/steps_to_lower_v[7]_i_14_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124     7.321 r  tbs_core_0/adaptive_ctrl_0/steps_to_lower_v[3]_i_11/O
                         net (fo=5, routed)           1.303     8.625    tbs_core_0/debouncer_2/dac_counter_value_reg[3]_i_3_0
    SLICE_X5Y37          LUT5 (Prop_lut5_I0_O)        0.124     8.749 f  tbs_core_0/debouncer_2/dac_counter_value[8]_i_23/O
                         net (fo=1, routed)           0.789     9.538    tbs_core_0/debouncer_2/dac_counter_value[8]_i_23_n_0
    SLICE_X7Y37          LUT3 (Prop_lut3_I0_O)        0.124     9.662 r  tbs_core_0/debouncer_2/dac_counter_value[8]_i_16/O
                         net (fo=1, routed)           0.000     9.662    tbs_core_0/adaptive_ctrl_0/dac_counter_value_reg[8]_i_5_0[1]
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.212 r  tbs_core_0/adaptive_ctrl_0/dac_counter_value_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.212    tbs_core_0/dac_control_1/CO[0]
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.483 r  tbs_core_0/dac_control_1/dac_counter_value_reg[8]_i_5/CO[0]
                         net (fo=9, routed)           1.172    11.655    tbs_core_0/dac_control_1/dac_counter_value_reg[8]_i_5_n_3
    SLICE_X6Y34          LUT6 (Prop_lut6_I1_O)        0.373    12.028 r  tbs_core_0/dac_control_1/dac_counter_value[3]_i_1__0/O
                         net (fo=1, routed)           0.000    12.028    tbs_core_0/dac_control_1/dac_counter_value[3]_i_1__0_n_0
    SLICE_X6Y34          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.504   123.624    tbs_core_0/dac_control_1/CLK
    SLICE_X6Y34          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[3]/C
                         clock pessimism              0.704   124.328    
                         clock uncertainty           -0.115   124.213    
    SLICE_X6Y34          FDCE (Setup_fdce_C_D)        0.079   124.292    tbs_core_0/dac_control_1/dac_counter_value_reg[3]
  -------------------------------------------------------------------
                         required time                        124.292    
                         arrival time                         -12.028    
  -------------------------------------------------------------------
                         slack                                112.265    

Slack (MET) :             112.358ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_0/dac_counter_value_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        12.512ns  (logic 3.352ns (26.791%)  route 9.160ns (73.209%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 123.625 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.629    -0.627    tbs_core_0/debouncer_2/CLK
    SLICE_X3Y41          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.456    -0.171 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=46, routed)          2.465     2.295    tbs_core_0/debouncer_2/sync_chain_0/dac_init_value_reg[6]
    SLICE_X6Y30          LUT3 (Prop_lut3_I1_O)        0.150     2.445 r  tbs_core_0/debouncer_2/sync_chain_0/dac_init_value[6]_i_2/O
                         net (fo=42, routed)          0.965     3.410    tbs_core_0/sync_chain_1/adaptive_mode_42
    SLICE_X8Y33          LUT6 (Prop_lut6_I4_O)        0.328     3.738 r  tbs_core_0/sync_chain_1/timestamps[0][18]_i_2/O
                         net (fo=2, routed)           0.850     4.588    tbs_core_0/adaptive_ctrl_0/hold_spike_reg
    SLICE_X8Y33          LUT3 (Prop_lut3_I1_O)        0.124     4.712 f  tbs_core_0/adaptive_ctrl_0/hold_spike_i_1/O
                         net (fo=45, routed)          0.979     5.691    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X12Y31         LUT5 (Prop_lut5_I2_O)        0.150     5.841 r  tbs_core_0/adaptive_ctrl_0/dac_init_value[8]_i_5/O
                         net (fo=11, routed)          1.219     7.060    tbs_core_0/adaptive_ctrl_0/dac_init_value[8]_i_5_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.328     7.388 f  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_12/O
                         net (fo=2, routed)           0.606     7.993    tbs_core_0/debouncer_2/dac_init_value_reg[3]
    SLICE_X6Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.117 r  tbs_core_0/debouncer_2/dac_init_value[3]_i_2/O
                         net (fo=5, routed)           0.753     8.870    tbs_core_0/dac_control_0/delta_steps_upper[2]
    SLICE_X4Y33          LUT4 (Prop_lut4_I3_O)        0.124     8.994 r  tbs_core_0/dac_control_0/dac_counter_value[0]_i_16/O
                         net (fo=1, routed)           0.000     8.994    tbs_core_0/dac_control_0/dac_counter_value[0]_i_16_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.544 r  tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.544    tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_8_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.815 r  tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_3/CO[0]
                         net (fo=9, routed)           0.871    10.687    tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_3_n_3
    SLICE_X2Y36          LUT2 (Prop_lut2_I0_O)        0.399    11.086 r  tbs_core_0/dac_control_0/dac_counter_value[4]_i_2/O
                         net (fo=1, routed)           0.451    11.537    tbs_core_0/dac_control_0/dac_counter_value[4]_i_2_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I3_O)        0.348    11.885 r  tbs_core_0/dac_control_0/dac_counter_value[4]_i_1/O
                         net (fo=1, routed)           0.000    11.885    tbs_core_0/dac_control_0/next_dac_counter_value[4]
    SLICE_X4Y35          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.505   123.625    tbs_core_0/dac_control_0/CLK
    SLICE_X4Y35          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[4]/C
                         clock pessimism              0.704   124.329    
                         clock uncertainty           -0.115   124.214    
    SLICE_X4Y35          FDCE (Setup_fdce_C_D)        0.029   124.243    tbs_core_0/dac_control_0/dac_counter_value_reg[4]
  -------------------------------------------------------------------
                         required time                        124.243    
                         arrival time                         -11.885    
  -------------------------------------------------------------------
                         slack                                112.358    

Slack (MET) :             112.402ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/overflow_marker_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        11.992ns  (logic 1.433ns (11.950%)  route 10.559ns (88.050%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 123.555 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.629    -0.627    tbs_core_0/debouncer_2/CLK
    SLICE_X3Y41          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.456    -0.171 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=46, routed)          2.465     2.295    tbs_core_0/debouncer_2/sync_chain_0/dac_init_value_reg[6]
    SLICE_X6Y30          LUT3 (Prop_lut3_I1_O)        0.150     2.445 r  tbs_core_0/debouncer_2/sync_chain_0/dac_init_value[6]_i_2/O
                         net (fo=42, routed)          0.965     3.410    tbs_core_0/sync_chain_1/adaptive_mode_42
    SLICE_X8Y33          LUT6 (Prop_lut6_I4_O)        0.328     3.738 r  tbs_core_0/sync_chain_1/timestamps[0][18]_i_2/O
                         net (fo=2, routed)           0.850     4.588    tbs_core_0/sync_chain_1/tbs_decreasing_en_reg
    SLICE_X8Y33          LUT2 (Prop_lut2_I0_O)        0.146     4.734 r  tbs_core_0/sync_chain_1/timestamps[0][18]_i_1/O
                         net (fo=338, routed)         5.102     9.836    tbs_core_0/time_measurement_0/spike_strb
    SLICE_X7Y15          LUT2 (Prop_lut2_I1_O)        0.353    10.189 r  tbs_core_0/time_measurement_0/overflow_marker[14]_i_1/O
                         net (fo=16, routed)          1.176    11.365    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/E[0]
    SLICE_X14Y16         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/overflow_marker_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.435   123.555    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X14Y16         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/overflow_marker_reg[13]/C
                         clock pessimism              0.704   124.259    
                         clock uncertainty           -0.115   124.144    
    SLICE_X14Y16         FDCE (Setup_fdce_C_CE)      -0.377   123.767    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/overflow_marker_reg[13]
  -------------------------------------------------------------------
                         required time                        123.767    
                         arrival time                         -11.365    
  -------------------------------------------------------------------
                         slack                                112.402    

Slack (MET) :             112.402ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/overflow_marker_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        11.992ns  (logic 1.433ns (11.950%)  route 10.559ns (88.050%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 123.555 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.629    -0.627    tbs_core_0/debouncer_2/CLK
    SLICE_X3Y41          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.456    -0.171 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=46, routed)          2.465     2.295    tbs_core_0/debouncer_2/sync_chain_0/dac_init_value_reg[6]
    SLICE_X6Y30          LUT3 (Prop_lut3_I1_O)        0.150     2.445 r  tbs_core_0/debouncer_2/sync_chain_0/dac_init_value[6]_i_2/O
                         net (fo=42, routed)          0.965     3.410    tbs_core_0/sync_chain_1/adaptive_mode_42
    SLICE_X8Y33          LUT6 (Prop_lut6_I4_O)        0.328     3.738 r  tbs_core_0/sync_chain_1/timestamps[0][18]_i_2/O
                         net (fo=2, routed)           0.850     4.588    tbs_core_0/sync_chain_1/tbs_decreasing_en_reg
    SLICE_X8Y33          LUT2 (Prop_lut2_I0_O)        0.146     4.734 r  tbs_core_0/sync_chain_1/timestamps[0][18]_i_1/O
                         net (fo=338, routed)         5.102     9.836    tbs_core_0/time_measurement_0/spike_strb
    SLICE_X7Y15          LUT2 (Prop_lut2_I1_O)        0.353    10.189 r  tbs_core_0/time_measurement_0/overflow_marker[14]_i_1/O
                         net (fo=16, routed)          1.176    11.365    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/E[0]
    SLICE_X14Y16         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/overflow_marker_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.435   123.555    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X14Y16         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/overflow_marker_reg[14]/C
                         clock pessimism              0.704   124.259    
                         clock uncertainty           -0.115   124.144    
    SLICE_X14Y16         FDCE (Setup_fdce_C_CE)      -0.377   123.767    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/overflow_marker_reg[14]
  -------------------------------------------------------------------
                         required time                        123.767    
                         arrival time                         -11.365    
  -------------------------------------------------------------------
                         slack                                112.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.630ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.590    -0.456    tbs_core_0/debouncer_2/sync_chain_0/CLK
    SLICE_X4Y43          FDCE                                         r  tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.315 r  tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[0][0]/Q
                         net (fo=1, routed)           0.065    -0.250    tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[0]_2
    SLICE_X4Y43          FDCE                                         r  tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.860    -0.630    tbs_core_0/debouncer_2/sync_chain_0/CLK
    SLICE_X4Y43          FDCE                                         r  tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[1][0]/C
                         clock pessimism              0.174    -0.456    
    SLICE_X4Y43          FDCE (Hold_fdce_C_D)         0.075    -0.381    tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_memory_0/sync_reg.a_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.244%)  route 0.201ns (58.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.615ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.590    -0.456    tbs_core_0/spike_memory_0/CLK
    SLICE_X7Y6           FDRE                                         r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.315 r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[15]/Q
                         net (fo=1, routed)           0.201    -0.115    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_3[15]
    RAMB18_X0Y2          RAMB18E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.874    -0.615    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/CLK
    RAMB18_X0Y2          RAMB18E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/CLKBWRCLK
                         clock pessimism              0.210    -0.406    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[15])
                                                      0.155    -0.251    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 tbs_core_0/adaptive_ctrl_0/prev_delta_steps_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/delta_steps_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.670ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.553    -0.493    tbs_core_0/adaptive_ctrl_0/CLK
    SLICE_X13Y28         FDPE                                         r  tbs_core_0/adaptive_ctrl_0/prev_delta_steps_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDPE (Prop_fdpe_C_Q)         0.141    -0.352 r  tbs_core_0/adaptive_ctrl_0/prev_delta_steps_reg[0]/Q
                         net (fo=2, routed)           0.099    -0.253    tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/delta_steps_reg[7][0]
    SLICE_X12Y28         LUT5 (Prop_lut5_I4_O)        0.045    -0.208 r  tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/delta_steps[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    tbs_core_0/adaptive_ctrl_0/next_delta_steps[0]
    SLICE_X12Y28         FDPE                                         r  tbs_core_0/adaptive_ctrl_0/delta_steps_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.820    -0.670    tbs_core_0/adaptive_ctrl_0/CLK
    SLICE_X12Y28         FDPE                                         r  tbs_core_0/adaptive_ctrl_0/delta_steps_reg[0]/C
                         clock pessimism              0.190    -0.480    
    SLICE_X12Y28         FDPE (Hold_fdpe_C_D)         0.120    -0.360    tbs_core_0/adaptive_ctrl_0/delta_steps_reg[0]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[6][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[7][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.220%)  route 0.114ns (44.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.562    -0.484    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X13Y7          FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[6][8]/Q
                         net (fo=3, routed)           0.114    -0.229    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[6]_10[8]
    SLICE_X12Y7          FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[7][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.831    -0.659    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X12Y7          FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[7][8]/C
                         clock pessimism              0.188    -0.471    
    SLICE_X12Y7          FDCE (Hold_fdce_C_D)         0.085    -0.386    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[7][8]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_memory_0/sync_reg.a_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.949%)  route 0.201ns (55.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.615ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.590    -0.456    tbs_core_0/spike_memory_0/CLK
    SLICE_X6Y6           FDRE                                         r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164    -0.292 r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[2]/Q
                         net (fo=1, routed)           0.201    -0.092    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_3[2]
    RAMB18_X0Y2          RAMB18E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.874    -0.615    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/CLK
    RAMB18_X0Y2          RAMB18E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/CLKBWRCLK
                         clock pessimism              0.210    -0.406    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.155    -0.251    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_memory_0/sync_reg.a_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.949%)  route 0.201ns (55.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.615ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.590    -0.456    tbs_core_0/spike_memory_0/CLK
    SLICE_X6Y6           FDRE                                         r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164    -0.292 r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[3]/Q
                         net (fo=1, routed)           0.201    -0.092    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_3[3]
    RAMB18_X0Y2          RAMB18E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.874    -0.615    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/CLK
    RAMB18_X0Y2          RAMB18E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/CLKBWRCLK
                         clock pessimism              0.210    -0.406    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[3])
                                                      0.155    -0.251    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.562    -0.484    tbs_core_0/debouncer_0/sync_chain_0/CLK
    SLICE_X12Y40         FDCE                                         r  tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.320 r  tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.265    tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[0]_0
    SLICE_X12Y40         FDCE                                         r  tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.831    -0.659    tbs_core_0/debouncer_0/sync_chain_0/CLK
    SLICE_X12Y40         FDCE                                         r  tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[1][0]/C
                         clock pessimism              0.175    -0.484    
    SLICE_X12Y40         FDCE (Hold_fdce_C_D)         0.060    -0.424    tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.631ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.589    -0.457    tbs_core_0/debouncer_1/sync_chain_0/CLK
    SLICE_X6Y40          FDCE                                         r  tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDCE (Prop_fdce_C_Q)         0.164    -0.293 r  tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.238    tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[0]_1
    SLICE_X6Y40          FDCE                                         r  tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.859    -0.631    tbs_core_0/debouncer_1/sync_chain_0/CLK
    SLICE_X6Y40          FDCE                                         r  tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[1][0]/C
                         clock pessimism              0.174    -0.457    
    SLICE_X6Y40          FDCE (Hold_fdce_C_D)         0.060    -0.397    tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_memory_0/sync_reg.write_delayed_strb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.725%)  route 0.153ns (48.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.615ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.562    -0.484    tbs_core_0/spike_memory_0/CLK
    SLICE_X8Y7           FDRE                                         r  tbs_core_0/spike_memory_0/sync_reg.write_delayed_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.320 r  tbs_core_0/spike_memory_0/sync_reg.write_delayed_strb_reg/Q
                         net (fo=5, routed)           0.153    -0.167    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/WEBWE[0]
    RAMB18_X0Y2          RAMB18E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.874    -0.615    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/CLK
    RAMB18_X0Y2          RAMB18E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/CLKBWRCLK
                         clock pessimism              0.191    -0.425    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.329    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_encoder_0/encoded_spike_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/sync_reg.a_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.549%)  route 0.113ns (44.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.631ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    -0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.589    -0.457    tbs_core_0/spike_encoder_0/CLK
    SLICE_X4Y9           FDCE                                         r  tbs_core_0/spike_encoder_0/encoded_spike_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.141    -0.316 r  tbs_core_0/spike_encoder_0/encoded_spike_reg[5]/Q
                         net (fo=1, routed)           0.113    -0.204    tbs_core_0/spike_memory_0/sync_reg.a_data_reg[19]_0[5]
    SLICE_X5Y8           FDRE                                         r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.859    -0.631    tbs_core_0/spike_memory_0/CLK
    SLICE_X5Y8           FDRE                                         r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[5]/C
                         clock pessimism              0.190    -0.441    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.072    -0.369    tbs_core_0/spike_memory_0/sync_reg.a_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll_8MHz
Waveform(ns):       { 0.000 62.500 }
Period(ns):         125.000
Sources:            { PLL100to8/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB18_X0Y2      tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         125.000     122.056    RAMB18_X0Y2      tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         125.000     122.845    BUFGCTRL_X0Y0    PLL100to8/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         125.000     123.751    MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X6Y28      tbs_core_0/adaptive_mode_d_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X8Y27      tbs_core_0/adaptive_mode_uart_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X4Y20      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         125.000     124.000    SLICE_X4Y20      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X6Y21      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         125.000     124.000    SLICE_X6Y21      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       125.000     88.360     MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X6Y28      tbs_core_0/adaptive_mode_d_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X6Y28      tbs_core_0/adaptive_mode_d_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X8Y27      tbs_core_0/adaptive_mode_uart_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X8Y27      tbs_core_0/adaptive_mode_uart_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X4Y20      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X4Y20      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         62.500      62.000     SLICE_X4Y20      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         62.500      62.000     SLICE_X4Y20      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X6Y21      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X6Y21      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X6Y28      tbs_core_0/adaptive_mode_d_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X6Y28      tbs_core_0/adaptive_mode_d_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X8Y27      tbs_core_0/adaptive_mode_uart_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X8Y27      tbs_core_0/adaptive_mode_uart_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X4Y20      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X4Y20      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         62.500      62.000     SLICE_X4Y20      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         62.500      62.000     SLICE_X4Y20      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X6Y21      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X6Y21      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_8MHz
  To Clock:  clkfbout_pll_8MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_8MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLL100to8/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    PLL100to8/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_pll_8MHz
  To Clock:  clk_out1_pll_8MHz

Setup :            0  Failing Endpoints,  Worst Slack      113.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.680ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             113.981ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/time_measurement_0/counter_value_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        10.334ns  (logic 1.894ns (18.327%)  route 8.440ns (81.673%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 123.558 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.611    -0.645    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X7Y23          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDCE (Prop_fdce_C_Q)         0.419    -0.226 f  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=15, routed)          1.287     1.061    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X9Y26          LUT4 (Prop_lut4_I0_O)        0.327     1.388 r  tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3/O
                         net (fo=6, routed)           0.853     2.241    tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3_n_0
    SLICE_X9Y27          LUT4 (Prop_lut4_I0_O)        0.332     2.573 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6/O
                         net (fo=2, routed)           0.484     3.057    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.124     3.181 r  tbs_core_0/uart_0/uart_rx_0/select_enable_write_i_3/O
                         net (fo=1, routed)           0.343     3.525    tbs_core_0/uart_0/uart_rx_0/select_enable_write_i_3_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I0_O)        0.124     3.649 r  tbs_core_0/uart_0/uart_rx_0/select_enable_write_i_2/O
                         net (fo=3, routed)           1.257     4.906    tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_reg
    SLICE_X4Y27          LUT2 (Prop_lut2_I0_O)        0.124     5.030 r  tbs_core_0/uart_0/uart_rx_0/detection_en_i_2/O
                         net (fo=4, routed)           0.579     5.608    tbs_core_0/uart_0/uart_rx_0/state_reg[2]
    SLICE_X4Y29          LUT3 (Prop_lut3_I2_O)        0.118     5.726 f  tbs_core_0/uart_0/uart_rx_0/prev_delta_steps[7]_i_3/O
                         net (fo=57, routed)          1.439     7.165    tbs_core_0/debouncer_0/reset_time_measurement_strb
    SLICE_X10Y26         LUT5 (Prop_lut5_I1_O)        0.326     7.491 f  tbs_core_0/debouncer_0/counter_value[18]_i_2/O
                         net (fo=20, routed)          2.198     9.690    tbs_core_0/time_measurement_0/reset_i
    SLICE_X16Y14         FDCE                                         f  tbs_core_0/time_measurement_0/counter_value_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.438   123.558    tbs_core_0/time_measurement_0/CLK
    SLICE_X16Y14         FDCE                                         r  tbs_core_0/time_measurement_0/counter_value_reg[17]/C
                         clock pessimism              0.632   124.190    
                         clock uncertainty           -0.115   124.075    
    SLICE_X16Y14         FDCE (Recov_fdce_C_CLR)     -0.405   123.670    tbs_core_0/time_measurement_0/counter_value_reg[17]
  -------------------------------------------------------------------
                         required time                        123.670    
                         arrival time                          -9.690    
  -------------------------------------------------------------------
                         slack                                113.981    

Slack (MET) :             113.981ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/time_measurement_0/counter_value_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        10.334ns  (logic 1.894ns (18.327%)  route 8.440ns (81.673%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 123.558 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.611    -0.645    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X7Y23          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDCE (Prop_fdce_C_Q)         0.419    -0.226 f  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=15, routed)          1.287     1.061    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X9Y26          LUT4 (Prop_lut4_I0_O)        0.327     1.388 r  tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3/O
                         net (fo=6, routed)           0.853     2.241    tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3_n_0
    SLICE_X9Y27          LUT4 (Prop_lut4_I0_O)        0.332     2.573 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6/O
                         net (fo=2, routed)           0.484     3.057    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.124     3.181 r  tbs_core_0/uart_0/uart_rx_0/select_enable_write_i_3/O
                         net (fo=1, routed)           0.343     3.525    tbs_core_0/uart_0/uart_rx_0/select_enable_write_i_3_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I0_O)        0.124     3.649 r  tbs_core_0/uart_0/uart_rx_0/select_enable_write_i_2/O
                         net (fo=3, routed)           1.257     4.906    tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_reg
    SLICE_X4Y27          LUT2 (Prop_lut2_I0_O)        0.124     5.030 r  tbs_core_0/uart_0/uart_rx_0/detection_en_i_2/O
                         net (fo=4, routed)           0.579     5.608    tbs_core_0/uart_0/uart_rx_0/state_reg[2]
    SLICE_X4Y29          LUT3 (Prop_lut3_I2_O)        0.118     5.726 f  tbs_core_0/uart_0/uart_rx_0/prev_delta_steps[7]_i_3/O
                         net (fo=57, routed)          1.439     7.165    tbs_core_0/debouncer_0/reset_time_measurement_strb
    SLICE_X10Y26         LUT5 (Prop_lut5_I1_O)        0.326     7.491 f  tbs_core_0/debouncer_0/counter_value[18]_i_2/O
                         net (fo=20, routed)          2.198     9.690    tbs_core_0/time_measurement_0/reset_i
    SLICE_X16Y14         FDCE                                         f  tbs_core_0/time_measurement_0/counter_value_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.438   123.558    tbs_core_0/time_measurement_0/CLK
    SLICE_X16Y14         FDCE                                         r  tbs_core_0/time_measurement_0/counter_value_reg[18]/C
                         clock pessimism              0.632   124.190    
                         clock uncertainty           -0.115   124.075    
    SLICE_X16Y14         FDCE (Recov_fdce_C_CLR)     -0.405   123.670    tbs_core_0/time_measurement_0/counter_value_reg[18]
  -------------------------------------------------------------------
                         required time                        123.670    
                         arrival time                          -9.690    
  -------------------------------------------------------------------
                         slack                                113.981    

Slack (MET) :             113.986ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[1][0]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        10.486ns  (logic 1.326ns (12.645%)  route 9.160ns (87.355%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 123.629 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.611    -0.645    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X7Y23          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDCE (Prop_fdce_C_Q)         0.419    -0.226 f  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=15, routed)          1.287     1.061    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X9Y26          LUT4 (Prop_lut4_I0_O)        0.327     1.388 r  tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3/O
                         net (fo=6, routed)           0.853     2.241    tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3_n_0
    SLICE_X9Y27          LUT4 (Prop_lut4_I0_O)        0.332     2.573 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6/O
                         net (fo=2, routed)           0.474     3.047    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I5_O)        0.124     3.171 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         1.840     5.012    tbs_core_0/debouncer_0/AR[0]
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.124     5.136 f  tbs_core_0/debouncer_0/overflow_marker[14]_i_3/O
                         net (fo=588, routed)         4.706     9.842    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/reset_entity
    SLICE_X4Y8           FDCE                                         f  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.509   123.629    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X4Y8           FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[1][0]/C
                         clock pessimism              0.718   124.347    
                         clock uncertainty           -0.115   124.232    
    SLICE_X4Y8           FDCE (Recov_fdce_C_CLR)     -0.405   123.827    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[1][0]
  -------------------------------------------------------------------
                         required time                        123.827    
                         arrival time                          -9.842    
  -------------------------------------------------------------------
                         slack                                113.986    

Slack (MET) :             113.986ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[1][7]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        10.486ns  (logic 1.326ns (12.645%)  route 9.160ns (87.355%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 123.629 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.611    -0.645    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X7Y23          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDCE (Prop_fdce_C_Q)         0.419    -0.226 f  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=15, routed)          1.287     1.061    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X9Y26          LUT4 (Prop_lut4_I0_O)        0.327     1.388 r  tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3/O
                         net (fo=6, routed)           0.853     2.241    tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3_n_0
    SLICE_X9Y27          LUT4 (Prop_lut4_I0_O)        0.332     2.573 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6/O
                         net (fo=2, routed)           0.474     3.047    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I5_O)        0.124     3.171 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         1.840     5.012    tbs_core_0/debouncer_0/AR[0]
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.124     5.136 f  tbs_core_0/debouncer_0/overflow_marker[14]_i_3/O
                         net (fo=588, routed)         4.706     9.842    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/reset_entity
    SLICE_X4Y8           FDCE                                         f  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[1][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.509   123.629    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X4Y8           FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[1][7]/C
                         clock pessimism              0.718   124.347    
                         clock uncertainty           -0.115   124.232    
    SLICE_X4Y8           FDCE (Recov_fdce_C_CLR)     -0.405   123.827    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[1][7]
  -------------------------------------------------------------------
                         required time                        123.827    
                         arrival time                          -9.842    
  -------------------------------------------------------------------
                         slack                                113.986    

Slack (MET) :             113.986ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[2][4]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        10.486ns  (logic 1.326ns (12.645%)  route 9.160ns (87.355%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 123.629 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.611    -0.645    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X7Y23          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDCE (Prop_fdce_C_Q)         0.419    -0.226 f  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=15, routed)          1.287     1.061    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X9Y26          LUT4 (Prop_lut4_I0_O)        0.327     1.388 r  tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3/O
                         net (fo=6, routed)           0.853     2.241    tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3_n_0
    SLICE_X9Y27          LUT4 (Prop_lut4_I0_O)        0.332     2.573 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6/O
                         net (fo=2, routed)           0.474     3.047    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I5_O)        0.124     3.171 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         1.840     5.012    tbs_core_0/debouncer_0/AR[0]
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.124     5.136 f  tbs_core_0/debouncer_0/overflow_marker[14]_i_3/O
                         net (fo=588, routed)         4.706     9.842    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/reset_entity
    SLICE_X4Y8           FDCE                                         f  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[2][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.509   123.629    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X4Y8           FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[2][4]/C
                         clock pessimism              0.718   124.347    
                         clock uncertainty           -0.115   124.232    
    SLICE_X4Y8           FDCE (Recov_fdce_C_CLR)     -0.405   123.827    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[2][4]
  -------------------------------------------------------------------
                         required time                        123.827    
                         arrival time                          -9.842    
  -------------------------------------------------------------------
                         slack                                113.986    

Slack (MET) :             113.986ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[2][7]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        10.486ns  (logic 1.326ns (12.645%)  route 9.160ns (87.355%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 123.629 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.611    -0.645    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X7Y23          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDCE (Prop_fdce_C_Q)         0.419    -0.226 f  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=15, routed)          1.287     1.061    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X9Y26          LUT4 (Prop_lut4_I0_O)        0.327     1.388 r  tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3/O
                         net (fo=6, routed)           0.853     2.241    tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3_n_0
    SLICE_X9Y27          LUT4 (Prop_lut4_I0_O)        0.332     2.573 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6/O
                         net (fo=2, routed)           0.474     3.047    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I5_O)        0.124     3.171 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         1.840     5.012    tbs_core_0/debouncer_0/AR[0]
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.124     5.136 f  tbs_core_0/debouncer_0/overflow_marker[14]_i_3/O
                         net (fo=588, routed)         4.706     9.842    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/reset_entity
    SLICE_X4Y8           FDCE                                         f  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[2][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.509   123.629    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X4Y8           FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[2][7]/C
                         clock pessimism              0.718   124.347    
                         clock uncertainty           -0.115   124.232    
    SLICE_X4Y8           FDCE (Recov_fdce_C_CLR)     -0.405   123.827    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[2][7]
  -------------------------------------------------------------------
                         required time                        123.827    
                         arrival time                          -9.842    
  -------------------------------------------------------------------
                         slack                                113.986    

Slack (MET) :             113.986ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[3][1]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        10.486ns  (logic 1.326ns (12.645%)  route 9.160ns (87.355%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 123.629 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.611    -0.645    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X7Y23          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDCE (Prop_fdce_C_Q)         0.419    -0.226 f  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=15, routed)          1.287     1.061    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X9Y26          LUT4 (Prop_lut4_I0_O)        0.327     1.388 r  tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3/O
                         net (fo=6, routed)           0.853     2.241    tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3_n_0
    SLICE_X9Y27          LUT4 (Prop_lut4_I0_O)        0.332     2.573 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6/O
                         net (fo=2, routed)           0.474     3.047    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I5_O)        0.124     3.171 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         1.840     5.012    tbs_core_0/debouncer_0/AR[0]
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.124     5.136 f  tbs_core_0/debouncer_0/overflow_marker[14]_i_3/O
                         net (fo=588, routed)         4.706     9.842    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/reset_entity
    SLICE_X4Y8           FDCE                                         f  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.509   123.629    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X4Y8           FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[3][1]/C
                         clock pessimism              0.718   124.347    
                         clock uncertainty           -0.115   124.232    
    SLICE_X4Y8           FDCE (Recov_fdce_C_CLR)     -0.405   123.827    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[3][1]
  -------------------------------------------------------------------
                         required time                        123.827    
                         arrival time                          -9.842    
  -------------------------------------------------------------------
                         slack                                113.986    

Slack (MET) :             113.986ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[3][2]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        10.486ns  (logic 1.326ns (12.645%)  route 9.160ns (87.355%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 123.629 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.611    -0.645    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X7Y23          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDCE (Prop_fdce_C_Q)         0.419    -0.226 f  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=15, routed)          1.287     1.061    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X9Y26          LUT4 (Prop_lut4_I0_O)        0.327     1.388 r  tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3/O
                         net (fo=6, routed)           0.853     2.241    tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3_n_0
    SLICE_X9Y27          LUT4 (Prop_lut4_I0_O)        0.332     2.573 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6/O
                         net (fo=2, routed)           0.474     3.047    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I5_O)        0.124     3.171 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         1.840     5.012    tbs_core_0/debouncer_0/AR[0]
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.124     5.136 f  tbs_core_0/debouncer_0/overflow_marker[14]_i_3/O
                         net (fo=588, routed)         4.706     9.842    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/reset_entity
    SLICE_X4Y8           FDCE                                         f  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[3][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.509   123.629    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X4Y8           FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[3][2]/C
                         clock pessimism              0.718   124.347    
                         clock uncertainty           -0.115   124.232    
    SLICE_X4Y8           FDCE (Recov_fdce_C_CLR)     -0.405   123.827    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[3][2]
  -------------------------------------------------------------------
                         required time                        123.827    
                         arrival time                          -9.842    
  -------------------------------------------------------------------
                         slack                                113.986    

Slack (MET) :             113.986ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[4][2]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        10.486ns  (logic 1.326ns (12.645%)  route 9.160ns (87.355%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 123.629 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.611    -0.645    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X7Y23          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDCE (Prop_fdce_C_Q)         0.419    -0.226 f  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=15, routed)          1.287     1.061    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X9Y26          LUT4 (Prop_lut4_I0_O)        0.327     1.388 r  tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3/O
                         net (fo=6, routed)           0.853     2.241    tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3_n_0
    SLICE_X9Y27          LUT4 (Prop_lut4_I0_O)        0.332     2.573 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6/O
                         net (fo=2, routed)           0.474     3.047    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I5_O)        0.124     3.171 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         1.840     5.012    tbs_core_0/debouncer_0/AR[0]
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.124     5.136 f  tbs_core_0/debouncer_0/overflow_marker[14]_i_3/O
                         net (fo=588, routed)         4.706     9.842    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/reset_entity
    SLICE_X4Y8           FDCE                                         f  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[4][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.509   123.629    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X4Y8           FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[4][2]/C
                         clock pessimism              0.718   124.347    
                         clock uncertainty           -0.115   124.232    
    SLICE_X4Y8           FDCE (Recov_fdce_C_CLR)     -0.405   123.827    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[4][2]
  -------------------------------------------------------------------
                         required time                        123.827    
                         arrival time                          -9.842    
  -------------------------------------------------------------------
                         slack                                113.986    

Slack (MET) :             114.036ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_encoder_0/encoded_spike_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        10.435ns  (logic 1.326ns (12.707%)  route 9.109ns (87.293%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 123.628 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.611    -0.645    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X7Y23          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDCE (Prop_fdce_C_Q)         0.419    -0.226 f  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=15, routed)          1.287     1.061    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X9Y26          LUT4 (Prop_lut4_I0_O)        0.327     1.388 r  tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3/O
                         net (fo=6, routed)           0.853     2.241    tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3_n_0
    SLICE_X9Y27          LUT4 (Prop_lut4_I0_O)        0.332     2.573 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6/O
                         net (fo=2, routed)           0.474     3.047    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I5_O)        0.124     3.171 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         1.840     5.012    tbs_core_0/debouncer_0/AR[0]
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.124     5.136 f  tbs_core_0/debouncer_0/overflow_marker[14]_i_3/O
                         net (fo=588, routed)         4.655     9.791    tbs_core_0/spike_encoder_0/reset_entity
    SLICE_X4Y9           FDCE                                         f  tbs_core_0/spike_encoder_0/encoded_spike_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.508   123.628    tbs_core_0/spike_encoder_0/CLK
    SLICE_X4Y9           FDCE                                         r  tbs_core_0/spike_encoder_0/encoded_spike_reg[11]/C
                         clock pessimism              0.718   124.346    
                         clock uncertainty           -0.115   124.231    
    SLICE_X4Y9           FDCE (Recov_fdce_C_CLR)     -0.405   123.826    tbs_core_0/spike_encoder_0/encoded_spike_reg[11]
  -------------------------------------------------------------------
                         required time                        123.826    
                         arrival time                          -9.791    
  -------------------------------------------------------------------
                         slack                                114.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/tbs_virtual_delta_steps_uart_reg/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.209ns (32.426%)  route 0.436ns (67.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.550    -0.496    tbs_core_0/sync_chain_0/CLK
    SLICE_X12Y25         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=1, routed)           0.216    -0.116    tbs_core_0/uart_0/uart_rx_0/reset_sync
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.045    -0.071 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         0.219     0.148    tbs_core_0/reset_i
    SLICE_X8Y25          FDCE                                         f  tbs_core_0/tbs_virtual_delta_steps_uart_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.816    -0.674    tbs_core_0/CLK
    SLICE_X8Y25          FDCE                                         r  tbs_core_0/tbs_virtual_delta_steps_uart_reg/C
                         clock pessimism              0.210    -0.464    
    SLICE_X8Y25          FDCE (Remov_fdce_C_CLR)     -0.067    -0.531    tbs_core_0/tbs_virtual_delta_steps_uart_reg
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/atbs_max_delta_steps_uart_reg/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.209ns (32.086%)  route 0.442ns (67.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.673ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.550    -0.496    tbs_core_0/sync_chain_0/CLK
    SLICE_X12Y25         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=1, routed)           0.216    -0.116    tbs_core_0/uart_0/uart_rx_0/reset_sync
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.045    -0.071 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         0.226     0.155    tbs_core_0/reset_i
    SLICE_X8Y26          FDCE                                         f  tbs_core_0/atbs_max_delta_steps_uart_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.817    -0.673    tbs_core_0/CLK
    SLICE_X8Y26          FDCE                                         r  tbs_core_0/atbs_max_delta_steps_uart_reg/C
                         clock pessimism              0.210    -0.463    
    SLICE_X8Y26          FDCE (Remov_fdce_C_CLR)     -0.067    -0.530    tbs_core_0/atbs_max_delta_steps_uart_reg
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/sync_chain_2/[1].buf_reg[0][0]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.209ns (32.641%)  route 0.431ns (67.359%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.550    -0.496    tbs_core_0/sync_chain_0/CLK
    SLICE_X12Y25         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=1, routed)           0.216    -0.116    tbs_core_0/uart_0/uart_rx_0/reset_sync
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.045    -0.071 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         0.215     0.144    tbs_core_0/sync_chain_2/AR[0]
    SLICE_X11Y25         FDCE                                         f  tbs_core_0/sync_chain_2/[1].buf_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.816    -0.674    tbs_core_0/sync_chain_2/CLK
    SLICE_X11Y25         FDCE                                         r  tbs_core_0/sync_chain_2/[1].buf_reg[0][0]/C
                         clock pessimism              0.210    -0.464    
    SLICE_X11Y25         FDCE (Remov_fdce_C_CLR)     -0.092    -0.556    tbs_core_0/sync_chain_2/[1].buf_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/sync_chain_2/[1].buf_reg[1][0]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.209ns (32.641%)  route 0.431ns (67.359%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.550    -0.496    tbs_core_0/sync_chain_0/CLK
    SLICE_X12Y25         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=1, routed)           0.216    -0.116    tbs_core_0/uart_0/uart_rx_0/reset_sync
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.045    -0.071 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         0.215     0.144    tbs_core_0/sync_chain_2/AR[0]
    SLICE_X11Y25         FDCE                                         f  tbs_core_0/sync_chain_2/[1].buf_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.816    -0.674    tbs_core_0/sync_chain_2/CLK
    SLICE_X11Y25         FDCE                                         r  tbs_core_0/sync_chain_2/[1].buf_reg[1][0]/C
                         clock pessimism              0.210    -0.464    
    SLICE_X11Y25         FDCE (Remov_fdce_C_CLR)     -0.092    -0.556    tbs_core_0/sync_chain_2/[1].buf_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/trigger_start_sampling_d_reg/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.209ns (32.641%)  route 0.431ns (67.359%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.550    -0.496    tbs_core_0/sync_chain_0/CLK
    SLICE_X12Y25         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=1, routed)           0.216    -0.116    tbs_core_0/uart_0/uart_rx_0/reset_sync
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.045    -0.071 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         0.215     0.144    tbs_core_0/reset_i
    SLICE_X11Y25         FDCE                                         f  tbs_core_0/trigger_start_sampling_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.816    -0.674    tbs_core_0/CLK
    SLICE_X11Y25         FDCE                                         r  tbs_core_0/trigger_start_sampling_d_reg/C
                         clock pessimism              0.210    -0.464    
    SLICE_X11Y25         FDCE (Remov_fdce_C_CLR)     -0.092    -0.556    tbs_core_0/trigger_start_sampling_d_reg
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/baudrate_uart_reg/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.209ns (32.426%)  route 0.436ns (67.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.550    -0.496    tbs_core_0/sync_chain_0/CLK
    SLICE_X12Y25         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=1, routed)           0.216    -0.116    tbs_core_0/uart_0/uart_rx_0/reset_sync
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.045    -0.071 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         0.219     0.148    tbs_core_0/reset_i
    SLICE_X9Y25          FDCE                                         f  tbs_core_0/baudrate_uart_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.816    -0.674    tbs_core_0/CLK
    SLICE_X9Y25          FDCE                                         r  tbs_core_0/baudrate_uart_reg/C
                         clock pessimism              0.210    -0.464    
    SLICE_X9Y25          FDCE (Remov_fdce_C_CLR)     -0.092    -0.556    tbs_core_0/baudrate_uart_reg
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/sc_noc_generator_uart_reg/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.209ns (32.426%)  route 0.436ns (67.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.550    -0.496    tbs_core_0/sync_chain_0/CLK
    SLICE_X12Y25         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=1, routed)           0.216    -0.116    tbs_core_0/uart_0/uart_rx_0/reset_sync
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.045    -0.071 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         0.219     0.148    tbs_core_0/reset_i
    SLICE_X9Y25          FDCE                                         f  tbs_core_0/sc_noc_generator_uart_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.816    -0.674    tbs_core_0/CLK
    SLICE_X9Y25          FDCE                                         r  tbs_core_0/sc_noc_generator_uart_reg/C
                         clock pessimism              0.210    -0.464    
    SLICE_X9Y25          FDCE (Remov_fdce_C_CLR)     -0.092    -0.556    tbs_core_0/sc_noc_generator_uart_reg
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/atbs_win_length_uart_reg/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.209ns (31.155%)  route 0.462ns (68.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.550    -0.496    tbs_core_0/sync_chain_0/CLK
    SLICE_X12Y25         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=1, routed)           0.216    -0.116    tbs_core_0/uart_0/uart_rx_0/reset_sync
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.045    -0.071 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         0.246     0.174    tbs_core_0/reset_i
    SLICE_X8Y24          FDCE                                         f  tbs_core_0/atbs_win_length_uart_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.816    -0.674    tbs_core_0/CLK
    SLICE_X8Y24          FDCE                                         r  tbs_core_0/atbs_win_length_uart_reg/C
                         clock pessimism              0.210    -0.464    
    SLICE_X8Y24          FDCE (Remov_fdce_C_CLR)     -0.067    -0.531    tbs_core_0/atbs_win_length_uart_reg
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/analog_trigger_uart_reg/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.209ns (32.086%)  route 0.442ns (67.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.673ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.550    -0.496    tbs_core_0/sync_chain_0/CLK
    SLICE_X12Y25         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=1, routed)           0.216    -0.116    tbs_core_0/uart_0/uart_rx_0/reset_sync
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.045    -0.071 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         0.226     0.155    tbs_core_0/reset_i
    SLICE_X9Y26          FDCE                                         f  tbs_core_0/analog_trigger_uart_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.817    -0.673    tbs_core_0/CLK
    SLICE_X9Y26          FDCE                                         r  tbs_core_0/analog_trigger_uart_reg/C
                         clock pessimism              0.210    -0.463    
    SLICE_X9Y26          FDCE (Remov_fdce_C_CLR)     -0.092    -0.555    tbs_core_0/analog_trigger_uart_reg
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 tbs_core_0/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/main_counter_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.186ns (29.134%)  route 0.452ns (70.866%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.639ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.581    -0.465    tbs_core_0/CLK
    SLICE_X3Y28          FDCE                                         r  tbs_core_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.324 r  tbs_core_0/state_reg[1]/Q
                         net (fo=19, routed)          0.202    -0.122    tbs_core_0/debouncer_0/Q[1]
    SLICE_X4Y28          LUT5 (Prop_lut5_I1_O)        0.045    -0.077 f  tbs_core_0/debouncer_0/overflow_marker[14]_i_3/O
                         net (fo=588, routed)         0.250     0.173    tbs_core_0/reset_entity
    SLICE_X0Y29          FDCE                                         f  tbs_core_0/main_counter_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.851    -0.639    tbs_core_0/CLK
    SLICE_X0Y29          FDCE                                         r  tbs_core_0/main_counter_value_reg[0]/C
                         clock pessimism              0.189    -0.450    
    SLICE_X0Y29          FDCE (Remov_fdce_C_CLR)     -0.092    -0.542    tbs_core_0/main_counter_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.715    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ecg_lod_p_i
                            (input port)
  Destination:            ecg_led_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.352ns  (logic 5.090ns (49.171%)  route 5.262ns (50.829%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 f  ecg_lod_p_i (IN)
                         net (fo=0)                   0.000     0.000    ecg_lod_p_i
    M14                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  ecg_lod_p_i_IBUF_inst/O
                         net (fo=1, routed)           1.875     3.341    tbs_core_0/debouncer_4/ecg_lod_p_i_IBUF
    SLICE_X4Y27          LUT5 (Prop_lut5_I3_O)        0.124     3.465 r  tbs_core_0/debouncer_4/ecg_led_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.387     6.851    ecg_led_o_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.500    10.352 r  ecg_led_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.352    ecg_led_o
    J3                                                                r  ecg_led_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ecg_lod_n_i
                            (input port)
  Destination:            ecg_led_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.316ns  (logic 1.465ns (44.190%)  route 1.851ns (55.810%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J12                                               0.000     0.000 f  ecg_lod_n_i (IN)
                         net (fo=0)                   0.000     0.000    ecg_lod_n_i
    J12                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  ecg_lod_n_i_IBUF_inst/O
                         net (fo=1, routed)           0.590     0.809    tbs_core_0/debouncer_4/ecg_lod_n_i_IBUF
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.045     0.854 r  tbs_core_0/debouncer_4/ecg_led_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.261     2.114    ecg_led_o_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.202     3.316 r  ecg_led_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.316    ecg_led_o
    J3                                                                r  ecg_led_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_pll_8MHz
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_pwm_upper_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.350ns  (logic 4.822ns (42.483%)  route 6.528ns (57.517%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.625    -0.631    tbs_core_0/dac_control_0/CLK
    SLICE_X2Y36          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.518    -0.113 r  tbs_core_0/dac_control_0/dac_counter_value_reg[3]/Q
                         net (fo=13, routed)          1.714     1.601    tbs_core_0/dac_control_0/Q[3]
    SLICE_X0Y24          LUT4 (Prop_lut4_I0_O)        0.124     1.725 r  tbs_core_0/dac_control_0/dac_pwm_upper_o_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.000     1.725    tbs_core_0/dac_control_0/dac_pwm_upper_o_OBUF_inst_i_10_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.275 r  tbs_core_0/dac_control_0/dac_pwm_upper_o_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           1.253     3.528    tbs_core_0/dac_control_0/dac_pwm_upper_o_OBUF_inst_i_3_n_0
    SLICE_X2Y22          LUT4 (Prop_lut4_I3_O)        0.124     3.652 r  tbs_core_0/dac_control_0/dac_pwm_upper_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.561     7.214    dac_pwm_upper_o_OBUF
    L3                   OBUF (Prop_obuf_I_O)         3.506    10.719 r  dac_pwm_upper_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.719    dac_pwm_upper_o
    L3                                                                r  dac_pwm_upper_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/uart_0/uart_tx_0/transmit_counter_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            uart_tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.081ns  (logic 4.525ns (40.835%)  route 6.556ns (59.165%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.620    -0.636    tbs_core_0/uart_0/uart_tx_0/CLK
    SLICE_X5Y17          FDCE                                         r  tbs_core_0/uart_0/uart_tx_0/transmit_counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.456    -0.180 r  tbs_core_0/uart_0/uart_tx_0/transmit_counter_value_reg[0]/Q
                         net (fo=7, routed)           1.457     1.278    tbs_core_0/memory2uart_0/transmit_counter_value[0]
    SLICE_X4Y6           LUT6 (Prop_lut6_I4_O)        0.124     1.402 r  tbs_core_0/memory2uart_0/uart_tx_o_OBUF_inst_i_3/O
                         net (fo=1, routed)           1.303     2.704    tbs_core_0/uart_0/uart_tx_0/uart_tx_o_OBUF_inst_i_1_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.124     2.828 r  tbs_core_0/uart_0/uart_tx_0/uart_tx_o_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.263     3.091    tbs_core_0/uart_0/uart_tx_0/uart_tx_o_OBUF_inst_i_2_n_0
    SLICE_X5Y17          LUT5 (Prop_lut5_I4_O)        0.120     3.211 r  tbs_core_0/uart_0/uart_tx_0/uart_tx_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.533     6.744    uart_tx_o_OBUF
    H4                   OBUF (Prop_obuf_I_O)         3.701    10.445 r  uart_tx_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.445    uart_tx_o
    H4                                                                r  uart_tx_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/dac_counter_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_pwm_lower_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.854ns  (logic 4.845ns (44.634%)  route 6.009ns (55.366%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.622    -0.634    tbs_core_0/dac_control_1/CLK
    SLICE_X6Y34          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDCE (Prop_fdce_C_Q)         0.518    -0.116 r  tbs_core_0/dac_control_1/dac_counter_value_reg[3]/Q
                         net (fo=11, routed)          1.404     1.289    tbs_core_0/dac_control_1/Q[3]
    SLICE_X9Y36          LUT4 (Prop_lut4_I0_O)        0.124     1.413 r  tbs_core_0/dac_control_1/dac_pwm_lower_o_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.000     1.413    tbs_core_0/dac_control_1/dac_pwm_lower_o_OBUF_inst_i_10_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.963 r  tbs_core_0/dac_control_1/dac_pwm_lower_o_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.889     2.851    tbs_core_0/dac_control_1/dac_pwm_lower_o_OBUF_inst_i_3_n_0
    SLICE_X9Y35          LUT4 (Prop_lut4_I3_O)        0.124     2.975 r  tbs_core_0/dac_control_1/dac_pwm_lower_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.717     6.692    dac_pwm_lower_o_OBUF
    M3                   OBUF (Prop_obuf_I_O)         3.529    10.220 r  dac_pwm_lower_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.220    dac_pwm_lower_o
    M3                                                                r  dac_pwm_lower_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            signal_select_en_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.833ns  (logic 4.344ns (40.099%)  route 6.489ns (59.901%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.629    -0.627    tbs_core_0/debouncer_2/CLK
    SLICE_X3Y41          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.456    -0.171 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=46, routed)          2.782     2.611    tbs_core_0/debouncer_4/control_mode_debounced
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.152     2.763 r  tbs_core_0/debouncer_4/signal_select_en_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.707     6.470    signal_select_en_o_OBUF
    B3                   OBUF (Prop_obuf_I_O)         3.736    10.206 r  signal_select_en_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.206    signal_select_en_o
    B3                                                                r  signal_select_en_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            ecg_led_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.249ns  (logic 4.080ns (39.811%)  route 6.169ns (60.189%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.629    -0.627    tbs_core_0/debouncer_2/CLK
    SLICE_X3Y41          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.456    -0.171 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=46, routed)          2.782     2.611    tbs_core_0/debouncer_4/control_mode_debounced
    SLICE_X4Y27          LUT5 (Prop_lut5_I1_O)        0.124     2.735 r  tbs_core_0/debouncer_4/ecg_led_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.387     6.122    ecg_led_o_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.500     9.623 r  ecg_led_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.623    ecg_led_o
    J3                                                                r  ecg_led_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/sc_noc_generator_duty_cycle_adj_uart_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            sc_noc_2_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.292ns  (logic 5.813ns (62.563%)  route 3.478ns (37.437%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=2 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.616    -0.640    tbs_core_0/CLK
    SLICE_X5Y20          FDCE                                         r  tbs_core_0/sc_noc_generator_duty_cycle_adj_uart_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDCE (Prop_fdce_C_Q)         0.456    -0.184 r  tbs_core_0/sc_noc_generator_duty_cycle_adj_uart_reg[7]/Q
                         net (fo=10, routed)          0.884     0.700    tbs_core_0/sc_noc_generator_duty_cycle_adj_uart[7]
    SLICE_X3Y20          LUT3 (Prop_lut3_I0_O)        0.124     0.824 r  tbs_core_0/sc_noc_2_o_OBUF_inst_i_38/O
                         net (fo=1, routed)           0.000     0.824    tbs_core_0/sc_noc_2_o_OBUF_inst_i_38_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.404 r  tbs_core_0/sc_noc_2_o_OBUF_inst_i_27/O[2]
                         net (fo=2, routed)           0.522     1.926    tbs_core_0/sc_noc_generator_0/O[2]
    SLICE_X2Y20          LUT2 (Prop_lut2_I1_O)        0.302     2.228 r  tbs_core_0/sc_noc_generator_0/sc_noc_2_o_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.000     2.228    tbs_core_0/sc_noc_generator_0/sc_noc_2_o_OBUF_inst_i_8_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     2.720 r  tbs_core_0/sc_noc_generator_0/sc_noc_2_o_OBUF_inst_i_2/CO[1]
                         net (fo=1, routed)           0.306     3.027    tbs_core_0/sc_noc_generator_0/sc_noc_2_o2
    SLICE_X2Y21          LUT3 (Prop_lut3_I0_O)        0.332     3.359 r  tbs_core_0/sc_noc_generator_0/sc_noc_2_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.766     5.125    sc_noc_2_o_OBUF
    F11                  OBUF (Prop_obuf_I_O)         3.527     8.652 r  sc_noc_2_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.652    sc_noc_2_o
    F11                                                               r  sc_noc_2_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/enable_analog_uart_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            amp_sdn_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.113ns  (logic 4.393ns (48.200%)  route 4.721ns (51.800%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.612    -0.644    tbs_core_0/CLK
    SLICE_X6Y27          FDPE                                         r  tbs_core_0/enable_analog_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDPE (Prop_fdpe_C_Q)         0.518    -0.126 r  tbs_core_0/enable_analog_uart_reg/Q
                         net (fo=8, routed)           1.070     0.945    tbs_core_0/debouncer_2/enable_analog_uart
    SLICE_X4Y36          LUT3 (Prop_lut3_I0_O)        0.153     1.098 r  tbs_core_0/debouncer_2/amp_sdn_o_OBUF_inst_i_1/O
                         net (fo=40, routed)          3.650     4.748    dac_pd_o_OBUF
    M12                  OBUF (Prop_obuf_I_O)         3.722     8.469 r  amp_sdn_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.469    amp_sdn_o
    M12                                                               r  amp_sdn_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            signal_select_in_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.603ns  (logic 4.103ns (47.694%)  route 4.500ns (52.306%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.629    -0.627    tbs_core_0/debouncer_2/CLK
    SLICE_X3Y41          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.456    -0.171 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=46, routed)          2.465     2.295    tbs_core_0/debouncer_2/control_mode_debounced
    SLICE_X6Y30          LUT3 (Prop_lut3_I1_O)        0.124     2.419 r  tbs_core_0/debouncer_2/signal_select_in_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.034     4.453    signal_select_in_o_OBUF
    C12                  OBUF (Prop_obuf_I_O)         3.523     7.976 r  signal_select_in_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.976    signal_select_in_o
    C12                                                               r  signal_select_in_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/enable_analog_uart_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_pd_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.153ns  (logic 4.367ns (53.566%)  route 3.786ns (46.434%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.612    -0.644    tbs_core_0/CLK
    SLICE_X6Y27          FDPE                                         r  tbs_core_0/enable_analog_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDPE (Prop_fdpe_C_Q)         0.518    -0.126 r  tbs_core_0/enable_analog_uart_reg/Q
                         net (fo=8, routed)           1.070     0.945    tbs_core_0/debouncer_2/enable_analog_uart
    SLICE_X4Y36          LUT3 (Prop_lut3_I0_O)        0.153     1.098 r  tbs_core_0/debouncer_2/amp_sdn_o_OBUF_inst_i_1/O
                         net (fo=40, routed)          2.716     3.813    dac_pd_o_OBUF
    H11                  OBUF (Prop_obuf_I_O)         3.696     7.510 r  dac_pd_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.510    dac_pd_o
    H11                                                               r  dac_pd_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/sc_noc_generator_0/counter_value_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            sc_noc_1_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.074ns  (logic 4.726ns (58.527%)  route 3.349ns (41.473%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.619    -0.637    tbs_core_0/sc_noc_generator_0/CLK
    SLICE_X1Y18          FDCE                                         r  tbs_core_0/sc_noc_generator_0/counter_value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.419    -0.218 f  tbs_core_0/sc_noc_generator_0/counter_value_reg[10]/Q
                         net (fo=8, routed)           1.267     1.050    tbs_core_0/sc_noc_generator_0/counter_value_reg[10]
    SLICE_X1Y20          LUT1 (Prop_lut1_I0_O)        0.299     1.349 r  tbs_core_0/sc_noc_generator_0/sc_noc_1_o_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.000     1.349    tbs_core_0/sc_noc_generator_0/sc_noc_1_o_OBUF_inst_i_4_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     1.663 r  tbs_core_0/sc_noc_generator_0/sc_noc_1_o_OBUF_inst_i_1/CO[2]
                         net (fo=1, routed)           2.081     3.744    sc_noc_1_o_OBUF
    F14                  OBUF (Prop_obuf_I_O)         3.694     7.438 r  sc_noc_1_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.438    sc_noc_1_o
    F14                                                               r  sc_noc_1_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/dac_counter_value_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_lower_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.783ns  (logic 1.343ns (75.302%)  route 0.440ns (24.698%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.587    -0.459    tbs_core_0/dac_control_1/CLK
    SLICE_X5Y37          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.318 r  tbs_core_0/dac_control_1/dac_counter_value_reg[7]/Q
                         net (fo=11, routed)          0.440     0.122    dac_lower_o_OBUF[7]
    G14                  OBUF (Prop_obuf_I_O)         1.202     1.324 r  dac_lower_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.324    dac_lower_o[7]
    G14                                                               r  dac_lower_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/dac_counter_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_lower_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.817ns  (logic 1.365ns (75.157%)  route 0.451ns (24.843%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.586    -0.460    tbs_core_0/dac_control_1/CLK
    SLICE_X5Y35          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDCE (Prop_fdce_C_Q)         0.141    -0.319 r  tbs_core_0/dac_control_1/dac_counter_value_reg[5]/Q
                         net (fo=11, routed)          0.451     0.132    dac_lower_o_OBUF[5]
    F13                  OBUF (Prop_obuf_I_O)         1.224     1.356 r  dac_lower_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.356    dac_lower_o[5]
    F13                                                               r  dac_lower_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/dac_counter_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_lower_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.398ns (76.867%)  route 0.421ns (23.133%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.586    -0.460    tbs_core_0/dac_control_1/CLK
    SLICE_X6Y34          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDCE (Prop_fdce_C_Q)         0.164    -0.296 r  tbs_core_0/dac_control_1/dac_counter_value_reg[3]/Q
                         net (fo=11, routed)          0.421     0.124    dac_lower_o_OBUF[3]
    D13                  OBUF (Prop_obuf_I_O)         1.234     1.358 r  dac_lower_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.358    dac_lower_o[3]
    D13                                                               r  dac_lower_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_wr_lower_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.950ns  (logic 1.347ns (69.061%)  route 0.603ns (30.939%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.586    -0.460    tbs_core_0/dac_control_1/sync_chain_0/CLK
    SLICE_X7Y36          FDCE                                         r  tbs_core_0/dac_control_1/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.319 r  tbs_core_0/dac_control_1/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=1, routed)           0.603     0.284    dac_wr_lower_o_OBUF
    H14                  OBUF (Prop_obuf_I_O)         1.206     1.489 r  dac_wr_lower_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.489    dac_wr_lower_o
    H14                                                               r  dac_wr_lower_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/debouncer_3/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            signal_select_in_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.077ns  (logic 1.433ns (68.990%)  route 0.644ns (31.010%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.583    -0.463    tbs_core_0/debouncer_3/CLK
    SLICE_X2Y30          FDCE                                         r  tbs_core_0/debouncer_3/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.164    -0.299 r  tbs_core_0/debouncer_3/debounced_reg/Q
                         net (fo=4, routed)           0.171    -0.129    tbs_core_0/debouncer_2/signal_select_in_debounced
    SLICE_X6Y30          LUT3 (Prop_lut3_I2_O)        0.045    -0.084 r  tbs_core_0/debouncer_2/signal_select_in_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.473     0.390    signal_select_in_o_OBUF
    C12                  OBUF (Prop_obuf_I_O)         1.224     1.614 r  signal_select_in_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.614    signal_select_in_o
    C12                                                               r  signal_select_in_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/analog_trigger_0/counter_value_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            analog_trigger_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.082ns  (logic 1.468ns (70.526%)  route 0.614ns (29.474%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.580    -0.466    tbs_core_0/analog_trigger_0/CLK
    SLICE_X5Y21          FDCE                                         r  tbs_core_0/analog_trigger_0/counter_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDCE (Prop_fdce_C_Q)         0.141    -0.325 f  tbs_core_0/analog_trigger_0/counter_value_reg[7]/Q
                         net (fo=4, routed)           0.160    -0.165    tbs_core_0/analog_trigger_0/counter_value_reg[7]
    SLICE_X4Y21          LUT3 (Prop_lut3_I0_O)        0.044    -0.121 r  tbs_core_0/analog_trigger_0/analog_trigger_o_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.000    -0.121    tbs_core_0/analog_trigger_0/analog_trigger_o_OBUF_inst_i_2_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.029 r  tbs_core_0/analog_trigger_0/analog_trigger_o_OBUF_inst_i_1/CO[3]
                         net (fo=1, routed)           0.453     0.424    analog_trigger_o_OBUF
    H12                  OBUF (Prop_obuf_I_O)         1.191     1.615 r  analog_trigger_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.615    analog_trigger_o
    H12                                                               r  analog_trigger_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_upper_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.139ns  (logic 1.355ns (63.338%)  route 0.784ns (36.662%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.586    -0.460    tbs_core_0/dac_control_0/CLK
    SLICE_X4Y35          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.141    -0.319 r  tbs_core_0/dac_control_0/dac_counter_value_reg[4]/Q
                         net (fo=13, routed)          0.784     0.465    dac_upper_o_OBUF[4]
    J11                  OBUF (Prop_obuf_I_O)         1.214     1.679 r  dac_upper_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.679    dac_upper_o[4]
    J11                                                               r  dac_upper_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_upper_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.179ns  (logic 1.406ns (64.528%)  route 0.773ns (35.472%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.587    -0.459    tbs_core_0/dac_control_0/CLK
    SLICE_X2Y36          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.164    -0.295 r  tbs_core_0/dac_control_0/dac_counter_value_reg[3]/Q
                         net (fo=13, routed)          0.773     0.477    dac_upper_o_OBUF[3]
    M13                  OBUF (Prop_obuf_I_O)         1.242     1.719 r  dac_upper_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.719    dac_upper_o[3]
    M13                                                               r  dac_upper_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_upper_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.183ns  (logic 1.360ns (62.331%)  route 0.822ns (37.669%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.586    -0.460    tbs_core_0/dac_control_0/CLK
    SLICE_X5Y34          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDCE (Prop_fdce_C_Q)         0.141    -0.319 r  tbs_core_0/dac_control_0/dac_counter_value_reg[2]/Q
                         net (fo=13, routed)          0.822     0.503    dac_upper_o_OBUF[2]
    L13                  OBUF (Prop_obuf_I_O)         1.219     1.722 r  dac_upper_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.722    dac_upper_o[2]
    L13                                                               r  dac_upper_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_upper_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.247ns  (logic 1.346ns (59.917%)  route 0.901ns (40.083%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.586    -0.460    tbs_core_0/dac_control_0/CLK
    SLICE_X5Y34          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDCE (Prop_fdce_C_Q)         0.141    -0.319 r  tbs_core_0/dac_control_0/dac_counter_value_reg[1]/Q
                         net (fo=13, routed)          0.901     0.581    dac_upper_o_OBUF[1]
    J14                  OBUF (Prop_obuf_I_O)         1.205     1.787 r  dac_upper_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.787    dac_upper_o[1]
    J14                                                               r  dac_upper_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_pll_8MHz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL100to8/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll_8MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL100to8/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll_8MHz fall edge)
                                                      5.000     5.000 f  
    L5                                                0.000     5.000 f  clock_i (IN)
                         net (fo=0)                   0.000     5.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     5.395 f  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     6.006    PLL100to8/inst/clk_in1_pll_8MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.052     2.954 f  PLL100to8/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.528     3.481    PLL100to8/inst/clkfbout_pll_8MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.510 f  PLL100to8/inst/clkf_buf/O
                         net (fo=1, routed)           0.815     4.325    PLL100to8/inst/clkfbout_buf_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  PLL100to8/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL100to8/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll_8MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL100to8/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.914%)  route 3.031ns (97.086%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clkfbout_pll_8MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkf_buf/O
                         net (fo=1, routed)           1.453    -1.427    PLL100to8/inst/clkfbout_buf_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  PLL100to8/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_pll_8MHz

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adaptive_mode_i
                            (input port)
  Destination:            tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.699ns  (logic 1.612ns (34.298%)  route 3.087ns (65.702%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 f  adaptive_mode_i (IN)
                         net (fo=0)                   0.000     0.000    adaptive_mode_i
    C1                   IBUF (Prop_ibuf_I_O)         1.488     1.488 f  adaptive_mode_i_IBUF_inst/O
                         net (fo=1, routed)           3.087     4.575    tbs_core_0/debouncer_1/sync_chain_0/adaptive_mode_i_IBUF
    SLICE_X6Y40          LUT1 (Prop_lut1_I0_O)        0.124     4.699 r  tbs_core_0/debouncer_1/sync_chain_0/[1].buf[0][0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.699    tbs_core_0/debouncer_1/sync_chain_0/adaptive_mode
    SLICE_X6Y40          FDCE                                         r  tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.508    -1.372    tbs_core_0/debouncer_1/sync_chain_0/CLK
    SLICE_X6Y40          FDCE                                         r  tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 control_mode_i
                            (input port)
  Destination:            tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.678ns  (logic 1.608ns (34.363%)  route 3.071ns (65.637%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  control_mode_i (IN)
                         net (fo=0)                   0.000     0.000    control_mode_i
    D2                   IBUF (Prop_ibuf_I_O)         1.484     1.484 f  control_mode_i_IBUF_inst/O
                         net (fo=1, routed)           3.071     4.554    tbs_core_0/debouncer_2/sync_chain_0/control_mode_i_IBUF
    SLICE_X4Y43          LUT1 (Prop_lut1_I0_O)        0.124     4.678 r  tbs_core_0/debouncer_2/sync_chain_0/[1].buf[0][0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.678    tbs_core_0/debouncer_2/sync_chain_0/control_mode
    SLICE_X4Y43          FDCE                                         r  tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.510    -1.370    tbs_core_0/debouncer_2/sync_chain_0/CLK
    SLICE_X4Y43          FDCE                                         r  tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.650ns  (logic 1.456ns (31.309%)  route 3.194ns (68.691%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           3.194     4.650    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_1[0]
    SLICE_X7Y24          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.493    -1.387    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X7Y24          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/C

Slack:                    inf
  Source:                 reset_n_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_0/[1].buf_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.641ns  (logic 1.604ns (34.552%)  route 3.038ns (65.448%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  reset_n_i (IN)
                         net (fo=0)                   0.000     0.000    reset_n_i
    A2                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_n_i_IBUF_inst/O
                         net (fo=2, routed)           2.509     3.989    tbs_core_0/sync_chain_0/reset_n_i_IBUF
    SLICE_X12Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.113 f  tbs_core_0/sync_chain_0/[1].buf[0][0]_i_1__1/O
                         net (fo=2, routed)           0.529     4.641    tbs_core_0/sync_chain_0/reset_btn_i
    SLICE_X12Y25         FDCE                                         f  tbs_core_0/sync_chain_0/[1].buf_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.425    -1.455    tbs_core_0/sync_chain_0/CLK
    SLICE_X12Y25         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 reset_n_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.641ns  (logic 1.604ns (34.552%)  route 3.038ns (65.448%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  reset_n_i (IN)
                         net (fo=0)                   0.000     0.000    reset_n_i
    A2                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_n_i_IBUF_inst/O
                         net (fo=2, routed)           2.509     3.989    tbs_core_0/sync_chain_0/reset_n_i_IBUF
    SLICE_X12Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.113 f  tbs_core_0/sync_chain_0/[1].buf[0][0]_i_1__1/O
                         net (fo=2, routed)           0.529     4.641    tbs_core_0/sync_chain_0/reset_btn_i
    SLICE_X12Y25         FDCE                                         f  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.425    -1.455    tbs_core_0/sync_chain_0/CLK
    SLICE_X12Y25         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.557ns  (logic 1.456ns (31.948%)  route 3.101ns (68.052%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           3.101     4.557    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_1[0]
    SLICE_X5Y24          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.493    -1.387    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X5Y24          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/C

Slack:                    inf
  Source:                 select_tbs_delta_steps_i
                            (input port)
  Destination:            tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.519ns  (logic 1.573ns (34.810%)  route 2.946ns (65.190%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 f  select_tbs_delta_steps_i (IN)
                         net (fo=0)                   0.000     0.000    select_tbs_delta_steps_i
    F1                   IBUF (Prop_ibuf_I_O)         1.449     1.449 f  select_tbs_delta_steps_i_IBUF_inst/O
                         net (fo=1, routed)           2.946     4.395    tbs_core_0/debouncer_5/sync_chain_0/select_tbs_delta_steps_i_IBUF
    SLICE_X4Y40          LUT1 (Prop_lut1_I0_O)        0.124     4.519 r  tbs_core_0/debouncer_5/sync_chain_0/[1].buf[0][0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.519    tbs_core_0/debouncer_5/sync_chain_0/select_tbs_delta_steps
    SLICE_X4Y40          FDCE                                         r  tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.508    -1.372    tbs_core_0/debouncer_5/sync_chain_0/CLK
    SLICE_X4Y40          FDCE                                         r  tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.485ns  (logic 1.456ns (32.461%)  route 3.029ns (67.539%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           3.029     4.485    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_1[0]
    SLICE_X7Y21          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.498    -1.382    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X7Y21          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[2]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.338ns  (logic 1.456ns (33.561%)  route 2.882ns (66.439%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           2.882     4.338    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_1[0]
    SLICE_X5Y22          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.496    -1.384    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X5Y22          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.137ns  (logic 1.456ns (35.190%)  route 2.681ns (64.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           2.681     4.137    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_1[0]
    SLICE_X9Y23          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         1.427    -1.453    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X9Y23          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp_upper_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_1/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.837ns  (logic 0.236ns (28.236%)  route 0.601ns (71.764%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.666ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  comp_upper_i (IN)
                         net (fo=0)                   0.000     0.000    comp_upper_i
    G11                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  comp_upper_i_IBUF_inst/O
                         net (fo=1, routed)           0.601     0.837    tbs_core_0/sync_chain_1/D[0]
    SLICE_X12Y32         FDCE                                         r  tbs_core_0/sync_chain_1/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.824    -0.666    tbs_core_0/sync_chain_1/CLK
    SLICE_X12Y32         FDCE                                         r  tbs_core_0/sync_chain_1/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 comp_lower_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_1/[1].buf_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.212ns  (logic 0.246ns (20.305%)  route 0.966ns (79.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.666ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  comp_lower_i (IN)
                         net (fo=0)                   0.000     0.000    comp_lower_i
    E2                   IBUF (Prop_ibuf_I_O)         0.246     0.246 r  comp_lower_i_IBUF_inst/O
                         net (fo=1, routed)           0.966     1.212    tbs_core_0/sync_chain_1/D[1]
    SLICE_X12Y32         FDCE                                         r  tbs_core_0/sync_chain_1/[1].buf_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.824    -0.666    tbs_core_0/sync_chain_1/CLK
    SLICE_X12Y32         FDCE                                         r  tbs_core_0/sync_chain_1/[1].buf_reg[0][1]/C

Slack:                    inf
  Source:                 trigger_start_mode_i
                            (input port)
  Destination:            tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.284ns  (logic 0.294ns (22.895%)  route 0.990ns (77.105%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 f  trigger_start_mode_i (IN)
                         net (fo=0)                   0.000     0.000    trigger_start_mode_i
    B2                   IBUF (Prop_ibuf_I_O)         0.249     0.249 f  trigger_start_mode_i_IBUF_inst/O
                         net (fo=1, routed)           0.990     1.239    tbs_core_0/debouncer_0/sync_chain_0/trigger_start_mode_i_IBUF
    SLICE_X12Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.284 r  tbs_core_0/debouncer_0/sync_chain_0/[1].buf[0][0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.284    tbs_core_0/debouncer_0/sync_chain_0/trigger_start_mode
    SLICE_X12Y40         FDCE                                         r  tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.831    -0.659    tbs_core_0/debouncer_0/sync_chain_0/CLK
    SLICE_X12Y40         FDCE                                         r  tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.346ns  (logic 0.224ns (16.635%)  route 1.122ns (83.365%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           1.122     1.346    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_1[0]
    SLICE_X9Y24          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.816    -0.674    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X9Y24          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[4]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.410ns  (logic 0.224ns (15.883%)  route 1.186ns (84.117%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.673ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           1.186     1.410    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_1[0]
    SLICE_X8Y23          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.817    -0.673    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X8Y23          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.422ns  (logic 0.224ns (15.753%)  route 1.198ns (84.247%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           1.198     1.422    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_1[0]
    SLICE_X7Y22          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.847    -0.643    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X7Y22          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.470ns  (logic 0.224ns (15.232%)  route 1.246ns (84.768%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.673ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           1.246     1.470    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_1[0]
    SLICE_X9Y23          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.817    -0.673    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X9Y23          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[6]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.498ns  (logic 0.269ns (17.958%)  route 1.229ns (82.042%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 f  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           1.229     1.453    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_1[0]
    SLICE_X6Y22          LUT6 (Prop_lut6_I4_O)        0.045     1.498 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.498    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state[0]_i_1_n_0
    SLICE_X6Y22          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.847    -0.643    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X6Y22          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state_reg[0]/C

Slack:                    inf
  Source:                 trigger_start_sampling_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_2/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.579ns  (logic 0.233ns (14.759%)  route 1.346ns (85.241%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K4                                                0.000     0.000 r  trigger_start_sampling_i (IN)
                         net (fo=0)                   0.000     0.000    trigger_start_sampling_i
    K4                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  trigger_start_sampling_i_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.579    tbs_core_0/sync_chain_2/trigger_start_sampling_i
    SLICE_X11Y25         FDCE                                         r  tbs_core_0/sync_chain_2/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.816    -0.674    tbs_core_0/sync_chain_2/CLK
    SLICE_X11Y25         FDCE                                         r  tbs_core_0/sync_chain_2/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.589ns  (logic 0.224ns (14.094%)  route 1.365ns (85.906%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           1.365     1.589    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_1[0]
    SLICE_X5Y22          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=854, routed)         0.847    -0.643    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X5Y22          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[0]/C





