

================================================================
== Vitis HLS Report for 'conv3_5x5_Pipeline_acc3row'
================================================================
* Date:           Tue Oct 21 14:52:48 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.355 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      102|      102|  1.020 us|  1.020 us|  102|  102|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- acc3row  |      100|      100|        20|         20|          1|     5|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      22|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|     130|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     205|    -|
|Register         |        -|     -|     218|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     218|     357|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------+----------------+---------+----+---+----+-----+
    |       Instance       |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+----------------+---------+----+---+----+-----+
    |mux_5_3_32_1_1_U1748  |mux_5_3_32_1_1  |        0|   0|  0|  26|    0|
    |mux_5_3_32_1_1_U1749  |mux_5_3_32_1_1  |        0|   0|  0|  26|    0|
    |mux_5_3_32_1_1_U1750  |mux_5_3_32_1_1  |        0|   0|  0|  26|    0|
    |mux_5_3_32_1_1_U1751  |mux_5_3_32_1_1  |        0|   0|  0|  26|    0|
    |mux_5_3_32_1_1_U1752  |mux_5_3_32_1_1  |        0|   0|  0|  26|    0|
    +----------------------+----------------+---------+----+---+----+-----+
    |Total                 |                |        0|   0|  0| 130|    0|
    +----------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln246_fu_283_p2   |         +|   0|  0|  10|           3|           1|
    |icmp_ln246_fu_277_p2  |      icmp|   0|  0|  10|           3|           3|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  22|           7|           6|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  106|         21|    1|         21|
    |ap_done_int                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |grp_fu_255_p0                |   14|          3|   32|         96|
    |grp_fu_255_p1                |   31|          6|   32|        192|
    |i_fu_88                      |    9|          2|    3|          6|
    |sum_1_fu_84                  |    9|          2|   32|         64|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  205|         42|  104|        387|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  20|   0|   20|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_fu_88                      |   3|   0|    3|          0|
    |reg_259                      |  32|   0|   32|          0|
    |sum_1_fu_84                  |  32|   0|   32|          0|
    |tmp_497_i_reg_516            |  32|   0|   32|          0|
    |tmp_498_i_reg_521            |  32|   0|   32|          0|
    |tmp_499_i_reg_526            |  32|   0|   32|          0|
    |tmp_500_i_reg_531            |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 218|   0|  218|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  conv3_5x5_Pipeline_acc3row|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  conv3_5x5_Pipeline_acc3row|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  conv3_5x5_Pipeline_acc3row|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  conv3_5x5_Pipeline_acc3row|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  conv3_5x5_Pipeline_acc3row|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  conv3_5x5_Pipeline_acc3row|  return value|
|grp_fu_5280_p_din0       |  out|   32|  ap_ctrl_hs|  conv3_5x5_Pipeline_acc3row|  return value|
|grp_fu_5280_p_din1       |  out|   32|  ap_ctrl_hs|  conv3_5x5_Pipeline_acc3row|  return value|
|grp_fu_5280_p_opcode     |  out|    2|  ap_ctrl_hs|  conv3_5x5_Pipeline_acc3row|  return value|
|grp_fu_5280_p_dout0      |   in|   32|  ap_ctrl_hs|  conv3_5x5_Pipeline_acc3row|  return value|
|grp_fu_5280_p_ce         |  out|    1|  ap_ctrl_hs|  conv3_5x5_Pipeline_acc3row|  return value|
|sum                      |   in|   32|   ap_stable|                         sum|        scalar|
|p_reload                 |   in|   32|     ap_none|                    p_reload|        scalar|
|add186_1231_i_reload     |   in|   32|     ap_none|        add186_1231_i_reload|        scalar|
|add186_2236_i_reload     |   in|   32|     ap_none|        add186_2236_i_reload|        scalar|
|add186_3241_i_reload     |   in|   32|     ap_none|        add186_3241_i_reload|        scalar|
|add186_4246_i_reload     |   in|   32|     ap_none|        add186_4246_i_reload|        scalar|
|add186_1194227_i_reload  |   in|   32|     ap_none|     add186_1194227_i_reload|        scalar|
|add186_1_1232_i_reload   |   in|   32|     ap_none|      add186_1_1232_i_reload|        scalar|
|add186_2_1237_i_reload   |   in|   32|     ap_none|      add186_2_1237_i_reload|        scalar|
|add186_3_1242_i_reload   |   in|   32|     ap_none|      add186_3_1242_i_reload|        scalar|
|add186_4_1247_i_reload   |   in|   32|     ap_none|      add186_4_1247_i_reload|        scalar|
|add186_2204228_i_reload  |   in|   32|     ap_none|     add186_2204228_i_reload|        scalar|
|add186_1_2233_i_reload   |   in|   32|     ap_none|      add186_1_2233_i_reload|        scalar|
|add186_2_2238_i_reload   |   in|   32|     ap_none|      add186_2_2238_i_reload|        scalar|
|add186_3_2243_i_reload   |   in|   32|     ap_none|      add186_3_2243_i_reload|        scalar|
|add186_4_2248_i_reload   |   in|   32|     ap_none|      add186_4_2248_i_reload|        scalar|
|add186_3214229_i_reload  |   in|   32|     ap_none|     add186_3214229_i_reload|        scalar|
|add186_1_3234_i_reload   |   in|   32|     ap_none|      add186_1_3234_i_reload|        scalar|
|add186_2_3239_i_reload   |   in|   32|     ap_none|      add186_2_3239_i_reload|        scalar|
|add186_3_3244_i_reload   |   in|   32|     ap_none|      add186_3_3244_i_reload|        scalar|
|add186_4_3249_i_reload   |   in|   32|     ap_none|      add186_4_3249_i_reload|        scalar|
|add186_4224230_i_reload  |   in|   32|     ap_none|     add186_4224230_i_reload|        scalar|
|add186_1_4235_i_reload   |   in|   32|     ap_none|      add186_1_4235_i_reload|        scalar|
|add186_2_4240_i_reload   |   in|   32|     ap_none|      add186_2_4240_i_reload|        scalar|
|add186_3_4245_i_reload   |   in|   32|     ap_none|      add186_3_4245_i_reload|        scalar|
|add186_4_4250_i_reload   |   in|   32|     ap_none|      add186_4_4250_i_reload|        scalar|
|sum_1_out                |  out|   32|      ap_vld|                   sum_1_out|       pointer|
|sum_1_out_ap_vld         |  out|    1|      ap_vld|                   sum_1_out|       pointer|
+-------------------------+-----+-----+------------+----------------------------+--------------+

