module comparator(Amt, CurAmt, GT);
	input [7..0] Amt, CurAmt;
	output reg GT;
	
	always @(*) begin
		if (Amt > CurAmt) begin
			GT = 1'b1;
		end
		else begin
			GT = 1'b0;
		end
	end
endmodule
			