
*** Running vivado
    with args -log single_cycle_core.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source single_cycle_core.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Jul 19 12:12:51 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source single_cycle_core.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1409.914 ; gain = 0.027 ; free physical = 723 ; free virtual = 13764
Command: synth_design -top single_cycle_core -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1377125
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2134.668 ; gain = 413.684 ; free physical = 638 ; free virtual = 12763
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'single_cycle_core' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/single_cycle_core.vhd:57]
INFO: [Synth 8-3491] module 'program_counter' declared at '/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/program_counter.vhd:28' bound to instance 'pc' of component 'program_counter' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/single_cycle_core.vhd:355]
INFO: [Synth 8-638] synthesizing module 'program_counter' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/program_counter.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'program_counter' (0#1) [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/program_counter.vhd:35]
INFO: [Synth 8-3491] module 'adder_4b' declared at '/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/adder_4b.vhd:25' bound to instance 'next_pc' of component 'adder_4b' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/single_cycle_core.vhd:361]
INFO: [Synth 8-638] synthesizing module 'adder_4b' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/adder_4b.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'adder_4b' (0#1) [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/adder_4b.vhd:32]
INFO: [Synth 8-3491] module 'instruction_memory' declared at '/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/instruction_memory.vhd:27' bound to instance 'insn_mem' of component 'instruction_memory' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/single_cycle_core.vhd:367]
INFO: [Synth 8-638] synthesizing module 'instruction_memory' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/instruction_memory.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'instruction_memory' (0#1) [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/instruction_memory.vhd:34]
INFO: [Synth 8-3491] module 'hazard_unit' declared at '/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/hazard_unit.vhd:32' bound to instance 'haz_unit' of component 'hazard_unit' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/single_cycle_core.vhd:373]
INFO: [Synth 8-638] synthesizing module 'hazard_unit' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/hazard_unit.vhd:54]
WARNING: [Synth 8-614] signal 'if_reg_rt' is read in the process but is not in the sensitivity list [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/hazard_unit.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'hazard_unit' (0#1) [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/hazard_unit.vhd:54]
INFO: [Synth 8-3491] module 'IFID_reg' declared at '/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/IFID_reg.vhd:34' bound to instance 'if_id_reg' of component 'IFID_reg' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/single_cycle_core.vhd:394]
INFO: [Synth 8-638] synthesizing module 'IFID_reg' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/IFID_reg.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'IFID_reg' (0#1) [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/IFID_reg.vhd:51]
INFO: [Synth 8-3491] module 'sign_extend_4to16' declared at '/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/sign_extend_4to16.vhd:25' bound to instance 'sign_extend' of component 'sign_extend_4to16' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/single_cycle_core.vhd:414]
INFO: [Synth 8-638] synthesizing module 'sign_extend_4to16' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/sign_extend_4to16.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'sign_extend_4to16' (0#1) [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/sign_extend_4to16.vhd:30]
INFO: [Synth 8-3491] module 'control_unit' declared at '/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/control_unit.vhd:44' bound to instance 'ctrl_unit' of component 'control_unit' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/single_cycle_core.vhd:418]
INFO: [Synth 8-638] synthesizing module 'control_unit' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/control_unit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (0#1) [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/control_unit.vhd:56]
INFO: [Synth 8-3491] module 'mux_2to1_4b' declared at '/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_4b.vhd:25' bound to instance 'mux_reg_dst' of component 'mux_2to1_4b' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/single_cycle_core.vhd:429]
INFO: [Synth 8-638] synthesizing module 'mux_2to1_4b' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_4b.vhd:32]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at '/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_4b.vhd:45]
INFO: [Synth 8-638] synthesizing module 'mux_2to1_1b' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_1b.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'mux_2to1_1b' (0#1) [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_1b.vhd:32]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at '/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_4b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at '/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_4b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at '/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_4b.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'mux_2to1_4b' (0#1) [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_4b.vhd:32]
INFO: [Synth 8-3491] module 'register_file' declared at '/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/register_file.vhd:26' bound to instance 'reg_file' of component 'register_file' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/single_cycle_core.vhd:435]
INFO: [Synth 8-638] synthesizing module 'register_file' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/register_file.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'register_file' (0#1) [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/register_file.vhd:38]
INFO: [Synth 8-3491] module 'IDEX_reg' declared at '/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/IDEX_reg.vhd:34' bound to instance 'id_ex_reg' of component 'IDEX_reg' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/single_cycle_core.vhd:450]
INFO: [Synth 8-638] synthesizing module 'IDEX_reg' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/IDEX_reg.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'IDEX_reg' (0#1) [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/IDEX_reg.vhd:64]
INFO: [Synth 8-3491] module 'forwarding_unit' declared at '/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/forwarding_unit.vhd:34' bound to instance 'fw_unit' of component 'forwarding_unit' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/single_cycle_core.vhd:483]
INFO: [Synth 8-638] synthesizing module 'forwarding_unit' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/forwarding_unit.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'forwarding_unit' (0#1) [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/forwarding_unit.vhd:54]
INFO: [Synth 8-3491] module 'mux_2to1_16b' declared at '/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_16b.vhd:25' bound to instance 'mux_alu_src' of component 'mux_2to1_16b' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/single_cycle_core.vhd:502]
INFO: [Synth 8-638] synthesizing module 'mux_2to1_16b' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_16b.vhd:32]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at '/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at '/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at '/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at '/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at '/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at '/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at '/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at '/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at '/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at '/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at '/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at '/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at '/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at '/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at '/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at '/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_16b.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'mux_2to1_16b' (0#1) [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_16b.vhd:32]
INFO: [Synth 8-3491] module 'adder_16b' declared at '/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/adder_16b.vhd:25' bound to instance 'alu' of component 'adder_16b' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/single_cycle_core.vhd:508]
INFO: [Synth 8-638] synthesizing module 'adder_16b' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/adder_16b.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'adder_16b' (0#1) [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/adder_16b.vhd:33]
INFO: [Synth 8-3491] module 'EXMEM_reg' declared at '/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/EXMEM_reg.vhd:34' bound to instance 'ex_mem_reg' of component 'EXMEM_reg' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/single_cycle_core.vhd:515]
INFO: [Synth 8-638] synthesizing module 'EXMEM_reg' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/EXMEM_reg.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'EXMEM_reg' (0#1) [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/EXMEM_reg.vhd:50]
INFO: [Synth 8-3491] module 'data_memory' declared at '/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/data_memory.vhd:26' bound to instance 'data_mem' of component 'data_memory' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/single_cycle_core.vhd:534]
INFO: [Synth 8-638] synthesizing module 'data_memory' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/data_memory.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'data_memory' (0#1) [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/data_memory.vhd:35]
INFO: [Synth 8-3491] module 'MEMWB_reg' declared at '/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/MEMWB_reg.vhd:34' bound to instance 'mem_wb_reg' of component 'MEMWB_reg' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/single_cycle_core.vhd:542]
INFO: [Synth 8-638] synthesizing module 'MEMWB_reg' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/MEMWB_reg.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'MEMWB_reg' (0#1) [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/MEMWB_reg.vhd:51]
INFO: [Synth 8-3491] module 'mux_2to1_16b' declared at '/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_16b.vhd:25' bound to instance 'mux_mem_to_reg' of component 'mux_2to1_16b' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/single_cycle_core.vhd:562]
INFO: [Synth 8-3491] module 'single_register' declared at '/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/single_register.vhd:34' bound to instance 'display_register' of component 'single_register' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/single_cycle_core.vhd:568]
INFO: [Synth 8-638] synthesizing module 'single_register' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/single_register.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'single_register' (0#1) [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/single_register.vhd:42]
INFO: [Synth 8-3491] module 'mux_2to1_16b' declared at '/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/mux_2to1_16b.vhd:25' bound to instance 'mux_final_data_out' of component 'mux_2to1_16b' [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/single_cycle_core.vhd:576]
INFO: [Synth 8-256] done synthesizing module 'single_cycle_core' (0#1) [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/single_cycle_core.vhd:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2215.637 ; gain = 494.652 ; free physical = 629 ; free virtual = 12655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2230.480 ; gain = 509.496 ; free physical = 629 ; free virtual = 12655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2230.480 ; gain = 509.496 ; free physical = 621 ; free virtual = 12647
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2230.480 ; gain = 0.000 ; free physical = 627 ; free virtual = 12653
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/sk/Common/comp3211/proj/proj.srcs/constrs_1/imports/new/constraints.xdc]
Finished Parsing XDC File [/media/sk/Common/comp3211/proj/proj.srcs/constrs_1/imports/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/sk/Common/comp3211/proj/proj.srcs/constrs_1/imports/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/single_cycle_core_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/single_cycle_core_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2379.230 ; gain = 0.000 ; free physical = 579 ; free virtual = 12616
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2379.230 ; gain = 0.000 ; free physical = 579 ; free virtual = 12616
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2379.230 ; gain = 658.246 ; free physical = 679 ; free virtual = 12619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2387.234 ; gain = 666.250 ; free physical = 680 ; free virtual = 12620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2387.234 ; gain = 666.250 ; free physical = 680 ; free virtual = 12620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2387.234 ; gain = 666.250 ; free physical = 667 ; free virtual = 12612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 56    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 9     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 6     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 52    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2387.234 ; gain = 666.250 ; free physical = 625 ; free virtual = 12579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2387.234 ; gain = 666.250 ; free physical = 551 ; free virtual = 12508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2387.234 ; gain = 666.250 ; free physical = 694 ; free virtual = 12549
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2387.234 ; gain = 666.250 ; free physical = 677 ; free virtual = 12532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2387.234 ; gain = 666.250 ; free physical = 574 ; free virtual = 12445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2387.234 ; gain = 666.250 ; free physical = 574 ; free virtual = 12445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2387.234 ; gain = 666.250 ; free physical = 736 ; free virtual = 12511
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2387.234 ; gain = 666.250 ; free physical = 736 ; free virtual = 12511
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2387.234 ; gain = 666.250 ; free physical = 735 ; free virtual = 12508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2387.234 ; gain = 666.250 ; free physical = 735 ; free virtual = 12508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |     1|
|4     |LUT2   |     4|
|5     |LUT3   |    25|
|6     |LUT4   |    31|
|7     |LUT5   |    84|
|8     |LUT6   |   140|
|9     |MUXF7  |    48|
|10    |MUXF8  |    16|
|11    |FDCE   |   378|
|12    |FDPE   |    10|
|13    |FDRE   |   149|
|14    |IBUF   |    18|
|15    |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2387.234 ; gain = 666.250 ; free physical = 734 ; free virtual = 12507
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2387.234 ; gain = 517.500 ; free physical = 727 ; free virtual = 12498
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2387.242 ; gain = 666.250 ; free physical = 727 ; free virtual = 12498
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2387.242 ; gain = 0.000 ; free physical = 1051 ; free virtual = 12822
INFO: [Netlist 29-17] Analyzing 70 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2443.262 ; gain = 0.000 ; free physical = 1013 ; free virtual = 12791
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a762b78e
INFO: [Common 17-83] Releasing license: Synthesis
93 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2443.262 ; gain = 1033.348 ; free physical = 1015 ; free virtual = 12794
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1976.278; main = 1589.638; forked = 439.444
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3484.078; main = 2443.266; forked = 1096.840
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2467.273 ; gain = 0.000 ; free physical = 1013 ; free virtual = 12793
INFO: [Common 17-1381] The checkpoint '/media/sk/Common/comp3211/proj/proj.runs/synth_1/single_cycle_core.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file single_cycle_core_utilization_synth.rpt -pb single_cycle_core_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jul 19 12:13:19 2025...
