INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 06:11:28 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : image_resize
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 oehb3/data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mem_controller0/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.652ns  (logic 1.583ns (34.031%)  route 3.069ns (65.969%))
  Logic Levels:           15  (CARRY4=9 LUT5=4 LUT6=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.203ns = ( 7.203 - 6.000 ) 
    Source Clock Delay      (SCD):    1.286ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=752, unset)          1.286     1.286    oehb3/clk
    SLICE_X10Y104        FDCE                                         r  oehb3/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y104        FDCE (Prop_fdce_C_Q)         0.259     1.545 r  oehb3/data_reg_reg[3]/Q
                         net (fo=5, routed)           0.645     2.190    tehb7/Q[3]
    SLICE_X11Y103        LUT5 (Prop_lut5_I0_O)        0.043     2.233 r  tehb7/dataOutArray[0]0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.233    cmpi2/S[1]
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.500 f  cmpi2/dataOutArray[0]0_carry/CO[3]
                         net (fo=15, routed)          0.544     3.044    tehb7/CO[0]
    SLICE_X15Y105        LUT5 (Prop_lut5_I0_O)        0.043     3.087 f  tehb7/data_reg[0]_i_3__0/O
                         net (fo=7, routed)           0.337     3.423    control_merge5/oehb1/data_reg_reg[0]_3
    SLICE_X14Y106        LUT5 (Prop_lut5_I4_O)        0.051     3.474 r  control_merge5/oehb1/reg_value_i_3__2/O
                         net (fo=19, routed)          0.453     3.927    control_merge5/oehb1/data_reg_reg[0]_0
    SLICE_X13Y104        LUT6 (Prop_lut6_I3_O)        0.134     4.061 r  control_merge5/oehb1/a_address0[12]_INST_0_i_4/O
                         net (fo=4, routed)           0.234     4.295    mc_load0/Buffer_2/full_reg_reg_7
    SLICE_X12Y104        LUT6 (Prop_lut6_I4_O)        0.043     4.338 r  mc_load0/Buffer_2/a_address0[12]_INST_0_i_1/O
                         net (fo=67, routed)          0.555     4.894    fork7/generateBlocks[1].regblock/counter1_reg[3]
    SLICE_X6Y105         LUT5 (Prop_lut5_I3_O)        0.043     4.937 r  fork7/generateBlocks[1].regblock/minusOp__0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.937    mem_controller0/S[1]
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.193 r  mem_controller0/minusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.193    mem_controller0/minusOp__0_carry_n_0
    SLICE_X6Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.247 r  mem_controller0/minusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.247    mem_controller0/minusOp__0_carry__0_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.301 r  mem_controller0/minusOp__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.301    mem_controller0/minusOp__0_carry__1_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.355 r  mem_controller0/minusOp__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.355    mem_controller0/minusOp__0_carry__2_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.409 r  mem_controller0/minusOp__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.409    mem_controller0/minusOp__0_carry__3_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.463 r  mem_controller0/minusOp__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.463    mem_controller0/minusOp__0_carry__4_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.517 r  mem_controller0/minusOp__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.517    mem_controller0/minusOp__0_carry__5_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.120     5.637 r  mem_controller0/minusOp__0_carry__6/O[2]
                         net (fo=2, routed)           0.301     5.938    mem_controller0/counter[30]
    SLICE_X7Y112         FDCE                                         r  mem_controller0/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=752, unset)          1.203     7.203    mem_controller0/clk
    SLICE_X7Y112         FDCE                                         r  mem_controller0/counter_reg[30]/C
                         clock pessimism              0.085     7.288    
                         clock uncertainty           -0.035     7.253    
    SLICE_X7Y112         FDCE (Setup_fdce_C_D)       -0.103     7.150    mem_controller0/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          7.150    
                         arrival time                          -5.938    
  -------------------------------------------------------------------
                         slack                                  1.212    




