SERNO,END_INSTANCE,END_CLOCK,START_CLOCK,START_INSTANCE,CDC_TYPE,SYNCHRONIZER,NUMBER_OF_SYNCHRONIZER_FFs,SAFE_CDC,DESCRIPTION
1,Main_0.RS4GpsGps_TxGps.IBufTxInProgress_i.Temp1,MasterClk,ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock,Main_0.RS4GpsGps_TxGps.UartTxUart.Busy_i,Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
2,Main_0.RS4GpsGps_TxGps.UartTxUart.TxD,ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock,MasterClk,Main_0.RS4GpsGps_TxGps.UartTxFifo.fifo_i.data_r[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
3,Main_0.RS4GpsGps_TxGps.IBufStartTx.Temp1,ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock,MasterClk,Main_0.RS4GpsGps_TxGps.StartTx,Different Clock Domains,YES,2,YES,Safe CDC path detected.
4,Main_0.RxdGps_RxGps.UartFifo.fifo_i.ram[7:0],MasterClk,ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock,Main_0.RxdGps_RxGps.Uart.Uart.DataO[7:0],Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
5,Main_0.RxdGps_RxGps.ClkSyncWrite.Temp1,MasterClk,ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock,Main_0.RxdGps_RxGps.Uart.Uart.RxAv,Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
6,Main_0.RxdGps_RxGps.Uart.ClkSyncRxd.Temp1,ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock,MasterClk,Main_0.IBufRxdGps.O,Different Clock Domains,YES,2,YES,Safe CDC path detected.
7,Main_0.RS4UsbUsb_TxUsb.IBufTxInProgress_i.Temp1,MasterClk,ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock,Main_0.RS4UsbUsb_TxUsb.UartTxUart.Busy_i,Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
8,Main_0.RS4UsbUsb_TxUsb.UartTxUart.TxD,ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock,MasterClk,Main_0.RS4UsbUsb_TxUsb.UartTxFifo.fifo_i.data_r[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
9,Main_0.RS4UsbUsb_TxUsb.IBufStartTx.Temp1,ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock,MasterClk,Main_0.RS4UsbUsb_TxUsb.StartTx,Different Clock Domains,YES,2,YES,Safe CDC path detected.
10,Main_0.RxdUsb_RxUsb.UartFifo.fifo_i.ram[7:0],MasterClk,ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock,Main_0.RxdUsb_RxUsb.Uart.Uart.DataO[7:0],Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
11,Main_0.RxdUsb_RxUsb.ClkSyncWrite.Temp1,MasterClk,ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock,Main_0.RxdUsb_RxUsb.Uart.Uart.RxAv,Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
12,Main_0.RxdUsb_RxUsb.Uart.ClkSyncRxd.Temp1,ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock,MasterClk,Main_0.IBufRxdUsb.O,Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
13,Main_0.RS433_Tx3.IBufTxInProgress_i.Temp1,MasterClk,ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock,Main_0.RS433_Tx3.UartTxUart.Busy_i,Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
14,Main_0.RS433_Tx3.UartTxUart.TxD,ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock,MasterClk,Main_0.RS433_Tx3.UartTxFifo.fifo_i.data_r[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
15,Main_0.RS433_Tx3.IBufStartTx.Temp1,ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock,MasterClk,Main_0.RS433_Tx3.StartTx,Different Clock Domains,YES,2,YES,Safe CDC path detected.
16,Main_0.RS433_Rx3.UartFifo.fifo_i.ram[7:0],MasterClk,VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock,Main_0.RS433_Rx3.Uart.Uart.DataO[7:0],Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
17,Main_0.RS433_Rx3.ClkSyncWrite.Temp1,MasterClk,VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock,Main_0.RS433_Rx3.Uart.Uart.RxAv,Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
18,Main_0.RS433_Rx3.Uart.ClkSyncRxd.Temp1,VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock,MasterClk,Main_0.IBufRxd3.O,Different Clock Domains,YES,2,YES,Safe CDC path detected.
19,Main_0.RS422_Tx2.IBufTxInProgress_i.Temp1,MasterClk,ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock,Main_0.RS422_Tx2.UartTxUart.Busy_i,Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
20,Main_0.RS422_Tx2.UartTxUart.TxD,ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock,MasterClk,Main_0.RS422_Tx2.UartTxFifo.fifo_i.data_r[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
21,Main_0.RS422_Tx2.IBufStartTx.Temp1,ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock,MasterClk,Main_0.RS422_Tx2.StartTx,Different Clock Domains,YES,2,YES,Safe CDC path detected.
22,Main_0.RS422_Rx2.UartFifo.fifo_i.ram[7:0],MasterClk,VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock,Main_0.RS422_Rx2.Uart.Uart.DataO[7:0],Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
23,Main_0.RS422_Rx2.ClkSyncWrite.Temp1,MasterClk,VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock,Main_0.RS422_Rx2.Uart.Uart.RxAv,Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
24,Main_0.RS422_Rx2.Uart.ClkSyncRxd.Temp1,VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock,MasterClk,Main_0.IBufRxd2.O,Different Clock Domains,YES,2,YES,Safe CDC path detected.
25,Main_0.RS422_Tx1.IBufTxInProgress_i.Temp1,MasterClk,ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock,Main_0.RS422_Tx1.UartTxUart.Busy_i,Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
26,Main_0.RS422_Tx1.UartTxUart.TxD,ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock,MasterClk,Main_0.RS422_Tx1.UartTxFifo.fifo_i.data_r[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
27,Main_0.RS422_Tx1.IBufStartTx.Temp1,ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock,MasterClk,Main_0.RS422_Tx1.StartTx,Different Clock Domains,YES,2,YES,Safe CDC path detected.
28,Main_0.RS422_Rx1.UartFifo.fifo_i.ram[7:0],MasterClk,VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock,Main_0.RS422_Rx1.Uart.Uart.DataO[7:0],Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
29,Main_0.RS422_Rx1.ClkSyncWrite.Temp1,MasterClk,VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock,Main_0.RS422_Rx1.Uart.Uart.RxAv,Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
30,Main_0.RS422_Rx1.Uart.ClkSyncRxd.Temp1,VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock,MasterClk,Main_0.IBufRxd1.O,Different Clock Domains,YES,2,YES,Safe CDC path detected.
31,Main_0.RS422_Tx0.IBufTxInProgress_i.Temp1,MasterClk,ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock,Main_0.RS422_Tx0.UartTxUart.Busy_i,Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
32,Main_0.RS422_Tx0.UartTxUart.TxD,ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock,MasterClk,Main_0.RS422_Tx0.UartTxFifo.fifo_i.data_r[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
33,Main_0.RS422_Tx0.IBufStartTx.Temp1,ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock,MasterClk,Main_0.RS422_Tx0.StartTx,Different Clock Domains,YES,2,YES,Safe CDC path detected.
34,Main_0.RS422_Rx0.UartFifo.fifo_i.ram[7:0],MasterClk,VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock,Main_0.RS422_Rx0.Uart.Uart.DataO[7:0],Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
35,Main_0.RS422_Rx0.ClkSyncWrite.Temp1,MasterClk,VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock,Main_0.RS422_Rx0.Uart.Uart.RxAv,Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
36,Main_0.RS422_Rx0.Uart.ClkSyncRxd.Temp1,VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock,MasterClk,Main_0.IBufRxd0.O,Different Clock Domains,YES,2,YES,Safe CDC path detected.
37,Filterwheel_sb_0.CORERESETP_0.ddr_settled_q1,Filterwheel_sb_0/CCC_0/GL0,Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT,NA,False Path Constraint,YES,2,NO,Combinatorial logic detected at clock domain crossing.
38,Filterwheel_sb_0.CORERESETP_0.release_sdif0_core_q1,Filterwheel_sb_0/CCC_0/GL0,Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT,NA,False Path Constraint,YES,2,NO,Combinatorial logic detected at clock domain crossing.
39,Filterwheel_sb_0.CORERESETP_0.release_sdif1_core_q1,Filterwheel_sb_0/CCC_0/GL0,Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT,NA,False Path Constraint,YES,2,NO,Combinatorial logic detected at clock domain crossing.
40,Filterwheel_sb_0.CORERESETP_0.release_sdif2_core_q1,Filterwheel_sb_0/CCC_0/GL0,Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT,NA,False Path Constraint,YES,2,NO,Combinatorial logic detected at clock domain crossing.
41,Filterwheel_sb_0.CORERESETP_0.release_sdif3_core_q1,Filterwheel_sb_0/CCC_0/GL0,Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT,NA,False Path Constraint,YES,2,NO,Combinatorial logic detected at clock domain crossing.