**Verilog implementation of the 2‑state Moore machine**

```verilog
// 2‑state Moore FSM
//  State  OFF : out = 0
//  State  ON  : out = 1
//
//  OFF --(j=1)--> ON
//  OFF --(j=0)--> OFF
//  ON  --(k=1)--> OFF
//  ON  --(k=0)--> ON
//
//  Asynchronous active‑high reset (areset) → OFF

module TopModule (
    input  wire clk,      // system clock
    input  wire j,        // input used in OFF state
    input  wire k,        // input used in ON  state
    input  wire areset,   // async active‑high reset
    output wire out       // Moore output
);

    // ------------------------------------------------------------------
    // State encoding
    // ------------------------------------------------------------------
    localparam OFF = 1'b0;
    localparam ON  = 1'b1;

    // ------------------------------------------------------------------
    // State register (synchronous update, async reset)
    // ------------------------------------------------------------------
    reg state;           // current state