OpenROAD 75f2f325b7a42e56a92404f33af8e96530d9b202 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/designs/ci/test_sram_macro/runs/RUN_2024.02.03_10.58.21/tmp/routing/31-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/vignesh/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_liberty -corner Typical /home/vignesh/.volare/sky130B/libs.ref/sky130_sram_macros/lib/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 5.0
[INFO]: Setting input delay to: 5.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   test_sram_macro
Die area:                 ( 0 0 ) ( 750000 1250000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     50426
Number of terminals:      150
Number of snets:          2
Number of nets:           827

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
[INFO DRT-0164] Number of unique instances = 86.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 272351.
[INFO DRT-0033] mcon shape region query size = 777236.
[INFO DRT-0033] met1 shape region query size = 103468.
[INFO DRT-0033] via shape region query size = 6695.
[INFO DRT-0033] met2 shape region query size = 4139.
[INFO DRT-0033] via2 shape region query size = 5356.
[INFO DRT-0033] met3 shape region query size = 4145.
[INFO DRT-0033] via3 shape region query size = 5356.
[INFO DRT-0033] met4 shape region query size = 1913.
[INFO DRT-0033] via4 shape region query size = 70.
[INFO DRT-0033] met5 shape region query size = 104.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0078]   Complete 397 pins.
[INFO DRT-0081]   Complete 66 unique inst patterns.
[INFO DRT-0084]   Complete 516 groups.
#scanned instances     = 50426
#unique  instances     = 86
#stdCellGenAp          = 1485
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 997
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1660
#instTermValidViaApCnt = 0
#macroGenAp            = 436
#macroValidPlanarAp    = 436
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:03, memory = 233.32 (MB), peak = 251.61 (MB)

Number of guides:     5151

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 108 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 181 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 1487.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 1390.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 876.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 225.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 158.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 1.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 2521 vertical wires in 3 frboxes and 1616 horizontal wires in 4 frboxes.
[INFO DRT-0186] Done with 153 vertical wires in 3 frboxes and 286 horizontal wires in 4 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 318.61 (MB), peak = 358.39 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 318.61 (MB), peak = 358.39 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 357.33 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:02, memory = 452.57 (MB).
    Completing 30% with 61 violations.
    elapsed time = 00:00:03, memory = 417.41 (MB).
    Completing 40% with 61 violations.
    elapsed time = 00:00:04, memory = 476.33 (MB).
    Completing 50% with 61 violations.
    elapsed time = 00:00:05, memory = 548.62 (MB).
    Completing 60% with 112 violations.
    elapsed time = 00:00:06, memory = 437.30 (MB).
    Completing 70% with 112 violations.
    elapsed time = 00:00:07, memory = 481.77 (MB).
    Completing 80% with 158 violations.
    elapsed time = 00:00:07, memory = 427.25 (MB).
    Completing 90% with 158 violations.
    elapsed time = 00:00:08, memory = 502.46 (MB).
    Completing 100% with 200 violations.
    elapsed time = 00:00:09, memory = 398.08 (MB).
[INFO DRT-0199]   Number of violations = 295.
Viol/Layer         li1   met1    via   met2   met3   met4
Metal Spacing       11     36      0      0      6      2
Recheck              0     58      0     28      6      3
Short                0    132      1      8      0      4
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:09, memory = 589.49 (MB), peak = 589.49 (MB)
Total wire length = 104895 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 40366 um.
Total wire length on LAYER met2 = 50891 um.
Total wire length on LAYER met3 = 5351 um.
Total wire length on LAYER met4 = 7898 um.
Total wire length on LAYER met5 = 387 um.
Total number of vias = 3937.
Up-via summary (total 3937):.

-----------------------
 FR_MASTERSLICE       0
            li1    1721
           met1    1817
           met2     235
           met3     162
           met4       2
-----------------------
                   3937


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 295 violations.
    elapsed time = 00:00:01, memory = 618.21 (MB).
    Completing 20% with 295 violations.
    elapsed time = 00:00:02, memory = 634.71 (MB).
    Completing 30% with 161 violations.
    elapsed time = 00:00:03, memory = 617.99 (MB).
    Completing 40% with 161 violations.
    elapsed time = 00:00:04, memory = 673.63 (MB).
    Completing 50% with 161 violations.
    elapsed time = 00:00:05, memory = 696.57 (MB).
    Completing 60% with 129 violations.
    elapsed time = 00:00:05, memory = 638.61 (MB).
    Completing 70% with 129 violations.
    elapsed time = 00:00:06, memory = 686.37 (MB).
    Completing 80% with 58 violations.
    elapsed time = 00:00:07, memory = 610.95 (MB).
    Completing 90% with 58 violations.
    elapsed time = 00:00:08, memory = 660.39 (MB).
    Completing 100% with 43 violations.
    elapsed time = 00:00:09, memory = 588.08 (MB).
[INFO DRT-0199]   Number of violations = 43.
Viol/Layer        met1   met2
Metal Spacing        6      0
Short               32      5
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:09, memory = 589.63 (MB), peak = 732.70 (MB)
Total wire length = 104741 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 40259 um.
Total wire length on LAYER met2 = 50923 um.
Total wire length on LAYER met3 = 5334 um.
Total wire length on LAYER met4 = 7836 um.
Total wire length on LAYER met5 = 387 um.
Total number of vias = 3943.
Up-via summary (total 3943):.

-----------------------
 FR_MASTERSLICE       0
            li1    1720
           met1    1819
           met2     238
           met3     164
           met4       2
-----------------------
                   3943


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 43 violations.
    elapsed time = 00:00:00, memory = 589.73 (MB).
    Completing 20% with 43 violations.
    elapsed time = 00:00:00, memory = 618.36 (MB).
    Completing 30% with 50 violations.
    elapsed time = 00:00:00, memory = 621.19 (MB).
    Completing 40% with 50 violations.
    elapsed time = 00:00:00, memory = 621.19 (MB).
    Completing 50% with 50 violations.
    elapsed time = 00:00:01, memory = 621.19 (MB).
    Completing 60% with 37 violations.
    elapsed time = 00:00:01, memory = 621.19 (MB).
    Completing 70% with 37 violations.
    elapsed time = 00:00:01, memory = 621.19 (MB).
    Completing 80% with 33 violations.
    elapsed time = 00:00:01, memory = 621.35 (MB).
    Completing 90% with 33 violations.
    elapsed time = 00:00:01, memory = 621.35 (MB).
    Completing 100% with 30 violations.
    elapsed time = 00:00:01, memory = 621.35 (MB).
[INFO DRT-0199]   Number of violations = 30.
Viol/Layer        met1   met2
Metal Spacing        7      0
Short               22      1
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 621.35 (MB), peak = 732.70 (MB)
Total wire length = 104724 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 40247 um.
Total wire length on LAYER met2 = 50900 um.
Total wire length on LAYER met3 = 5340 um.
Total wire length on LAYER met4 = 7848 um.
Total wire length on LAYER met5 = 387 um.
Total number of vias = 3943.
Up-via summary (total 3943):.

-----------------------
 FR_MASTERSLICE       0
            li1    1720
           met1    1822
           met2     235
           met3     164
           met4       2
-----------------------
                   3943


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 30 violations.
    elapsed time = 00:00:00, memory = 621.35 (MB).
    Completing 20% with 30 violations.
    elapsed time = 00:00:00, memory = 621.35 (MB).
    Completing 30% with 23 violations.
    elapsed time = 00:00:00, memory = 621.35 (MB).
    Completing 40% with 23 violations.
    elapsed time = 00:00:00, memory = 621.35 (MB).
    Completing 50% with 23 violations.
    elapsed time = 00:00:00, memory = 621.35 (MB).
    Completing 60% with 17 violations.
    elapsed time = 00:00:00, memory = 621.35 (MB).
    Completing 70% with 17 violations.
    elapsed time = 00:00:00, memory = 621.35 (MB).
    Completing 80% with 11 violations.
    elapsed time = 00:00:00, memory = 621.35 (MB).
    Completing 90% with 11 violations.
    elapsed time = 00:00:00, memory = 621.35 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 621.35 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 621.35 (MB), peak = 732.70 (MB)
Total wire length = 104736 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 40189 um.
Total wire length on LAYER met2 = 50934 um.
Total wire length on LAYER met3 = 5377 um.
Total wire length on LAYER met4 = 7848 um.
Total wire length on LAYER met5 = 387 um.
Total number of vias = 3990.
Up-via summary (total 3990):.

-----------------------
 FR_MASTERSLICE       0
            li1    1720
           met1    1862
           met2     242
           met3     164
           met4       2
-----------------------
                   3990


[INFO DRT-0198] Complete detail routing.
Total wire length = 104736 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 40189 um.
Total wire length on LAYER met2 = 50934 um.
Total wire length on LAYER met3 = 5377 um.
Total wire length on LAYER met4 = 7848 um.
Total wire length on LAYER met5 = 387 um.
Total number of vias = 3990.
Up-via summary (total 3990):.

-----------------------
 FR_MASTERSLICE       0
            li1    1720
           met1    1862
           met2     242
           met3     164
           met4       2
-----------------------
                   3990


[INFO DRT-0267] cpu time = 00:00:41, elapsed time = 00:00:22, memory = 621.35 (MB), peak = 732.70 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/designs/ci/test_sram_macro/runs/RUN_2024.02.03_10.58.21/results/routing/test_sram_macro.odb'…
Writing netlist to '/openlane/designs/designs/ci/test_sram_macro/runs/RUN_2024.02.03_10.58.21/results/routing/test_sram_macro.nl.v'…
Writing powered netlist to '/openlane/designs/designs/ci/test_sram_macro/runs/RUN_2024.02.03_10.58.21/results/routing/test_sram_macro.pnl.v'…
Writing layout to '/openlane/designs/designs/ci/test_sram_macro/runs/RUN_2024.02.03_10.58.21/results/routing/test_sram_macro.def'…
