---
title: Introduction
taxonomy:
    category:
        - docs
child_type: docs
---

### Chapter 0

# Introduction

A VHDL and Verilog Processor designed for academic purposes and future potential as a soft-core processor build for space

|#|Title|Progress|Hourse|Due Date|
|---|---|-------|---|---|
|1.| Basic Instruction Set| [-----------]| 0 hours|  Due Now 25|
|2.| Compiler Setup        |[-----------]| 0 hours | Due Now 29|
|3.| First Benchmark       |[-----------]| 0 hours | Due Now 29|
|4.| Axi Master Interface  |[-----------]| 0 hours | Due Dec 6|
|5.| Memory Benchmark      |[-----------]| 0 hours | Due Dec 13|
