#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Thu Nov 24 19:33:13 2016
# Process ID: 4712
# Current directory: C:/Users/peter/adder/adder.runs/top_two_four_decoder_0_0_synth_1
# Command line: vivado.exe -log top_two_four_decoder_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_two_four_decoder_0_0.tcl
# Log file: C:/Users/peter/adder/adder.runs/top_two_four_decoder_0_0_synth_1/top_two_four_decoder_0_0.vds
# Journal file: C:/Users/peter/adder/adder.runs/top_two_four_decoder_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source top_two_four_decoder_0_0.tcl -notrace
Command: synth_design -top top_two_four_decoder_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10048 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 287.117 ; gain = 77.375
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_two_four_decoder_0_0' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_two_four_decoder_0_0/synth/top_two_four_decoder_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'two_four_decoder' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ipshared/0d3e/src/two_four_decoder.v:13]
INFO: [Synth 8-638] synthesizing module 'two_four_decoder_xlslice_0_0' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_two_four_decoder_0_0/src/two_four_decoder_xlslice_0_0/synth/two_four_decoder_xlslice_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_two_four_decoder_0_0/ipshared/c49f/xlslice.v:14]
	Parameter DIN_WIDTH bound to: 2 - type: integer 
	Parameter DIN_FROM bound to: 0 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice' (1#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_two_four_decoder_0_0/ipshared/c49f/xlslice.v:14]
INFO: [Synth 8-256] done synthesizing module 'two_four_decoder_xlslice_0_0' (2#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_two_four_decoder_0_0/src/two_four_decoder_xlslice_0_0/synth/two_four_decoder_xlslice_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'two_four_decoder_xlslice_1_0' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_two_four_decoder_0_0/src/two_four_decoder_xlslice_1_0/synth/two_four_decoder_xlslice_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized0' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_two_four_decoder_0_0/ipshared/c49f/xlslice.v:14]
	Parameter DIN_WIDTH bound to: 2 - type: integer 
	Parameter DIN_FROM bound to: 1 - type: integer 
	Parameter DIN_TO bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized0' (2#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_two_four_decoder_0_0/ipshared/c49f/xlslice.v:14]
INFO: [Synth 8-256] done synthesizing module 'two_four_decoder_xlslice_1_0' (3#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_two_four_decoder_0_0/src/two_four_decoder_xlslice_1_0/synth/two_four_decoder_xlslice_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'two_four_decoder_xup_and2_0_0' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_two_four_decoder_0_0/src/two_four_decoder_xup_and2_0_0/synth/two_four_decoder_xup_and2_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_and2' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_two_four_decoder_0_0/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xup_and2' (4#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_two_four_decoder_0_0/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v:5]
INFO: [Synth 8-256] done synthesizing module 'two_four_decoder_xup_and2_0_0' (5#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_two_four_decoder_0_0/src/two_four_decoder_xup_and2_0_0/synth/two_four_decoder_xup_and2_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'two_four_decoder_xup_and2_1_0' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_two_four_decoder_0_0/src/two_four_decoder_xup_and2_1_0/synth/two_four_decoder_xup_and2_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'two_four_decoder_xup_and2_1_0' (6#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_two_four_decoder_0_0/src/two_four_decoder_xup_and2_1_0/synth/two_four_decoder_xup_and2_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'two_four_decoder_xup_and2_0_1' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_two_four_decoder_0_0/src/two_four_decoder_xup_and2_0_1/synth/two_four_decoder_xup_and2_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'two_four_decoder_xup_and2_0_1' (7#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_two_four_decoder_0_0/src/two_four_decoder_xup_and2_0_1/synth/two_four_decoder_xup_and2_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'two_four_decoder_xup_and2_0_2' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_two_four_decoder_0_0/src/two_four_decoder_xup_and2_0_2/synth/two_four_decoder_xup_and2_0_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'two_four_decoder_xup_and2_0_2' (8#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_two_four_decoder_0_0/src/two_four_decoder_xup_and2_0_2/synth/two_four_decoder_xup_and2_0_2.v:57]
INFO: [Synth 8-638] synthesizing module 'two_four_decoder_xup_inv_0_0' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_two_four_decoder_0_0/src/two_four_decoder_xup_inv_0_0/synth/two_four_decoder_xup_inv_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_inv' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_two_four_decoder_0_0/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xup_inv' (9#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_two_four_decoder_0_0/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v:5]
INFO: [Synth 8-256] done synthesizing module 'two_four_decoder_xup_inv_0_0' (10#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_two_four_decoder_0_0/src/two_four_decoder_xup_inv_0_0/synth/two_four_decoder_xup_inv_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'two_four_decoder_xup_inv_1_0' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_two_four_decoder_0_0/src/two_four_decoder_xup_inv_1_0/synth/two_four_decoder_xup_inv_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'two_four_decoder_xup_inv_1_0' (11#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_two_four_decoder_0_0/src/two_four_decoder_xup_inv_1_0/synth/two_four_decoder_xup_inv_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'two_four_decoder' (12#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ipshared/0d3e/src/two_four_decoder.v:13]
INFO: [Synth 8-256] done synthesizing module 'top_two_four_decoder_0_0' (13#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_two_four_decoder_0_0/synth/top_two_four_decoder_0_0.v:57]
WARNING: [Synth 8-3331] design xlslice__parameterized0 has unconnected port Din[0]
WARNING: [Synth 8-3331] design xlslice has unconnected port Din[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 323.684 ; gain = 113.941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 323.684 ; gain = 113.941
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_two_four_decoder_0_0/src/two_four_decoder_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_two_four_decoder_0_0/src/two_four_decoder_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/peter/adder/adder.runs/top_two_four_decoder_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/peter/adder/adder.runs/top_two_four_decoder_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 554.004 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 554.004 ; gain = 344.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 554.004 ; gain = 344.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/A0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/A1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_and2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_and2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_and2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_and2_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xup_inv_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 554.004 ; gain = 344.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 554.004 ; gain = 344.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design two_four_decoder_xlslice_1_0 has unconnected port Din[0]
WARNING: [Synth 8-3331] design two_four_decoder_xlslice_0_0 has unconnected port Din[1]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 554.004 ; gain = 344.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 572.570 ; gain = 362.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 572.570 ; gain = 362.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 582.258 ; gain = 372.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 582.258 ; gain = 372.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 582.258 ; gain = 372.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 582.258 ; gain = 372.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 582.258 ; gain = 372.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 582.258 ; gain = 372.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 582.258 ; gain = 372.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     4|
+------+-----+------+

Report Instance Areas: 
+------+---------------+------------------------------+------+
|      |Instance       |Module                        |Cells |
+------+---------------+------------------------------+------+
|1     |top            |                              |     6|
|2     |  inst         |two_four_decoder              |     6|
|3     |    A0         |two_four_decoder_xlslice_0_0  |     0|
|4     |    A1         |two_four_decoder_xlslice_1_0  |     0|
|5     |    xup_and2_0 |two_four_decoder_xup_and2_0_0 |     1|
|6     |    xup_and2_1 |two_four_decoder_xup_and2_1_0 |     1|
|7     |    xup_and2_2 |two_four_decoder_xup_and2_0_1 |     1|
|8     |    xup_and2_3 |two_four_decoder_xup_and2_0_2 |     1|
|9     |    xup_inv_0  |two_four_decoder_xup_inv_0_0  |     1|
|10    |    xup_inv_1  |two_four_decoder_xup_inv_1_0  |     1|
+------+---------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 582.258 ; gain = 372.516
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 582.258 ; gain = 139.949
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 582.258 ; gain = 372.516
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_two_four_decoder_0_0/src/two_four_decoder_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_two_four_decoder_0_0/src/two_four_decoder_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 596.844 ; gain = 384.855
INFO: [Common 17-1381] The checkpoint 'C:/Users/peter/adder/adder.runs/top_two_four_decoder_0_0_synth_1/top_two_four_decoder_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_two_four_decoder_0_0/top_two_four_decoder_0_0.xci
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/peter/adder/adder.runs/top_two_four_decoder_0_0_synth_1/top_two_four_decoder_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 596.844 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov 24 19:33:45 2016...
