=====
SETUP
0.702
41.630
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_1_s1
5.329
5.561
cpu_1/control_bypass_ex/n50_s0
7.310
7.880
cpu_1/control_bypass_ex/n51_s0
7.880
7.916
cpu_1/control_bypass_ex/n52_s0
7.916
7.951
cpu_1/control_bypass_ex/n53_s0
7.951
7.986
cpu_1/control_bypass_ex/n54_s0
7.986
8.021
cpu_1/control_bypass_ex/n55_s0
8.021
8.056
cpu_1/control_bypass_ex/n56_s0
8.056
8.092
cpu_1/control_bypass_ex/n57_s0
8.092
8.127
cpu_1/control_bypass_ex/n58_s0
8.127
8.162
cpu_1/control_bypass_ex/n59_s0
8.162
8.197
cpu_1/control_bypass_ex/n60_s0
8.197
8.232
cpu_1/n10986_s16
10.091
10.646
cpu_1/n10986_s11
11.876
12.431
cpu_1/n10986_s5
14.672
15.189
cpu_1/n10982_s3
17.399
17.852
cpu_1/ALUInB_4_s2
20.445
21.000
cpu_1/cpu_alu/unsigned_sub_4_s
23.169
23.540
cpu_1/cpu_alu/unsigned_sub_5_s
23.540
23.575
cpu_1/cpu_alu/unsigned_sub_6_s
23.575
23.610
cpu_1/cpu_alu/unsigned_sub_7_s
23.610
23.645
cpu_1/cpu_alu/unsigned_sub_8_s
23.645
23.681
cpu_1/cpu_alu/unsigned_sub_9_s
23.681
23.716
cpu_1/cpu_alu/unsigned_sub_10_s
23.716
23.751
cpu_1/cpu_alu/unsigned_sub_11_s
23.751
24.221
cpu_1/data_addr_Z_10_s53
24.468
24.985
cpu_1/data_addr_Z_10_s28
25.641
26.158
cpu_1/data_addr_Z_10_s52
27.935
28.388
cpu_1/data_addr_Z_10_s15
28.542
29.097
bu/data_read_30_s39
30.903
31.458
bu/data_read_30_s15
31.875
32.328
bu/data_read_30_s6
33.806
34.323
mem/data_mem_0_s7
36.736
37.189
bu/data_read_16_s0
40.231
40.684
bu/data_read_16_s
41.081
41.630
cpu_1/MEMWB_DMemOut_16_s0
41.630
=====
SETUP
1.020
41.311
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_1_s1
5.329
5.561
cpu_1/control_bypass_ex/n50_s0
7.310
7.880
cpu_1/control_bypass_ex/n51_s0
7.880
7.916
cpu_1/control_bypass_ex/n52_s0
7.916
7.951
cpu_1/control_bypass_ex/n53_s0
7.951
7.986
cpu_1/control_bypass_ex/n54_s0
7.986
8.021
cpu_1/control_bypass_ex/n55_s0
8.021
8.056
cpu_1/control_bypass_ex/n56_s0
8.056
8.092
cpu_1/control_bypass_ex/n57_s0
8.092
8.127
cpu_1/control_bypass_ex/n58_s0
8.127
8.162
cpu_1/control_bypass_ex/n59_s0
8.162
8.197
cpu_1/control_bypass_ex/n60_s0
8.197
8.232
cpu_1/n10986_s16
10.091
10.646
cpu_1/n10986_s11
11.876
12.431
cpu_1/n10986_s5
14.672
15.189
cpu_1/n10982_s3
17.399
17.852
cpu_1/ALUInB_4_s2
20.445
21.000
cpu_1/cpu_alu/unsigned_sub_4_s
23.169
23.540
cpu_1/cpu_alu/unsigned_sub_5_s
23.540
23.575
cpu_1/cpu_alu/unsigned_sub_6_s
23.575
23.610
cpu_1/cpu_alu/unsigned_sub_7_s
23.610
23.645
cpu_1/cpu_alu/unsigned_sub_8_s
23.645
23.681
cpu_1/cpu_alu/unsigned_sub_9_s
23.681
23.716
cpu_1/cpu_alu/unsigned_sub_10_s
23.716
23.751
cpu_1/cpu_alu/unsigned_sub_11_s
23.751
24.221
cpu_1/data_addr_Z_10_s53
24.468
24.985
cpu_1/data_addr_Z_10_s28
25.641
26.158
cpu_1/data_addr_Z_10_s52
27.935
28.388
cpu_1/data_addr_Z_10_s15
28.542
29.097
bu/data_read_30_s39
30.903
31.458
bu/data_read_30_s15
31.875
32.328
bu/data_read_30_s6
33.806
34.323
mem/data_mem_0_s7
36.736
37.189
bu/data_read_12_s0
40.474
40.845
bu/data_read_12_s
40.849
41.311
cpu_1/MEMWB_DMemOut_12_s0
41.311
=====
SETUP
1.181
41.150
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_1_s1
5.329
5.561
cpu_1/control_bypass_ex/n50_s0
7.310
7.880
cpu_1/control_bypass_ex/n51_s0
7.880
7.916
cpu_1/control_bypass_ex/n52_s0
7.916
7.951
cpu_1/control_bypass_ex/n53_s0
7.951
7.986
cpu_1/control_bypass_ex/n54_s0
7.986
8.021
cpu_1/control_bypass_ex/n55_s0
8.021
8.056
cpu_1/control_bypass_ex/n56_s0
8.056
8.092
cpu_1/control_bypass_ex/n57_s0
8.092
8.127
cpu_1/control_bypass_ex/n58_s0
8.127
8.162
cpu_1/control_bypass_ex/n59_s0
8.162
8.197
cpu_1/control_bypass_ex/n60_s0
8.197
8.232
cpu_1/n10986_s16
10.091
10.646
cpu_1/n10986_s11
11.876
12.431
cpu_1/n10986_s5
14.672
15.189
cpu_1/n10982_s3
17.399
17.852
cpu_1/ALUInB_4_s2
20.445
21.000
cpu_1/cpu_alu/unsigned_sub_4_s
23.169
23.540
cpu_1/cpu_alu/unsigned_sub_5_s
23.540
23.575
cpu_1/cpu_alu/unsigned_sub_6_s
23.575
23.610
cpu_1/cpu_alu/unsigned_sub_7_s
23.610
23.645
cpu_1/cpu_alu/unsigned_sub_8_s
23.645
23.681
cpu_1/cpu_alu/unsigned_sub_9_s
23.681
23.716
cpu_1/cpu_alu/unsigned_sub_10_s
23.716
23.751
cpu_1/cpu_alu/unsigned_sub_11_s
23.751
24.221
cpu_1/data_addr_Z_10_s53
24.468
24.985
cpu_1/data_addr_Z_10_s28
25.641
26.158
cpu_1/data_addr_Z_10_s52
27.935
28.388
cpu_1/data_addr_Z_10_s15
28.542
29.097
bu/data_read_30_s39
30.903
31.458
bu/data_read_30_s15
31.875
32.328
bu/data_read_30_s6
33.806
34.323
mem/data_mem_0_s7
36.736
37.189
bu/data_read_28_s0
40.225
40.687
bu/data_read_28_s
40.688
41.150
cpu_1/MEMWB_DMemOut_28_s0
41.150
=====
SETUP
1.182
41.149
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_1_s1
5.329
5.561
cpu_1/control_bypass_ex/n50_s0
7.310
7.880
cpu_1/control_bypass_ex/n51_s0
7.880
7.916
cpu_1/control_bypass_ex/n52_s0
7.916
7.951
cpu_1/control_bypass_ex/n53_s0
7.951
7.986
cpu_1/control_bypass_ex/n54_s0
7.986
8.021
cpu_1/control_bypass_ex/n55_s0
8.021
8.056
cpu_1/control_bypass_ex/n56_s0
8.056
8.092
cpu_1/control_bypass_ex/n57_s0
8.092
8.127
cpu_1/control_bypass_ex/n58_s0
8.127
8.162
cpu_1/control_bypass_ex/n59_s0
8.162
8.197
cpu_1/control_bypass_ex/n60_s0
8.197
8.232
cpu_1/n10986_s16
10.091
10.646
cpu_1/n10986_s11
11.876
12.431
cpu_1/n10986_s5
14.672
15.189
cpu_1/n10982_s3
17.399
17.852
cpu_1/ALUInB_4_s2
20.445
21.000
cpu_1/cpu_alu/unsigned_sub_4_s
23.169
23.540
cpu_1/cpu_alu/unsigned_sub_5_s
23.540
23.575
cpu_1/cpu_alu/unsigned_sub_6_s
23.575
23.610
cpu_1/cpu_alu/unsigned_sub_7_s
23.610
23.645
cpu_1/cpu_alu/unsigned_sub_8_s
23.645
23.681
cpu_1/cpu_alu/unsigned_sub_9_s
23.681
23.716
cpu_1/cpu_alu/unsigned_sub_10_s
23.716
23.751
cpu_1/cpu_alu/unsigned_sub_11_s
23.751
24.221
cpu_1/data_addr_Z_10_s53
24.468
24.985
cpu_1/data_addr_Z_10_s28
25.641
26.158
cpu_1/data_addr_Z_10_s52
27.935
28.388
cpu_1/data_addr_Z_10_s15
28.542
29.097
bu/data_read_30_s39
30.903
31.458
bu/data_read_30_s15
31.875
32.328
bu/data_read_30_s6
33.806
34.323
mem/data_mem_0_s7
36.736
37.189
bu/data_read_31_s0
40.207
40.777
bu/data_read_31_s
40.778
41.149
cpu_1/MEMWB_DMemOut_31_s0
41.149
=====
SETUP
1.412
40.919
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_1_s1
5.329
5.561
cpu_1/control_bypass_ex/n50_s0
7.310
7.880
cpu_1/control_bypass_ex/n51_s0
7.880
7.916
cpu_1/control_bypass_ex/n52_s0
7.916
7.951
cpu_1/control_bypass_ex/n53_s0
7.951
7.986
cpu_1/control_bypass_ex/n54_s0
7.986
8.021
cpu_1/control_bypass_ex/n55_s0
8.021
8.056
cpu_1/control_bypass_ex/n56_s0
8.056
8.092
cpu_1/control_bypass_ex/n57_s0
8.092
8.127
cpu_1/control_bypass_ex/n58_s0
8.127
8.162
cpu_1/control_bypass_ex/n59_s0
8.162
8.197
cpu_1/control_bypass_ex/n60_s0
8.197
8.232
cpu_1/n10986_s16
10.091
10.646
cpu_1/n10986_s11
11.876
12.431
cpu_1/n10986_s5
14.672
15.189
cpu_1/n10982_s3
17.399
17.852
cpu_1/ALUInB_4_s2
20.445
21.000
cpu_1/cpu_alu/unsigned_sub_4_s
23.169
23.540
cpu_1/cpu_alu/unsigned_sub_5_s
23.540
23.575
cpu_1/cpu_alu/unsigned_sub_6_s
23.575
23.610
cpu_1/cpu_alu/unsigned_sub_7_s
23.610
23.645
cpu_1/cpu_alu/unsigned_sub_8_s
23.645
23.681
cpu_1/cpu_alu/unsigned_sub_9_s
23.681
23.716
cpu_1/cpu_alu/unsigned_sub_10_s
23.716
23.751
cpu_1/cpu_alu/unsigned_sub_11_s
23.751
24.221
cpu_1/data_addr_Z_10_s53
24.468
24.985
cpu_1/data_addr_Z_10_s28
25.641
26.158
cpu_1/data_addr_Z_10_s52
27.935
28.388
cpu_1/data_addr_Z_10_s15
28.542
29.097
bu/data_read_30_s39
30.903
31.458
bu/data_read_30_s15
31.875
32.328
bu/data_read_30_s6
33.806
34.323
mem/data_mem_0_s7
36.736
37.189
bu/data_read_8_s0
39.527
40.044
bu/data_read_8_s
40.457
40.919
cpu_1/MEMWB_DMemOut_8_s0
40.919
=====
SETUP
1.784
40.547
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_1_s1
5.329
5.561
cpu_1/control_bypass_ex/n50_s0
7.310
7.880
cpu_1/control_bypass_ex/n51_s0
7.880
7.916
cpu_1/control_bypass_ex/n52_s0
7.916
7.951
cpu_1/control_bypass_ex/n53_s0
7.951
7.986
cpu_1/control_bypass_ex/n54_s0
7.986
8.021
cpu_1/control_bypass_ex/n55_s0
8.021
8.056
cpu_1/control_bypass_ex/n56_s0
8.056
8.092
cpu_1/control_bypass_ex/n57_s0
8.092
8.127
cpu_1/control_bypass_ex/n58_s0
8.127
8.162
cpu_1/control_bypass_ex/n59_s0
8.162
8.197
cpu_1/control_bypass_ex/n60_s0
8.197
8.232
cpu_1/n10986_s16
10.091
10.646
cpu_1/n10986_s11
11.876
12.431
cpu_1/n10986_s5
14.672
15.189
cpu_1/n10982_s3
17.399
17.852
cpu_1/ALUInB_4_s2
20.445
21.000
cpu_1/cpu_alu/unsigned_sub_4_s
23.169
23.540
cpu_1/cpu_alu/unsigned_sub_5_s
23.540
23.575
cpu_1/cpu_alu/unsigned_sub_6_s
23.575
23.610
cpu_1/cpu_alu/unsigned_sub_7_s
23.610
23.645
cpu_1/cpu_alu/unsigned_sub_8_s
23.645
23.681
cpu_1/cpu_alu/unsigned_sub_9_s
23.681
23.716
cpu_1/cpu_alu/unsigned_sub_10_s
23.716
23.751
cpu_1/cpu_alu/unsigned_sub_11_s
23.751
24.221
cpu_1/data_addr_Z_10_s53
24.468
24.985
cpu_1/data_addr_Z_10_s28
25.641
26.158
cpu_1/data_addr_Z_10_s52
27.935
28.388
cpu_1/data_addr_Z_10_s15
28.542
29.097
bu/data_read_30_s39
30.903
31.458
bu/data_read_30_s15
31.875
32.328
bu/data_read_30_s6
33.806
34.323
mem/data_mem_0_s7
36.736
37.189
mem/n379_s6
39.088
39.459
mem/n379_s5
39.977
40.547
mem/data_out_10_s0
40.547
=====
SETUP
1.904
40.427
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_1_s1
5.329
5.561
cpu_1/control_bypass_ex/n50_s0
7.310
7.880
cpu_1/control_bypass_ex/n51_s0
7.880
7.916
cpu_1/control_bypass_ex/n52_s0
7.916
7.951
cpu_1/control_bypass_ex/n53_s0
7.951
7.986
cpu_1/control_bypass_ex/n54_s0
7.986
8.021
cpu_1/control_bypass_ex/n55_s0
8.021
8.056
cpu_1/control_bypass_ex/n56_s0
8.056
8.092
cpu_1/control_bypass_ex/n57_s0
8.092
8.127
cpu_1/control_bypass_ex/n58_s0
8.127
8.162
cpu_1/control_bypass_ex/n59_s0
8.162
8.197
cpu_1/control_bypass_ex/n60_s0
8.197
8.232
cpu_1/n10986_s16
10.091
10.646
cpu_1/n10986_s11
11.876
12.431
cpu_1/n10986_s5
14.672
15.189
cpu_1/n10982_s3
17.399
17.852
cpu_1/ALUInB_4_s2
20.445
21.000
cpu_1/cpu_alu/unsigned_sub_4_s
23.169
23.540
cpu_1/cpu_alu/unsigned_sub_5_s
23.540
23.575
cpu_1/cpu_alu/unsigned_sub_6_s
23.575
23.610
cpu_1/cpu_alu/unsigned_sub_7_s
23.610
23.645
cpu_1/cpu_alu/unsigned_sub_8_s
23.645
23.681
cpu_1/cpu_alu/unsigned_sub_9_s
23.681
23.716
cpu_1/cpu_alu/unsigned_sub_10_s
23.716
23.751
cpu_1/cpu_alu/unsigned_sub_11_s
23.751
24.221
cpu_1/data_addr_Z_10_s53
24.468
24.985
cpu_1/data_addr_Z_10_s28
25.641
26.158
cpu_1/data_addr_Z_10_s52
27.935
28.388
cpu_1/data_addr_Z_10_s15
28.542
29.097
bu/data_read_30_s39
30.903
31.458
bu/data_read_30_s15
31.875
32.328
bu/data_read_30_s6
33.806
34.323
mem/data_mem_0_s7
36.736
37.189
mem/data_out_31_s6
38.568
38.939
mem/data_out_31_s5
39.110
39.659
mem/data_out_10_s0
40.427
=====
SETUP
1.925
40.406
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_1_s1
5.329
5.561
cpu_1/control_bypass_ex/n50_s0
7.310
7.880
cpu_1/control_bypass_ex/n51_s0
7.880
7.916
cpu_1/control_bypass_ex/n52_s0
7.916
7.951
cpu_1/control_bypass_ex/n53_s0
7.951
7.986
cpu_1/control_bypass_ex/n54_s0
7.986
8.021
cpu_1/control_bypass_ex/n55_s0
8.021
8.056
cpu_1/control_bypass_ex/n56_s0
8.056
8.092
cpu_1/control_bypass_ex/n57_s0
8.092
8.127
cpu_1/control_bypass_ex/n58_s0
8.127
8.162
cpu_1/control_bypass_ex/n59_s0
8.162
8.197
cpu_1/control_bypass_ex/n60_s0
8.197
8.232
cpu_1/n10986_s16
10.091
10.646
cpu_1/n10986_s11
11.876
12.431
cpu_1/n10986_s5
14.672
15.189
cpu_1/n10982_s3
17.399
17.852
cpu_1/ALUInB_4_s2
20.445
21.000
cpu_1/cpu_alu/unsigned_sub_4_s
23.169
23.540
cpu_1/cpu_alu/unsigned_sub_5_s
23.540
23.575
cpu_1/cpu_alu/unsigned_sub_6_s
23.575
23.610
cpu_1/cpu_alu/unsigned_sub_7_s
23.610
23.645
cpu_1/cpu_alu/unsigned_sub_8_s
23.645
23.681
cpu_1/cpu_alu/unsigned_sub_9_s
23.681
23.716
cpu_1/cpu_alu/unsigned_sub_10_s
23.716
23.751
cpu_1/cpu_alu/unsigned_sub_11_s
23.751
24.221
cpu_1/data_addr_Z_10_s53
24.468
24.985
cpu_1/data_addr_Z_10_s28
25.641
26.158
cpu_1/data_addr_Z_10_s52
27.935
28.388
cpu_1/data_addr_Z_10_s15
28.542
29.097
bu/data_read_30_s39
30.903
31.458
bu/data_read_30_s15
31.875
32.328
bu/data_read_30_s6
33.806
34.323
mem/data_mem_0_s7
36.736
37.189
mem/n364_s6
39.286
39.856
mem/n364_s5
39.857
40.406
mem/data_out_25_s0
40.406
=====
SETUP
2.012
40.319
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_1_s1
5.329
5.561
cpu_1/control_bypass_ex/n50_s0
7.310
7.880
cpu_1/control_bypass_ex/n51_s0
7.880
7.916
cpu_1/control_bypass_ex/n52_s0
7.916
7.951
cpu_1/control_bypass_ex/n53_s0
7.951
7.986
cpu_1/control_bypass_ex/n54_s0
7.986
8.021
cpu_1/control_bypass_ex/n55_s0
8.021
8.056
cpu_1/control_bypass_ex/n56_s0
8.056
8.092
cpu_1/control_bypass_ex/n57_s0
8.092
8.127
cpu_1/control_bypass_ex/n58_s0
8.127
8.162
cpu_1/control_bypass_ex/n59_s0
8.162
8.197
cpu_1/control_bypass_ex/n60_s0
8.197
8.232
cpu_1/n10986_s16
10.091
10.646
cpu_1/n10986_s11
11.876
12.431
cpu_1/n10986_s5
14.672
15.189
cpu_1/n10982_s3
17.399
17.852
cpu_1/ALUInB_4_s2
20.445
21.000
cpu_1/cpu_alu/unsigned_sub_4_s
23.169
23.540
cpu_1/cpu_alu/unsigned_sub_5_s
23.540
23.575
cpu_1/cpu_alu/unsigned_sub_6_s
23.575
23.610
cpu_1/cpu_alu/unsigned_sub_7_s
23.610
23.645
cpu_1/cpu_alu/unsigned_sub_8_s
23.645
23.681
cpu_1/cpu_alu/unsigned_sub_9_s
23.681
23.716
cpu_1/cpu_alu/unsigned_sub_10_s
23.716
23.751
cpu_1/cpu_alu/unsigned_sub_11_s
23.751
24.221
cpu_1/data_addr_Z_10_s53
24.468
24.985
cpu_1/data_addr_Z_10_s28
25.641
26.158
cpu_1/data_addr_Z_10_s52
27.935
28.388
cpu_1/data_addr_Z_10_s15
28.542
29.097
bu/data_read_30_s39
30.903
31.458
bu/data_read_30_s15
31.875
32.328
bu/data_read_30_s6
33.806
34.323
mem/data_mem_0_s7
36.736
37.189
mem/n365_s6
39.286
39.856
mem/n365_s5
39.857
40.319
mem/data_out_24_s0
40.319
=====
SETUP
2.060
40.271
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_1_s1
5.329
5.561
cpu_1/control_bypass_ex/n50_s0
7.310
7.880
cpu_1/control_bypass_ex/n51_s0
7.880
7.916
cpu_1/control_bypass_ex/n52_s0
7.916
7.951
cpu_1/control_bypass_ex/n53_s0
7.951
7.986
cpu_1/control_bypass_ex/n54_s0
7.986
8.021
cpu_1/control_bypass_ex/n55_s0
8.021
8.056
cpu_1/control_bypass_ex/n56_s0
8.056
8.092
cpu_1/control_bypass_ex/n57_s0
8.092
8.127
cpu_1/control_bypass_ex/n58_s0
8.127
8.162
cpu_1/control_bypass_ex/n59_s0
8.162
8.197
cpu_1/control_bypass_ex/n60_s0
8.197
8.232
cpu_1/n10986_s16
10.091
10.646
cpu_1/n10986_s11
11.876
12.431
cpu_1/n10986_s5
14.672
15.189
cpu_1/n10982_s3
17.399
17.852
cpu_1/ALUInB_4_s2
20.445
21.000
cpu_1/cpu_alu/unsigned_sub_4_s
23.169
23.540
cpu_1/cpu_alu/unsigned_sub_5_s
23.540
23.575
cpu_1/cpu_alu/unsigned_sub_6_s
23.575
23.610
cpu_1/cpu_alu/unsigned_sub_7_s
23.610
23.645
cpu_1/cpu_alu/unsigned_sub_8_s
23.645
23.681
cpu_1/cpu_alu/unsigned_sub_9_s
23.681
23.716
cpu_1/cpu_alu/unsigned_sub_10_s
23.716
23.751
cpu_1/cpu_alu/unsigned_sub_11_s
23.751
23.786
cpu_1/cpu_alu/unsigned_sub_12_s
23.786
23.821
cpu_1/cpu_alu/unsigned_sub_13_s
23.821
23.857
cpu_1/cpu_alu/unsigned_sub_14_s
23.857
23.892
cpu_1/cpu_alu/unsigned_sub_15_s
23.892
23.927
cpu_1/cpu_alu/unsigned_sub_16_s
23.927
23.962
cpu_1/cpu_alu/unsigned_sub_17_s
23.962
23.997
cpu_1/cpu_alu/unsigned_sub_18_s
23.997
24.033
cpu_1/cpu_alu/unsigned_sub_19_s
24.033
24.068
cpu_1/cpu_alu/unsigned_sub_20_s
24.068
24.103
cpu_1/cpu_alu/unsigned_sub_21_s
24.103
24.138
cpu_1/cpu_alu/unsigned_sub_22_s
24.138
24.173
cpu_1/cpu_alu/unsigned_sub_23_s
24.173
24.209
cpu_1/cpu_alu/unsigned_sub_24_s
24.209
24.244
cpu_1/cpu_alu/unsigned_sub_25_s
24.244
24.279
cpu_1/cpu_alu/unsigned_sub_26_s
24.279
24.749
cpu_1/n10891_s11
25.162
25.533
cpu_1/n10891_s5
25.537
25.990
bu/btn_ren_Z_s14
26.679
27.234
bu/btn_ren_Z_s6
29.277
29.794
flashController/n7_s10
31.285
31.840
flashController/n7_s3
32.780
33.151
mem/n355_s8
33.926
34.481
mem/n355_s4
34.894
35.449
bu/data_read_22_s0
37.476
37.847
bu/data_read_22_s
39.809
40.271
cpu_1/MEMWB_DMemOut_22_s0
40.271
=====
SETUP
2.088
40.243
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_1_s1
5.329
5.561
cpu_1/control_bypass_ex/n50_s0
7.310
7.880
cpu_1/control_bypass_ex/n51_s0
7.880
7.916
cpu_1/control_bypass_ex/n52_s0
7.916
7.951
cpu_1/control_bypass_ex/n53_s0
7.951
7.986
cpu_1/control_bypass_ex/n54_s0
7.986
8.021
cpu_1/control_bypass_ex/n55_s0
8.021
8.056
cpu_1/control_bypass_ex/n56_s0
8.056
8.092
cpu_1/control_bypass_ex/n57_s0
8.092
8.127
cpu_1/control_bypass_ex/n58_s0
8.127
8.162
cpu_1/control_bypass_ex/n59_s0
8.162
8.197
cpu_1/control_bypass_ex/n60_s0
8.197
8.232
cpu_1/n10986_s16
10.091
10.646
cpu_1/n10986_s11
11.876
12.431
cpu_1/n10986_s5
14.672
15.189
cpu_1/n10982_s3
17.399
17.852
cpu_1/ALUInB_4_s2
20.445
21.000
cpu_1/cpu_alu/unsigned_sub_4_s
23.169
23.540
cpu_1/cpu_alu/unsigned_sub_5_s
23.540
23.575
cpu_1/cpu_alu/unsigned_sub_6_s
23.575
23.610
cpu_1/cpu_alu/unsigned_sub_7_s
23.610
23.645
cpu_1/cpu_alu/unsigned_sub_8_s
23.645
23.681
cpu_1/cpu_alu/unsigned_sub_9_s
23.681
23.716
cpu_1/cpu_alu/unsigned_sub_10_s
23.716
23.751
cpu_1/cpu_alu/unsigned_sub_11_s
23.751
24.221
cpu_1/data_addr_Z_10_s53
24.468
24.985
cpu_1/data_addr_Z_10_s28
25.641
26.158
cpu_1/data_addr_Z_10_s52
27.935
28.388
cpu_1/data_addr_Z_10_s15
28.542
29.097
bu/data_read_30_s39
30.903
31.458
bu/data_read_30_s15
31.875
32.328
bu/data_read_30_s6
33.806
34.323
mem/data_mem_0_s7
36.736
37.189
mem/data_out_31_s6
38.568
38.939
mem/data_out_31_s5
39.110
39.659
mem/data_out_16_s0
40.243
=====
SETUP
2.109
40.222
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_1_s1
5.329
5.561
cpu_1/control_bypass_ex/n50_s0
7.310
7.880
cpu_1/control_bypass_ex/n51_s0
7.880
7.916
cpu_1/control_bypass_ex/n52_s0
7.916
7.951
cpu_1/control_bypass_ex/n53_s0
7.951
7.986
cpu_1/control_bypass_ex/n54_s0
7.986
8.021
cpu_1/control_bypass_ex/n55_s0
8.021
8.056
cpu_1/control_bypass_ex/n56_s0
8.056
8.092
cpu_1/control_bypass_ex/n57_s0
8.092
8.127
cpu_1/control_bypass_ex/n58_s0
8.127
8.162
cpu_1/control_bypass_ex/n59_s0
8.162
8.197
cpu_1/control_bypass_ex/n60_s0
8.197
8.232
cpu_1/n10986_s16
10.091
10.646
cpu_1/n10986_s11
11.876
12.431
cpu_1/n10986_s5
14.672
15.189
cpu_1/n10982_s3
17.399
17.852
cpu_1/ALUInB_4_s2
20.445
21.000
cpu_1/cpu_alu/unsigned_sub_4_s
23.169
23.540
cpu_1/cpu_alu/unsigned_sub_5_s
23.540
23.575
cpu_1/cpu_alu/unsigned_sub_6_s
23.575
23.610
cpu_1/cpu_alu/unsigned_sub_7_s
23.610
23.645
cpu_1/cpu_alu/unsigned_sub_8_s
23.645
23.681
cpu_1/cpu_alu/unsigned_sub_9_s
23.681
23.716
cpu_1/cpu_alu/unsigned_sub_10_s
23.716
23.751
cpu_1/cpu_alu/unsigned_sub_11_s
23.751
24.221
cpu_1/data_addr_Z_10_s53
24.468
24.985
cpu_1/data_addr_Z_10_s28
25.641
26.158
cpu_1/data_addr_Z_10_s52
27.935
28.388
cpu_1/data_addr_Z_10_s15
28.542
29.097
bu/data_read_30_s39
30.903
31.458
bu/data_read_30_s15
31.875
32.328
bu/data_read_30_s6
33.806
34.323
mem/data_mem_0_s7
36.736
37.189
mem/data_out_31_s6
38.568
38.939
mem/data_out_31_s5
39.110
39.659
mem/data_out_12_s0
40.222
=====
SETUP
2.116
40.215
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_1_s1
5.329
5.561
cpu_1/control_bypass_ex/n50_s0
7.310
7.880
cpu_1/control_bypass_ex/n51_s0
7.880
7.916
cpu_1/control_bypass_ex/n52_s0
7.916
7.951
cpu_1/control_bypass_ex/n53_s0
7.951
7.986
cpu_1/control_bypass_ex/n54_s0
7.986
8.021
cpu_1/control_bypass_ex/n55_s0
8.021
8.056
cpu_1/control_bypass_ex/n56_s0
8.056
8.092
cpu_1/control_bypass_ex/n57_s0
8.092
8.127
cpu_1/control_bypass_ex/n58_s0
8.127
8.162
cpu_1/control_bypass_ex/n59_s0
8.162
8.197
cpu_1/control_bypass_ex/n60_s0
8.197
8.232
cpu_1/n10986_s16
10.091
10.646
cpu_1/n10986_s11
11.876
12.431
cpu_1/n10986_s5
14.672
15.189
cpu_1/n10982_s3
17.399
17.852
cpu_1/ALUInB_4_s2
20.445
21.000
cpu_1/cpu_alu/unsigned_sub_4_s
23.169
23.540
cpu_1/cpu_alu/unsigned_sub_5_s
23.540
23.575
cpu_1/cpu_alu/unsigned_sub_6_s
23.575
23.610
cpu_1/cpu_alu/unsigned_sub_7_s
23.610
23.645
cpu_1/cpu_alu/unsigned_sub_8_s
23.645
23.681
cpu_1/cpu_alu/unsigned_sub_9_s
23.681
23.716
cpu_1/cpu_alu/unsigned_sub_10_s
23.716
23.751
cpu_1/cpu_alu/unsigned_sub_11_s
23.751
24.221
cpu_1/data_addr_Z_10_s53
24.468
24.985
cpu_1/data_addr_Z_10_s28
25.641
26.158
cpu_1/data_addr_Z_10_s52
27.935
28.388
cpu_1/data_addr_Z_10_s15
28.542
29.097
bu/data_read_30_s39
30.903
31.458
bu/data_read_30_s15
31.875
32.328
bu/data_read_30_s6
33.806
34.323
mem/data_mem_0_s7
36.736
37.189
mem/data_out_31_s6
38.568
38.939
mem/data_out_31_s5
39.110
39.659
mem/data_out_4_s0
40.215
=====
SETUP
2.116
40.215
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_1_s1
5.329
5.561
cpu_1/control_bypass_ex/n50_s0
7.310
7.880
cpu_1/control_bypass_ex/n51_s0
7.880
7.916
cpu_1/control_bypass_ex/n52_s0
7.916
7.951
cpu_1/control_bypass_ex/n53_s0
7.951
7.986
cpu_1/control_bypass_ex/n54_s0
7.986
8.021
cpu_1/control_bypass_ex/n55_s0
8.021
8.056
cpu_1/control_bypass_ex/n56_s0
8.056
8.092
cpu_1/control_bypass_ex/n57_s0
8.092
8.127
cpu_1/control_bypass_ex/n58_s0
8.127
8.162
cpu_1/control_bypass_ex/n59_s0
8.162
8.197
cpu_1/control_bypass_ex/n60_s0
8.197
8.232
cpu_1/n10986_s16
10.091
10.646
cpu_1/n10986_s11
11.876
12.431
cpu_1/n10986_s5
14.672
15.189
cpu_1/n10982_s3
17.399
17.852
cpu_1/ALUInB_4_s2
20.445
21.000
cpu_1/cpu_alu/unsigned_sub_4_s
23.169
23.540
cpu_1/cpu_alu/unsigned_sub_5_s
23.540
23.575
cpu_1/cpu_alu/unsigned_sub_6_s
23.575
23.610
cpu_1/cpu_alu/unsigned_sub_7_s
23.610
23.645
cpu_1/cpu_alu/unsigned_sub_8_s
23.645
23.681
cpu_1/cpu_alu/unsigned_sub_9_s
23.681
23.716
cpu_1/cpu_alu/unsigned_sub_10_s
23.716
23.751
cpu_1/cpu_alu/unsigned_sub_11_s
23.751
24.221
cpu_1/data_addr_Z_10_s53
24.468
24.985
cpu_1/data_addr_Z_10_s28
25.641
26.158
cpu_1/data_addr_Z_10_s52
27.935
28.388
cpu_1/data_addr_Z_10_s15
28.542
29.097
bu/data_read_30_s39
30.903
31.458
bu/data_read_30_s15
31.875
32.328
bu/data_read_30_s6
33.806
34.323
mem/data_mem_0_s7
36.736
37.189
mem/data_out_31_s6
38.568
38.939
mem/data_out_31_s5
39.110
39.659
mem/data_out_5_s0
40.215
=====
SETUP
2.120
40.211
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_1_s1
5.329
5.561
cpu_1/control_bypass_ex/n50_s0
7.310
7.880
cpu_1/control_bypass_ex/n51_s0
7.880
7.916
cpu_1/control_bypass_ex/n52_s0
7.916
7.951
cpu_1/control_bypass_ex/n53_s0
7.951
7.986
cpu_1/control_bypass_ex/n54_s0
7.986
8.021
cpu_1/control_bypass_ex/n55_s0
8.021
8.056
cpu_1/control_bypass_ex/n56_s0
8.056
8.092
cpu_1/control_bypass_ex/n57_s0
8.092
8.127
cpu_1/control_bypass_ex/n58_s0
8.127
8.162
cpu_1/control_bypass_ex/n59_s0
8.162
8.197
cpu_1/control_bypass_ex/n60_s0
8.197
8.232
cpu_1/n10986_s16
10.091
10.646
cpu_1/n10986_s11
11.876
12.431
cpu_1/n10986_s5
14.672
15.189
cpu_1/n10982_s3
17.399
17.852
cpu_1/ALUInB_4_s2
20.445
21.000
cpu_1/cpu_alu/unsigned_sub_4_s
23.169
23.540
cpu_1/cpu_alu/unsigned_sub_5_s
23.540
23.575
cpu_1/cpu_alu/unsigned_sub_6_s
23.575
23.610
cpu_1/cpu_alu/unsigned_sub_7_s
23.610
23.645
cpu_1/cpu_alu/unsigned_sub_8_s
23.645
23.681
cpu_1/cpu_alu/unsigned_sub_9_s
23.681
23.716
cpu_1/cpu_alu/unsigned_sub_10_s
23.716
23.751
cpu_1/cpu_alu/unsigned_sub_11_s
23.751
24.221
cpu_1/data_addr_Z_10_s53
24.468
24.985
cpu_1/data_addr_Z_10_s28
25.641
26.158
cpu_1/data_addr_Z_10_s52
27.935
28.388
cpu_1/data_addr_Z_10_s15
28.542
29.097
bu/data_read_30_s39
30.903
31.458
bu/data_read_30_s15
31.875
32.328
bu/data_read_30_s6
33.806
34.323
mem/data_mem_0_s7
36.736
37.189
mem/data_out_31_s6
38.568
38.939
mem/data_out_31_s5
39.110
39.659
mem/data_out_6_s0
40.211
=====
SETUP
2.120
40.211
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_1_s1
5.329
5.561
cpu_1/control_bypass_ex/n50_s0
7.310
7.880
cpu_1/control_bypass_ex/n51_s0
7.880
7.916
cpu_1/control_bypass_ex/n52_s0
7.916
7.951
cpu_1/control_bypass_ex/n53_s0
7.951
7.986
cpu_1/control_bypass_ex/n54_s0
7.986
8.021
cpu_1/control_bypass_ex/n55_s0
8.021
8.056
cpu_1/control_bypass_ex/n56_s0
8.056
8.092
cpu_1/control_bypass_ex/n57_s0
8.092
8.127
cpu_1/control_bypass_ex/n58_s0
8.127
8.162
cpu_1/control_bypass_ex/n59_s0
8.162
8.197
cpu_1/control_bypass_ex/n60_s0
8.197
8.232
cpu_1/n10986_s16
10.091
10.646
cpu_1/n10986_s11
11.876
12.431
cpu_1/n10986_s5
14.672
15.189
cpu_1/n10982_s3
17.399
17.852
cpu_1/ALUInB_4_s2
20.445
21.000
cpu_1/cpu_alu/unsigned_sub_4_s
23.169
23.540
cpu_1/cpu_alu/unsigned_sub_5_s
23.540
23.575
cpu_1/cpu_alu/unsigned_sub_6_s
23.575
23.610
cpu_1/cpu_alu/unsigned_sub_7_s
23.610
23.645
cpu_1/cpu_alu/unsigned_sub_8_s
23.645
23.681
cpu_1/cpu_alu/unsigned_sub_9_s
23.681
23.716
cpu_1/cpu_alu/unsigned_sub_10_s
23.716
23.751
cpu_1/cpu_alu/unsigned_sub_11_s
23.751
24.221
cpu_1/data_addr_Z_10_s53
24.468
24.985
cpu_1/data_addr_Z_10_s28
25.641
26.158
cpu_1/data_addr_Z_10_s52
27.935
28.388
cpu_1/data_addr_Z_10_s15
28.542
29.097
bu/data_read_30_s39
30.903
31.458
bu/data_read_30_s15
31.875
32.328
bu/data_read_30_s6
33.806
34.323
mem/data_mem_0_s7
36.736
37.189
mem/data_out_31_s6
38.568
38.939
mem/data_out_31_s5
39.110
39.659
mem/data_out_17_s0
40.211
=====
SETUP
2.120
40.211
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_1_s1
5.329
5.561
cpu_1/control_bypass_ex/n50_s0
7.310
7.880
cpu_1/control_bypass_ex/n51_s0
7.880
7.916
cpu_1/control_bypass_ex/n52_s0
7.916
7.951
cpu_1/control_bypass_ex/n53_s0
7.951
7.986
cpu_1/control_bypass_ex/n54_s0
7.986
8.021
cpu_1/control_bypass_ex/n55_s0
8.021
8.056
cpu_1/control_bypass_ex/n56_s0
8.056
8.092
cpu_1/control_bypass_ex/n57_s0
8.092
8.127
cpu_1/control_bypass_ex/n58_s0
8.127
8.162
cpu_1/control_bypass_ex/n59_s0
8.162
8.197
cpu_1/control_bypass_ex/n60_s0
8.197
8.232
cpu_1/n10986_s16
10.091
10.646
cpu_1/n10986_s11
11.876
12.431
cpu_1/n10986_s5
14.672
15.189
cpu_1/n10982_s3
17.399
17.852
cpu_1/ALUInB_4_s2
20.445
21.000
cpu_1/cpu_alu/unsigned_sub_4_s
23.169
23.540
cpu_1/cpu_alu/unsigned_sub_5_s
23.540
23.575
cpu_1/cpu_alu/unsigned_sub_6_s
23.575
23.610
cpu_1/cpu_alu/unsigned_sub_7_s
23.610
23.645
cpu_1/cpu_alu/unsigned_sub_8_s
23.645
23.681
cpu_1/cpu_alu/unsigned_sub_9_s
23.681
23.716
cpu_1/cpu_alu/unsigned_sub_10_s
23.716
23.751
cpu_1/cpu_alu/unsigned_sub_11_s
23.751
24.221
cpu_1/data_addr_Z_10_s53
24.468
24.985
cpu_1/data_addr_Z_10_s28
25.641
26.158
cpu_1/data_addr_Z_10_s52
27.935
28.388
cpu_1/data_addr_Z_10_s15
28.542
29.097
bu/data_read_30_s39
30.903
31.458
bu/data_read_30_s15
31.875
32.328
bu/data_read_30_s6
33.806
34.323
mem/data_mem_0_s7
36.736
37.189
mem/data_out_31_s6
38.568
38.939
mem/data_out_31_s5
39.110
39.659
mem/data_out_18_s0
40.211
=====
SETUP
2.263
40.069
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_1_s1
5.329
5.561
cpu_1/control_bypass_ex/n50_s0
7.310
7.880
cpu_1/control_bypass_ex/n51_s0
7.880
7.916
cpu_1/control_bypass_ex/n52_s0
7.916
7.951
cpu_1/control_bypass_ex/n53_s0
7.951
7.986
cpu_1/control_bypass_ex/n54_s0
7.986
8.021
cpu_1/control_bypass_ex/n55_s0
8.021
8.056
cpu_1/control_bypass_ex/n56_s0
8.056
8.092
cpu_1/control_bypass_ex/n57_s0
8.092
8.127
cpu_1/control_bypass_ex/n58_s0
8.127
8.162
cpu_1/control_bypass_ex/n59_s0
8.162
8.197
cpu_1/control_bypass_ex/n60_s0
8.197
8.232
cpu_1/n10986_s16
10.091
10.646
cpu_1/n10986_s11
11.876
12.431
cpu_1/n10986_s5
14.672
15.189
cpu_1/n10982_s3
17.399
17.852
cpu_1/ALUInB_4_s2
20.445
21.000
cpu_1/cpu_alu/unsigned_sub_4_s
23.169
23.540
cpu_1/cpu_alu/unsigned_sub_5_s
23.540
23.575
cpu_1/cpu_alu/unsigned_sub_6_s
23.575
23.610
cpu_1/cpu_alu/unsigned_sub_7_s
23.610
23.645
cpu_1/cpu_alu/unsigned_sub_8_s
23.645
23.681
cpu_1/cpu_alu/unsigned_sub_9_s
23.681
23.716
cpu_1/cpu_alu/unsigned_sub_10_s
23.716
23.751
cpu_1/cpu_alu/unsigned_sub_11_s
23.751
24.221
cpu_1/data_addr_Z_10_s53
24.468
24.985
cpu_1/data_addr_Z_10_s28
25.641
26.158
cpu_1/data_addr_Z_10_s52
27.935
28.388
cpu_1/data_addr_Z_10_s15
28.542
29.097
bu/data_read_30_s39
30.903
31.458
bu/data_read_30_s15
31.875
32.328
bu/data_read_30_s6
33.806
34.323
mem/data_mem_0_s7
36.736
37.189
mem/data_out_31_s6
38.568
38.939
mem/data_out_31_s5
39.110
39.659
mem/data_out_24_s0
40.069
=====
SETUP
2.263
40.069
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_1_s1
5.329
5.561
cpu_1/control_bypass_ex/n50_s0
7.310
7.880
cpu_1/control_bypass_ex/n51_s0
7.880
7.916
cpu_1/control_bypass_ex/n52_s0
7.916
7.951
cpu_1/control_bypass_ex/n53_s0
7.951
7.986
cpu_1/control_bypass_ex/n54_s0
7.986
8.021
cpu_1/control_bypass_ex/n55_s0
8.021
8.056
cpu_1/control_bypass_ex/n56_s0
8.056
8.092
cpu_1/control_bypass_ex/n57_s0
8.092
8.127
cpu_1/control_bypass_ex/n58_s0
8.127
8.162
cpu_1/control_bypass_ex/n59_s0
8.162
8.197
cpu_1/control_bypass_ex/n60_s0
8.197
8.232
cpu_1/n10986_s16
10.091
10.646
cpu_1/n10986_s11
11.876
12.431
cpu_1/n10986_s5
14.672
15.189
cpu_1/n10982_s3
17.399
17.852
cpu_1/ALUInB_4_s2
20.445
21.000
cpu_1/cpu_alu/unsigned_sub_4_s
23.169
23.540
cpu_1/cpu_alu/unsigned_sub_5_s
23.540
23.575
cpu_1/cpu_alu/unsigned_sub_6_s
23.575
23.610
cpu_1/cpu_alu/unsigned_sub_7_s
23.610
23.645
cpu_1/cpu_alu/unsigned_sub_8_s
23.645
23.681
cpu_1/cpu_alu/unsigned_sub_9_s
23.681
23.716
cpu_1/cpu_alu/unsigned_sub_10_s
23.716
23.751
cpu_1/cpu_alu/unsigned_sub_11_s
23.751
24.221
cpu_1/data_addr_Z_10_s53
24.468
24.985
cpu_1/data_addr_Z_10_s28
25.641
26.158
cpu_1/data_addr_Z_10_s52
27.935
28.388
cpu_1/data_addr_Z_10_s15
28.542
29.097
bu/data_read_30_s39
30.903
31.458
bu/data_read_30_s15
31.875
32.328
bu/data_read_30_s6
33.806
34.323
mem/data_mem_0_s7
36.736
37.189
mem/data_out_31_s6
38.568
38.939
mem/data_out_31_s5
39.110
39.659
mem/data_out_25_s0
40.069
=====
SETUP
2.284
40.048
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_1_s1
5.329
5.561
cpu_1/control_bypass_ex/n50_s0
7.310
7.880
cpu_1/control_bypass_ex/n51_s0
7.880
7.916
cpu_1/control_bypass_ex/n52_s0
7.916
7.951
cpu_1/control_bypass_ex/n53_s0
7.951
7.986
cpu_1/control_bypass_ex/n54_s0
7.986
8.021
cpu_1/control_bypass_ex/n55_s0
8.021
8.056
cpu_1/control_bypass_ex/n56_s0
8.056
8.092
cpu_1/control_bypass_ex/n57_s0
8.092
8.127
cpu_1/control_bypass_ex/n58_s0
8.127
8.162
cpu_1/control_bypass_ex/n59_s0
8.162
8.197
cpu_1/control_bypass_ex/n60_s0
8.197
8.232
cpu_1/n10986_s16
10.091
10.646
cpu_1/n10986_s11
11.876
12.431
cpu_1/n10986_s5
14.672
15.189
cpu_1/n10982_s3
17.399
17.852
cpu_1/ALUInB_4_s2
20.445
21.000
cpu_1/cpu_alu/unsigned_sub_4_s
23.169
23.540
cpu_1/cpu_alu/unsigned_sub_5_s
23.540
23.575
cpu_1/cpu_alu/unsigned_sub_6_s
23.575
23.610
cpu_1/cpu_alu/unsigned_sub_7_s
23.610
23.645
cpu_1/cpu_alu/unsigned_sub_8_s
23.645
23.681
cpu_1/cpu_alu/unsigned_sub_9_s
23.681
23.716
cpu_1/cpu_alu/unsigned_sub_10_s
23.716
23.751
cpu_1/cpu_alu/unsigned_sub_11_s
23.751
24.221
cpu_1/data_addr_Z_10_s53
24.468
24.985
cpu_1/data_addr_Z_10_s28
25.641
26.158
cpu_1/data_addr_Z_10_s52
27.935
28.388
cpu_1/data_addr_Z_10_s15
28.542
29.097
bu/data_read_30_s39
30.903
31.458
bu/data_read_30_s15
31.875
32.328
bu/data_read_30_s6
33.806
34.323
mem/data_mem_0_s7
36.736
37.189
mem/data_out_31_s6
38.568
38.939
mem/data_out_31_s5
39.110
39.659
mem/data_out_7_s0
40.048
=====
SETUP
2.284
40.048
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_1_s1
5.329
5.561
cpu_1/control_bypass_ex/n50_s0
7.310
7.880
cpu_1/control_bypass_ex/n51_s0
7.880
7.916
cpu_1/control_bypass_ex/n52_s0
7.916
7.951
cpu_1/control_bypass_ex/n53_s0
7.951
7.986
cpu_1/control_bypass_ex/n54_s0
7.986
8.021
cpu_1/control_bypass_ex/n55_s0
8.021
8.056
cpu_1/control_bypass_ex/n56_s0
8.056
8.092
cpu_1/control_bypass_ex/n57_s0
8.092
8.127
cpu_1/control_bypass_ex/n58_s0
8.127
8.162
cpu_1/control_bypass_ex/n59_s0
8.162
8.197
cpu_1/control_bypass_ex/n60_s0
8.197
8.232
cpu_1/n10986_s16
10.091
10.646
cpu_1/n10986_s11
11.876
12.431
cpu_1/n10986_s5
14.672
15.189
cpu_1/n10982_s3
17.399
17.852
cpu_1/ALUInB_4_s2
20.445
21.000
cpu_1/cpu_alu/unsigned_sub_4_s
23.169
23.540
cpu_1/cpu_alu/unsigned_sub_5_s
23.540
23.575
cpu_1/cpu_alu/unsigned_sub_6_s
23.575
23.610
cpu_1/cpu_alu/unsigned_sub_7_s
23.610
23.645
cpu_1/cpu_alu/unsigned_sub_8_s
23.645
23.681
cpu_1/cpu_alu/unsigned_sub_9_s
23.681
23.716
cpu_1/cpu_alu/unsigned_sub_10_s
23.716
23.751
cpu_1/cpu_alu/unsigned_sub_11_s
23.751
24.221
cpu_1/data_addr_Z_10_s53
24.468
24.985
cpu_1/data_addr_Z_10_s28
25.641
26.158
cpu_1/data_addr_Z_10_s52
27.935
28.388
cpu_1/data_addr_Z_10_s15
28.542
29.097
bu/data_read_30_s39
30.903
31.458
bu/data_read_30_s15
31.875
32.328
bu/data_read_30_s6
33.806
34.323
mem/data_mem_0_s7
36.736
37.189
mem/data_out_31_s6
38.568
38.939
mem/data_out_31_s5
39.110
39.659
mem/data_out_8_s0
40.048
=====
SETUP
2.284
40.048
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_1_s1
5.329
5.561
cpu_1/control_bypass_ex/n50_s0
7.310
7.880
cpu_1/control_bypass_ex/n51_s0
7.880
7.916
cpu_1/control_bypass_ex/n52_s0
7.916
7.951
cpu_1/control_bypass_ex/n53_s0
7.951
7.986
cpu_1/control_bypass_ex/n54_s0
7.986
8.021
cpu_1/control_bypass_ex/n55_s0
8.021
8.056
cpu_1/control_bypass_ex/n56_s0
8.056
8.092
cpu_1/control_bypass_ex/n57_s0
8.092
8.127
cpu_1/control_bypass_ex/n58_s0
8.127
8.162
cpu_1/control_bypass_ex/n59_s0
8.162
8.197
cpu_1/control_bypass_ex/n60_s0
8.197
8.232
cpu_1/n10986_s16
10.091
10.646
cpu_1/n10986_s11
11.876
12.431
cpu_1/n10986_s5
14.672
15.189
cpu_1/n10982_s3
17.399
17.852
cpu_1/ALUInB_4_s2
20.445
21.000
cpu_1/cpu_alu/unsigned_sub_4_s
23.169
23.540
cpu_1/cpu_alu/unsigned_sub_5_s
23.540
23.575
cpu_1/cpu_alu/unsigned_sub_6_s
23.575
23.610
cpu_1/cpu_alu/unsigned_sub_7_s
23.610
23.645
cpu_1/cpu_alu/unsigned_sub_8_s
23.645
23.681
cpu_1/cpu_alu/unsigned_sub_9_s
23.681
23.716
cpu_1/cpu_alu/unsigned_sub_10_s
23.716
23.751
cpu_1/cpu_alu/unsigned_sub_11_s
23.751
24.221
cpu_1/data_addr_Z_10_s53
24.468
24.985
cpu_1/data_addr_Z_10_s28
25.641
26.158
cpu_1/data_addr_Z_10_s52
27.935
28.388
cpu_1/data_addr_Z_10_s15
28.542
29.097
bu/data_read_30_s39
30.903
31.458
bu/data_read_30_s15
31.875
32.328
bu/data_read_30_s6
33.806
34.323
mem/data_mem_0_s7
36.736
37.189
mem/data_out_31_s6
38.568
38.939
mem/data_out_31_s5
39.110
39.659
mem/data_out_9_s0
40.048
=====
SETUP
2.284
40.048
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_1_s1
5.329
5.561
cpu_1/control_bypass_ex/n50_s0
7.310
7.880
cpu_1/control_bypass_ex/n51_s0
7.880
7.916
cpu_1/control_bypass_ex/n52_s0
7.916
7.951
cpu_1/control_bypass_ex/n53_s0
7.951
7.986
cpu_1/control_bypass_ex/n54_s0
7.986
8.021
cpu_1/control_bypass_ex/n55_s0
8.021
8.056
cpu_1/control_bypass_ex/n56_s0
8.056
8.092
cpu_1/control_bypass_ex/n57_s0
8.092
8.127
cpu_1/control_bypass_ex/n58_s0
8.127
8.162
cpu_1/control_bypass_ex/n59_s0
8.162
8.197
cpu_1/control_bypass_ex/n60_s0
8.197
8.232
cpu_1/n10986_s16
10.091
10.646
cpu_1/n10986_s11
11.876
12.431
cpu_1/n10986_s5
14.672
15.189
cpu_1/n10982_s3
17.399
17.852
cpu_1/ALUInB_4_s2
20.445
21.000
cpu_1/cpu_alu/unsigned_sub_4_s
23.169
23.540
cpu_1/cpu_alu/unsigned_sub_5_s
23.540
23.575
cpu_1/cpu_alu/unsigned_sub_6_s
23.575
23.610
cpu_1/cpu_alu/unsigned_sub_7_s
23.610
23.645
cpu_1/cpu_alu/unsigned_sub_8_s
23.645
23.681
cpu_1/cpu_alu/unsigned_sub_9_s
23.681
23.716
cpu_1/cpu_alu/unsigned_sub_10_s
23.716
23.751
cpu_1/cpu_alu/unsigned_sub_11_s
23.751
24.221
cpu_1/data_addr_Z_10_s53
24.468
24.985
cpu_1/data_addr_Z_10_s28
25.641
26.158
cpu_1/data_addr_Z_10_s52
27.935
28.388
cpu_1/data_addr_Z_10_s15
28.542
29.097
bu/data_read_30_s39
30.903
31.458
bu/data_read_30_s15
31.875
32.328
bu/data_read_30_s6
33.806
34.323
mem/data_mem_0_s7
36.736
37.189
mem/data_out_31_s6
38.568
38.939
mem/data_out_31_s5
39.110
39.659
mem/data_out_26_s0
40.048
=====
SETUP
2.293
40.038
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_1_s1
5.329
5.561
cpu_1/control_bypass_ex/n50_s0
7.310
7.880
cpu_1/control_bypass_ex/n51_s0
7.880
7.916
cpu_1/control_bypass_ex/n52_s0
7.916
7.951
cpu_1/control_bypass_ex/n53_s0
7.951
7.986
cpu_1/control_bypass_ex/n54_s0
7.986
8.021
cpu_1/control_bypass_ex/n55_s0
8.021
8.056
cpu_1/control_bypass_ex/n56_s0
8.056
8.092
cpu_1/control_bypass_ex/n57_s0
8.092
8.127
cpu_1/control_bypass_ex/n58_s0
8.127
8.162
cpu_1/control_bypass_ex/n59_s0
8.162
8.197
cpu_1/control_bypass_ex/n60_s0
8.197
8.232
cpu_1/n10986_s16
10.091
10.646
cpu_1/n10986_s11
11.876
12.431
cpu_1/n10986_s5
14.672
15.189
cpu_1/n10982_s3
17.399
17.852
cpu_1/ALUInB_4_s2
20.445
21.000
cpu_1/cpu_alu/unsigned_sub_4_s
23.169
23.540
cpu_1/cpu_alu/unsigned_sub_5_s
23.540
23.575
cpu_1/cpu_alu/unsigned_sub_6_s
23.575
23.610
cpu_1/cpu_alu/unsigned_sub_7_s
23.610
23.645
cpu_1/cpu_alu/unsigned_sub_8_s
23.645
23.681
cpu_1/cpu_alu/unsigned_sub_9_s
23.681
23.716
cpu_1/cpu_alu/unsigned_sub_10_s
23.716
23.751
cpu_1/cpu_alu/unsigned_sub_11_s
23.751
24.221
cpu_1/data_addr_Z_10_s53
24.468
24.985
cpu_1/data_addr_Z_10_s28
25.641
26.158
cpu_1/data_addr_Z_10_s52
27.935
28.388
cpu_1/data_addr_Z_10_s15
28.542
29.097
bu/data_read_30_s39
30.903
31.458
bu/data_read_30_s15
31.875
32.328
bu/data_read_30_s6
33.806
34.323
mem/data_mem_0_s7
36.736
37.189
mem/data_out_31_s6
38.568
38.939
mem/data_out_31_s5
39.110
39.659
mem/data_out_0_s0
40.038
=====
SETUP
2.293
40.038
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_1_s1
5.329
5.561
cpu_1/control_bypass_ex/n50_s0
7.310
7.880
cpu_1/control_bypass_ex/n51_s0
7.880
7.916
cpu_1/control_bypass_ex/n52_s0
7.916
7.951
cpu_1/control_bypass_ex/n53_s0
7.951
7.986
cpu_1/control_bypass_ex/n54_s0
7.986
8.021
cpu_1/control_bypass_ex/n55_s0
8.021
8.056
cpu_1/control_bypass_ex/n56_s0
8.056
8.092
cpu_1/control_bypass_ex/n57_s0
8.092
8.127
cpu_1/control_bypass_ex/n58_s0
8.127
8.162
cpu_1/control_bypass_ex/n59_s0
8.162
8.197
cpu_1/control_bypass_ex/n60_s0
8.197
8.232
cpu_1/n10986_s16
10.091
10.646
cpu_1/n10986_s11
11.876
12.431
cpu_1/n10986_s5
14.672
15.189
cpu_1/n10982_s3
17.399
17.852
cpu_1/ALUInB_4_s2
20.445
21.000
cpu_1/cpu_alu/unsigned_sub_4_s
23.169
23.540
cpu_1/cpu_alu/unsigned_sub_5_s
23.540
23.575
cpu_1/cpu_alu/unsigned_sub_6_s
23.575
23.610
cpu_1/cpu_alu/unsigned_sub_7_s
23.610
23.645
cpu_1/cpu_alu/unsigned_sub_8_s
23.645
23.681
cpu_1/cpu_alu/unsigned_sub_9_s
23.681
23.716
cpu_1/cpu_alu/unsigned_sub_10_s
23.716
23.751
cpu_1/cpu_alu/unsigned_sub_11_s
23.751
24.221
cpu_1/data_addr_Z_10_s53
24.468
24.985
cpu_1/data_addr_Z_10_s28
25.641
26.158
cpu_1/data_addr_Z_10_s52
27.935
28.388
cpu_1/data_addr_Z_10_s15
28.542
29.097
bu/data_read_30_s39
30.903
31.458
bu/data_read_30_s15
31.875
32.328
bu/data_read_30_s6
33.806
34.323
mem/data_mem_0_s7
36.736
37.189
mem/data_out_31_s6
38.568
38.939
mem/data_out_31_s5
39.110
39.659
mem/data_out_3_s0
40.038
=====
HOLD
-1.694
4.520
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/objectPointer_0_s0
4.520
=====
HOLD
-1.694
4.520
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/objectPointer_1_s0
4.520
=====
HOLD
-1.694
4.520
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/objectPointer_2_s0
4.520
=====
HOLD
-1.694
4.520
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/objectPointer_3_s0
4.520
=====
HOLD
-1.694
4.520
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/objectPointer_4_s0
4.520
=====
HOLD
-1.694
4.520
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/objectPointer_5_s0
4.520
=====
HOLD
-1.694
4.520
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/objectPointer_6_s0
4.520
=====
HOLD
-1.694
4.520
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/objectPointer_7_s0
4.520
=====
HOLD
-1.694
4.520
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/objectPointer_8_s0
4.520
=====
HOLD
-1.694
4.520
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/spritePointer_0_s0
4.520
=====
HOLD
-1.694
4.520
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/spritePointer_1_s0
4.520
=====
HOLD
-1.694
4.520
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/spritePointer_2_s0
4.520
=====
HOLD
-1.694
4.520
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/spritePointer_3_s0
4.520
=====
HOLD
-1.694
4.520
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/spritePointer_4_s0
4.520
=====
HOLD
-1.694
4.520
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/spritePointer_5_s0
4.520
=====
HOLD
-1.694
4.520
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/spritePointer_6_s0
4.520
=====
HOLD
-1.694
4.520
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/spritePointer_7_s0
4.520
=====
HOLD
-1.694
4.520
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/spritePointer_8_s0
4.520
=====
HOLD
-1.694
4.520
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/spritePointer_9_s0
4.520
=====
HOLD
-1.694
4.520
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/spritePointer_10_s0
4.520
=====
HOLD
-1.694
4.520
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/spritePointer_11_s0
4.520
=====
HOLD
-0.923
5.291
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/n21444_s2
4.642
5.033
ppu_inst/spritePointer_7_s0
5.291
=====
HOLD
-0.923
5.291
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/n21444_s2
4.642
5.033
ppu_inst/spritePointer_8_s0
5.291
=====
HOLD
-0.911
5.303
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/n21444_s2
4.642
5.033
ppu_inst/spritePointer_9_s0
5.303
=====
HOLD
-0.801
5.413
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/n21444_s2
4.642
5.033
ppu_inst/spritePointer_3_s0
5.413
