// Seed: 1513367929
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wor  id_22 = id_6;
  tri1 id_23 = id_9 & 1;
  assign id_22 = 1'd0;
  wire id_24;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    output tri0 id_2,
    output tri1 id_3,
    input tri0 id_4,
    output wire id_5,
    output supply0 id_6,
    input wire id_7,
    output logic id_8,
    input wor id_9,
    input logic id_10
);
  always @(id_1 or 1) begin
    $display(1);
    if (id_7 & id_10) begin
      id_8 <= id_10;
      id_2 = 1;
    end
  end
  wire id_12;
  module_0(
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
endmodule
