<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//ENhttp://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Power Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper { width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre;  border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.thermal_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.Configure_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#Message" style=" font-size: 16px;">Power Messages</a>
</li>
<li><a href="#Summary" style=" font-size: 16px;">Power Summary</a>
<ul>
<li><a href="#Power_Info" style=" font-size: 14px;">Power Information</a></li>
<li><a href="#Thermal_Info" style=" font-size: 14px;">Thermal Information</a></li>
<li><a href="#Configure_Info" style=" font-size: 14px;">Configure Information</a></li>
<li><a href="#Supply_Summary" style=" font-size: 14px;">Supply Information</a></li>
</ul>
</li>
<li><a href="#Detail" style=" font-size: 16px;">Power Details</a>
<ul>
<li><a href="#By_Block_Type" style=" font-size: 14px;">Power By Block Type</a></li>
<li><a href="#By_Hierarchy" style=" font-size: 14px;">Power By Hierarchy</a></li>
<li><a href="#By_Clock_Domain" style=" font-size: 14px;">Power By Clock Domain</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="Message">Power Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Power Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\OneDrive\UoG_challenge_course\E203\impl\gwsynthesis\E203.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\OneDrive\UoG_challenge_course\E203\src\E203.cst</td>
</tr>
<tr>
<td class="label">Timing Constraints File</td>
<td>D:\OneDrive\UoG_challenge_course\E203\src\E203.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-2</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Aug 31 08:53:27 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Power Summary</a></h1>
<h2><a name="Power_Info">Power Information:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Total Power (mW)</td>
<td>357.844</td>
</tr>
<tr>
<td class="label">Quiescent Power (mW)</td>
<td>161.619</td>
</tr>
<tr>
<td class="label">Dynamic Power (mW)</td>
<td>196.225</td>
</tr>
</table>
<h2><a name="Thermal_Info">Thermal Information:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Junction Temperature</td>
<td>35.678</td>
</tr>
<tr>
<td class="label">Theta JA</td>
<td>29.840</td>
</tr>
<tr>
<td class="label">Max Allowed Ambient Temperature</td>
<td>74.322</td>
</tr>
</table>
<h2><a name="Configure_Info">Configure Information:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Default IO Toggle Rate</td>
<td>0.125</td>
</tr>
<td class="label">Default Remain Toggle Rate</td>
<td>0.125</td>
</tr>
<tr>
<td class="label">Use Vectorless Estimation</td>
<td>false</td>
</tr>
<tr>
<td class="label">Filter Glitches</td>
<td>false</td>
</tr>
<tr>
<td class="label">Related Vcd File</td>
<td></td>
</tr>
<tr>
<td class="label">Related Saif File</td>
<td></td>
</tr>
<tr>
<td class="label">Use Custom Theta JA</td>
<td>false</td>
</tr>
<tr>
<td class="label">Air Flow</td>
<td>LFM_0</td>
</tr>
<tr>
<td class="label">Heat Sink</td>
<td>None</td>
</tr>
<tr>
<td class="label">Use Custom Theta SA</td>
<td>false</td>
</tr>
<tr>
<td class="label">Board Thermal Model</td>
<td>None</td>
</tr>
<tr>
<td class="label">Use Custom Theta JB</td>
<td>false</td>
</tr>
<tr>
<td class="label">Ambient Temperature</td>
<td>25.000
</tr>
</table>
<h2><a name="Supply_Summary">Supply Information:</a></h2>
<table class="summary_table">
<tr>
<th class="label">Voltage Source</th>
<th class="label">Voltage</th>
<th class="label">Dynamic Current(mA)</th>
<th class="label">Quiescent Current(mA)</th>
<th class="label">Power(mW)</th>
</tr>
<tr>
<td>VCC</td>
<td>1.000</td>
<td>191.965</td>
<td>102.226</td>
<td>294.191</td>
</tr>
<tr>
<td>VCCX</td>
<td>2.500</td>
<td>0.994</td>
<td>23.366</td>
<td>60.899</td>
</tr>
<tr>
<td>VCCIO18</td>
<td>1.800</td>
<td>0.986</td>
<td>0.544</td>
<td>2.754</td>
</tr>
</table>
<h1><a name="Detail">Power Details</a></h1>
<h2><a name="By_Block_Type">Power By Block Type:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Block Type</th>
<th class="label">Total Power(mW)</th>
<th class="label">Static Power(mW)</th>
<th class="label">Average Toggle Rate(millions of transitions/sec)</th>
</tr>
<tr>
<td>Logic</td>
<td>16.811</td>
<td>NA</td>
<td>12.918</td>
</tr>
<tr>
<td>IO</td>
<td>8.168
<td>2.914
<td>12.434
</tr>
<tr>
<td>BSRAM</td>
<td>173.988
<td>NA</td>
<td>NA</td>
</tr>
</table>
<h2><a name="By_Hierarchy">Power By Hierarchy:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Hierarchy Entity</th>
<th class="label">Total Power(mW)</th>
<th class="label">Block Dynamic Power(mW)</th>
</tr>
<tr>
<td>aic_rv32_gen</td>
<td>190.799</td>
<td>190.799(190.799)</td>
<tr>
<td>aic_rv32_gen/dut/</td>
<td>190.769</td>
<td>190.769(190.769)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/</td>
<td>190.769</td>
<td>190.769(190.769)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/</td>
<td>187.953</td>
<td>187.953(187.953)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/</td>
<td>181.410</td>
<td>181.410(181.410)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/</td>
<td>10.014</td>
<td>10.014(10.014)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/</td>
<td>0.098</td>
<td>0.098(0.074)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/dtcm_active_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/itcm_active_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_biu_clkgate/</td>
<td>0.012</td>
<td>0.012(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_dtcm_clkgate/</td>
<td>0.012</td>
<td>0.012(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_exu_clkgate/</td>
<td>0.012</td>
<td>0.012(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/</td>
<td>0.012</td>
<td>0.012(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_itcm_clkgate/</td>
<td>0.012</td>
<td>0.012(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_lsu_clkgate/</td>
<td>0.012</td>
<td>0.012(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/</td>
<td>8.582</td>
<td>8.582(8.582)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/</td>
<td>0.532</td>
<td>0.532(0.516)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/</td>
<td>0.212</td>
<td>0.212(0.009)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/</td>
<td>0.009</td>
<td>0.009(0.001)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/</td>
<td>0.236</td>
<td>0.236(0.006)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/</td>
<td>0.006</td>
<td>0.006(0.003)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/</td>
<td>0.003</td>
<td>0.003(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/</td>
<td>0.069</td>
<td>0.069(0.069)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/outs_cnt_dfflr/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/</td>
<td>0.042</td>
<td>0.042(0.035)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/</td>
<td>0.034</td>
<td>0.034(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_0_dfflrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/</td>
<td>0.025</td>
<td>0.025(0.018)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.vec_0_dfflrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.vec_31_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/</td>
<td>6.191</td>
<td>6.191(6.191)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/</td>
<td>2.463</td>
<td>2.463(2.408)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/</td>
<td>0.432</td>
<td>0.432(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/</td>
<td>0.905</td>
<td>0.905(0.038)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_0_dffl/</td>
<td>0.020</td>
<td>0.020(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_dffl/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/</td>
<td>0.122</td>
<td>0.122(0.006)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_leftover_err_dfflr/</td>
<td>0.003</td>
<td>0.003(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/unalgn_flg_dffl/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/</td>
<td>0.916</td>
<td>0.916(0.006)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/</td>
<td>0.003</td>
<td>0.003(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/flushed_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_prdt_sft1_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_sft1_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/</td>
<td>0.032</td>
<td>0.032(0.032)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/</td>
<td>0.032</td>
<td>0.032(0.009)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.fifo_rf[2].fifo_rf_dffl/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.fifo_rf[3].fifo_rf_dffl/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.rptr_vec_0_dfflrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_0_dfflrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_31_dfflr/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.wptr_vec_0_dfflrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/</td>
<td>0.609</td>
<td>0.609(0.609)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_branchslv/</td>
<td>0.565</td>
<td>0.565(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/</td>
<td>0.043</td>
<td>0.043(0.002)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/wfi_flag_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/wfi_halt_req_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/</td>
<td>0.699</td>
<td>0.699(0.146)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/badaddr_dfflr/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/cause_dfflr/</td>
<td>0.003</td>
<td>0.003(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/counterstop_dfflr/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/</td>
<td>0.016</td>
<td>0.016(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcgstop_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycle_dfflr/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mdvnob2b_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/meip_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mie_dfflr/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/minstret_dfflr/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/minstreth_dfflr/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mscratch_dfflr/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/msip_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtip_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mpie_dfflr/</td>
<td>0.003</td>
<td>0.003(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/</td>
<td>0.175</td>
<td>0.175(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp/</td>
<td>0.027</td>
<td>0.027(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_longpwbck/</td>
<td>0.003</td>
<td>0.003(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/</td>
<td>0.170</td>
<td>0.170(0.044)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_flg_dfflrs/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[0].pc_dfflrs/</td>
<td>0.016</td>
<td>0.016(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[0].rdidx_dfflrs/</td>
<td>0.003</td>
<td>0.003(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[0].rdwen_dfflrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[0].vld_dfflrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].pc_dfflrs/</td>
<td>0.016</td>
<td>0.016(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdidx_dfflrs/</td>
<td>0.003</td>
<td>0.003(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].vld_dfflrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/</td>
<td>1.586</td>
<td>1.586(0.521)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[10].rfno0.rf_dffl/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[11].rfno0.rf_dffl/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[12].rfno0.rf_dffl/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[13].rfno0.rf_dffl/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[14].rfno0.rf_dffl/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[15].rfno0.rf_dffl/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[16].rfno0.rf_dffl/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[17].rfno0.rf_dffl/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[18].rfno0.rf_dffl/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[19].rfno0.rf_dffl/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[1].rfno0.rf_dffl/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[20].rfno0.rf_dffl/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[21].rfno0.rf_dffl/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[22].rfno0.rf_dffl/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[23].rfno0.rf_dffl/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[24].rfno0.rf_dffl/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[25].rfno0.rf_dffl/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[26].rfno0.rf_dffl/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[27].rfno0.rf_dffl/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[28].rfno0.rf_dffl/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[29].rfno0.rf_dffl/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[2].rfno0.rf_dffl/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[30].rfno0.rf_dffl/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[31].rfno0.rf_dffl/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[3].rfno0.rf_dffl/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[4].rfno0.rf_dffl/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[5].rfno0.rf_dffl/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[6].rfno0.rf_dffl/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[7].rfno0.rf_dffl/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[8].rfno0.rf_dffl/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[9].rfno0.rf_dffl/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck/</td>
<td>0.459</td>
<td>0.459(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/</td>
<td>1.382</td>
<td>1.382(1.382)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/</td>
<td>0.831</td>
<td>0.831(0.099)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/halt_ack_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_err_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/</td>
<td>0.008</td>
<td>0.008(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/</td>
<td>0.008</td>
<td>0.008(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_pc_dfflr/</td>
<td>0.016</td>
<td>0.016(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_prdt_taken_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_muldiv_b2b_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_pc_vld_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_rs1idx_dfflr/</td>
<td>0.003</td>
<td>0.003(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_rs2idx_dfflr/</td>
<td>0.003</td>
<td>0.003(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/out_flag_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/</td>
<td>0.016</td>
<td>0.016(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_newpend_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/reset_flag_dffrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/reset_req_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/u_e203_ifu_litebpu/</td>
<td>0.004</td>
<td>0.004(0.001)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/u_e203_ifu_litebpu/rs1xn_rdrf_dfflrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/u_e203_ifu_minidec/</td>
<td>0.034</td>
<td>0.034(0.034)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/u_e203_ifu_minidec/u_e203_exu_decode/</td>
<td>0.034</td>
<td>0.034(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/</td>
<td>0.552</td>
<td>0.552(0.072)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb2itcm_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb2mem_dfflr/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_addr_2_1_dffl/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/leftover_dffl/</td>
<td>0.008</td>
<td>0.008(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/leftover_err_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_lane_cross_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_need_0uop_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_need_2uop_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/</td>
<td>0.057</td>
<td>0.057(0.024)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/</td>
<td>0.024</td>
<td>0.024(0.018)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_0_dfflrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/</td>
<td>0.477</td>
<td>0.477(0.477)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/</td>
<td>0.477</td>
<td>0.477(0.224)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/excl_addr_dffl/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/excl_flg_dffl/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/</td>
<td>0.024</td>
<td>0.024(0.023)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/</td>
<td>0.023</td>
<td>0.023(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/</td>
<td>0.183</td>
<td>0.183(0.004)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/</td>
<td>0.004</td>
<td>0.004(0.001)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/</td>
<td>0.143</td>
<td>0.143(0.140)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_dtcm_icb_arbt/</td>
<td>0.052</td>
<td>0.052(0.005)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_dtcm_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/</td>
<td>0.005</td>
<td>0.005(0.001)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_dtcm_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/</td>
<td>0.088</td>
<td>0.088(0.088)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/</td>
<td>0.071</td>
<td>0.071(0.030)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/</td>
<td>0.030</td>
<td>0.030(0.026)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/</td>
<td>0.025</td>
<td>0.025(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_0_dfflrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/</td>
<td>0.017</td>
<td>0.017(0.014)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/</td>
<td>0.002</td>
<td>0.002(0.001)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/</td>
<td>0.012</td>
<td>0.012(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/</td>
<td>0.004</td>
<td>0.004(0.004)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_dbg_irq_sync/</td>
<td>0.001</td>
<td>0.001(0.001)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_dbg_irq_sync/sync_gen[0].i_is_0.sync_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_dbg_irq_sync/sync_gen[1].i_is_not_0.sync_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_ext_irq_sync/</td>
<td>0.001</td>
<td>0.001(0.001)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_ext_irq_sync/sync_gen[0].i_is_0.sync_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_ext_irq_sync/sync_gen[1].i_is_not_0.sync_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_sft_irq_sync/</td>
<td>0.001</td>
<td>0.001(0.001)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_sft_irq_sync/sync_gen[0].i_is_0.sync_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_sft_irq_sync/sync_gen[1].i_is_not_0.sync_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/</td>
<td>0.001</td>
<td>0.001(0.001)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[1].i_is_not_0.sync_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/</td>
<td>0.229</td>
<td>0.229(0.134)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/ifu_holdup_dffl/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_itcm_icb_arbt/</td>
<td>0.004</td>
<td>0.004(0.004)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_itcm_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/</td>
<td>0.004</td>
<td>0.004(0.001)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_itcm_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_itcm_icb_lsu2itcm_n2w/</td>
<td>0.008</td>
<td>0.008(0.008)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_itcm_icb_lsu2itcm_n2w/fifo_dp_1.u_sirv_gnrl_n2w_fifo/</td>
<td>0.008</td>
<td>0.008(0.001)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_itcm_icb_lsu2itcm_n2w/fifo_dp_1.u_sirv_gnrl_n2w_fifo/dp_gt_0.dat_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_itcm_icb_lsu2itcm_n2w/fifo_dp_1.u_sirv_gnrl_n2w_fifo/dp_gt_0.vld_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/</td>
<td>0.121</td>
<td>0.121(0.121)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/</td>
<td>0.104</td>
<td>0.104(0.034)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/</td>
<td>0.034</td>
<td>0.034(0.028)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/</td>
<td>0.027</td>
<td>0.027(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_0_dfflrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/</td>
<td>0.017</td>
<td>0.017(0.015)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/</td>
<td>0.003</td>
<td>0.003(0.001)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.dat_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/</td>
<td>0.012</td>
<td>0.012(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/</td>
<td>0.957</td>
<td>0.957(0.125)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[2].rowbuf_dfflr/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[3].rowbuf_dfflr/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/lbuf_cnt_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_acc_dfflr/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rcv_data_buf_dfflr/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rcv_data_buf_valid_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rowbuf_cnt_d_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rowbuf_cnt_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rowsum_acc_dfflr/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/sbuf_cmd_cnt_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/sbuf_cnt_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/</td>
<td>171.396</td>
<td>171.396(171.396)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/</td>
<td>57.126</td>
<td>57.126(57.126)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/</td>
<td>57.126</td>
<td>57.126(57.126)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/</td>
<td>57.126</td>
<td>57.126(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/</td>
<td>114.270</td>
<td>114.270(114.270)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/</td>
<td>114.270</td>
<td>114.270(114.270)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/</td>
<td>114.270</td>
<td>114.270(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/</td>
<td>0.457</td>
<td>0.457(0.456)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/</td>
<td>0.001</td>
<td>0.001(0.001)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[1].i_is_not_0.sync_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/</td>
<td>0.455</td>
<td>0.455(0.455)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/io_rtcToggle_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/</td>
<td>0.454</td>
<td>0.454(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/</td>
<td>0.031</td>
<td>0.031(0.031)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/plloutclk_rstsync/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/</td>
<td>0.016</td>
<td>0.016(0.005)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/</td>
<td>0.004</td>
<td>0.004(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk1_clkgate/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/</td>
<td>0.015</td>
<td>0.015(0.009)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/flag_dfflr/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/u_pllclkdiv_clkgate/</td>
<td>0.009</td>
<td>0.009(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/</td>
<td>3.355</td>
<td>3.355(3.355)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/</td>
<td>0.064</td>
<td>0.064(0.064)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/</td>
<td>0.037</td>
<td>0.037(0.037)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/</td>
<td>0.007</td>
<td>0.007(0.002)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.vec_0_dfflrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.vec_31_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/</td>
<td>0.008</td>
<td>0.008(0.002)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.vec_0_dfflrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.vec_31_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/</td>
<td>0.007</td>
<td>0.007(0.002)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0.vec_0_dfflrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0.vec_31_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/</td>
<td>0.010</td>
<td>0.010(0.002)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.vec_0_dfflrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.vec_31_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_wdata_fifo/</td>
<td>0.006</td>
<td>0.006(0.002)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_wdata_fifo/dp_gt0.vec_0_dfflrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_wdata_fifo/dp_gt0.vec_31_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/</td>
<td>0.028</td>
<td>0.028(0.009)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.fifo_rf[2].fifo_rf_dffl/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.fifo_rf[3].fifo_rf_dffl/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.rptr_vec_0_dfflrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.vec_0_dfflrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.vec_31_dfflr/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.wptr_vec_0_dfflrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/</td>
<td>3.291</td>
<td>3.291(3.274)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_i_icb_splt/</td>
<td>0.077</td>
<td>0.077(0.005)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/</td>
<td>0.005</td>
<td>0.005(0.003)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/</td>
<td>0.003</td>
<td>0.003(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/</td>
<td>3.197</td>
<td>3.197(3.197)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/</td>
<td>0.083</td>
<td>0.083(0.072)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/</td>
<td>0.034</td>
<td>0.034(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/</td>
<td>0.034</td>
<td>0.034(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_0_dfflrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.wptr_vec_0_dfflrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/</td>
<td>3.114</td>
<td>3.114(3.099)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/</td>
<td>3.032</td>
<td>3.032(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/</td>
<td>0.064</td>
<td>0.064(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.rptr_vec_0_dfflrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.vec_0_dfflrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.vec_31_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.wptr_vec_0_dfflrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/</td>
<td>2.312</td>
<td>2.312(2.300)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/</td>
<td>0.023</td>
<td>0.023(0.019)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_vld_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_vld_sync_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/u_i_vld_sync/</td>
<td>0.001</td>
<td>0.001(0.001)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/</td>
<td>0.032</td>
<td>0.032(0.028)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/buf_nrdy_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/</td>
<td>0.025</td>
<td>0.025(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/o_rdy_sync_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/u_o_rdy_sync/</td>
<td>0.001</td>
<td>0.001(0.001)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/vld_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/</td>
<td>0.023</td>
<td>0.023(0.021)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/apb_enable_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/</td>
<td>0.021</td>
<td>0.021(0.018)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.vec_0_dfflrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.vec_31_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/</td>
<td>0.557</td>
<td>0.557(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/</td>
<td>0.618</td>
<td>0.618(0.520)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_interrupt_i/</td>
<td>0.014</td>
<td>0.014(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/</td>
<td>0.117</td>
<td>0.117(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/</td>
<td>0.144</td>
<td>0.144(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/</td>
<td>0.113</td>
<td>0.113(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/</td>
<td>0.132</td>
<td>0.132(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/</td>
<td>0.020</td>
<td>0.020(0.014)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/hfxoscen_dfflrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/pll_ASLEEP_dfflrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/pll_M_0_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/pll_M_1_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/pll_M_2_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/pll_M_3_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/pll_M_4_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/pll_M_5_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/pll_M_6_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/pll_M_7_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/pll_N_0_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/pll_N_1_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/pll_N_42_dfflr/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/pll_OD_0_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/pll_OD_1_dfflrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/pll_RESET_dfflrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/pllbypass_dfflrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/plloutdiv_dfflr/</td>
<td>0.003</td>
<td>0.003(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/plloutdivby1_dfflrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/</td>
<td>0.696</td>
<td>0.696(0.556)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_buf_icb_splt/</td>
<td>0.254</td>
<td>0.254(0.009)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_buf_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/</td>
<td>0.009</td>
<td>0.009(0.006)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_buf_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_buf_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/</td>
<td>0.004</td>
<td>0.004(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/</td>
<td>0.303</td>
<td>0.303(0.303)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/</td>
<td>0.250</td>
<td>0.250(0.237)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/</td>
<td>0.004</td>
<td>0.004(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/</td>
<td>0.111</td>
<td>0.111(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/</td>
<td>0.111</td>
<td>0.111(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/</td>
<td>0.004</td>
<td>0.004(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_0_dfflrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/</td>
<td>0.005</td>
<td>0.005(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.wptr_vec_0_dfflrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/</td>
<td>0.052</td>
<td>0.052(0.038)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.rptr_vec_0_dfflrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.vec_0_dfflrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.vec_31_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.wptr_vec_0_dfflrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/</td>
<td>0.315</td>
<td>0.315(0.315)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/</td>
<td>0.077</td>
<td>0.077(0.046)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/</td>
<td>0.046</td>
<td>0.046(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/</td>
<td>0.021</td>
<td>0.021(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/</td>
<td>0.217</td>
<td>0.217(0.201)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/</td>
<td>0.070</td>
<td>0.070(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/</td>
<td>0.131</td>
<td>0.131(0.115)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/</td>
<td>0.115</td>
<td>0.115(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart0_apb_icb2apb/</td>
<td>0.015</td>
<td>0.015(0.013)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart0_apb_icb2apb/apb_enable_dfflr/</td>
<td>0.004</td>
<td>0.004(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart0_apb_icb2apb/u_rsp_fifo/</td>
<td>0.009</td>
<td>0.009(0.005)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/</td>
<td>0.004</td>
<td>0.004(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart0_apb_icb2apb/u_rsp_fifo/dp_gt0.vec_0_dfflrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart0_apb_icb2apb/u_rsp_fifo/dp_gt0.vec_31_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/</td>
<td>0.383</td>
<td>0.383(0.383)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_rtc_irq_sync/</td>
<td>0.001</td>
<td>0.001(0.001)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_rtc_irq_sync/sync_gen[0].i_is_0.sync_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_rtc_irq_sync/sync_gen[1].i_is_not_0.sync_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/</td>
<td>0.381</td>
<td>0.381(0.381)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/</td>
<td>0.381</td>
<td>0.381(0.090)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[0].irq_enab_dfflr/</td>
<td>0.016</td>
<td>0.016(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/</td>
<td>0.020</td>
<td>0.020(0.017)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.vld_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_o_irq.plic_irq_id_dffr/</td>
<td>0.003</td>
<td>0.003(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_o_irq.plic_irq_o_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/irq_thod_dfflr/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[10].irq_pend_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[10].irq_prio_dfflr/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[11].irq_pend_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[11].irq_prio_dfflr/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_pend_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[13].irq_pend_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[13].irq_prio_dfflr/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[14].irq_pend_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[14].irq_prio_dfflr/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[15].irq_pend_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[15].irq_prio_dfflr/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[15].u_LevelGateway_1_1/</td>
<td>0.003</td>
<td>0.003(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[16].irq_pend_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[16].irq_prio_dfflr/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[1].irq_pend_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[1].irq_prio_dfflr/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[1].u_LevelGateway_1_1/</td>
<td>0.003</td>
<td>0.003(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[2].irq_pend_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[2].irq_prio_dfflr/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[2].u_LevelGateway_1_1/</td>
<td>0.004</td>
<td>0.004(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[3].irq_pend_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[3].irq_prio_dfflr/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[3].u_LevelGateway_1_1/</td>
<td>0.003</td>
<td>0.003(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[4].irq_pend_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[4].irq_prio_dfflr/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[5].irq_pend_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[5].irq_prio_dfflr/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[6].irq_pend_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[6].irq_prio_dfflr/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[7].irq_pend_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[7].irq_prio_dfflr/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_pend_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[9].irq_pend_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[9].irq_prio_dfflr/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_wdg_irq_sync/</td>
<td>0.001</td>
<td>0.001(0.001)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_wdg_irq_sync/sync_gen[0].i_is_0.sync_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_wdg_irq_sync/sync_gen[1].i_is_not_0.sync_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/</td>
<td>0.005</td>
<td>0.005(0.005)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/</td>
<td>0.005</td>
<td>0.005(0.005)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_1/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_11/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_13/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_15/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_17/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_19/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_3/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_5/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_7/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_9/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/</td>
<td>2.094</td>
<td>2.094(2.044)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/</td>
<td>0.927</td>
<td>0.927(0.924)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/</td>
<td>0.924</td>
<td>0.924(0.006)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/</td>
<td>0.006</td>
<td>0.006(0.003)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/</td>
<td>0.032</td>
<td>0.032(0.028)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/</td>
<td>0.025</td>
<td>0.025(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/i_rdy_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/i_vld_sync_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/u_i_vld_sync/</td>
<td>0.001</td>
<td>0.001(0.001)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/</td>
<td>0.026</td>
<td>0.026(0.019)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/buf_nrdy_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/o_rdy_sync_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync/</td>
<td>0.001</td>
<td>0.001(0.001)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/vld_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_lclkgen_regs/</td>
<td>0.004</td>
<td>0.004(0.001)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_lclkgen_regs/lfxoscen_dfflrs/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/</td>
<td>1.054</td>
<td>1.054(1.051)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/</td>
<td>0.002</td>
<td>0.002(0.002)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/</td>
<td>0.002</td>
<td>0.002(0.002)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_1/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_2/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/</td>
<td>0.002</td>
<td>0.002(0.002)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/</td>
<td>0.002</td>
<td>0.002(0.002)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_1/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_2/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/io_rtc_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/</td>
<td>1.047</td>
<td>1.047(0.735)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/</td>
<td>0.242</td>
<td>0.242(0.001)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/AsyncResetRegVec_1/</td>
<td>0.001</td>
<td>0.001(0.001)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/AsyncResetRegVec_1/reg_0/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/</td>
<td>0.026</td>
<td>0.026(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/</td>
<td>0.243</td>
<td>0.243(0.236)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/</td>
<td>0.003</td>
<td>0.003(0.003)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_4/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/</td>
<td>0.233</td>
<td>0.233(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/</td>
<td>0.223</td>
<td>0.223(0.003)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_2_1/</td>
<td>0.001</td>
<td>0.001(0.001)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_2_1/reg_0/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_3_1/</td>
<td>0.001</td>
<td>0.001(0.001)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_3_1/reg_0/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_4_1/</td>
<td>0.001</td>
<td>0.001(0.001)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_4_1/reg_0/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_5_1/</td>
<td>0.001</td>
<td>0.001(0.001)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_5_1/reg_0/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/</td>
<td>0.001</td>
<td>0.001(0.001)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/</td>
<td>0.721</td>
<td>0.721(0.597)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/cleardebint_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_debint_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/dm_hartid_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/</td>
<td>0.210</td>
<td>0.210(0.054)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/</td>
<td>0.025</td>
<td>0.025(0.020)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/</td>
<td>0.018</td>
<td>0.018(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/i_vld_sync_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/</td>
<td>0.001</td>
<td>0.001(0.001)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/</td>
<td>0.028</td>
<td>0.028(0.024)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/buf_nrdy_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/</td>
<td>0.022</td>
<td>0.022(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/o_rdy_sync_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/</td>
<td>0.001</td>
<td>0.001(0.001)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/vld_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/sethaltnot_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/</td>
<td>0.028</td>
<td>0.028(0.024)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/</td>
<td>0.022</td>
<td>0.022(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_vld_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/i_rdy_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/i_vld_sync_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/u_i_vld_sync/</td>
<td>0.001</td>
<td>0.001(0.001)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/</td>
<td>0.027</td>
<td>0.027(0.020)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/buf_nrdy_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/</td>
<td>0.018</td>
<td>0.018(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/o_rdy_sync_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/</td>
<td>0.001</td>
<td>0.001(0.001)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/vld_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/</td>
<td>0.005</td>
<td>0.005(0.005)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/</td>
<td>0.005</td>
<td>0.005(0.005)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_10/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_12/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_14/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_16/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_18/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_2/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_4/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_6/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_8/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/</td>
<td>0.002</td>
<td>0.002(0.002)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/</td>
<td>0.002</td>
<td>0.002(0.002)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_1/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_2/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/</td>
<td>0.069</td>
<td>0.069(0.036)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/</td>
<td>0.016</td>
<td>0.016(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/ebreakm_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/step_dfflr/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/</td>
<td>0.253</td>
<td>0.253(0.118)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[0].ram_dfflr/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[1].ram_dfflr/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[2].ram_dfflr/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[3].ram_dfflr/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[4].ram_dfflr/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[5].ram_dfflr/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[6].ram_dfflr/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>aic_rv32_gen/gpioA_0_IO_BUFF/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/gpioA_1_IO_BUFF/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/gpioA_2_IO_BUFF/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/gpioA_3_IO_BUFF/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/gpioA_4_IO_BUFF/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/gpioA_5_IO_BUFF/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/gpioA_6_IO_BUFF/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/gpioA_7_IO_BUFF/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/rtc_clk_gen/</td>
<td>0.010</td>
<td>0.010(0.000)</td>
<tr>
<td>aic_rv32_gen/uart0_rx_IO_BUFF/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>aic_rv32_gen/uart0_tx_IO_BUFF/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
</table>
<h2><a name="By_Clock_Domain">Power By Clock Domain:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Domain</th>
<th class="label">Clock Frequency(Mhz)</th>
<th class="label">Total Dynamic Power(mW)</th>
</tr>
<tr>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
<td>100.000</td>
<td>8.333</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
<td>100.000</td>
<td>4.933</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_biu</td>
<td>100.000</td>
<td>0.506</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
<td>100.000</td>
<td>114.376</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/core_csr_clk</td>
<td>100.000</td>
<td>2.955</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_dtcm</td>
<td>100.000</td>
<td>0.056</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_lsu</td>
<td>100.000</td>
<td>0.217</td>
</tr>
<tr>
<td>clk_out_2</td>
<td>100.000</td>
<td>2.111</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_itcm</td>
<td>100.000</td>
<td>0.114</td>
</tr>
<tr>
<td>IO_BUFF_jtag_TCK_o_Z</td>
<td>100.000</td>
<td>0.219</td>
</tr>
<tr>
<td>clk16</td>
<td>16.000</td>
<td>0.009</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram</td>
<td>100.000</td>
<td>57.096</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/n60_3</td>
<td>100.000</td>
<td>0.019</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/plloutdivclk</td>
<td>100.000</td>
<td>0.021</td>
</tr>
<tr>
<td>clk8388k</td>
<td>8.388</td>
<td>0.006</td>
</tr>
</table>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
