module accumulator(/*AUTOARG*/);
`include "parameters.vh"

  /*AUTOINPUT*/
  input clk;
  input xrst;
  input reset;
  input out_en;
  input signed [DWIDTH-1:0] result;
  input signed [DWIDTH-1:0] sum_old;

  /*AUTOOUTPUT*/
  output signed [DWIDTH-1:0] total;
  output signed [DWIDTH-1:0] sum_wb;

  /*AUTOWIRE*/
  wire signed [DWIDTH-1:0] sum;

  /*AUTOREG*/

  assign sum = reset
                ? result
                : result + sum_old;

  assign sum_wb = sum;

  always @(posedge clk)
    if (!xrst)
      total <= 0;
    else if(out_en)
      total <= sum;
    //else
    //  total <= total;

endmodule
