{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 03 16:05:12 2025 " "Info: Processing started: Fri Oct 03 16:05:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sifo3 -c sifo3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sifo3 -c sifo3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "inclock " "Info: Assuming node \"inclock\" is an undefined clock" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/alsan/Desktop/сифом/lab3/sifo33.bdf" { { -32 -64 104 -16 "inclock" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inclock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "outclock " "Info: Assuming node \"outclock\" is an undefined clock" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/alsan/Desktop/сифом/lab3/sifo33.bdf" { { 200 -88 80 216 "outclock" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "outclock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "rom_ram " "Info: Assuming node \"rom_ram\" is an undefined clock" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/alsan/Desktop/сифом/lab3/sifo33.bdf" { { 0 -64 104 16 "rom_ram" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_ram" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst11 " "Info: Detected gated clock \"inst11\" as buffer" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/alsan/Desktop/сифом/lab3/sifo33.bdf" { { 72 976 1040 120 "inst11" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst10 " "Info: Detected gated clock \"inst10\" as buffer" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/alsan/Desktop/сифом/lab3/sifo33.bdf" { { 72 136 200 120 "inst10" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "inclock memory lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_cd91:auto_generated\|ram_block1a0~porta_we_reg register Block1:inst9\|lpm_dff0:buf2\|lpm_ff:lpm_ff_component\|dffs\[6\] 135.37 MHz 7.387 ns Internal " "Info: Clock \"inclock\" has Internal fmax of 135.37 MHz between source memory \"lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_cd91:auto_generated\|ram_block1a0~porta_we_reg\" and destination register \"Block1:inst9\|lpm_dff0:buf2\|lpm_ff:lpm_ff_component\|dffs\[6\]\" (period= 7.387 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.040 ns + Longest memory register " "Info: + Longest memory to register delay is 4.040 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_cd91:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X32_Y18 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X32_Y18; Fanout = 8; MEM Node = 'lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_cd91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_cd91.tdf" "" { Text "C:/Users/alsan/Desktop/сифом/lab3/db/altsyncram_cd91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_cd91:auto_generated\|q_a\[6\] 2 MEM M4K_X32_Y18 1 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X32_Y18; Fanout = 1; MEM Node = 'lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_cd91:auto_generated\|q_a\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|q_a[6] } "NODE_NAME" } } { "db/altsyncram_cd91.tdf" "" { Text "C:/Users/alsan/Desktop/сифом/lab3/db/altsyncram_cd91.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.053 ns) 2.672 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[6\]~11 3 COMB LCCOMB_X29_Y19_N16 2 " "Info: 3: + IC(0.769 ns) + CELL(0.053 ns) = 2.672 ns; Loc. = LCCOMB_X29_Y19_N16; Fanout = 2; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[6\]~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.822 ns" { lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|q_a[6] lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]~11 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.053 ns) 2.945 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[6\]~26 4 COMB LCCOMB_X29_Y19_N20 8 " "Info: 4: + IC(0.220 ns) + CELL(0.053 ns) = 2.945 ns; Loc. = LCCOMB_X29_Y19_N20; Fanout = 8; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[6\]~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.273 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]~11 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]~26 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.309 ns) 4.040 ns Block1:inst9\|lpm_dff0:buf2\|lpm_ff:lpm_ff_component\|dffs\[6\] 5 REG LCFF_X31_Y18_N1 1 " "Info: 5: + IC(0.786 ns) + CELL(0.309 ns) = 4.040 ns; Loc. = LCFF_X31_Y18_N1; Fanout = 1; REG Node = 'Block1:inst9\|lpm_dff0:buf2\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.095 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]~26 Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.265 ns ( 56.06 % ) " "Info: Total cell delay = 2.265 ns ( 56.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.775 ns ( 43.94 % ) " "Info: Total interconnect delay = 1.775 ns ( 43.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.040 ns" { lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|q_a[6] lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]~11 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]~26 Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.040 ns" { lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|q_a[6] {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]~11 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]~26 {} Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.769ns 0.220ns 0.786ns } { 0.000ns 1.850ns 0.053ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.121 ns - Smallest " "Info: - Smallest clock skew is -3.121 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inclock destination 2.469 ns + Shortest register " "Info: + Shortest clock path from clock \"inclock\" to destination register is 2.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns inclock 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'inclock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inclock } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/alsan/Desktop/сифом/lab3/sifo33.bdf" { { -32 -64 104 -16 "inclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns inclock~clkctrl 2 COMB CLKCTRL_G3 62 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 62; COMB Node = 'inclock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { inclock inclock~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/alsan/Desktop/сифом/lab3/sifo33.bdf" { { -32 -64 104 -16 "inclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.618 ns) 2.469 ns Block1:inst9\|lpm_dff0:buf2\|lpm_ff:lpm_ff_component\|dffs\[6\] 3 REG LCFF_X31_Y18_N1 1 " "Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X31_Y18_N1; Fanout = 1; REG Node = 'Block1:inst9\|lpm_dff0:buf2\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { inclock~clkctrl Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.62 % ) " "Info: Total cell delay = 1.472 ns ( 59.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 40.38 % ) " "Info: Total interconnect delay = 0.997 ns ( 40.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { inclock inclock~clkctrl Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { inclock {} inclock~combout {} inclock~clkctrl {} Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inclock source 5.590 ns - Longest memory " "Info: - Longest clock path from clock \"inclock\" to source memory is 5.590 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns inclock 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'inclock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inclock } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/alsan/Desktop/сифом/lab3/sifo33.bdf" { { -32 -64 104 -16 "inclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.154 ns) 2.380 ns inst11 2 COMB LCCOMB_X19_Y7_N26 1 " "Info: 2: + IC(1.372 ns) + CELL(0.154 ns) = 2.380 ns; Loc. = LCCOMB_X19_Y7_N26; Fanout = 1; COMB Node = 'inst11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { inclock inst11 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/alsan/Desktop/сифом/lab3/sifo33.bdf" { { 72 976 1040 120 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.047 ns) + CELL(0.000 ns) 4.427 ns inst11~clkctrl 3 COMB CLKCTRL_G8 21 " "Info: 3: + IC(2.047 ns) + CELL(0.000 ns) = 4.427 ns; Loc. = CLKCTRL_G8; Fanout = 21; COMB Node = 'inst11~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.047 ns" { inst11 inst11~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/alsan/Desktop/сифом/lab3/sifo33.bdf" { { 72 976 1040 120 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.481 ns) 5.590 ns lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_cd91:auto_generated\|ram_block1a0~porta_we_reg 4 MEM M4K_X32_Y18 8 " "Info: 4: + IC(0.682 ns) + CELL(0.481 ns) = 5.590 ns; Loc. = M4K_X32_Y18; Fanout = 8; MEM Node = 'lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_cd91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.163 ns" { inst11~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_cd91.tdf" "" { Text "C:/Users/alsan/Desktop/сифом/lab3/db/altsyncram_cd91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.489 ns ( 26.64 % ) " "Info: Total cell delay = 1.489 ns ( 26.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.101 ns ( 73.36 % ) " "Info: Total interconnect delay = 4.101 ns ( 73.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.590 ns" { inclock inst11 inst11~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.590 ns" { inclock {} inclock~combout {} inst11 {} inst11~clkctrl {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.372ns 2.047ns 0.682ns } { 0.000ns 0.854ns 0.154ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { inclock inclock~clkctrl Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { inclock {} inclock~combout {} inclock~clkctrl {} Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.590 ns" { inclock inst11 inst11~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.590 ns" { inclock {} inclock~combout {} inst11 {} inst11~clkctrl {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.372ns 2.047ns 0.682ns } { 0.000ns 0.854ns 0.154ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_cd91.tdf" "" { Text "C:/Users/alsan/Desktop/сифом/lab3/db/altsyncram_cd91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.040 ns" { lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|q_a[6] lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]~11 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]~26 Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.040 ns" { lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|q_a[6] {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]~11 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]~26 {} Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.769ns 0.220ns 0.786ns } { 0.000ns 1.850ns 0.053ns 0.053ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { inclock inclock~clkctrl Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { inclock {} inclock~combout {} inclock~clkctrl {} Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.590 ns" { inclock inst11 inst11~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.590 ns" { inclock {} inclock~combout {} inst11 {} inst11~clkctrl {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.372ns 2.047ns 0.682ns } { 0.000ns 0.854ns 0.154ns 0.000ns 0.481ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "outclock " "Info: No valid register-to-register data paths exist for clock \"outclock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "rom_ram memory lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_cd91:auto_generated\|ram_block1a0~porta_we_reg memory lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_cd91:auto_generated\|ram_block1a0~porta_datain_reg6 232.56 MHz 4.3 ns Internal " "Info: Clock \"rom_ram\" has Internal fmax of 232.56 MHz between source memory \"lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_cd91:auto_generated\|ram_block1a0~porta_we_reg\" and destination memory \"lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_cd91:auto_generated\|ram_block1a0~porta_datain_reg6\" (period= 4.3 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.142 ns + Longest memory memory " "Info: + Longest memory to memory delay is 4.142 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_cd91:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X32_Y18 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X32_Y18; Fanout = 8; MEM Node = 'lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_cd91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_cd91.tdf" "" { Text "C:/Users/alsan/Desktop/сифом/lab3/db/altsyncram_cd91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_cd91:auto_generated\|q_a\[6\] 2 MEM M4K_X32_Y18 1 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X32_Y18; Fanout = 1; MEM Node = 'lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_cd91:auto_generated\|q_a\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|q_a[6] } "NODE_NAME" } } { "db/altsyncram_cd91.tdf" "" { Text "C:/Users/alsan/Desktop/сифом/lab3/db/altsyncram_cd91.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.053 ns) 2.672 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[6\]~11 3 COMB LCCOMB_X29_Y19_N16 2 " "Info: 3: + IC(0.769 ns) + CELL(0.053 ns) = 2.672 ns; Loc. = LCCOMB_X29_Y19_N16; Fanout = 2; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[6\]~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.822 ns" { lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|q_a[6] lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]~11 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.053 ns) 2.945 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[6\]~26 4 COMB LCCOMB_X29_Y19_N20 8 " "Info: 4: + IC(0.220 ns) + CELL(0.053 ns) = 2.945 ns; Loc. = LCCOMB_X29_Y19_N20; Fanout = 8; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[6\]~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.273 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]~11 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]~26 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.053 ns) 3.227 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|din\[6\]~1 5 COMB LCCOMB_X29_Y19_N4 1 " "Info: 5: + IC(0.229 ns) + CELL(0.053 ns) = 3.227 ns; Loc. = LCCOMB_X29_Y19_N4; Fanout = 1; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|din\[6\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.282 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]~26 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[6]~1 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.819 ns) + CELL(0.096 ns) 4.142 ns lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_cd91:auto_generated\|ram_block1a0~porta_datain_reg6 6 MEM M4K_X32_Y18 1 " "Info: 6: + IC(0.819 ns) + CELL(0.096 ns) = 4.142 ns; Loc. = M4K_X32_Y18; Fanout = 1; MEM Node = 'lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_cd91:auto_generated\|ram_block1a0~porta_datain_reg6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.915 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[6]~1 lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "db/altsyncram_cd91.tdf" "" { Text "C:/Users/alsan/Desktop/сифом/lab3/db/altsyncram_cd91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.105 ns ( 50.82 % ) " "Info: Total cell delay = 2.105 ns ( 50.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.037 ns ( 49.18 % ) " "Info: Total interconnect delay = 2.037 ns ( 49.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.142 ns" { lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|q_a[6] lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]~11 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]~26 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[6]~1 lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.142 ns" { lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|q_a[6] {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]~11 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]~26 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[6]~1 {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_datain_reg6 {} } { 0.000ns 0.000ns 0.769ns 0.220ns 0.229ns 0.819ns } { 0.000ns 1.850ns 0.053ns 0.053ns 0.053ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rom_ram destination 5.546 ns + Shortest memory " "Info: + Shortest clock path from clock \"rom_ram\" to destination memory is 5.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns rom_ram 1 CLK PIN_AA10 11 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AA10; Fanout = 11; CLK Node = 'rom_ram'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_ram } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/alsan/Desktop/сифом/lab3/sifo33.bdf" { { 0 -64 104 16 "rom_ram" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.053 ns) 2.336 ns inst11 2 COMB LCCOMB_X19_Y7_N26 1 " "Info: 2: + IC(1.511 ns) + CELL(0.053 ns) = 2.336 ns; Loc. = LCCOMB_X19_Y7_N26; Fanout = 1; COMB Node = 'inst11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { rom_ram inst11 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/alsan/Desktop/сифом/lab3/sifo33.bdf" { { 72 976 1040 120 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.047 ns) + CELL(0.000 ns) 4.383 ns inst11~clkctrl 3 COMB CLKCTRL_G8 21 " "Info: 3: + IC(2.047 ns) + CELL(0.000 ns) = 4.383 ns; Loc. = CLKCTRL_G8; Fanout = 21; COMB Node = 'inst11~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.047 ns" { inst11 inst11~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/alsan/Desktop/сифом/lab3/sifo33.bdf" { { 72 976 1040 120 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.481 ns) 5.546 ns lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_cd91:auto_generated\|ram_block1a0~porta_datain_reg6 4 MEM M4K_X32_Y18 1 " "Info: 4: + IC(0.682 ns) + CELL(0.481 ns) = 5.546 ns; Loc. = M4K_X32_Y18; Fanout = 1; MEM Node = 'lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_cd91:auto_generated\|ram_block1a0~porta_datain_reg6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.163 ns" { inst11~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "db/altsyncram_cd91.tdf" "" { Text "C:/Users/alsan/Desktop/сифом/lab3/db/altsyncram_cd91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.306 ns ( 23.55 % ) " "Info: Total cell delay = 1.306 ns ( 23.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.240 ns ( 76.45 % ) " "Info: Total interconnect delay = 4.240 ns ( 76.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.546 ns" { rom_ram inst11 inst11~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.546 ns" { rom_ram {} rom_ram~combout {} inst11 {} inst11~clkctrl {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_datain_reg6 {} } { 0.000ns 0.000ns 1.511ns 2.047ns 0.682ns } { 0.000ns 0.772ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rom_ram source 5.546 ns - Longest memory " "Info: - Longest clock path from clock \"rom_ram\" to source memory is 5.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns rom_ram 1 CLK PIN_AA10 11 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AA10; Fanout = 11; CLK Node = 'rom_ram'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_ram } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/alsan/Desktop/сифом/lab3/sifo33.bdf" { { 0 -64 104 16 "rom_ram" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.053 ns) 2.336 ns inst11 2 COMB LCCOMB_X19_Y7_N26 1 " "Info: 2: + IC(1.511 ns) + CELL(0.053 ns) = 2.336 ns; Loc. = LCCOMB_X19_Y7_N26; Fanout = 1; COMB Node = 'inst11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { rom_ram inst11 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/alsan/Desktop/сифом/lab3/sifo33.bdf" { { 72 976 1040 120 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.047 ns) + CELL(0.000 ns) 4.383 ns inst11~clkctrl 3 COMB CLKCTRL_G8 21 " "Info: 3: + IC(2.047 ns) + CELL(0.000 ns) = 4.383 ns; Loc. = CLKCTRL_G8; Fanout = 21; COMB Node = 'inst11~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.047 ns" { inst11 inst11~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/alsan/Desktop/сифом/lab3/sifo33.bdf" { { 72 976 1040 120 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.481 ns) 5.546 ns lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_cd91:auto_generated\|ram_block1a0~porta_we_reg 4 MEM M4K_X32_Y18 8 " "Info: 4: + IC(0.682 ns) + CELL(0.481 ns) = 5.546 ns; Loc. = M4K_X32_Y18; Fanout = 8; MEM Node = 'lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_cd91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.163 ns" { inst11~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_cd91.tdf" "" { Text "C:/Users/alsan/Desktop/сифом/lab3/db/altsyncram_cd91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.306 ns ( 23.55 % ) " "Info: Total cell delay = 1.306 ns ( 23.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.240 ns ( 76.45 % ) " "Info: Total interconnect delay = 4.240 ns ( 76.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.546 ns" { rom_ram inst11 inst11~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.546 ns" { rom_ram {} rom_ram~combout {} inst11 {} inst11~clkctrl {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.511ns 2.047ns 0.682ns } { 0.000ns 0.772ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.546 ns" { rom_ram inst11 inst11~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.546 ns" { rom_ram {} rom_ram~combout {} inst11 {} inst11~clkctrl {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_datain_reg6 {} } { 0.000ns 0.000ns 1.511ns 2.047ns 0.682ns } { 0.000ns 0.772ns 0.053ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.546 ns" { rom_ram inst11 inst11~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.546 ns" { rom_ram {} rom_ram~combout {} inst11 {} inst11~clkctrl {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.511ns 2.047ns 0.682ns } { 0.000ns 0.772ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_cd91.tdf" "" { Text "C:/Users/alsan/Desktop/сифом/lab3/db/altsyncram_cd91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_cd91.tdf" "" { Text "C:/Users/alsan/Desktop/сифом/lab3/db/altsyncram_cd91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.142 ns" { lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|q_a[6] lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]~11 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]~26 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[6]~1 lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.142 ns" { lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|q_a[6] {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]~11 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]~26 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[6]~1 {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_datain_reg6 {} } { 0.000ns 0.000ns 0.769ns 0.220ns 0.229ns 0.819ns } { 0.000ns 1.850ns 0.053ns 0.053ns 0.053ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.546 ns" { rom_ram inst11 inst11~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.546 ns" { rom_ram {} rom_ram~combout {} inst11 {} inst11~clkctrl {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_datain_reg6 {} } { 0.000ns 0.000ns 1.511ns 2.047ns 0.682ns } { 0.000ns 0.772ns 0.053ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.546 ns" { rom_ram inst11 inst11~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.546 ns" { rom_ram {} rom_ram~combout {} inst11 {} inst11~clkctrl {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.511ns 2.047ns 0.682ns } { 0.000ns 0.772ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "inclock 78 " "Warning: Circuit may not operate. Detected 78 non-operational path(s) clocked by clock \"inclock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Block1:inst9\|lpm_dff0:buf2\|lpm_ff:lpm_ff_component\|dffs\[1\] lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_cd91:auto_generated\|ram_block1a0~porta_datain_reg1 inclock 1.774 ns " "Info: Found hold time violation between source  pin or register \"Block1:inst9\|lpm_dff0:buf2\|lpm_ff:lpm_ff_component\|dffs\[1\]\" and destination pin or register \"lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_cd91:auto_generated\|ram_block1a0~porta_datain_reg1\" for clock \"inclock\" (Hold time is 1.774 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.121 ns + Largest " "Info: + Largest clock skew is 3.121 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inclock destination 5.590 ns + Longest memory " "Info: + Longest clock path from clock \"inclock\" to destination memory is 5.590 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns inclock 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'inclock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inclock } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/alsan/Desktop/сифом/lab3/sifo33.bdf" { { -32 -64 104 -16 "inclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.154 ns) 2.380 ns inst11 2 COMB LCCOMB_X19_Y7_N26 1 " "Info: 2: + IC(1.372 ns) + CELL(0.154 ns) = 2.380 ns; Loc. = LCCOMB_X19_Y7_N26; Fanout = 1; COMB Node = 'inst11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { inclock inst11 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/alsan/Desktop/сифом/lab3/sifo33.bdf" { { 72 976 1040 120 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.047 ns) + CELL(0.000 ns) 4.427 ns inst11~clkctrl 3 COMB CLKCTRL_G8 21 " "Info: 3: + IC(2.047 ns) + CELL(0.000 ns) = 4.427 ns; Loc. = CLKCTRL_G8; Fanout = 21; COMB Node = 'inst11~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.047 ns" { inst11 inst11~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/alsan/Desktop/сифом/lab3/sifo33.bdf" { { 72 976 1040 120 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.481 ns) 5.590 ns lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_cd91:auto_generated\|ram_block1a0~porta_datain_reg1 4 MEM M4K_X32_Y18 1 " "Info: 4: + IC(0.682 ns) + CELL(0.481 ns) = 5.590 ns; Loc. = M4K_X32_Y18; Fanout = 1; MEM Node = 'lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_cd91:auto_generated\|ram_block1a0~porta_datain_reg1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.163 ns" { inst11~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_cd91.tdf" "" { Text "C:/Users/alsan/Desktop/сифом/lab3/db/altsyncram_cd91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.489 ns ( 26.64 % ) " "Info: Total cell delay = 1.489 ns ( 26.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.101 ns ( 73.36 % ) " "Info: Total interconnect delay = 4.101 ns ( 73.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.590 ns" { inclock inst11 inst11~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.590 ns" { inclock {} inclock~combout {} inst11 {} inst11~clkctrl {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 1.372ns 2.047ns 0.682ns } { 0.000ns 0.854ns 0.154ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inclock source 2.469 ns - Shortest register " "Info: - Shortest clock path from clock \"inclock\" to source register is 2.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns inclock 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'inclock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inclock } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/alsan/Desktop/сифом/lab3/sifo33.bdf" { { -32 -64 104 -16 "inclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns inclock~clkctrl 2 COMB CLKCTRL_G3 62 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 62; COMB Node = 'inclock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { inclock inclock~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/alsan/Desktop/сифом/lab3/sifo33.bdf" { { -32 -64 104 -16 "inclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.618 ns) 2.469 ns Block1:inst9\|lpm_dff0:buf2\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X31_Y18_N9 1 " "Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X31_Y18_N9; Fanout = 1; REG Node = 'Block1:inst9\|lpm_dff0:buf2\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { inclock~clkctrl Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.62 % ) " "Info: Total cell delay = 1.472 ns ( 59.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 40.38 % ) " "Info: Total interconnect delay = 0.997 ns ( 40.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { inclock inclock~clkctrl Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { inclock {} inclock~combout {} inclock~clkctrl {} Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.590 ns" { inclock inst11 inst11~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.590 ns" { inclock {} inclock~combout {} inst11 {} inst11~clkctrl {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 1.372ns 2.047ns 0.682ns } { 0.000ns 0.854ns 0.154ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { inclock inclock~clkctrl Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { inclock {} inclock~combout {} inclock~clkctrl {} Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.456 ns - Shortest register memory " "Info: - Shortest register to memory delay is 1.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block1:inst9\|lpm_dff0:buf2\|lpm_ff:lpm_ff_component\|dffs\[1\] 1 REG LCFF_X31_Y18_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y18_N9; Fanout = 1; REG Node = 'Block1:inst9\|lpm_dff0:buf2\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns lpm_bustri0:inst30\|lpm_bustri:lpm_bustri_component\|dout\[1\]~20 2 COMB LCCOMB_X31_Y18_N8 2 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X31_Y18_N8; Fanout = 2; COMB Node = 'lpm_bustri0:inst30\|lpm_bustri:lpm_bustri_component\|dout\[1\]~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[1] lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[1]~20 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.272 ns) 0.768 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[1\]~31 3 COMB LCCOMB_X31_Y18_N20 8 " "Info: 3: + IC(0.255 ns) + CELL(0.272 ns) = 0.768 ns; Loc. = LCCOMB_X31_Y18_N20; Fanout = 8; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[1\]~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[1]~20 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[1]~31 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 1.046 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|din\[1\]~6 4 COMB LCCOMB_X31_Y18_N4 1 " "Info: 4: + IC(0.225 ns) + CELL(0.053 ns) = 1.046 ns; Loc. = LCCOMB_X31_Y18_N4; Fanout = 1; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|din\[1\]~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.278 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[1]~31 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[1]~6 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.096 ns) 1.456 ns lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_cd91:auto_generated\|ram_block1a0~porta_datain_reg1 5 MEM M4K_X32_Y18 1 " "Info: 5: + IC(0.314 ns) + CELL(0.096 ns) = 1.456 ns; Loc. = M4K_X32_Y18; Fanout = 1; MEM Node = 'lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_cd91:auto_generated\|ram_block1a0~porta_datain_reg1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[1]~6 lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_cd91.tdf" "" { Text "C:/Users/alsan/Desktop/сифом/lab3/db/altsyncram_cd91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.662 ns ( 45.47 % ) " "Info: Total cell delay = 0.662 ns ( 45.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.794 ns ( 54.53 % ) " "Info: Total interconnect delay = 0.794 ns ( 54.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[1] lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[1]~20 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[1]~31 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[1]~6 lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.456 ns" { Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[1] {} lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[1]~20 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[1]~31 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[1]~6 {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.255ns 0.225ns 0.314ns } { 0.000ns 0.241ns 0.272ns 0.053ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_cd91.tdf" "" { Text "C:/Users/alsan/Desktop/сифом/lab3/db/altsyncram_cd91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.590 ns" { inclock inst11 inst11~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.590 ns" { inclock {} inclock~combout {} inst11 {} inst11~clkctrl {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 1.372ns 2.047ns 0.682ns } { 0.000ns 0.854ns 0.154ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { inclock inclock~clkctrl Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { inclock {} inclock~combout {} inclock~clkctrl {} Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[1] lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[1]~20 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[1]~31 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[1]~6 lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.456 ns" { Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[1] {} lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[1]~20 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[1]~31 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[1]~6 {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.255ns 0.225ns 0.314ns } { 0.000ns 0.241ns 0.272ns 0.053ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Block1:inst9\|lpm_dff0:buf0\|lpm_ff:lpm_ff_component\|dffs\[0\] read inclock 5.793 ns register " "Info: tsu for register \"Block1:inst9\|lpm_dff0:buf0\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (data pin = \"read\", clock pin = \"inclock\") is 5.793 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.185 ns + Longest pin register " "Info: + Longest pin to register delay is 8.185 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns read 1 PIN PIN_K20 12 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_K20; Fanout = 12; PIN Node = 'read'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/alsan/Desktop/сифом/lab3/sifo33.bdf" { { 576 -72 96 592 "read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.495 ns) + CELL(0.366 ns) 5.671 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[7\]~10 2 COMB LCCOMB_X31_Y19_N2 16 " "Info: 2: + IC(4.495 ns) + CELL(0.366 ns) = 5.671 ns; Loc. = LCCOMB_X31_Y19_N2; Fanout = 16; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[7\]~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.861 ns" { read lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~10 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.378 ns) 6.899 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[0\]~32 3 COMB LCCOMB_X29_Y18_N20 8 " "Info: 3: + IC(0.850 ns) + CELL(0.378 ns) = 6.899 ns; Loc. = LCCOMB_X29_Y18_N20; Fanout = 8; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[0\]~32'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.228 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~10 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~32 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.053 ns) 8.030 ns Block1:inst9\|lpm_dff0:buf0\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 4 COMB LCCOMB_X34_Y19_N8 1 " "Info: 4: + IC(1.078 ns) + CELL(0.053 ns) = 8.030 ns; Loc. = LCCOMB_X34_Y19_N8; Fanout = 1; COMB Node = 'Block1:inst9\|lpm_dff0:buf0\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.131 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~32 Block1:inst9|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 8.185 ns Block1:inst9\|lpm_dff0:buf0\|lpm_ff:lpm_ff_component\|dffs\[0\] 5 REG LCFF_X34_Y19_N9 1 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 8.185 ns; Loc. = LCFF_X34_Y19_N9; Fanout = 1; REG Node = 'Block1:inst9\|lpm_dff0:buf0\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Block1:inst9|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[0]~feeder Block1:inst9|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.762 ns ( 21.53 % ) " "Info: Total cell delay = 1.762 ns ( 21.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.423 ns ( 78.47 % ) " "Info: Total interconnect delay = 6.423 ns ( 78.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.185 ns" { read lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~10 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~32 Block1:inst9|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[0]~feeder Block1:inst9|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.185 ns" { read {} read~combout {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~10 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~32 {} Block1:inst9|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[0]~feeder {} Block1:inst9|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 4.495ns 0.850ns 1.078ns 0.000ns } { 0.000ns 0.810ns 0.366ns 0.378ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inclock destination 2.482 ns - Shortest register " "Info: - Shortest clock path from clock \"inclock\" to destination register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns inclock 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'inclock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inclock } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/alsan/Desktop/сифом/lab3/sifo33.bdf" { { -32 -64 104 -16 "inclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns inclock~clkctrl 2 COMB CLKCTRL_G3 62 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 62; COMB Node = 'inclock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { inclock inclock~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/alsan/Desktop/сифом/lab3/sifo33.bdf" { { -32 -64 104 -16 "inclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns Block1:inst9\|lpm_dff0:buf0\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X34_Y19_N9 1 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X34_Y19_N9; Fanout = 1; REG Node = 'Block1:inst9\|lpm_dff0:buf0\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { inclock~clkctrl Block1:inst9|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { inclock inclock~clkctrl Block1:inst9|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { inclock {} inclock~combout {} inclock~clkctrl {} Block1:inst9|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.185 ns" { read lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~10 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~32 Block1:inst9|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[0]~feeder Block1:inst9|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.185 ns" { read {} read~combout {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~10 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~32 {} Block1:inst9|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[0]~feeder {} Block1:inst9|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 4.495ns 0.850ns 1.078ns 0.000ns } { 0.000ns 0.810ns 0.366ns 0.378ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { inclock inclock~clkctrl Block1:inst9|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { inclock {} inclock~combout {} inclock~clkctrl {} Block1:inst9|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "inclock Data\[6\] lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_cd91:auto_generated\|ram_block1a0~porta_we_reg 13.104 ns memory " "Info: tco from clock \"inclock\" to destination pin \"Data\[6\]\" through memory \"lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_cd91:auto_generated\|ram_block1a0~porta_we_reg\" is 13.104 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inclock source 5.590 ns + Longest memory " "Info: + Longest clock path from clock \"inclock\" to source memory is 5.590 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns inclock 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'inclock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inclock } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/alsan/Desktop/сифом/lab3/sifo33.bdf" { { -32 -64 104 -16 "inclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.154 ns) 2.380 ns inst11 2 COMB LCCOMB_X19_Y7_N26 1 " "Info: 2: + IC(1.372 ns) + CELL(0.154 ns) = 2.380 ns; Loc. = LCCOMB_X19_Y7_N26; Fanout = 1; COMB Node = 'inst11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { inclock inst11 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/alsan/Desktop/сифом/lab3/sifo33.bdf" { { 72 976 1040 120 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.047 ns) + CELL(0.000 ns) 4.427 ns inst11~clkctrl 3 COMB CLKCTRL_G8 21 " "Info: 3: + IC(2.047 ns) + CELL(0.000 ns) = 4.427 ns; Loc. = CLKCTRL_G8; Fanout = 21; COMB Node = 'inst11~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.047 ns" { inst11 inst11~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/alsan/Desktop/сифом/lab3/sifo33.bdf" { { 72 976 1040 120 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.481 ns) 5.590 ns lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_cd91:auto_generated\|ram_block1a0~porta_we_reg 4 MEM M4K_X32_Y18 8 " "Info: 4: + IC(0.682 ns) + CELL(0.481 ns) = 5.590 ns; Loc. = M4K_X32_Y18; Fanout = 8; MEM Node = 'lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_cd91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.163 ns" { inst11~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_cd91.tdf" "" { Text "C:/Users/alsan/Desktop/сифом/lab3/db/altsyncram_cd91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.489 ns ( 26.64 % ) " "Info: Total cell delay = 1.489 ns ( 26.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.101 ns ( 73.36 % ) " "Info: Total interconnect delay = 4.101 ns ( 73.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.590 ns" { inclock inst11 inst11~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.590 ns" { inclock {} inclock~combout {} inst11 {} inst11~clkctrl {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.372ns 2.047ns 0.682ns } { 0.000ns 0.854ns 0.154ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_cd91.tdf" "" { Text "C:/Users/alsan/Desktop/сифом/lab3/db/altsyncram_cd91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.378 ns + Longest memory pin " "Info: + Longest memory to pin delay is 7.378 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_cd91:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X32_Y18 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X32_Y18; Fanout = 8; MEM Node = 'lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_cd91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_cd91.tdf" "" { Text "C:/Users/alsan/Desktop/сифом/lab3/db/altsyncram_cd91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_cd91:auto_generated\|q_a\[6\] 2 MEM M4K_X32_Y18 1 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X32_Y18; Fanout = 1; MEM Node = 'lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_cd91:auto_generated\|q_a\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|q_a[6] } "NODE_NAME" } } { "db/altsyncram_cd91.tdf" "" { Text "C:/Users/alsan/Desktop/сифом/lab3/db/altsyncram_cd91.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.053 ns) 2.672 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[6\]~11 3 COMB LCCOMB_X29_Y19_N16 2 " "Info: 3: + IC(0.769 ns) + CELL(0.053 ns) = 2.672 ns; Loc. = LCCOMB_X29_Y19_N16; Fanout = 2; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[6\]~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.822 ns" { lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|q_a[6] lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]~11 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.366 ns) 3.323 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[6\]~12 4 COMB LCCOMB_X29_Y19_N0 1 " "Info: 4: + IC(0.285 ns) + CELL(0.366 ns) = 3.323 ns; Loc. = LCCOMB_X29_Y19_N0; Fanout = 1; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[6\]~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]~11 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]~12 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.009 ns) + CELL(2.046 ns) 7.378 ns Data\[6\] 5 PIN PIN_AB10 0 " "Info: 5: + IC(2.009 ns) + CELL(2.046 ns) = 7.378 ns; Loc. = PIN_AB10; Fanout = 0; PIN Node = 'Data\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.055 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]~12 Data[6] } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/alsan/Desktop/сифом/lab3/sifo33.bdf" { { 632 1528 1704 648 "Data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.315 ns ( 58.48 % ) " "Info: Total cell delay = 4.315 ns ( 58.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.063 ns ( 41.52 % ) " "Info: Total interconnect delay = 3.063 ns ( 41.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.378 ns" { lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|q_a[6] lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]~11 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]~12 Data[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.378 ns" { lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|q_a[6] {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]~11 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]~12 {} Data[6] {} } { 0.000ns 0.000ns 0.769ns 0.285ns 2.009ns } { 0.000ns 1.850ns 0.053ns 0.366ns 2.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.590 ns" { inclock inst11 inst11~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.590 ns" { inclock {} inclock~combout {} inst11 {} inst11~clkctrl {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.372ns 2.047ns 0.682ns } { 0.000ns 0.854ns 0.154ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.378 ns" { lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|q_a[6] lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]~11 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]~12 Data[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.378 ns" { lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|q_a[6] {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]~11 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]~12 {} Data[6] {} } { 0.000ns 0.000ns 0.769ns 0.285ns 2.009ns } { 0.000ns 1.850ns 0.053ns 0.366ns 2.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "rom_ram Data\[7\] 10.627 ns Longest " "Info: Longest tpd from source pin \"rom_ram\" to destination pin \"Data\[7\]\" is 10.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns rom_ram 1 CLK PIN_AA10 11 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AA10; Fanout = 11; CLK Node = 'rom_ram'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_ram } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/alsan/Desktop/сифом/lab3/sifo33.bdf" { { 0 -64 104 16 "rom_ram" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.963 ns) + CELL(0.346 ns) 6.081 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[7\]~8 2 COMB LCCOMB_X31_Y19_N16 2 " "Info: 2: + IC(4.963 ns) + CELL(0.346 ns) = 6.081 ns; Loc. = LCCOMB_X31_Y19_N16; Fanout = 2; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[7\]~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.309 ns" { rom_ram lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~8 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.154 ns) 6.737 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[7\]~9 3 COMB LCCOMB_X34_Y19_N30 1 " "Info: 3: + IC(0.502 ns) + CELL(0.154 ns) = 6.737 ns; Loc. = LCCOMB_X34_Y19_N30; Fanout = 1; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[7\]~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.656 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~8 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~9 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(2.154 ns) 10.627 ns Data\[7\] 4 PIN PIN_W1 0 " "Info: 4: + IC(1.736 ns) + CELL(2.154 ns) = 10.627 ns; Loc. = PIN_W1; Fanout = 0; PIN Node = 'Data\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.890 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~9 Data[7] } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/alsan/Desktop/сифом/lab3/sifo33.bdf" { { 632 1528 1704 648 "Data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.426 ns ( 32.24 % ) " "Info: Total cell delay = 3.426 ns ( 32.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.201 ns ( 67.76 % ) " "Info: Total interconnect delay = 7.201 ns ( 67.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.627 ns" { rom_ram lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~8 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~9 Data[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.627 ns" { rom_ram {} rom_ram~combout {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~8 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~9 {} Data[7] {} } { 0.000ns 0.000ns 4.963ns 0.502ns 1.736ns } { 0.000ns 0.772ns 0.346ns 0.154ns 2.154ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_cd91:auto_generated\|ram_block1a0~porta_address_reg2 address\[2\] inclock 0.911 ns memory " "Info: th for memory \"lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_cd91:auto_generated\|ram_block1a0~porta_address_reg2\" (data pin = \"address\[2\]\", clock pin = \"inclock\") is 0.911 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inclock destination 5.590 ns + Longest memory " "Info: + Longest clock path from clock \"inclock\" to destination memory is 5.590 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns inclock 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'inclock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inclock } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/alsan/Desktop/сифом/lab3/sifo33.bdf" { { -32 -64 104 -16 "inclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.154 ns) 2.380 ns inst11 2 COMB LCCOMB_X19_Y7_N26 1 " "Info: 2: + IC(1.372 ns) + CELL(0.154 ns) = 2.380 ns; Loc. = LCCOMB_X19_Y7_N26; Fanout = 1; COMB Node = 'inst11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { inclock inst11 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/alsan/Desktop/сифом/lab3/sifo33.bdf" { { 72 976 1040 120 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.047 ns) + CELL(0.000 ns) 4.427 ns inst11~clkctrl 3 COMB CLKCTRL_G8 21 " "Info: 3: + IC(2.047 ns) + CELL(0.000 ns) = 4.427 ns; Loc. = CLKCTRL_G8; Fanout = 21; COMB Node = 'inst11~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.047 ns" { inst11 inst11~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/alsan/Desktop/сифом/lab3/sifo33.bdf" { { 72 976 1040 120 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.481 ns) 5.590 ns lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_cd91:auto_generated\|ram_block1a0~porta_address_reg2 4 MEM M4K_X32_Y18 8 " "Info: 4: + IC(0.682 ns) + CELL(0.481 ns) = 5.590 ns; Loc. = M4K_X32_Y18; Fanout = 8; MEM Node = 'lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_cd91:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.163 ns" { inst11~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_cd91.tdf" "" { Text "C:/Users/alsan/Desktop/сифом/lab3/db/altsyncram_cd91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.489 ns ( 26.64 % ) " "Info: Total cell delay = 1.489 ns ( 26.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.101 ns ( 73.36 % ) " "Info: Total interconnect delay = 4.101 ns ( 73.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.590 ns" { inclock inst11 inst11~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.590 ns" { inclock {} inclock~combout {} inst11 {} inst11~clkctrl {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 1.372ns 2.047ns 0.682ns } { 0.000ns 0.854ns 0.154ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_cd91.tdf" "" { Text "C:/Users/alsan/Desktop/сифом/lab3/db/altsyncram_cd91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.882 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 4.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns address\[2\] 1 PIN PIN_K1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_K1; Fanout = 2; PIN Node = 'address\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[2] } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/alsan/Desktop/сифом/lab3/sifo33.bdf" { { -64 16 184 -48 "address\[3..0\]" "" } { -72 184 258 -56 "address\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.959 ns) + CELL(0.103 ns) 4.882 ns lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_cd91:auto_generated\|ram_block1a0~porta_address_reg2 2 MEM M4K_X32_Y18 8 " "Info: 2: + IC(3.959 ns) + CELL(0.103 ns) = 4.882 ns; Loc. = M4K_X32_Y18; Fanout = 8; MEM Node = 'lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_cd91:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.062 ns" { address[2] lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_cd91.tdf" "" { Text "C:/Users/alsan/Desktop/сифом/lab3/db/altsyncram_cd91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.923 ns ( 18.91 % ) " "Info: Total cell delay = 0.923 ns ( 18.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.959 ns ( 81.09 % ) " "Info: Total interconnect delay = 3.959 ns ( 81.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.882 ns" { address[2] lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.882 ns" { address[2] {} address[2]~combout {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 3.959ns } { 0.000ns 0.820ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.590 ns" { inclock inst11 inst11~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.590 ns" { inclock {} inclock~combout {} inst11 {} inst11~clkctrl {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 1.372ns 2.047ns 0.682ns } { 0.000ns 0.854ns 0.154ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.882 ns" { address[2] lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.882 ns" { address[2] {} address[2]~combout {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_cd91:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 3.959ns } { 0.000ns 0.820ns 0.103ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Peak virtual memory: 178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 03 16:05:12 2025 " "Info: Processing ended: Fri Oct 03 16:05:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
