$date
   Tue Nov  8 03:08:07 2016
$end
$version
  2016.1
$end
$timescale
  1ps
$end
$scope module tb $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var reg 3 # count [2:0] $end
$var reg 60 $ in_a_buffer [0:4] $end
$var reg 60 % in_b_buffer [0:4] $end
$var wire 12 & in_a [11:0] $end
$var wire 12 ' in_b [11:0] $end
$var wire 12 ( out [11:0] $end
$var parameter 32 ) CLK_PERIOD [31:0] $end
$var parameter 32 * RST_PERIOD [31:0] $end
$var parameter 32 + RUN_PERIOD [31:0] $end
$scope module adder $end
$var wire 1 , clk $end
$var wire 1 - rst $end
$var wire 12 & in_a [11:0] $end
$var wire 12 ' in_b [11:0] $end
$var reg 12 . out [11:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
b0 #
b1000000000010000000000011000000000100 $
b1010000000001100000000001110000000010000000000010010 %
b0 &
b1010 '
b0 (
b1010 )
b10111 *
b11001000 +
0,
0-
b0 .
$end
#5000
1!
1,
b0 .
#10000
0!
0,
#15000
1!
1,
b0 .
#20000
0!
0,
#23000
1"
1-
#25000
1!
b1010 (
1,
b1010 .
#30000
0!
0,
#35000
1!
1,
b1010 .
#40000
0!
b1 #
b1 &
b1100 '
0,
#45000
1!
b1101 (
1,
b1101 .
#50000
0!
0,
#55000
1!
1,
b1101 .
#60000
0!
0,
#65000
1!
1,
b1101 .
#70000
0!
0,
#75000
1!
1,
b1101 .
#80000
0!
b10 #
b10 &
b1110 '
0,
#85000
1!
b10000 (
1,
b10000 .
#90000
0!
0,
#95000
1!
1,
b10000 .
#100000
0!
0,
#105000
1!
1,
b10000 .
#110000
0!
0,
#115000
1!
1,
b10000 .
#120000
0!
b11 #
b11 &
b10000 '
0,
#125000
1!
b10011 (
1,
b10011 .
#130000
0!
0,
#135000
1!
1,
b10011 .
#140000
0!
0,
#145000
1!
1,
b10011 .
#150000
0!
0,
#155000
1!
1,
b10011 .
#160000
0!
b100 #
b100 &
b10010 '
0,
#165000
1!
b10110 (
1,
b10110 .
#170000
0!
0,
#175000
1!
1,
b10110 .
#180000
0!
0,
#185000
1!
1,
b10110 .
#190000
0!
0,
#195000
1!
1,
b10110 .
