
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-1
Install: D:\Program Files\Gowin\Gowin_V1.9.5.01Beta\SynplifyPro
OS: Windows 6.2

Hostname: CENTURION

Implementation : rev_1

# Written on Sun May 17 11:48:48 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start               Requested     Requested     Clock        Clock                     Clock
Level     Clock               Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
0 -       REG8_Stable|clk     100.0 MHz     10.000        inferred     Autoconstr_clkgroup_0     8    
======================================================================================================


Clock Load Summary
******************

                    Clock     Source        Clock Pin       Non-clock Pin     Non-clock Pin
Clock               Load      Pin           Seq Example     Seq Example       Comb Example 
-------------------------------------------------------------------------------------------
REG8_Stable|clk     8         clk(port)     q[0].C          -                 -            
===========================================================================================
