/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/xpm
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap xpm /home/feilong/Storages/fpga/000_vivado_sim_linux32/xpm
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog -sv -32 -work xpm -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/xpm/.cxl.verilog.xpm.xpm.lin64.cmf
