// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
// Date        : Tue Apr 23 02:28:35 2019
// Host        : DESKTOP-NMU3VMD running 64-bit major release  (build 9200)
// Command     : write_verilog -mode timesim -nolib -sdf_anno true -force -file {C:/Users/horku/Documents/School/EECE/COEN
//               4710/computer_hardware_projects/Project 2/Memory Unit/Memory
//               Unit.sim/sim_1/synth/timing/xsim/memUnit_tb_time_synth.v}
// Design      : mem_unit
// Purpose     : This verilog netlist is a timing simulation representation of the design and should not be modified or
//               synthesized. Please ensure that this netlist is used with the corresponding SDF file.
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps
`define XIL_TIMING

module RAM32X1S_UNIQ_BASE_
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD12
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD13
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD14
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD15
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD16
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD17
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD18
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD19
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD20
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD21
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD22
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD23
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD24
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD25
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD26
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD27
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD28
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD29
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD30
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD31
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD32
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD33
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD34
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD35
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD36
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD37
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD38
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD39
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD40
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD41
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD42
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

(* NotValidForBitStream *)
module mem_unit
   (address,
    data,
    write_en,
    read_en,
    clk,
    \output );
  input [31:0]address;
  input [31:0]data;
  input write_en;
  input read_en;
  input clk;
  output [31:0]\output ;

  wire [31:0]address;
  wire [6:2]address_IBUF;
  wire clk;
  wire clk_IBUF;
  wire clk_IBUF_BUFG;
  wire [31:0]data;
  wire [31:0]data_IBUF;
  wire [31:0]\output ;
  wire [31:0]output0;
  wire [31:0]output_OBUF;
  wire read_en;
  wire read_en_IBUF;
  wire write_en;
  wire write_en_IBUF;

initial begin
 $sdf_annotate("memUnit_tb_time_synth.sdf",,,,"tool_control");
end
  IBUF \address_IBUF[2]_inst 
       (.I(address[2]),
        .O(address_IBUF[2]));
  IBUF \address_IBUF[3]_inst 
       (.I(address[3]),
        .O(address_IBUF[3]));
  IBUF \address_IBUF[4]_inst 
       (.I(address[4]),
        .O(address_IBUF[4]));
  IBUF \address_IBUF[5]_inst 
       (.I(address[5]),
        .O(address_IBUF[5]));
  IBUF \address_IBUF[6]_inst 
       (.I(address[6]),
        .O(address_IBUF[6]));
  BUFG clk_IBUF_BUFG_inst
       (.I(clk_IBUF),
        .O(clk_IBUF_BUFG));
  IBUF clk_IBUF_inst
       (.I(clk),
        .O(clk_IBUF));
  IBUF \data_IBUF[0]_inst 
       (.I(data[0]),
        .O(data_IBUF[0]));
  IBUF \data_IBUF[10]_inst 
       (.I(data[10]),
        .O(data_IBUF[10]));
  IBUF \data_IBUF[11]_inst 
       (.I(data[11]),
        .O(data_IBUF[11]));
  IBUF \data_IBUF[12]_inst 
       (.I(data[12]),
        .O(data_IBUF[12]));
  IBUF \data_IBUF[13]_inst 
       (.I(data[13]),
        .O(data_IBUF[13]));
  IBUF \data_IBUF[14]_inst 
       (.I(data[14]),
        .O(data_IBUF[14]));
  IBUF \data_IBUF[15]_inst 
       (.I(data[15]),
        .O(data_IBUF[15]));
  IBUF \data_IBUF[16]_inst 
       (.I(data[16]),
        .O(data_IBUF[16]));
  IBUF \data_IBUF[17]_inst 
       (.I(data[17]),
        .O(data_IBUF[17]));
  IBUF \data_IBUF[18]_inst 
       (.I(data[18]),
        .O(data_IBUF[18]));
  IBUF \data_IBUF[19]_inst 
       (.I(data[19]),
        .O(data_IBUF[19]));
  IBUF \data_IBUF[1]_inst 
       (.I(data[1]),
        .O(data_IBUF[1]));
  IBUF \data_IBUF[20]_inst 
       (.I(data[20]),
        .O(data_IBUF[20]));
  IBUF \data_IBUF[21]_inst 
       (.I(data[21]),
        .O(data_IBUF[21]));
  IBUF \data_IBUF[22]_inst 
       (.I(data[22]),
        .O(data_IBUF[22]));
  IBUF \data_IBUF[23]_inst 
       (.I(data[23]),
        .O(data_IBUF[23]));
  IBUF \data_IBUF[24]_inst 
       (.I(data[24]),
        .O(data_IBUF[24]));
  IBUF \data_IBUF[25]_inst 
       (.I(data[25]),
        .O(data_IBUF[25]));
  IBUF \data_IBUF[26]_inst 
       (.I(data[26]),
        .O(data_IBUF[26]));
  IBUF \data_IBUF[27]_inst 
       (.I(data[27]),
        .O(data_IBUF[27]));
  IBUF \data_IBUF[28]_inst 
       (.I(data[28]),
        .O(data_IBUF[28]));
  IBUF \data_IBUF[29]_inst 
       (.I(data[29]),
        .O(data_IBUF[29]));
  IBUF \data_IBUF[2]_inst 
       (.I(data[2]),
        .O(data_IBUF[2]));
  IBUF \data_IBUF[30]_inst 
       (.I(data[30]),
        .O(data_IBUF[30]));
  IBUF \data_IBUF[31]_inst 
       (.I(data[31]),
        .O(data_IBUF[31]));
  IBUF \data_IBUF[3]_inst 
       (.I(data[3]),
        .O(data_IBUF[3]));
  IBUF \data_IBUF[4]_inst 
       (.I(data[4]),
        .O(data_IBUF[4]));
  IBUF \data_IBUF[5]_inst 
       (.I(data[5]),
        .O(data_IBUF[5]));
  IBUF \data_IBUF[6]_inst 
       (.I(data[6]),
        .O(data_IBUF[6]));
  IBUF \data_IBUF[7]_inst 
       (.I(data[7]),
        .O(data_IBUF[7]));
  IBUF \data_IBUF[8]_inst 
       (.I(data[8]),
        .O(data_IBUF[8]));
  IBUF \data_IBUF[9]_inst 
       (.I(data[9]),
        .O(data_IBUF[9]));
  (* INIT = "32'h00000000" *) 
  RAM32X1S_UNIQ_BASE_ data_mem_reg_0_31_0_0
       (.A0(address_IBUF[2]),
        .A1(address_IBUF[3]),
        .A2(address_IBUF[4]),
        .A3(address_IBUF[5]),
        .A4(address_IBUF[6]),
        .D(data_IBUF[0]),
        .O(output0[0]),
        .WCLK(clk_IBUF_BUFG),
        .WE(write_en_IBUF));
  (* INIT = "32'h00000000" *) 
  RAM32X1S_HD12 data_mem_reg_0_31_10_10
       (.A0(address_IBUF[2]),
        .A1(address_IBUF[3]),
        .A2(address_IBUF[4]),
        .A3(address_IBUF[5]),
        .A4(address_IBUF[6]),
        .D(data_IBUF[10]),
        .O(output0[10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(write_en_IBUF));
  (* INIT = "32'h00000000" *) 
  RAM32X1S_HD13 data_mem_reg_0_31_11_11
       (.A0(address_IBUF[2]),
        .A1(address_IBUF[3]),
        .A2(address_IBUF[4]),
        .A3(address_IBUF[5]),
        .A4(address_IBUF[6]),
        .D(data_IBUF[11]),
        .O(output0[11]),
        .WCLK(clk_IBUF_BUFG),
        .WE(write_en_IBUF));
  (* INIT = "32'h00000000" *) 
  RAM32X1S_HD14 data_mem_reg_0_31_12_12
       (.A0(address_IBUF[2]),
        .A1(address_IBUF[3]),
        .A2(address_IBUF[4]),
        .A3(address_IBUF[5]),
        .A4(address_IBUF[6]),
        .D(data_IBUF[12]),
        .O(output0[12]),
        .WCLK(clk_IBUF_BUFG),
        .WE(write_en_IBUF));
  (* INIT = "32'h00000000" *) 
  RAM32X1S_HD15 data_mem_reg_0_31_13_13
       (.A0(address_IBUF[2]),
        .A1(address_IBUF[3]),
        .A2(address_IBUF[4]),
        .A3(address_IBUF[5]),
        .A4(address_IBUF[6]),
        .D(data_IBUF[13]),
        .O(output0[13]),
        .WCLK(clk_IBUF_BUFG),
        .WE(write_en_IBUF));
  (* INIT = "32'h00000000" *) 
  RAM32X1S_HD16 data_mem_reg_0_31_14_14
       (.A0(address_IBUF[2]),
        .A1(address_IBUF[3]),
        .A2(address_IBUF[4]),
        .A3(address_IBUF[5]),
        .A4(address_IBUF[6]),
        .D(data_IBUF[14]),
        .O(output0[14]),
        .WCLK(clk_IBUF_BUFG),
        .WE(write_en_IBUF));
  (* INIT = "32'h00000000" *) 
  RAM32X1S_HD17 data_mem_reg_0_31_15_15
       (.A0(address_IBUF[2]),
        .A1(address_IBUF[3]),
        .A2(address_IBUF[4]),
        .A3(address_IBUF[5]),
        .A4(address_IBUF[6]),
        .D(data_IBUF[15]),
        .O(output0[15]),
        .WCLK(clk_IBUF_BUFG),
        .WE(write_en_IBUF));
  (* INIT = "32'h00000000" *) 
  RAM32X1S_HD18 data_mem_reg_0_31_16_16
       (.A0(address_IBUF[2]),
        .A1(address_IBUF[3]),
        .A2(address_IBUF[4]),
        .A3(address_IBUF[5]),
        .A4(address_IBUF[6]),
        .D(data_IBUF[16]),
        .O(output0[16]),
        .WCLK(clk_IBUF_BUFG),
        .WE(write_en_IBUF));
  (* INIT = "32'h00000000" *) 
  RAM32X1S_HD19 data_mem_reg_0_31_17_17
       (.A0(address_IBUF[2]),
        .A1(address_IBUF[3]),
        .A2(address_IBUF[4]),
        .A3(address_IBUF[5]),
        .A4(address_IBUF[6]),
        .D(data_IBUF[17]),
        .O(output0[17]),
        .WCLK(clk_IBUF_BUFG),
        .WE(write_en_IBUF));
  (* INIT = "32'h00000000" *) 
  RAM32X1S_HD20 data_mem_reg_0_31_18_18
       (.A0(address_IBUF[2]),
        .A1(address_IBUF[3]),
        .A2(address_IBUF[4]),
        .A3(address_IBUF[5]),
        .A4(address_IBUF[6]),
        .D(data_IBUF[18]),
        .O(output0[18]),
        .WCLK(clk_IBUF_BUFG),
        .WE(write_en_IBUF));
  (* INIT = "32'h00000000" *) 
  RAM32X1S_HD21 data_mem_reg_0_31_19_19
       (.A0(address_IBUF[2]),
        .A1(address_IBUF[3]),
        .A2(address_IBUF[4]),
        .A3(address_IBUF[5]),
        .A4(address_IBUF[6]),
        .D(data_IBUF[19]),
        .O(output0[19]),
        .WCLK(clk_IBUF_BUFG),
        .WE(write_en_IBUF));
  (* INIT = "32'h00000000" *) 
  RAM32X1S_HD22 data_mem_reg_0_31_1_1
       (.A0(address_IBUF[2]),
        .A1(address_IBUF[3]),
        .A2(address_IBUF[4]),
        .A3(address_IBUF[5]),
        .A4(address_IBUF[6]),
        .D(data_IBUF[1]),
        .O(output0[1]),
        .WCLK(clk_IBUF_BUFG),
        .WE(write_en_IBUF));
  (* INIT = "32'h00000000" *) 
  RAM32X1S_HD23 data_mem_reg_0_31_20_20
       (.A0(address_IBUF[2]),
        .A1(address_IBUF[3]),
        .A2(address_IBUF[4]),
        .A3(address_IBUF[5]),
        .A4(address_IBUF[6]),
        .D(data_IBUF[20]),
        .O(output0[20]),
        .WCLK(clk_IBUF_BUFG),
        .WE(write_en_IBUF));
  (* INIT = "32'h00000000" *) 
  RAM32X1S_HD24 data_mem_reg_0_31_21_21
       (.A0(address_IBUF[2]),
        .A1(address_IBUF[3]),
        .A2(address_IBUF[4]),
        .A3(address_IBUF[5]),
        .A4(address_IBUF[6]),
        .D(data_IBUF[21]),
        .O(output0[21]),
        .WCLK(clk_IBUF_BUFG),
        .WE(write_en_IBUF));
  (* INIT = "32'h00000000" *) 
  RAM32X1S_HD25 data_mem_reg_0_31_22_22
       (.A0(address_IBUF[2]),
        .A1(address_IBUF[3]),
        .A2(address_IBUF[4]),
        .A3(address_IBUF[5]),
        .A4(address_IBUF[6]),
        .D(data_IBUF[22]),
        .O(output0[22]),
        .WCLK(clk_IBUF_BUFG),
        .WE(write_en_IBUF));
  (* INIT = "32'h00000000" *) 
  RAM32X1S_HD26 data_mem_reg_0_31_23_23
       (.A0(address_IBUF[2]),
        .A1(address_IBUF[3]),
        .A2(address_IBUF[4]),
        .A3(address_IBUF[5]),
        .A4(address_IBUF[6]),
        .D(data_IBUF[23]),
        .O(output0[23]),
        .WCLK(clk_IBUF_BUFG),
        .WE(write_en_IBUF));
  (* INIT = "32'h00000000" *) 
  RAM32X1S_HD27 data_mem_reg_0_31_24_24
       (.A0(address_IBUF[2]),
        .A1(address_IBUF[3]),
        .A2(address_IBUF[4]),
        .A3(address_IBUF[5]),
        .A4(address_IBUF[6]),
        .D(data_IBUF[24]),
        .O(output0[24]),
        .WCLK(clk_IBUF_BUFG),
        .WE(write_en_IBUF));
  (* INIT = "32'h00000000" *) 
  RAM32X1S_HD28 data_mem_reg_0_31_25_25
       (.A0(address_IBUF[2]),
        .A1(address_IBUF[3]),
        .A2(address_IBUF[4]),
        .A3(address_IBUF[5]),
        .A4(address_IBUF[6]),
        .D(data_IBUF[25]),
        .O(output0[25]),
        .WCLK(clk_IBUF_BUFG),
        .WE(write_en_IBUF));
  (* INIT = "32'h00000000" *) 
  RAM32X1S_HD29 data_mem_reg_0_31_26_26
       (.A0(address_IBUF[2]),
        .A1(address_IBUF[3]),
        .A2(address_IBUF[4]),
        .A3(address_IBUF[5]),
        .A4(address_IBUF[6]),
        .D(data_IBUF[26]),
        .O(output0[26]),
        .WCLK(clk_IBUF_BUFG),
        .WE(write_en_IBUF));
  (* INIT = "32'h00000000" *) 
  RAM32X1S_HD30 data_mem_reg_0_31_27_27
       (.A0(address_IBUF[2]),
        .A1(address_IBUF[3]),
        .A2(address_IBUF[4]),
        .A3(address_IBUF[5]),
        .A4(address_IBUF[6]),
        .D(data_IBUF[27]),
        .O(output0[27]),
        .WCLK(clk_IBUF_BUFG),
        .WE(write_en_IBUF));
  (* INIT = "32'h00000000" *) 
  RAM32X1S_HD31 data_mem_reg_0_31_28_28
       (.A0(address_IBUF[2]),
        .A1(address_IBUF[3]),
        .A2(address_IBUF[4]),
        .A3(address_IBUF[5]),
        .A4(address_IBUF[6]),
        .D(data_IBUF[28]),
        .O(output0[28]),
        .WCLK(clk_IBUF_BUFG),
        .WE(write_en_IBUF));
  (* INIT = "32'h00000000" *) 
  RAM32X1S_HD32 data_mem_reg_0_31_29_29
       (.A0(address_IBUF[2]),
        .A1(address_IBUF[3]),
        .A2(address_IBUF[4]),
        .A3(address_IBUF[5]),
        .A4(address_IBUF[6]),
        .D(data_IBUF[29]),
        .O(output0[29]),
        .WCLK(clk_IBUF_BUFG),
        .WE(write_en_IBUF));
  (* INIT = "32'h00000000" *) 
  RAM32X1S_HD33 data_mem_reg_0_31_2_2
       (.A0(address_IBUF[2]),
        .A1(address_IBUF[3]),
        .A2(address_IBUF[4]),
        .A3(address_IBUF[5]),
        .A4(address_IBUF[6]),
        .D(data_IBUF[2]),
        .O(output0[2]),
        .WCLK(clk_IBUF_BUFG),
        .WE(write_en_IBUF));
  (* INIT = "32'h00000000" *) 
  RAM32X1S_HD34 data_mem_reg_0_31_30_30
       (.A0(address_IBUF[2]),
        .A1(address_IBUF[3]),
        .A2(address_IBUF[4]),
        .A3(address_IBUF[5]),
        .A4(address_IBUF[6]),
        .D(data_IBUF[30]),
        .O(output0[30]),
        .WCLK(clk_IBUF_BUFG),
        .WE(write_en_IBUF));
  (* INIT = "32'h00000000" *) 
  RAM32X1S_HD35 data_mem_reg_0_31_31_31
       (.A0(address_IBUF[2]),
        .A1(address_IBUF[3]),
        .A2(address_IBUF[4]),
        .A3(address_IBUF[5]),
        .A4(address_IBUF[6]),
        .D(data_IBUF[31]),
        .O(output0[31]),
        .WCLK(clk_IBUF_BUFG),
        .WE(write_en_IBUF));
  (* INIT = "32'h00000000" *) 
  RAM32X1S_HD36 data_mem_reg_0_31_3_3
       (.A0(address_IBUF[2]),
        .A1(address_IBUF[3]),
        .A2(address_IBUF[4]),
        .A3(address_IBUF[5]),
        .A4(address_IBUF[6]),
        .D(data_IBUF[3]),
        .O(output0[3]),
        .WCLK(clk_IBUF_BUFG),
        .WE(write_en_IBUF));
  (* INIT = "32'h00000000" *) 
  RAM32X1S_HD37 data_mem_reg_0_31_4_4
       (.A0(address_IBUF[2]),
        .A1(address_IBUF[3]),
        .A2(address_IBUF[4]),
        .A3(address_IBUF[5]),
        .A4(address_IBUF[6]),
        .D(data_IBUF[4]),
        .O(output0[4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(write_en_IBUF));
  (* INIT = "32'h00000000" *) 
  RAM32X1S_HD38 data_mem_reg_0_31_5_5
       (.A0(address_IBUF[2]),
        .A1(address_IBUF[3]),
        .A2(address_IBUF[4]),
        .A3(address_IBUF[5]),
        .A4(address_IBUF[6]),
        .D(data_IBUF[5]),
        .O(output0[5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(write_en_IBUF));
  (* INIT = "32'h00000000" *) 
  RAM32X1S_HD39 data_mem_reg_0_31_6_6
       (.A0(address_IBUF[2]),
        .A1(address_IBUF[3]),
        .A2(address_IBUF[4]),
        .A3(address_IBUF[5]),
        .A4(address_IBUF[6]),
        .D(data_IBUF[6]),
        .O(output0[6]),
        .WCLK(clk_IBUF_BUFG),
        .WE(write_en_IBUF));
  (* INIT = "32'h00000000" *) 
  RAM32X1S_HD40 data_mem_reg_0_31_7_7
       (.A0(address_IBUF[2]),
        .A1(address_IBUF[3]),
        .A2(address_IBUF[4]),
        .A3(address_IBUF[5]),
        .A4(address_IBUF[6]),
        .D(data_IBUF[7]),
        .O(output0[7]),
        .WCLK(clk_IBUF_BUFG),
        .WE(write_en_IBUF));
  (* INIT = "32'h00000000" *) 
  RAM32X1S_HD41 data_mem_reg_0_31_8_8
       (.A0(address_IBUF[2]),
        .A1(address_IBUF[3]),
        .A2(address_IBUF[4]),
        .A3(address_IBUF[5]),
        .A4(address_IBUF[6]),
        .D(data_IBUF[8]),
        .O(output0[8]),
        .WCLK(clk_IBUF_BUFG),
        .WE(write_en_IBUF));
  (* INIT = "32'h00000000" *) 
  RAM32X1S_HD42 data_mem_reg_0_31_9_9
       (.A0(address_IBUF[2]),
        .A1(address_IBUF[3]),
        .A2(address_IBUF[4]),
        .A3(address_IBUF[5]),
        .A4(address_IBUF[6]),
        .D(data_IBUF[9]),
        .O(output0[9]),
        .WCLK(clk_IBUF_BUFG),
        .WE(write_en_IBUF));
  OBUF \output[0]_INST_0 
       (.I(output_OBUF[0]),
        .O(\output [0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \output[0]_INST_0_i_1 
       (.I0(read_en_IBUF),
        .I1(output0[0]),
        .O(output_OBUF[0]));
  OBUF \output[10]_INST_0 
       (.I(output_OBUF[10]),
        .O(\output [10]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \output[10]_INST_0_i_1 
       (.I0(read_en_IBUF),
        .I1(output0[10]),
        .O(output_OBUF[10]));
  OBUF \output[11]_INST_0 
       (.I(output_OBUF[11]),
        .O(\output [11]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \output[11]_INST_0_i_1 
       (.I0(read_en_IBUF),
        .I1(output0[11]),
        .O(output_OBUF[11]));
  OBUF \output[12]_INST_0 
       (.I(output_OBUF[12]),
        .O(\output [12]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \output[12]_INST_0_i_1 
       (.I0(read_en_IBUF),
        .I1(output0[12]),
        .O(output_OBUF[12]));
  OBUF \output[13]_INST_0 
       (.I(output_OBUF[13]),
        .O(\output [13]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \output[13]_INST_0_i_1 
       (.I0(read_en_IBUF),
        .I1(output0[13]),
        .O(output_OBUF[13]));
  OBUF \output[14]_INST_0 
       (.I(output_OBUF[14]),
        .O(\output [14]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \output[14]_INST_0_i_1 
       (.I0(read_en_IBUF),
        .I1(output0[14]),
        .O(output_OBUF[14]));
  OBUF \output[15]_INST_0 
       (.I(output_OBUF[15]),
        .O(\output [15]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \output[15]_INST_0_i_1 
       (.I0(read_en_IBUF),
        .I1(output0[15]),
        .O(output_OBUF[15]));
  OBUF \output[16]_INST_0 
       (.I(output_OBUF[16]),
        .O(\output [16]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \output[16]_INST_0_i_1 
       (.I0(read_en_IBUF),
        .I1(output0[16]),
        .O(output_OBUF[16]));
  OBUF \output[17]_INST_0 
       (.I(output_OBUF[17]),
        .O(\output [17]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \output[17]_INST_0_i_1 
       (.I0(read_en_IBUF),
        .I1(output0[17]),
        .O(output_OBUF[17]));
  OBUF \output[18]_INST_0 
       (.I(output_OBUF[18]),
        .O(\output [18]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \output[18]_INST_0_i_1 
       (.I0(read_en_IBUF),
        .I1(output0[18]),
        .O(output_OBUF[18]));
  OBUF \output[19]_INST_0 
       (.I(output_OBUF[19]),
        .O(\output [19]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \output[19]_INST_0_i_1 
       (.I0(read_en_IBUF),
        .I1(output0[19]),
        .O(output_OBUF[19]));
  OBUF \output[1]_INST_0 
       (.I(output_OBUF[1]),
        .O(\output [1]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \output[1]_INST_0_i_1 
       (.I0(read_en_IBUF),
        .I1(output0[1]),
        .O(output_OBUF[1]));
  OBUF \output[20]_INST_0 
       (.I(output_OBUF[20]),
        .O(\output [20]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \output[20]_INST_0_i_1 
       (.I0(read_en_IBUF),
        .I1(output0[20]),
        .O(output_OBUF[20]));
  OBUF \output[21]_INST_0 
       (.I(output_OBUF[21]),
        .O(\output [21]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \output[21]_INST_0_i_1 
       (.I0(read_en_IBUF),
        .I1(output0[21]),
        .O(output_OBUF[21]));
  OBUF \output[22]_INST_0 
       (.I(output_OBUF[22]),
        .O(\output [22]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \output[22]_INST_0_i_1 
       (.I0(read_en_IBUF),
        .I1(output0[22]),
        .O(output_OBUF[22]));
  OBUF \output[23]_INST_0 
       (.I(output_OBUF[23]),
        .O(\output [23]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \output[23]_INST_0_i_1 
       (.I0(read_en_IBUF),
        .I1(output0[23]),
        .O(output_OBUF[23]));
  OBUF \output[24]_INST_0 
       (.I(output_OBUF[24]),
        .O(\output [24]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \output[24]_INST_0_i_1 
       (.I0(read_en_IBUF),
        .I1(output0[24]),
        .O(output_OBUF[24]));
  OBUF \output[25]_INST_0 
       (.I(output_OBUF[25]),
        .O(\output [25]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \output[25]_INST_0_i_1 
       (.I0(read_en_IBUF),
        .I1(output0[25]),
        .O(output_OBUF[25]));
  OBUF \output[26]_INST_0 
       (.I(output_OBUF[26]),
        .O(\output [26]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \output[26]_INST_0_i_1 
       (.I0(read_en_IBUF),
        .I1(output0[26]),
        .O(output_OBUF[26]));
  OBUF \output[27]_INST_0 
       (.I(output_OBUF[27]),
        .O(\output [27]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \output[27]_INST_0_i_1 
       (.I0(read_en_IBUF),
        .I1(output0[27]),
        .O(output_OBUF[27]));
  OBUF \output[28]_INST_0 
       (.I(output_OBUF[28]),
        .O(\output [28]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \output[28]_INST_0_i_1 
       (.I0(read_en_IBUF),
        .I1(output0[28]),
        .O(output_OBUF[28]));
  OBUF \output[29]_INST_0 
       (.I(output_OBUF[29]),
        .O(\output [29]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \output[29]_INST_0_i_1 
       (.I0(read_en_IBUF),
        .I1(output0[29]),
        .O(output_OBUF[29]));
  OBUF \output[2]_INST_0 
       (.I(output_OBUF[2]),
        .O(\output [2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \output[2]_INST_0_i_1 
       (.I0(read_en_IBUF),
        .I1(output0[2]),
        .O(output_OBUF[2]));
  OBUF \output[30]_INST_0 
       (.I(output_OBUF[30]),
        .O(\output [30]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \output[30]_INST_0_i_1 
       (.I0(read_en_IBUF),
        .I1(output0[30]),
        .O(output_OBUF[30]));
  OBUF \output[31]_INST_0 
       (.I(output_OBUF[31]),
        .O(\output [31]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \output[31]_INST_0_i_1 
       (.I0(read_en_IBUF),
        .I1(output0[31]),
        .O(output_OBUF[31]));
  OBUF \output[3]_INST_0 
       (.I(output_OBUF[3]),
        .O(\output [3]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \output[3]_INST_0_i_1 
       (.I0(read_en_IBUF),
        .I1(output0[3]),
        .O(output_OBUF[3]));
  OBUF \output[4]_INST_0 
       (.I(output_OBUF[4]),
        .O(\output [4]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \output[4]_INST_0_i_1 
       (.I0(read_en_IBUF),
        .I1(output0[4]),
        .O(output_OBUF[4]));
  OBUF \output[5]_INST_0 
       (.I(output_OBUF[5]),
        .O(\output [5]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \output[5]_INST_0_i_1 
       (.I0(read_en_IBUF),
        .I1(output0[5]),
        .O(output_OBUF[5]));
  OBUF \output[6]_INST_0 
       (.I(output_OBUF[6]),
        .O(\output [6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \output[6]_INST_0_i_1 
       (.I0(read_en_IBUF),
        .I1(output0[6]),
        .O(output_OBUF[6]));
  OBUF \output[7]_INST_0 
       (.I(output_OBUF[7]),
        .O(\output [7]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \output[7]_INST_0_i_1 
       (.I0(read_en_IBUF),
        .I1(output0[7]),
        .O(output_OBUF[7]));
  OBUF \output[8]_INST_0 
       (.I(output_OBUF[8]),
        .O(\output [8]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \output[8]_INST_0_i_1 
       (.I0(read_en_IBUF),
        .I1(output0[8]),
        .O(output_OBUF[8]));
  OBUF \output[9]_INST_0 
       (.I(output_OBUF[9]),
        .O(\output [9]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \output[9]_INST_0_i_1 
       (.I0(read_en_IBUF),
        .I1(output0[9]),
        .O(output_OBUF[9]));
  IBUF read_en_IBUF_inst
       (.I(read_en),
        .O(read_en_IBUF));
  IBUF write_en_IBUF_inst
       (.I(write_en),
        .O(write_en_IBUF));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
