{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 07 15:11:34 2008 " "Info: Processing started: Mon Apr 07 15:11:34 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mc_interface -c mc_interface --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mc_interface -c mc_interface --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "top.bdf" "" { Schematic "K:/ece480/verilog/mc_interface/top.bdf" { { 136 -144 24 152 "clock" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "sclk " "Info: Assuming node \"sclk\" is an undefined clock" {  } { { "top.bdf" "" { Schematic "K:/ece480/verilog/mc_interface/top.bdf" { { 240 -144 24 256 "sclk" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "sclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register mc_interface:inst\|cali\[19\] register mc_interface:inst\|calinum\[3\] 242.66 MHz 4.121 ns Internal " "Info: Clock \"clock\" has Internal fmax of 242.66 MHz between source register \"mc_interface:inst\|cali\[19\]\" and destination register \"mc_interface:inst\|calinum\[3\]\" (period= 4.121 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.927 ns + Longest register register " "Info: + Longest register to register delay is 3.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mc_interface:inst\|cali\[19\] 1 REG LC_X18_Y5_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X18_Y5_N9; Fanout = 2; REG Node = 'mc_interface:inst\|cali\[19\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { mc_interface:inst|cali[19] } "NODE_NAME" } } { "mc_interface.v" "" { Text "K:/ece480/verilog/mc_interface/mc_interface.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.943 ns) + CELL(0.459 ns) 1.402 ns mc_interface:inst\|WideAnd1~154 2 COMB LC_X17_Y5_N5 1 " "Info: 2: + IC(0.943 ns) + CELL(0.459 ns) = 1.402 ns; Loc. = LC_X17_Y5_N5; Fanout = 1; COMB Node = 'mc_interface:inst\|WideAnd1~154'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.402 ns" { mc_interface:inst|cali[19] mc_interface:inst|WideAnd1~154 } "NODE_NAME" } } { "mc_interface.v" "" { Text "K:/ece480/verilog/mc_interface/mc_interface.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.087 ns) 2.534 ns mc_interface:inst\|WideAnd1 3 COMB LC_X17_Y6_N5 4 " "Info: 3: + IC(1.045 ns) + CELL(0.087 ns) = 2.534 ns; Loc. = LC_X17_Y6_N5; Fanout = 4; COMB Node = 'mc_interface:inst\|WideAnd1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.132 ns" { mc_interface:inst|WideAnd1~154 mc_interface:inst|WideAnd1 } "NODE_NAME" } } { "mc_interface.v" "" { Text "K:/ece480/verilog/mc_interface/mc_interface.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.341 ns) 3.216 ns mc_interface:inst\|calinum\[0\]~76COUT1_82 4 COMB LC_X17_Y6_N6 2 " "Info: 4: + IC(0.341 ns) + CELL(0.341 ns) = 3.216 ns; Loc. = LC_X17_Y6_N6; Fanout = 2; COMB Node = 'mc_interface:inst\|calinum\[0\]~76COUT1_82'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.682 ns" { mc_interface:inst|WideAnd1 mc_interface:inst|calinum[0]~76COUT1_82 } "NODE_NAME" } } { "mc_interface.v" "" { Text "K:/ece480/verilog/mc_interface/mc_interface.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 3.278 ns mc_interface:inst\|calinum\[1\]~77COUT1 5 COMB LC_X17_Y6_N7 2 " "Info: 5: + IC(0.000 ns) + CELL(0.062 ns) = 3.278 ns; Loc. = LC_X17_Y6_N7; Fanout = 2; COMB Node = 'mc_interface:inst\|calinum\[1\]~77COUT1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.062 ns" { mc_interface:inst|calinum[0]~76COUT1_82 mc_interface:inst|calinum[1]~77COUT1 } "NODE_NAME" } } { "mc_interface.v" "" { Text "K:/ece480/verilog/mc_interface/mc_interface.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 3.340 ns mc_interface:inst\|calinum\[2\]~78COUT1_83 6 COMB LC_X17_Y6_N8 1 " "Info: 6: + IC(0.000 ns) + CELL(0.062 ns) = 3.340 ns; Loc. = LC_X17_Y6_N8; Fanout = 1; COMB Node = 'mc_interface:inst\|calinum\[2\]~78COUT1_83'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.062 ns" { mc_interface:inst|calinum[1]~77COUT1 mc_interface:inst|calinum[2]~78COUT1_83 } "NODE_NAME" } } { "mc_interface.v" "" { Text "K:/ece480/verilog/mc_interface/mc_interface.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.587 ns) 3.927 ns mc_interface:inst\|calinum\[3\] 7 REG LC_X17_Y6_N9 2 " "Info: 7: + IC(0.000 ns) + CELL(0.587 ns) = 3.927 ns; Loc. = LC_X17_Y6_N9; Fanout = 2; REG Node = 'mc_interface:inst\|calinum\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.587 ns" { mc_interface:inst|calinum[2]~78COUT1_83 mc_interface:inst|calinum[3] } "NODE_NAME" } } { "mc_interface.v" "" { Text "K:/ece480/verilog/mc_interface/mc_interface.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 40.69 % ) " "Info: Total cell delay = 1.598 ns ( 40.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.329 ns ( 59.31 % ) " "Info: Total interconnect delay = 2.329 ns ( 59.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.927 ns" { mc_interface:inst|cali[19] mc_interface:inst|WideAnd1~154 mc_interface:inst|WideAnd1 mc_interface:inst|calinum[0]~76COUT1_82 mc_interface:inst|calinum[1]~77COUT1 mc_interface:inst|calinum[2]~78COUT1_83 mc_interface:inst|calinum[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.927 ns" { mc_interface:inst|cali[19] mc_interface:inst|WideAnd1~154 mc_interface:inst|WideAnd1 mc_interface:inst|calinum[0]~76COUT1_82 mc_interface:inst|calinum[1]~77COUT1 mc_interface:inst|calinum[2]~78COUT1_83 mc_interface:inst|calinum[3] } { 0.000ns 0.943ns 1.045ns 0.341ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.459ns 0.087ns 0.341ns 0.062ns 0.062ns 0.587ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.008 ns - Smallest " "Info: - Smallest clock skew is -0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.469 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 3.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns clock 1 CLK PIN_K17 26 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_K17; Fanout = 26; CLK Node = 'clock'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top.bdf" "" { Schematic "K:/ece480/verilog/mc_interface/top.bdf" { { 136 -144 24 152 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.889 ns) + CELL(0.560 ns) 3.469 ns mc_interface:inst\|calinum\[3\] 2 REG LC_X17_Y6_N9 2 " "Info: 2: + IC(1.889 ns) + CELL(0.560 ns) = 3.469 ns; Loc. = LC_X17_Y6_N9; Fanout = 2; REG Node = 'mc_interface:inst\|calinum\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.449 ns" { clock mc_interface:inst|calinum[3] } "NODE_NAME" } } { "mc_interface.v" "" { Text "K:/ece480/verilog/mc_interface/mc_interface.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.580 ns ( 45.55 % ) " "Info: Total cell delay = 1.580 ns ( 45.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.889 ns ( 54.45 % ) " "Info: Total interconnect delay = 1.889 ns ( 54.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.469 ns" { clock mc_interface:inst|calinum[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.469 ns" { clock clock~out0 mc_interface:inst|calinum[3] } { 0.000ns 0.000ns 1.889ns } { 0.000ns 1.020ns 0.560ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.477 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 3.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns clock 1 CLK PIN_K17 26 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_K17; Fanout = 26; CLK Node = 'clock'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top.bdf" "" { Schematic "K:/ece480/verilog/mc_interface/top.bdf" { { 136 -144 24 152 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.897 ns) + CELL(0.560 ns) 3.477 ns mc_interface:inst\|cali\[19\] 2 REG LC_X18_Y5_N9 2 " "Info: 2: + IC(1.897 ns) + CELL(0.560 ns) = 3.477 ns; Loc. = LC_X18_Y5_N9; Fanout = 2; REG Node = 'mc_interface:inst\|cali\[19\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.457 ns" { clock mc_interface:inst|cali[19] } "NODE_NAME" } } { "mc_interface.v" "" { Text "K:/ece480/verilog/mc_interface/mc_interface.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.580 ns ( 45.44 % ) " "Info: Total cell delay = 1.580 ns ( 45.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.897 ns ( 54.56 % ) " "Info: Total interconnect delay = 1.897 ns ( 54.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.477 ns" { clock mc_interface:inst|cali[19] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.477 ns" { clock clock~out0 mc_interface:inst|cali[19] } { 0.000ns 0.000ns 1.897ns } { 0.000ns 1.020ns 0.560ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.469 ns" { clock mc_interface:inst|calinum[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.469 ns" { clock clock~out0 mc_interface:inst|calinum[3] } { 0.000ns 0.000ns 1.889ns } { 0.000ns 1.020ns 0.560ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.477 ns" { clock mc_interface:inst|cali[19] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.477 ns" { clock clock~out0 mc_interface:inst|cali[19] } { 0.000ns 0.000ns 1.897ns } { 0.000ns 1.020ns 0.560ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns + " "Info: + Micro clock to output delay of source is 0.176 ns" {  } { { "mc_interface.v" "" { Text "K:/ece480/verilog/mc_interface/mc_interface.v" 42 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "mc_interface.v" "" { Text "K:/ece480/verilog/mc_interface/mc_interface.v" 42 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.927 ns" { mc_interface:inst|cali[19] mc_interface:inst|WideAnd1~154 mc_interface:inst|WideAnd1 mc_interface:inst|calinum[0]~76COUT1_82 mc_interface:inst|calinum[1]~77COUT1 mc_interface:inst|calinum[2]~78COUT1_83 mc_interface:inst|calinum[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.927 ns" { mc_interface:inst|cali[19] mc_interface:inst|WideAnd1~154 mc_interface:inst|WideAnd1 mc_interface:inst|calinum[0]~76COUT1_82 mc_interface:inst|calinum[1]~77COUT1 mc_interface:inst|calinum[2]~78COUT1_83 mc_interface:inst|calinum[3] } { 0.000ns 0.943ns 1.045ns 0.341ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.459ns 0.087ns 0.341ns 0.062ns 0.062ns 0.587ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.469 ns" { clock mc_interface:inst|calinum[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.469 ns" { clock clock~out0 mc_interface:inst|calinum[3] } { 0.000ns 0.000ns 1.889ns } { 0.000ns 1.020ns 0.560ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.477 ns" { clock mc_interface:inst|cali[19] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.477 ns" { clock clock~out0 mc_interface:inst|cali[19] } { 0.000ns 0.000ns 1.897ns } { 0.000ns 1.020ns 0.560ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "sclk register register ADC_interface:inst1\|data\[1\] ADC_interface:inst1\|data\[2\] 422.12 MHz Internal " "Info: Clock \"sclk\" Internal fmax is restricted to 422.12 MHz between source register \"ADC_interface:inst1\|data\[1\]\" and destination register \"ADC_interface:inst1\|data\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.369 ns " "Info: fmax restricted to clock pin edge rate 2.369 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.834 ns + Longest register register " "Info: + Longest register to register delay is 0.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ADC_interface:inst1\|data\[1\] 1 REG LC_X13_Y6_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y6_N5; Fanout = 2; REG Node = 'ADC_interface:inst1\|data\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ADC_interface:inst1|data[1] } "NODE_NAME" } } { "ADC_interface.v" "" { Text "K:/ece480/verilog/mc_interface/ADC_interface.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.235 ns) 0.834 ns ADC_interface:inst1\|data\[2\] 2 REG LC_X12_Y6_N0 2 " "Info: 2: + IC(0.599 ns) + CELL(0.235 ns) = 0.834 ns; Loc. = LC_X12_Y6_N0; Fanout = 2; REG Node = 'ADC_interface:inst1\|data\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.834 ns" { ADC_interface:inst1|data[1] ADC_interface:inst1|data[2] } "NODE_NAME" } } { "ADC_interface.v" "" { Text "K:/ece480/verilog/mc_interface/ADC_interface.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.235 ns ( 28.18 % ) " "Info: Total cell delay = 0.235 ns ( 28.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.599 ns ( 71.82 % ) " "Info: Total interconnect delay = 0.599 ns ( 71.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.834 ns" { ADC_interface:inst1|data[1] ADC_interface:inst1|data[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.834 ns" { ADC_interface:inst1|data[1] ADC_interface:inst1|data[2] } { 0.000ns 0.599ns } { 0.000ns 0.235ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk destination 6.006 ns + Shortest register " "Info: + Shortest clock path from clock \"sclk\" to destination register is 6.006 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.141 ns) 1.141 ns sclk 1 CLK PIN_AD21 12 " "Info: 1: + IC(0.000 ns) + CELL(1.141 ns) = 1.141 ns; Loc. = PIN_AD21; Fanout = 12; CLK Node = 'sclk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "top.bdf" "" { Schematic "K:/ece480/verilog/mc_interface/top.bdf" { { 240 -144 24 256 "sclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.305 ns) + CELL(0.560 ns) 6.006 ns ADC_interface:inst1\|data\[2\] 2 REG LC_X12_Y6_N0 2 " "Info: 2: + IC(4.305 ns) + CELL(0.560 ns) = 6.006 ns; Loc. = LC_X12_Y6_N0; Fanout = 2; REG Node = 'ADC_interface:inst1\|data\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.865 ns" { sclk ADC_interface:inst1|data[2] } "NODE_NAME" } } { "ADC_interface.v" "" { Text "K:/ece480/verilog/mc_interface/ADC_interface.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.701 ns ( 28.32 % ) " "Info: Total cell delay = 1.701 ns ( 28.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.305 ns ( 71.68 % ) " "Info: Total interconnect delay = 4.305 ns ( 71.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.006 ns" { sclk ADC_interface:inst1|data[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.006 ns" { sclk sclk~out0 ADC_interface:inst1|data[2] } { 0.000ns 0.000ns 4.305ns } { 0.000ns 1.141ns 0.560ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk source 6.006 ns - Longest register " "Info: - Longest clock path from clock \"sclk\" to source register is 6.006 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.141 ns) 1.141 ns sclk 1 CLK PIN_AD21 12 " "Info: 1: + IC(0.000 ns) + CELL(1.141 ns) = 1.141 ns; Loc. = PIN_AD21; Fanout = 12; CLK Node = 'sclk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "top.bdf" "" { Schematic "K:/ece480/verilog/mc_interface/top.bdf" { { 240 -144 24 256 "sclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.305 ns) + CELL(0.560 ns) 6.006 ns ADC_interface:inst1\|data\[1\] 2 REG LC_X13_Y6_N5 2 " "Info: 2: + IC(4.305 ns) + CELL(0.560 ns) = 6.006 ns; Loc. = LC_X13_Y6_N5; Fanout = 2; REG Node = 'ADC_interface:inst1\|data\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.865 ns" { sclk ADC_interface:inst1|data[1] } "NODE_NAME" } } { "ADC_interface.v" "" { Text "K:/ece480/verilog/mc_interface/ADC_interface.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.701 ns ( 28.32 % ) " "Info: Total cell delay = 1.701 ns ( 28.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.305 ns ( 71.68 % ) " "Info: Total interconnect delay = 4.305 ns ( 71.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.006 ns" { sclk ADC_interface:inst1|data[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.006 ns" { sclk sclk~out0 ADC_interface:inst1|data[1] } { 0.000ns 0.000ns 4.305ns } { 0.000ns 1.141ns 0.560ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.006 ns" { sclk ADC_interface:inst1|data[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.006 ns" { sclk sclk~out0 ADC_interface:inst1|data[2] } { 0.000ns 0.000ns 4.305ns } { 0.000ns 1.141ns 0.560ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.006 ns" { sclk ADC_interface:inst1|data[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.006 ns" { sclk sclk~out0 ADC_interface:inst1|data[1] } { 0.000ns 0.000ns 4.305ns } { 0.000ns 1.141ns 0.560ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns + " "Info: + Micro clock to output delay of source is 0.176 ns" {  } { { "ADC_interface.v" "" { Text "K:/ece480/verilog/mc_interface/ADC_interface.v" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "ADC_interface.v" "" { Text "K:/ece480/verilog/mc_interface/ADC_interface.v" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.834 ns" { ADC_interface:inst1|data[1] ADC_interface:inst1|data[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.834 ns" { ADC_interface:inst1|data[1] ADC_interface:inst1|data[2] } { 0.000ns 0.599ns } { 0.000ns 0.235ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.006 ns" { sclk ADC_interface:inst1|data[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.006 ns" { sclk sclk~out0 ADC_interface:inst1|data[2] } { 0.000ns 0.000ns 4.305ns } { 0.000ns 1.141ns 0.560ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.006 ns" { sclk ADC_interface:inst1|data[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.006 ns" { sclk sclk~out0 ADC_interface:inst1|data[1] } { 0.000ns 0.000ns 4.305ns } { 0.000ns 1.141ns 0.560ns } } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ADC_interface:inst1|data[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { ADC_interface:inst1|data[2] } {  } {  } } } { "ADC_interface.v" "" { Text "K:/ece480/verilog/mc_interface/ADC_interface.v" 30 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "mc_interface:inst\|cali\[10\] reset clock 6.255 ns register " "Info: tsu for register \"mc_interface:inst\|cali\[10\]\" (data pin = \"reset\", clock pin = \"clock\") is 6.255 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.722 ns + Longest pin register " "Info: + Longest pin to register delay is 9.722 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.295 ns) 1.295 ns reset 1 PIN PIN_W5 40 " "Info: 1: + IC(0.000 ns) + CELL(1.295 ns) = 1.295 ns; Loc. = PIN_W5; Fanout = 40; PIN Node = 'reset'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "top.bdf" "" { Schematic "K:/ece480/verilog/mc_interface/top.bdf" { { 208 -144 24 224 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.098 ns) + CELL(0.213 ns) 7.606 ns mc_interface:inst\|calinum\[1\]~80 2 COMB LC_X13_Y6_N2 24 " "Info: 2: + IC(6.098 ns) + CELL(0.213 ns) = 7.606 ns; Loc. = LC_X13_Y6_N2; Fanout = 24; COMB Node = 'mc_interface:inst\|calinum\[1\]~80'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.311 ns" { reset mc_interface:inst|calinum[1]~80 } "NODE_NAME" } } { "mc_interface.v" "" { Text "K:/ece480/verilog/mc_interface/mc_interface.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.390 ns) + CELL(0.726 ns) 9.722 ns mc_interface:inst\|cali\[10\] 3 REG LC_X18_Y5_N0 4 " "Info: 3: + IC(1.390 ns) + CELL(0.726 ns) = 9.722 ns; Loc. = LC_X18_Y5_N0; Fanout = 4; REG Node = 'mc_interface:inst\|cali\[10\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.116 ns" { mc_interface:inst|calinum[1]~80 mc_interface:inst|cali[10] } "NODE_NAME" } } { "mc_interface.v" "" { Text "K:/ece480/verilog/mc_interface/mc_interface.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.234 ns ( 22.98 % ) " "Info: Total cell delay = 2.234 ns ( 22.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.488 ns ( 77.02 % ) " "Info: Total interconnect delay = 7.488 ns ( 77.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.722 ns" { reset mc_interface:inst|calinum[1]~80 mc_interface:inst|cali[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.722 ns" { reset reset~out0 mc_interface:inst|calinum[1]~80 mc_interface:inst|cali[10] } { 0.000ns 0.000ns 6.098ns 1.390ns } { 0.000ns 1.295ns 0.213ns 0.726ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "mc_interface.v" "" { Text "K:/ece480/verilog/mc_interface/mc_interface.v" 42 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.477 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 3.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns clock 1 CLK PIN_K17 26 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_K17; Fanout = 26; CLK Node = 'clock'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top.bdf" "" { Schematic "K:/ece480/verilog/mc_interface/top.bdf" { { 136 -144 24 152 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.897 ns) + CELL(0.560 ns) 3.477 ns mc_interface:inst\|cali\[10\] 2 REG LC_X18_Y5_N0 4 " "Info: 2: + IC(1.897 ns) + CELL(0.560 ns) = 3.477 ns; Loc. = LC_X18_Y5_N0; Fanout = 4; REG Node = 'mc_interface:inst\|cali\[10\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.457 ns" { clock mc_interface:inst|cali[10] } "NODE_NAME" } } { "mc_interface.v" "" { Text "K:/ece480/verilog/mc_interface/mc_interface.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.580 ns ( 45.44 % ) " "Info: Total cell delay = 1.580 ns ( 45.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.897 ns ( 54.56 % ) " "Info: Total interconnect delay = 1.897 ns ( 54.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.477 ns" { clock mc_interface:inst|cali[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.477 ns" { clock clock~out0 mc_interface:inst|cali[10] } { 0.000ns 0.000ns 1.897ns } { 0.000ns 1.020ns 0.560ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.722 ns" { reset mc_interface:inst|calinum[1]~80 mc_interface:inst|cali[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.722 ns" { reset reset~out0 mc_interface:inst|calinum[1]~80 mc_interface:inst|cali[10] } { 0.000ns 0.000ns 6.098ns 1.390ns } { 0.000ns 1.295ns 0.213ns 0.726ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.477 ns" { clock mc_interface:inst|cali[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.477 ns" { clock clock~out0 mc_interface:inst|cali[10] } { 0.000ns 0.000ns 1.897ns } { 0.000ns 1.020ns 0.560ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "sclk data_out\[3\] ADC_interface:inst1\|data\[3\] 12.982 ns register " "Info: tco from clock \"sclk\" to destination pin \"data_out\[3\]\" through register \"ADC_interface:inst1\|data\[3\]\" is 12.982 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk source 6.006 ns + Longest register " "Info: + Longest clock path from clock \"sclk\" to source register is 6.006 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.141 ns) 1.141 ns sclk 1 CLK PIN_AD21 12 " "Info: 1: + IC(0.000 ns) + CELL(1.141 ns) = 1.141 ns; Loc. = PIN_AD21; Fanout = 12; CLK Node = 'sclk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "top.bdf" "" { Schematic "K:/ece480/verilog/mc_interface/top.bdf" { { 240 -144 24 256 "sclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.305 ns) + CELL(0.560 ns) 6.006 ns ADC_interface:inst1\|data\[3\] 2 REG LC_X12_Y6_N3 2 " "Info: 2: + IC(4.305 ns) + CELL(0.560 ns) = 6.006 ns; Loc. = LC_X12_Y6_N3; Fanout = 2; REG Node = 'ADC_interface:inst1\|data\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.865 ns" { sclk ADC_interface:inst1|data[3] } "NODE_NAME" } } { "ADC_interface.v" "" { Text "K:/ece480/verilog/mc_interface/ADC_interface.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.701 ns ( 28.32 % ) " "Info: Total cell delay = 1.701 ns ( 28.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.305 ns ( 71.68 % ) " "Info: Total interconnect delay = 4.305 ns ( 71.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.006 ns" { sclk ADC_interface:inst1|data[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.006 ns" { sclk sclk~out0 ADC_interface:inst1|data[3] } { 0.000ns 0.000ns 4.305ns } { 0.000ns 1.141ns 0.560ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns + " "Info: + Micro clock to output delay of source is 0.176 ns" {  } { { "ADC_interface.v" "" { Text "K:/ece480/verilog/mc_interface/ADC_interface.v" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.800 ns + Longest register pin " "Info: + Longest register to pin delay is 6.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ADC_interface:inst1\|data\[3\] 1 REG LC_X12_Y6_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y6_N3; Fanout = 2; REG Node = 'ADC_interface:inst1\|data\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ADC_interface:inst1|data[3] } "NODE_NAME" } } { "ADC_interface.v" "" { Text "K:/ece480/verilog/mc_interface/ADC_interface.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.459 ns) 1.374 ns mc_interface:inst\|data_out\[3\]~128 2 COMB LC_X9_Y6_N3 1 " "Info: 2: + IC(0.915 ns) + CELL(0.459 ns) = 1.374 ns; Loc. = LC_X9_Y6_N3; Fanout = 1; COMB Node = 'mc_interface:inst\|data_out\[3\]~128'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.374 ns" { ADC_interface:inst1|data[3] mc_interface:inst|data_out[3]~128 } "NODE_NAME" } } { "mc_interface.v" "" { Text "K:/ece480/verilog/mc_interface/mc_interface.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.931 ns) + CELL(2.495 ns) 6.800 ns data_out\[3\] 3 PIN PIN_L24 0 " "Info: 3: + IC(2.931 ns) + CELL(2.495 ns) = 6.800 ns; Loc. = PIN_L24; Fanout = 0; PIN Node = 'data_out\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.426 ns" { mc_interface:inst|data_out[3]~128 data_out[3] } "NODE_NAME" } } { "top.bdf" "" { Schematic "K:/ece480/verilog/mc_interface/top.bdf" { { 168 640 816 184 "data_out\[11..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.954 ns ( 43.44 % ) " "Info: Total cell delay = 2.954 ns ( 43.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.846 ns ( 56.56 % ) " "Info: Total interconnect delay = 3.846 ns ( 56.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.800 ns" { ADC_interface:inst1|data[3] mc_interface:inst|data_out[3]~128 data_out[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.800 ns" { ADC_interface:inst1|data[3] mc_interface:inst|data_out[3]~128 data_out[3] } { 0.000ns 0.915ns 2.931ns } { 0.000ns 0.459ns 2.495ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.006 ns" { sclk ADC_interface:inst1|data[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.006 ns" { sclk sclk~out0 ADC_interface:inst1|data[3] } { 0.000ns 0.000ns 4.305ns } { 0.000ns 1.141ns 0.560ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.800 ns" { ADC_interface:inst1|data[3] mc_interface:inst|data_out[3]~128 data_out[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.800 ns" { ADC_interface:inst1|data[3] mc_interface:inst|data_out[3]~128 data_out[3] } { 0.000ns 0.915ns 2.931ns } { 0.000ns 0.459ns 2.495ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "read data_out\[1\] 12.250 ns Longest " "Info: Longest tpd from source pin \"read\" to destination pin \"data_out\[1\]\" is 12.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.295 ns) 1.295 ns read 1 PIN PIN_AB2 12 " "Info: 1: + IC(0.000 ns) + CELL(1.295 ns) = 1.295 ns; Loc. = PIN_AB2; Fanout = 12; PIN Node = 'read'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "top.bdf" "" { Schematic "K:/ece480/verilog/mc_interface/top.bdf" { { 48 152 320 64 "read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.200 ns) + CELL(0.459 ns) 6.954 ns mc_interface:inst\|data_out\[1\]~130 2 COMB LC_X13_Y6_N8 1 " "Info: 2: + IC(5.200 ns) + CELL(0.459 ns) = 6.954 ns; Loc. = LC_X13_Y6_N8; Fanout = 1; COMB Node = 'mc_interface:inst\|data_out\[1\]~130'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.659 ns" { read mc_interface:inst|data_out[1]~130 } "NODE_NAME" } } { "mc_interface.v" "" { Text "K:/ece480/verilog/mc_interface/mc_interface.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.801 ns) + CELL(2.495 ns) 12.250 ns data_out\[1\] 3 PIN PIN_H28 0 " "Info: 3: + IC(2.801 ns) + CELL(2.495 ns) = 12.250 ns; Loc. = PIN_H28; Fanout = 0; PIN Node = 'data_out\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.296 ns" { mc_interface:inst|data_out[1]~130 data_out[1] } "NODE_NAME" } } { "top.bdf" "" { Schematic "K:/ece480/verilog/mc_interface/top.bdf" { { 168 640 816 184 "data_out\[11..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.249 ns ( 34.69 % ) " "Info: Total cell delay = 4.249 ns ( 34.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.001 ns ( 65.31 % ) " "Info: Total interconnect delay = 8.001 ns ( 65.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.250 ns" { read mc_interface:inst|data_out[1]~130 data_out[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.250 ns" { read read~out0 mc_interface:inst|data_out[1]~130 data_out[1] } { 0.000ns 0.000ns 5.200ns 2.801ns } { 0.000ns 1.295ns 0.459ns 2.495ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "ADC_interface:inst1\|data\[0\] sdata sclk 0.014 ns register " "Info: th for register \"ADC_interface:inst1\|data\[0\]\" (data pin = \"sdata\", clock pin = \"sclk\") is 0.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk destination 6.006 ns + Longest register " "Info: + Longest clock path from clock \"sclk\" to destination register is 6.006 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.141 ns) 1.141 ns sclk 1 CLK PIN_AD21 12 " "Info: 1: + IC(0.000 ns) + CELL(1.141 ns) = 1.141 ns; Loc. = PIN_AD21; Fanout = 12; CLK Node = 'sclk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "top.bdf" "" { Schematic "K:/ece480/verilog/mc_interface/top.bdf" { { 240 -144 24 256 "sclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.305 ns) + CELL(0.560 ns) 6.006 ns ADC_interface:inst1\|data\[0\] 2 REG LC_X13_Y6_N0 2 " "Info: 2: + IC(4.305 ns) + CELL(0.560 ns) = 6.006 ns; Loc. = LC_X13_Y6_N0; Fanout = 2; REG Node = 'ADC_interface:inst1\|data\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.865 ns" { sclk ADC_interface:inst1|data[0] } "NODE_NAME" } } { "ADC_interface.v" "" { Text "K:/ece480/verilog/mc_interface/ADC_interface.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.701 ns ( 28.32 % ) " "Info: Total cell delay = 1.701 ns ( 28.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.305 ns ( 71.68 % ) " "Info: Total interconnect delay = 4.305 ns ( 71.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.006 ns" { sclk ADC_interface:inst1|data[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.006 ns" { sclk sclk~out0 ADC_interface:inst1|data[0] } { 0.000ns 0.000ns 4.305ns } { 0.000ns 1.141ns 0.560ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "ADC_interface.v" "" { Text "K:/ece480/verilog/mc_interface/ADC_interface.v" 30 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.092 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.092 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.141 ns) 1.141 ns sdata 1 PIN PIN_AG22 1 " "Info: 1: + IC(0.000 ns) + CELL(1.141 ns) = 1.141 ns; Loc. = PIN_AG22; Fanout = 1; PIN Node = 'sdata'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { sdata } "NODE_NAME" } } { "top.bdf" "" { Schematic "K:/ece480/verilog/mc_interface/top.bdf" { { 256 -144 24 272 "sdata" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.462 ns) + CELL(0.489 ns) 6.092 ns ADC_interface:inst1\|data\[0\] 2 REG LC_X13_Y6_N0 2 " "Info: 2: + IC(4.462 ns) + CELL(0.489 ns) = 6.092 ns; Loc. = LC_X13_Y6_N0; Fanout = 2; REG Node = 'ADC_interface:inst1\|data\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.951 ns" { sdata ADC_interface:inst1|data[0] } "NODE_NAME" } } { "ADC_interface.v" "" { Text "K:/ece480/verilog/mc_interface/ADC_interface.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.630 ns ( 26.76 % ) " "Info: Total cell delay = 1.630 ns ( 26.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.462 ns ( 73.24 % ) " "Info: Total interconnect delay = 4.462 ns ( 73.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.092 ns" { sdata ADC_interface:inst1|data[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.092 ns" { sdata sdata~out0 ADC_interface:inst1|data[0] } { 0.000ns 0.000ns 4.462ns } { 0.000ns 1.141ns 0.489ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.006 ns" { sclk ADC_interface:inst1|data[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.006 ns" { sclk sclk~out0 ADC_interface:inst1|data[0] } { 0.000ns 0.000ns 4.305ns } { 0.000ns 1.141ns 0.560ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.092 ns" { sdata ADC_interface:inst1|data[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.092 ns" { sdata sdata~out0 ADC_interface:inst1|data[0] } { 0.000ns 0.000ns 4.462ns } { 0.000ns 1.141ns 0.489ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 07 15:11:35 2008 " "Info: Processing ended: Mon Apr 07 15:11:35 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
