Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Mar 28 15:15:04 2023
| Host         : yavin running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_design_analysis -file ./report/mul_fixed_top_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Synthesized
-----------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                                                                                            Path #1                                                                                                                                                                           |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               | 50.000                                                                                                                                                                                                                                                                                                                                                       |
| Path Delay                | 25.900                                                                                                                                                                                                                                                                                                                                                       |
| Logic Delay               | 13.444(52%)                                                                                                                                                                                                                                                                                                                                                  |
| Net Delay                 | 12.456(48%)                                                                                                                                                                                                                                                                                                                                                  |
| Clock Skew                | -0.049                                                                                                                                                                                                                                                                                                                                                       |
| Slack                     | 24.125                                                                                                                                                                                                                                                                                                                                                       |
| Clock Uncertainty         | 0.035                                                                                                                                                                                                                                                                                                                                                        |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                                                                                                                                                 |
| Clock Delay Group         | Same Clock                                                                                                                                                                                                                                                                                                                                                   |
| Logic Levels              | 39                                                                                                                                                                                                                                                                                                                                                           |
| Routes                    | NA                                                                                                                                                                                                                                                                                                                                                           |
| Logical Path              | FDRE/C-(141)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-(2)-LUT3-(2)-LUT4-(1)-CARRY4-CARRY4-CARRY4-(1)-LUT2-(1)-CARRY4-CARRY4-LUT3-(2)-CARRY4-(2)-LUT3-(2)-LUT4-(1)-CARRY4-CARRY4-LUT3-(2)-CARRY4-(3)-LUT3-(3)-LUT5-(2)-LUT5-(1)-CARRY4-CARRY4-CARRY4-LUT3-(2)-LUT5-(2)-LUT6-(1)-CARRY4-CARRY4-LUT3-(2)-LUT4-(1)-CARRY4-CARRY4-LUT3-(2)-LUT4-(1)-CARRY4-CARRY4-FDRE/D |
| Start Point Clock         | ap_clk                                                                                                                                                                                                                                                                                                                                                       |
| End Point Clock           | ap_clk                                                                                                                                                                                                                                                                                                                                                       |
| DSP Block                 | None                                                                                                                                                                                                                                                                                                                                                         |
| RAM Registers             | None-None                                                                                                                                                                                                                                                                                                                                                    |
| IO Crossings              | 0                                                                                                                                                                                                                                                                                                                                                            |
| Config Crossings          | 0                                                                                                                                                                                                                                                                                                                                                            |
| SLR Crossings             | 0                                                                                                                                                                                                                                                                                                                                                            |
| PBlocks                   | 0                                                                                                                                                                                                                                                                                                                                                            |
| High Fanout               | 141                                                                                                                                                                                                                                                                                                                                                          |
| Dont Touch                | 0                                                                                                                                                                                                                                                                                                                                                            |
| Mark Debug                | 0                                                                                                                                                                                                                                                                                                                                                            |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                                                                                                                                                                                       |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                                                                                                                                                                                       |
| Start Point Pin           | tmp_11_reg_6075_reg[18]/C                                                                                                                                                                                                                                                                                                                                    |
| End Point Pin             | tmp_16_reg_6297_reg[1]/D                                                                                                                                                                                                                                                                                                                                     |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 |
+-----------------+-------------+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| ap_clk          | 50.000ns    | 11 |  3 | 13 |  8 | 73 | 89 | 43 | 60 | 74 | 62 | 64 | 75 | 35 | 26 | 17 | 21 | 18 | 24 | 29 | 16 | 26 | 26 | 23 | 25 | 19 | 19 | 12 | 12 | 12 | 12 | 15 | 12 | 12 |  4 |  4 |  4 |  2 |
+-----------------+-------------+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


