Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Test.ngc ...
WARNING:NetListWriters:298 - No output is written to Test.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Get_Inst/PC<5 : 0> on block Test is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file Test.edif ...
ngc2edif: Total memory usage is 84408 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Inst_Rom.ngc ...
WARNING:NetListWriters:298 - No output is written to Inst_Rom.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Inst_Rom.edif ...
ngc2edif: Total memory usage is 82860 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Test.ngc ...
WARNING:NetListWriters:298 - No output is written to Test.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Get_Inst/PC<5 : 0> on block Test is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file Test.edif ...
ngc2edif: Total memory usage is 84292 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Inst_Rom.ngc ...
WARNING:NetListWriters:298 - No output is written to Inst_Rom.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Inst_Rom.edif ...
ngc2edif: Total memory usage is 82860 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Get_Inst.ngc ...
WARNING:NetListWriters:298 - No output is written to Get_Inst.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus PC<31 : 0> on block Get_Inst is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file Get_Inst.edif ...
ngc2edif: Total memory usage is 83052 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Inst_Rom.ngc ...
WARNING:NetListWriters:298 - No output is written to Inst_Rom.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Inst_Rom.edif ...
ngc2edif: Total memory usage is 83564 kilobytes

