# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
REFCLK(R)->ALU_CLK(R)	10.183   -0.009/*        0.309/*         U0_ALU/\ALU_OUT_reg[0] /D    1
REFCLK(R)->ALU_CLK(R)	10.104   */1.141         */0.389         U0_ALU/\ALU_OUT_reg[1] /D    1
REFCLK(R)->ALU_CLK(R)	10.124   */2.012         */0.367         U0_ALU/\ALU_OUT_reg[15] /D    1
REFCLK(R)->ALU_CLK(R)	10.127   */2.248         */0.364         U0_ALU/\ALU_OUT_reg[14] /D    1
REFCLK(R)->ALU_CLK(R)	10.127   */2.644         */0.364         U0_ALU/\ALU_OUT_reg[13] /D    1
REFCLK(R)->ALU_CLK(R)	10.110   */2.711         */0.383         U0_ALU/\ALU_OUT_reg[2] /D    1
REFCLK(R)->ALU_CLK(R)	10.128   */2.984         */0.364         U0_ALU/\ALU_OUT_reg[12] /D    1
REFCLK(R)->ALU_CLK(R)	10.130   */3.349         */0.363         U0_ALU/\ALU_OUT_reg[11] /D    1
REFCLK(R)->ALU_CLK(R)	10.128   */3.485         */0.364         U0_ALU/\ALU_OUT_reg[10] /D    1
REFCLK(R)->ALU_CLK(R)	10.107   */3.693         */0.385         U0_ALU/\ALU_OUT_reg[7] /D    1
REFCLK(R)->ALU_CLK(R)	10.120   */3.860         */0.373         U0_ALU/\ALU_OUT_reg[8] /D    1
REFCLK(R)->ALU_CLK(R)	10.130   */3.900         */0.363         U0_ALU/\ALU_OUT_reg[9] /D    1
REFCLK(R)->ALU_CLK(R)	10.110   */4.025         */0.383         U0_ALU/\ALU_OUT_reg[3] /D    1
REFCLK(R)->ALU_CLK(R)	10.109   */4.568         */0.384         U0_ALU/\ALU_OUT_reg[6] /D    1
REFCLK(R)->ALU_CLK(R)	10.103   */5.080         */0.390         U0_ALU/\ALU_OUT_reg[5] /D    1
REFCLK(R)->REFCLK(R)	10.058   */5.088         */0.373         U0_RegFile/\RdData_reg[3] /D    1
REFCLK(R)->REFCLK(R)	10.060   */5.171         */0.371         U0_RegFile/\RdData_reg[2] /D    1
REFCLK(R)->REFCLK(R)	10.055   */5.179         */0.372         U0_RegFile/\RdData_reg[6] /D    1
REFCLK(R)->REFCLK(R)	10.053   */5.269         */0.368         U0_RegFile/\RdData_reg[0] /D    1
REFCLK(R)->REFCLK(R)	10.055   */5.289         */0.369         U0_RegFile/\RdData_reg[7] /D    1
REFCLK(R)->REFCLK(R)	10.061   */5.299         */0.367         U0_RegFile/\RdData_reg[5] /D    1
REFCLK(R)->REFCLK(R)	10.062   */5.305         */0.368         U0_RegFile/\RdData_reg[4] /D    1
REFCLK(R)->REFCLK(R)	10.057   */5.323         */0.363         U0_RegFile/\RdData_reg[1] /D    1
REFCLK(R)->REFCLK(R)	10.097   5.421/*         0.334/*         U0_RegFile/\Reg_File_reg[0][4] /RN    1
REFCLK(R)->REFCLK(R)	10.098   5.421/*         0.325/*         U0_RegFile/\Reg_File_reg[0][5] /RN    1
REFCLK(R)->REFCLK(R)	10.098   5.423/*         0.334/*         U0_RegFile/\Reg_File_reg[0][0] /RN    1
REFCLK(R)->REFCLK(R)	10.098   5.423/*         0.334/*         U0_RegFile/\Reg_File_reg[0][3] /RN    1
REFCLK(R)->REFCLK(R)	10.098   5.423/*         0.334/*         U0_RegFile/\Reg_File_reg[0][1] /RN    1
REFCLK(R)->REFCLK(R)	10.098   5.424/*         0.334/*         U0_RegFile/\Reg_File_reg[0][2] /RN    1
REFCLK(R)->REFCLK(R)	10.100   5.426/*         0.334/*         U0_RegFile/\Reg_File_reg[11][4] /RN    1
REFCLK(R)->REFCLK(R)	10.104   5.429/*         0.334/*         U0_RegFile/\Reg_File_reg[10][4] /RN    1
REFCLK(R)->REFCLK(R)	10.105   5.430/*         0.334/*         U0_RegFile/\Reg_File_reg[10][3] /RN    1
REFCLK(R)->REFCLK(R)	10.105   5.430/*         0.334/*         U0_RegFile/\Reg_File_reg[11][3] /RN    1
REFCLK(R)->REFCLK(R)	10.103   5.431/*         0.334/*         U0_RegFile/\Reg_File_reg[10][5] /RN    1
REFCLK(R)->REFCLK(R)	10.103   5.432/*         0.334/*         U0_RegFile/\Reg_File_reg[11][5] /RN    1
REFCLK(R)->REFCLK(R)	10.114   5.434/*         0.334/*         U0_RegFile/\Reg_File_reg[10][1] /RN    1
REFCLK(R)->REFCLK(R)	10.117   5.437/*         0.335/*         U0_RegFile/\Reg_File_reg[10][0] /RN    1
REFCLK(R)->REFCLK(R)	10.107   5.437/*         0.334/*         U0_RegFile/\Reg_File_reg[11][1] /RN    1
REFCLK(R)->REFCLK(R)	10.105   5.439/*         0.334/*         U0_RegFile/\Reg_File_reg[11][6] /RN    1
REFCLK(R)->REFCLK(R)	10.109   5.440/*         0.334/*         U0_RegFile/\Reg_File_reg[11][2] /RN    1
REFCLK(R)->REFCLK(R)	10.125   5.441/*         0.335/*         U0_RegFile/\Reg_File_reg[15][5] /RN    1
REFCLK(R)->REFCLK(R)	10.125   5.442/*         0.335/*         U0_RegFile/\Reg_File_reg[15][6] /RN    1
REFCLK(R)->REFCLK(R)	10.125   5.442/*         0.335/*         U0_RegFile/\Reg_File_reg[14][6] /RN    1
REFCLK(R)->REFCLK(R)	10.125   5.442/*         0.335/*         U0_RegFile/\Reg_File_reg[15][4] /RN    1
REFCLK(R)->REFCLK(R)	10.124   5.442/*         0.335/*         U0_RegFile/\Reg_File_reg[14][5] /RN    1
REFCLK(R)->REFCLK(R)	10.112   5.442/*         0.334/*         U0_RegFile/\Reg_File_reg[10][2] /RN    1
REFCLK(R)->REFCLK(R)	10.124   5.442/*         0.335/*         U0_RegFile/\Reg_File_reg[14][4] /RN    1
REFCLK(R)->REFCLK(R)	10.127   5.447/*         0.321/*         U0_RegFile/\Reg_File_reg[8][2] /RN    1
REFCLK(R)->REFCLK(R)	10.127   5.447/*         0.321/*         U0_RegFile/\Reg_File_reg[8][3] /RN    1
REFCLK(R)->REFCLK(R)	10.122   5.447/*         0.335/*         U0_RegFile/\Reg_File_reg[14][3] /RN    1
REFCLK(R)->REFCLK(R)	10.123   5.448/*         0.335/*         U0_RegFile/\Reg_File_reg[14][2] /RN    1
REFCLK(R)->REFCLK(R)	10.129   5.449/*         0.321/*         U0_RegFile/\Reg_File_reg[9][2] /RN    1
REFCLK(R)->REFCLK(R)	10.129   5.449/*         0.321/*         U0_RegFile/\Reg_File_reg[9][3] /RN    1
REFCLK(R)->REFCLK(R)	10.132   5.452/*         0.321/*         U0_RegFile/\Reg_File_reg[8][1] /RN    1
REFCLK(R)->REFCLK(R)	10.122   5.453/*         0.335/*         U0_RegFile/\Reg_File_reg[10][7] /RN    1
REFCLK(R)->REFCLK(R)	10.122   5.453/*         0.335/*         U0_RegFile/\Reg_File_reg[11][0] /RN    1
REFCLK(R)->REFCLK(R)	10.122   5.454/*         0.335/*         U0_RegFile/\Reg_File_reg[10][6] /RN    1
REFCLK(R)->REFCLK(R)	10.136   5.455/*         0.321/*         U0_RegFile/\Reg_File_reg[8][5] /RN    1
REFCLK(R)->REFCLK(R)	10.136   5.455/*         0.321/*         U0_RegFile/\Reg_File_reg[8][4] /RN    1
REFCLK(R)->REFCLK(R)	10.139   5.455/*         0.321/*         U0_RegFile/\Reg_File_reg[13][5] /RN    1
REFCLK(R)->REFCLK(R)	10.139   5.455/*         0.321/*         U0_RegFile/\Reg_File_reg[13][4] /RN    1
REFCLK(R)->REFCLK(R)	10.139   5.455/*         0.321/*         U0_RegFile/\Reg_File_reg[13][6] /RN    1
REFCLK(R)->REFCLK(R)	10.135   5.455/*         0.321/*         U0_RegFile/\Reg_File_reg[9][6] /RN    1
REFCLK(R)->REFCLK(R)	10.137   5.456/*         0.321/*         U0_RegFile/\Reg_File_reg[8][6] /RN    1
REFCLK(R)->REFCLK(R)	10.136   5.457/*         0.321/*         U0_RegFile/\Reg_File_reg[9][4] /RN    1
REFCLK(R)->REFCLK(R)	10.135   5.457/*         0.321/*         U0_RegFile/\Reg_File_reg[9][1] /RN    1
REFCLK(R)->REFCLK(R)	10.137   5.457/*         0.321/*         U0_RegFile/\Reg_File_reg[9][5] /RN    1
REFCLK(R)->REFCLK(R)	10.135   5.458/*         0.321/*         U0_RegFile/\Reg_File_reg[9][0] /RN    1
REFCLK(R)->REFCLK(R)	10.135   5.461/*         0.321/*         U0_RegFile/\Reg_File_reg[8][7] /RN    1
REFCLK(R)->REFCLK(R)	10.138   5.462/*         0.289/*         U0_RegFile/\Reg_File_reg[1][2] /RN    1
REFCLK(R)->REFCLK(R)	10.136   5.463/*         0.321/*         U0_RegFile/\Reg_File_reg[8][0] /RN    1
REFCLK(R)->REFCLK(R)	10.136   5.463/*         0.321/*         U0_RegFile/\Reg_File_reg[9][7] /RN    1
REFCLK(R)->ALU_CLK(R)	10.111   */5.472         */0.382         U0_ALU/\ALU_OUT_reg[4] /D    1
REFCLK(R)->REFCLK(R)	10.392   5.715/*         0.027/*         U0_RegFile/\Reg_File_reg[1][7] /RN    1
REFCLK(R)->REFCLK(R)	10.415   5.738/*         0.012/*         U0_RegFile/\Reg_File_reg[1][1] /RN    1
REFCLK(R)->REFCLK(R)	10.415   5.738/*         0.012/*         U0_RegFile/\Reg_File_reg[1][0] /RN    1
REFCLK(R)->REFCLK(R)	10.446   5.769/*         -0.024/*        U0_RegFile/\Reg_File_reg[2][0] /SN    1
REFCLK(R)->REFCLK(R)	10.004   */5.802         */0.399         U0_RegFile/\Reg_File_reg[1][3] /D    1
REFCLK(R)->REFCLK(R)	10.160   */5.857         */0.262         U0_RegFile/\Reg_File_reg[0][7] /D    1
REFCLK(R)->REFCLK(R)	10.078   */5.859         */0.345         U0_RegFile/\Reg_File_reg[0][5] /D    1
REFCLK(R)->REFCLK(R)	10.151   */5.871         */0.264         U0_RegFile/\Reg_File_reg[1][6] /D    1
REFCLK(R)->REFCLK(R)	10.140   */5.878         */0.264         U0_RegFile/\Reg_File_reg[1][4] /D    1
REFCLK(R)->REFCLK(R)	10.146   */5.887         */0.262         U0_RegFile/\Reg_File_reg[1][5] /D    1
REFCLK(R)->REFCLK(R)	10.165   */5.890         */0.262         U0_RegFile/\Reg_File_reg[1][0] /D    1
REFCLK(R)->REFCLK(R)	10.169   */5.909         */0.257         U0_RegFile/\Reg_File_reg[1][1] /D    1
REFCLK(R)->REFCLK(R)	10.039   */5.910         */0.394         U0_RegFile/\Reg_File_reg[0][0] /D    1
REFCLK(R)->REFCLK(R)	10.037   */5.911         */0.396         U0_RegFile/\Reg_File_reg[0][1] /D    1
REFCLK(R)->REFCLK(R)	10.037   */5.911         */0.396         U0_RegFile/\Reg_File_reg[0][2] /D    1
REFCLK(R)->REFCLK(R)	10.028   */5.913         */0.399         U0_RegFile/\Reg_File_reg[4][3] /D    1
REFCLK(R)->REFCLK(R)	10.029   */5.920         */0.398         U0_RegFile/\Reg_File_reg[4][4] /D    1
REFCLK(R)->REFCLK(R)	10.038   */5.921         */0.394         U0_RegFile/\Reg_File_reg[0][3] /D    1
REFCLK(R)->REFCLK(R)	10.031   */5.921         */0.394         U0_RegFile/\Reg_File_reg[4][6] /D    1
REFCLK(R)->REFCLK(R)	10.036   */5.922         */0.394         U0_RegFile/\Reg_File_reg[0][4] /D    1
REFCLK(R)->REFCLK(R)	10.035   */5.932         */0.391         U0_RegFile/\Reg_File_reg[4][0] /D    1
REFCLK(R)->REFCLK(R)	10.034   */5.937         */0.391         U0_RegFile/\Reg_File_reg[4][5] /D    1
REFCLK(R)->REFCLK(R)	10.034   */5.937         */0.391         U0_RegFile/\Reg_File_reg[4][1] /D    1
REFCLK(R)->REFCLK(R)	10.035   */5.940         */0.391         U0_RegFile/\Reg_File_reg[4][2] /D    1
REFCLK(R)->REFCLK(R)	10.220   */5.943         */0.198         U0_RegFile/\Reg_File_reg[1][7] /D    1
REFCLK(R)->REFCLK(R)	10.039   */5.945         */0.387         U0_RegFile/\Reg_File_reg[4][7] /D    1
REFCLK(R)->REFCLK(R)	10.031   */5.955         */0.395         U0_RegFile/\Reg_File_reg[5][2] /D    1
REFCLK(R)->REFCLK(R)	10.042   */5.963         */0.398         U0_RegFile/\Reg_File_reg[5][4] /D    1
REFCLK(R)->REFCLK(R)	10.037   */5.970         */0.389         U0_RegFile/\Reg_File_reg[5][0] /D    1
REFCLK(R)->REFCLK(R)	10.035   */5.971         */0.390         U0_RegFile/\Reg_File_reg[5][1] /D    1
REFCLK(R)->REFCLK(R)	10.049   */5.978         */0.391         U0_RegFile/\Reg_File_reg[5][5] /D    1
REFCLK(R)->REFCLK(R)	10.050   */5.981         */0.390         U0_RegFile/\Reg_File_reg[5][6] /D    1
REFCLK(R)->REFCLK(R)	10.062   */5.983         */0.362         U0_RegFile/\Reg_File_reg[6][5] /D    1
REFCLK(R)->REFCLK(R)	10.062   */5.984         */0.363         U0_RegFile/\Reg_File_reg[6][2] /D    1
REFCLK(R)->REFCLK(R)	10.179   */5.984         */0.249         U0_RegFile/\Reg_File_reg[1][2] /D    1
REFCLK(R)->REFCLK(R)	10.049   */5.985         */0.391         U0_RegFile/\Reg_File_reg[5][3] /D    1
REFCLK(R)->REFCLK(R)	10.053   */5.986         */0.387         U0_RegFile/\Reg_File_reg[5][7] /D    1
REFCLK(R)->REFCLK(R)	10.062   */5.989         */0.362         U0_RegFile/\Reg_File_reg[6][3] /D    1
REFCLK(R)->REFCLK(R)	10.062   */5.994         */0.362         U0_RegFile/\Reg_File_reg[6][4] /D    1
REFCLK(R)->REFCLK(R)	10.062   */5.995         */0.363         U0_RegFile/\Reg_File_reg[7][3] /D    1
REFCLK(R)->REFCLK(R)	10.065   */5.998         */0.360         U0_RegFile/\Reg_File_reg[6][1] /D    1
REFCLK(R)->REFCLK(R)	10.072   */5.998         */0.366         U0_RegFile/\Reg_File_reg[7][4] /D    1
REFCLK(R)->REFCLK(R)	10.074   */5.999         */0.364         U0_RegFile/\Reg_File_reg[7][2] /D    1
REFCLK(R)->REFCLK(R)	10.063   */6.000         */0.360         U0_RegFile/\Reg_File_reg[7][5] /D    1
REFCLK(R)->REFCLK(R)	10.077   */6.006         */0.361         U0_RegFile/\Reg_File_reg[7][6] /D    1
REFCLK(R)->REFCLK(R)	10.079   */6.007         */0.360         U0_RegFile/\Reg_File_reg[6][6] /D    1
REFCLK(R)->REFCLK(R)	10.079   */6.010         */0.359         U0_RegFile/\Reg_File_reg[7][7] /D    1
REFCLK(R)->REFCLK(R)	10.078   */6.010         */0.361         U0_RegFile/\Reg_File_reg[7][0] /D    1
REFCLK(R)->REFCLK(R)	10.081   */6.011         */0.358         U0_RegFile/\Reg_File_reg[6][0] /D    1
REFCLK(R)->REFCLK(R)	10.082   */6.012         */0.357         U0_RegFile/\Reg_File_reg[6][7] /D    1
REFCLK(R)->REFCLK(R)	10.079   */6.021         */0.360         U0_RegFile/\Reg_File_reg[7][1] /D    1
REFCLK(R)->REFCLK(R)	10.283   */6.057         */0.138         U0_RegFile/\Reg_File_reg[0][6] /D    1
REFCLK(R)->REFCLK(R)	10.053   */6.099         */0.396         U0_RegFile/\Reg_File_reg[10][1] /D    1
REFCLK(R)->REFCLK(R)	10.064   */6.104         */0.393         U0_RegFile/\Reg_File_reg[10][7] /D    1
REFCLK(R)->REFCLK(R)	10.046   */6.104         */0.391         U0_RegFile/\Reg_File_reg[10][5] /D    1
REFCLK(R)->REFCLK(R)	10.065   */6.107         */0.393         U0_RegFile/\Reg_File_reg[14][7] /D    1
REFCLK(R)->REFCLK(R)	10.062   */6.108         */0.396         U0_RegFile/\Reg_File_reg[14][2] /D    1
REFCLK(R)->REFCLK(R)	10.045   */6.109         */0.395         U0_RegFile/\Reg_File_reg[15][0] /D    1
REFCLK(R)->REFCLK(R)	10.051   */6.109         */0.375         U0_RegFile/\Reg_File_reg[3][5] /D    1
REFCLK(R)->REFCLK(R)	10.046   */6.109         */0.392         U0_RegFile/\Reg_File_reg[10][4] /D    1
REFCLK(R)->REFCLK(R)	10.061   */6.111         */0.398         U0_RegFile/\Reg_File_reg[14][4] /D    1
REFCLK(R)->REFCLK(R)	10.048   */6.111         */0.391         U0_RegFile/\Reg_File_reg[10][3] /D    1
REFCLK(R)->REFCLK(R)	10.054   */6.112         */0.392         U0_RegFile/\Reg_File_reg[10][2] /D    1
REFCLK(R)->REFCLK(R)	10.061   */6.112         */0.391         U0_RegFile/\Reg_File_reg[10][0] /D    1
REFCLK(R)->REFCLK(R)	10.035   */6.115         */0.399         U0_RegFile/\Reg_File_reg[11][4] /D    1
REFCLK(R)->REFCLK(R)	10.062   */6.119         */0.365         U0_RegFile/\Reg_File_reg[3][3] /D    1
REFCLK(R)->REFCLK(R)	10.066   */6.121         */0.391         U0_RegFile/\Reg_File_reg[10][6] /D    1
REFCLK(R)->REFCLK(R)	10.066   */6.121         */0.393         U0_RegFile/\Reg_File_reg[14][5] /D    1
REFCLK(R)->REFCLK(R)	10.062   */6.124         */0.398         U0_RegFile/\Reg_File_reg[15][5] /D    1
REFCLK(R)->REFCLK(R)	10.063   */6.125         */0.363         U0_RegFile/\Reg_File_reg[3][2] /D    1
REFCLK(R)->REFCLK(R)	10.062   */6.127         */0.365         U0_RegFile/\Reg_File_reg[3][4] /D    1
REFCLK(R)->REFCLK(R)	10.068   */6.128         */0.391         U0_RegFile/\Reg_File_reg[14][6] /D    1
REFCLK(R)->REFCLK(R)	10.067   */6.128         */0.391         U0_RegFile/\Reg_File_reg[14][1] /D    1
REFCLK(R)->REFCLK(R)	10.047   */6.130         */0.392         U0_RegFile/\Reg_File_reg[11][7] /D    1
REFCLK(R)->REFCLK(R)	10.066   */6.130         */0.391         U0_RegFile/\Reg_File_reg[14][3] /D    1
REFCLK(R)->REFCLK(R)	10.044   */6.130         */0.394         U0_RegFile/\Reg_File_reg[11][5] /D    1
REFCLK(R)->REFCLK(R)	10.069   */6.131         */0.389         U0_RegFile/\Reg_File_reg[14][0] /D    1
REFCLK(R)->REFCLK(R)	10.062   */6.132         */0.397         U0_RegFile/\Reg_File_reg[15][2] /D    1
REFCLK(R)->REFCLK(R)	10.064   */6.133         */0.361         U0_RegFile/\Reg_File_reg[3][1] /D    1
REFCLK(R)->REFCLK(R)	10.046   */6.133         */0.393         U0_RegFile/\Reg_File_reg[11][6] /D    1
REFCLK(R)->REFCLK(R)	10.066   */6.135         */0.360         U0_RegFile/\Reg_File_reg[3][6] /D    1
REFCLK(R)->REFCLK(R)	10.063   */6.135         */0.396         U0_RegFile/\Reg_File_reg[15][1] /D    1
REFCLK(R)->REFCLK(R)	10.068   */6.135         */0.358         U0_RegFile/\Reg_File_reg[3][7] /D    1
REFCLK(R)->REFCLK(R)	10.050   */6.135         */0.373         U0_RegFile/\Reg_File_reg[2][5] /D    1
REFCLK(R)->REFCLK(R)	10.061   */6.135         */0.364         U0_RegFile/\Reg_File_reg[2][6] /D    1
REFCLK(R)->REFCLK(R)	10.050   */6.136         */0.372         U0_RegFile/\Reg_File_reg[2][0] /D    1
REFCLK(R)->REFCLK(R)	10.067   */6.137         */0.359         U0_RegFile/\Reg_File_reg[3][0] /D    1
REFCLK(R)->REFCLK(R)	10.048   */6.140         */0.393         U0_RegFile/\Reg_File_reg[11][1] /D    1
REFCLK(R)->REFCLK(R)	10.045   */6.140         */0.393         U0_RegFile/\Reg_File_reg[11][3] /D    1
REFCLK(R)->REFCLK(R)	10.065   */6.146         */0.360         U0_RegFile/\Reg_File_reg[2][7] /D    1
REFCLK(R)->REFCLK(R)	10.066   */6.147         */0.394         U0_RegFile/\Reg_File_reg[15][3] /D    1
REFCLK(R)->REFCLK(R)	10.060   */6.148         */0.362         U0_RegFile/\Reg_File_reg[2][3] /D    1
REFCLK(R)->REFCLK(R)	10.091   */6.150         */0.369         U0_RegFile/\Reg_File_reg[13][4] /D    1
REFCLK(R)->REFCLK(R)	10.052   */6.152         */0.391         U0_RegFile/\Reg_File_reg[11][2] /D    1
REFCLK(R)->REFCLK(R)	10.069   */6.153         */0.391         U0_RegFile/\Reg_File_reg[15][6] /D    1
REFCLK(R)->REFCLK(R)	10.062   */6.154         */0.360         U0_RegFile/\Reg_File_reg[2][1] /D    1
REFCLK(R)->REFCLK(R)	10.061   */6.155         */0.362         U0_RegFile/\Reg_File_reg[2][4] /D    1
REFCLK(R)->REFCLK(R)	10.071   */6.156         */0.388         U0_RegFile/\Reg_File_reg[15][7] /D    1
REFCLK(R)->REFCLK(R)	10.075   */6.157         */0.365         U0_RegFile/\Reg_File_reg[12][1] /D    1
REFCLK(R)->REFCLK(R)	10.067   */6.157         */0.392         U0_RegFile/\Reg_File_reg[15][4] /D    1
REFCLK(R)->REFCLK(R)	10.063   */6.158         */0.360         U0_RegFile/\Reg_File_reg[2][2] /D    1
REFCLK(R)->REFCLK(R)	10.095   */6.163         */0.365         U0_RegFile/\Reg_File_reg[13][3] /D    1
REFCLK(R)->REFCLK(R)	10.090   */6.165         */0.368         U0_RegFile/\Reg_File_reg[8][4] /D    1
REFCLK(R)->REFCLK(R)	10.068   */6.166         */0.389         U0_RegFile/\Reg_File_reg[11][0] /D    1
REFCLK(R)->REFCLK(R)	10.097   */6.166         */0.363         U0_RegFile/\Reg_File_reg[13][6] /D    1
REFCLK(R)->REFCLK(R)	10.099   */6.169         */0.361         U0_RegFile/\Reg_File_reg[13][7] /D    1
REFCLK(R)->REFCLK(R)	10.093   */6.170         */0.364         U0_RegFile/\Reg_File_reg[8][5] /D    1
REFCLK(R)->REFCLK(R)	10.085   */6.173         */0.362         U0_RegFile/\Reg_File_reg[8][2] /D    1
REFCLK(R)->REFCLK(R)	10.098   */6.175         */0.362         U0_RegFile/\Reg_File_reg[13][2] /D    1
REFCLK(R)->REFCLK(R)	10.094   */6.176         */0.366         U0_RegFile/\Reg_File_reg[12][2] /D    1
REFCLK(R)->REFCLK(R)	10.099   */6.176         */0.361         U0_RegFile/\Reg_File_reg[13][5] /D    1
REFCLK(R)->REFCLK(R)	10.095   */6.179         */0.361         U0_RegFile/\Reg_File_reg[8][0] /D    1
REFCLK(R)->REFCLK(R)	10.099   */6.180         */0.361         U0_RegFile/\Reg_File_reg[13][1] /D    1
REFCLK(R)->REFCLK(R)	10.097   */6.180         */0.362         U0_RegFile/\Reg_File_reg[12][7] /D    1
REFCLK(R)->REFCLK(R)	10.087   */6.181         */0.361         U0_RegFile/\Reg_File_reg[8][3] /D    1
REFCLK(R)->REFCLK(R)	10.101   */6.183         */0.359         U0_RegFile/\Reg_File_reg[13][0] /D    1
REFCLK(R)->REFCLK(R)	10.093   */6.186         */0.361         U0_RegFile/\Reg_File_reg[8][1] /D    1
REFCLK(R)->REFCLK(R)	10.098   */6.187         */0.361         U0_RegFile/\Reg_File_reg[8][6] /D    1
REFCLK(R)->REFCLK(R)	10.099   */6.193         */0.357         U0_RegFile/\Reg_File_reg[8][7] /D    1
REFCLK(R)->REFCLK(R)	10.086   */6.197         */0.364         U0_RegFile/\Reg_File_reg[9][3] /D    1
REFCLK(R)->REFCLK(R)	10.098   */6.197         */0.362         U0_RegFile/\Reg_File_reg[12][3] /D    1
REFCLK(R)->REFCLK(R)	10.101   */6.200         */0.359         U0_RegFile/\Reg_File_reg[12][0] /D    1
REFCLK(R)->REFCLK(R)	10.101   */6.201         */0.359         U0_RegFile/\Reg_File_reg[12][6] /D    1
REFCLK(R)->REFCLK(R)	10.094   */6.202         */0.363         U0_RegFile/\Reg_File_reg[9][5] /D    1
REFCLK(R)->REFCLK(R)	10.099   */6.202         */0.362         U0_RegFile/\Reg_File_reg[12][4] /D    1
REFCLK(R)->REFCLK(R)	10.101   */6.204         */0.359         U0_RegFile/\Reg_File_reg[12][5] /D    1
REFCLK(R)->REFCLK(R)	10.089   */6.207         */0.361         U0_RegFile/\Reg_File_reg[9][2] /D    1
REFCLK(R)->REFCLK(R)	10.095   */6.210         */0.361         U0_RegFile/\Reg_File_reg[9][6] /D    1
REFCLK(R)->REFCLK(R)	10.107   */6.211         */0.363         F1_fifo/fifomem/\MEM_reg[2][2] /D    1
REFCLK(R)->REFCLK(R)	10.095   */6.212         */0.361         U0_RegFile/\Reg_File_reg[9][1] /D    1
REFCLK(R)->REFCLK(R)	10.095   */6.217         */0.362         U0_RegFile/\Reg_File_reg[9][4] /D    1
REFCLK(R)->REFCLK(R)	10.098   */6.223         */0.358         U0_RegFile/\Reg_File_reg[9][0] /D    1
REFCLK(R)->REFCLK(R)	10.101   */6.224         */0.357         U0_RegFile/\Reg_File_reg[9][7] /D    1
REFCLK(R)->REFCLK(R)	10.110   */6.229         */0.358         F1_fifo/fifomem/\MEM_reg[2][1] /D    1
REFCLK(R)->REFCLK(R)	10.109   */6.231         */0.360         F1_fifo/fifomem/\MEM_reg[1][2] /D    1
REFCLK(R)->REFCLK(R)	10.131   */6.235         */0.363         F1_fifo/fifomem/\MEM_reg[2][7] /D    1
REFCLK(R)->REFCLK(R)	10.112   */6.237         */0.356         F1_fifo/fifomem/\MEM_reg[2][0] /D    1
REFCLK(R)->REFCLK(R)	10.120   */6.238         */0.361         F1_fifo/fifomem/\MEM_reg[1][3] /D    1
REFCLK(R)->REFCLK(R)	10.132   */6.240         */0.362         F1_fifo/fifomem/\MEM_reg[2][5] /D    1
REFCLK(R)->REFCLK(R)	10.120   */6.241         */0.361         F1_fifo/fifomem/\MEM_reg[1][4] /D    1
REFCLK(R)->REFCLK(R)	10.120   */6.245         */0.359         F1_fifo/fifomem/\MEM_reg[1][0] /D    1
REFCLK(R)->REFCLK(R)	10.119   */6.246         */0.360         F1_fifo/fifomem/\MEM_reg[3][0] /D    1
REFCLK(R)->REFCLK(R)	10.113   */6.249         */0.356         F1_fifo/fifomem/\MEM_reg[1][1] /D    1
REFCLK(R)->REFCLK(R)	10.121   */6.250         */0.359         F1_fifo/fifomem/\MEM_reg[3][3] /D    1
REFCLK(R)->REFCLK(R)	10.129   */6.251         */0.361         F1_fifo/fifomem/\MEM_reg[1][7] /D    1
REFCLK(R)->REFCLK(R)	10.121   */6.251         */0.359         F1_fifo/fifomem/\MEM_reg[3][2] /D    1
REFCLK(R)->REFCLK(R)	10.125   */6.252         */0.356         F1_fifo/fifomem/\MEM_reg[2][3] /D    1
REFCLK(R)->REFCLK(R)	10.133   */6.253         */0.361         F1_fifo/fifomem/\MEM_reg[1][6] /D    1
REFCLK(R)->REFCLK(R)	10.135   */6.253         */0.359         F1_fifo/fifomem/\MEM_reg[2][4] /D    1
REFCLK(R)->REFCLK(R)	10.122   */6.253         */0.358         F1_fifo/fifomem/\MEM_reg[3][1] /D    1
REFCLK(R)->REFCLK(R)	10.132   */6.254         */0.361         F1_fifo/fifomem/\MEM_reg[3][7] /D    1
REFCLK(R)->REFCLK(R)	10.112   */6.254         */0.357         F1_fifo/fifomem/\MEM_reg[0][2] /D    1
REFCLK(R)->REFCLK(R)	10.133   */6.255         */0.361         F1_fifo/fifomem/\MEM_reg[3][5] /D    1
REFCLK(R)->REFCLK(R)	10.135   */6.256         */0.358         F1_fifo/fifomem/\MEM_reg[2][6] /D    1
REFCLK(R)->REFCLK(R)	10.133   */6.259         */0.362         F1_fifo/fifomem/\MEM_reg[0][6] /D    1
REFCLK(R)->REFCLK(R)	10.122   */6.261         */0.358         F1_fifo/fifomem/\MEM_reg[0][3] /D    1
REFCLK(R)->REFCLK(R)	10.134   */6.262         */0.359         F1_fifo/fifomem/\MEM_reg[3][6] /D    1
REFCLK(R)->REFCLK(R)	10.130   */6.264         */0.359         F1_fifo/fifomem/\MEM_reg[0][7] /D    1
REFCLK(R)->REFCLK(R)	10.136   */6.267         */0.358         F1_fifo/fifomem/\MEM_reg[1][5] /D    1
REFCLK(R)->REFCLK(R)	10.136   */6.269         */0.358         F1_fifo/fifomem/\MEM_reg[3][4] /D    1
REFCLK(R)->REFCLK(R)	10.125   */6.270         */0.356         F1_fifo/fifomem/\MEM_reg[0][4] /D    1
REFCLK(R)->REFCLK(R)	10.116   */6.273         */0.353         F1_fifo/fifomem/\MEM_reg[0][1] /D    1
REFCLK(R)->REFCLK(R)	10.126   */6.279         */0.354         F1_fifo/fifomem/\MEM_reg[0][0] /D    1
REFCLK(R)->REFCLK(R)	10.128   */6.285         */0.353         F1_fifo/fifomem/\MEM_reg[0][5] /D    1
REFCLK(R)->REFCLK(R)	10.095   6.355/*         0.330/*         U0_RegFile/\Reg_File_reg[4][5] /RN    1
REFCLK(R)->REFCLK(R)	10.095   6.355/*         0.330/*         U0_RegFile/\Reg_File_reg[4][6] /RN    1
REFCLK(R)->REFCLK(R)	10.095   6.355/*         0.330/*         U0_RegFile/\Reg_File_reg[5][2] /RN    1
REFCLK(R)->REFCLK(R)	10.095   6.355/*         0.330/*         U0_RegFile/\Reg_File_reg[4][7] /RN    1
REFCLK(R)->REFCLK(R)	10.095   6.355/*         0.330/*         U0_RegFile/\Reg_File_reg[5][1] /RN    1
REFCLK(R)->REFCLK(R)	10.095   6.356/*         0.330/*         U0_RegFile/\Reg_File_reg[5][0] /RN    1
REFCLK(R)->REFCLK(R)	10.096   6.356/*         0.330/*         U0_RegFile/\Reg_File_reg[4][4] /RN    1
REFCLK(R)->REFCLK(R)	10.108   6.358/*         0.330/*         U0_RegFile/\Reg_File_reg[11][7] /RN    1
REFCLK(R)->REFCLK(R)	10.109   6.359/*         0.330/*         U0_RegFile/\Reg_File_reg[15][0] /RN    1
REFCLK(R)->REFCLK(R)	10.094   */6.363         */0.362         F1_fifo/fifomem/\MEM_reg[7][1] /D    1
REFCLK(R)->REFCLK(R)	10.110   6.365/*         0.330/*         U0_RegFile/\Reg_File_reg[5][3] /RN    1
REFCLK(R)->REFCLK(R)	10.110   6.365/*         0.330/*         U0_RegFile/\Reg_File_reg[5][4] /RN    1
REFCLK(R)->REFCLK(R)	10.110   6.365/*         0.330/*         U0_RegFile/\Reg_File_reg[5][5] /RN    1
REFCLK(R)->REFCLK(R)	10.110   6.365/*         0.330/*         U0_RegFile/\Reg_File_reg[5][6] /RN    1
REFCLK(R)->REFCLK(R)	10.095   6.366/*         0.330/*         U0_RegFile/\Reg_File_reg[4][1] /RN    1
REFCLK(R)->REFCLK(R)	10.109   6.367/*         0.330/*         U0_RegFile/\Reg_File_reg[5][7] /RN    1
REFCLK(R)->REFCLK(R)	10.095   6.369/*         0.330/*         U0_RegFile/\Reg_File_reg[4][0] /RN    1
REFCLK(R)->REFCLK(R)	10.107   6.370/*         0.318/*         U0_RegFile/\Reg_File_reg[6][1] /RN    1
REFCLK(R)->REFCLK(R)	10.130   6.371/*         0.331/*         U0_RegFile/\Reg_File_reg[15][3] /RN    1
REFCLK(R)->REFCLK(R)	10.096   6.371/*         0.330/*         U0_RegFile/\Reg_File_reg[4][3] /RN    1
REFCLK(R)->REFCLK(R)	10.096   6.371/*         0.330/*         U0_RegFile/\Reg_File_reg[4][2] /RN    1
REFCLK(R)->REFCLK(R)	10.128   6.372/*         0.331/*         U0_RegFile/\Reg_File_reg[15][2] /RN    1
REFCLK(R)->REFCLK(R)	10.107   6.373/*         0.318/*         U0_RegFile/\Reg_File_reg[6][3] /RN    1
REFCLK(R)->REFCLK(R)	10.127   6.374/*         0.331/*         U0_RegFile/\Reg_File_reg[14][1] /RN    1
REFCLK(R)->REFCLK(R)	10.106   6.374/*         0.318/*         U0_RegFile/\Reg_File_reg[7][5] /RN    1
REFCLK(R)->REFCLK(R)	10.127   6.374/*         0.331/*         U0_RegFile/\Reg_File_reg[14][0] /RN    1
REFCLK(R)->REFCLK(R)	10.106   6.374/*         0.318/*         U0_RegFile/\Reg_File_reg[6][5] /RN    1
REFCLK(R)->REFCLK(R)	10.128   6.374/*         0.331/*         U0_RegFile/\Reg_File_reg[15][1] /RN    1
REFCLK(R)->REFCLK(R)	10.106   6.374/*         0.318/*         U0_RegFile/\Reg_File_reg[6][4] /RN    1
REFCLK(R)->REFCLK(R)	10.107   6.375/*         0.318/*         U0_RegFile/\Reg_File_reg[7][3] /RN    1
REFCLK(R)->REFCLK(R)	10.128   6.375/*         0.331/*         U0_RegFile/\Reg_File_reg[14][7] /RN    1
REFCLK(R)->REFCLK(R)	10.107   6.376/*         0.318/*         U0_RegFile/\Reg_File_reg[6][2] /RN    1
REFCLK(R)->REFCLK(R)	10.123   6.378/*         0.317/*         U0_RegFile/\Reg_File_reg[12][1] /RN    1
REFCLK(R)->REFCLK(R)	10.122   6.378/*         0.317/*         U0_RegFile/\Reg_File_reg[6][0] /RN    1
REFCLK(R)->REFCLK(R)	10.121   6.381/*         0.317/*         U0_RegFile/\Reg_File_reg[7][6] /RN    1
REFCLK(R)->REFCLK(R)	10.121   6.381/*         0.317/*         U0_RegFile/\Reg_File_reg[7][7] /RN    1
REFCLK(R)->REFCLK(R)	10.121   6.381/*         0.317/*         U0_RegFile/\Reg_File_reg[6][6] /RN    1
REFCLK(R)->REFCLK(R)	10.122   6.381/*         0.317/*         U0_RegFile/\Reg_File_reg[6][7] /RN    1
REFCLK(R)->REFCLK(R)	10.121   6.382/*         0.317/*         U0_RegFile/\Reg_File_reg[7][2] /RN    1
REFCLK(R)->REFCLK(R)	10.128   6.382/*         0.331/*         U0_RegFile/\Reg_File_reg[15][7] /RN    1
REFCLK(R)->REFCLK(R)	10.122   6.382/*         0.317/*         U0_RegFile/\Reg_File_reg[7][0] /RN    1
REFCLK(R)->REFCLK(R)	10.122   6.383/*         0.317/*         U0_RegFile/\Reg_File_reg[7][1] /RN    1
REFCLK(R)->REFCLK(R)	10.108   6.383/*         0.317/*         U0_RegFile/\Reg_File_reg[2][7] /RN    1
REFCLK(R)->REFCLK(R)	10.142   6.383/*         0.318/*         U0_RegFile/\Reg_File_reg[13][3] /RN    1
REFCLK(R)->REFCLK(R)	10.109   6.383/*         0.317/*         U0_RegFile/\Reg_File_reg[3][4] /RN    1
REFCLK(R)->REFCLK(R)	10.142   6.383/*         0.318/*         U0_RegFile/\Reg_File_reg[12][3] /RN    1
REFCLK(R)->REFCLK(R)	10.109   6.384/*         0.317/*         U0_RegFile/\Reg_File_reg[3][3] /RN    1
REFCLK(R)->REFCLK(R)	10.109   6.384/*         0.317/*         U0_RegFile/\Reg_File_reg[3][7] /RN    1
REFCLK(R)->REFCLK(R)	10.143   6.384/*         0.318/*         U0_RegFile/\Reg_File_reg[12][6] /RN    1
REFCLK(R)->REFCLK(R)	10.143   6.384/*         0.318/*         U0_RegFile/\Reg_File_reg[12][5] /RN    1
REFCLK(R)->REFCLK(R)	10.142   6.384/*         0.318/*         U0_RegFile/\Reg_File_reg[12][2] /RN    1
REFCLK(R)->REFCLK(R)	10.142   6.384/*         0.318/*         U0_RegFile/\Reg_File_reg[13][2] /RN    1
REFCLK(R)->REFCLK(R)	10.142   6.384/*         0.318/*         U0_RegFile/\Reg_File_reg[13][7] /RN    1
REFCLK(R)->REFCLK(R)	10.109   6.384/*         0.317/*         U0_RegFile/\Reg_File_reg[3][6] /RN    1
REFCLK(R)->REFCLK(R)	10.142   6.384/*         0.318/*         U0_RegFile/\Reg_File_reg[13][1] /RN    1
REFCLK(R)->REFCLK(R)	10.143   6.384/*         0.318/*         U0_RegFile/\Reg_File_reg[12][4] /RN    1
REFCLK(R)->REFCLK(R)	10.108   6.385/*         0.317/*         U0_RegFile/\Reg_File_reg[3][0] /RN    1
REFCLK(R)->REFCLK(R)	10.142   6.385/*         0.318/*         U0_RegFile/\Reg_File_reg[13][0] /RN    1
REFCLK(R)->REFCLK(R)	10.141   6.386/*         0.318/*         U0_RegFile/\Reg_File_reg[12][7] /RN    1
REFCLK(R)->REFCLK(R)	10.121   6.389/*         0.317/*         U0_RegFile/\Reg_File_reg[7][4] /RN    1
REFCLK(R)->REFCLK(R)	10.109   6.390/*         0.317/*         U0_RegFile/\Reg_File_reg[3][2] /RN    1
REFCLK(R)->REFCLK(R)	10.107   6.392/*         0.317/*         U0_RegFile/\Reg_File_reg[3][1] /RN    1
REFCLK(R)->REFCLK(R)	10.107   6.392/*         0.317/*         U0_RegFile/\Reg_File_reg[2][6] /RN    1
REFCLK(R)->REFCLK(R)	10.130   */6.396         */0.363         F1_fifo/fifomem/\MEM_reg[7][5] /D    1
REFCLK(R)->REFCLK(R)	10.105   6.397/*         0.318/*         U0_RegFile/\Reg_File_reg[2][3] /RN    1
REFCLK(R)->REFCLK(R)	10.105   6.397/*         0.318/*         U0_RegFile/\Reg_File_reg[2][2] /RN    1
REFCLK(R)->REFCLK(R)	10.110   */6.398         */0.356         F1_fifo/fifomem/\MEM_reg[7][2] /D    1
REFCLK(R)->REFCLK(R)	10.142   6.398/*         0.318/*         U0_RegFile/\Reg_File_reg[12][0] /RN    1
REFCLK(R)->REFCLK(R)	10.117   */6.400         */0.358         F1_fifo/fifomem/\MEM_reg[7][3] /D    1
REFCLK(R)->REFCLK(R)	10.105   6.400/*         0.317/*         U0_RegFile/\Reg_File_reg[2][1] /RN    1
REFCLK(R)->REFCLK(R)	10.106   6.401/*         0.317/*         U0_RegFile/\Reg_File_reg[2][4] /RN    1
REFCLK(R)->REFCLK(R)	10.132   */6.403         */0.361         F1_fifo/fifomem/\MEM_reg[7][4] /D    1
REFCLK(R)->REFCLK(R)	10.131   */6.404         */0.361         F1_fifo/fifomem/\MEM_reg[7][7] /D    1
REFCLK(R)->REFCLK(R)	10.133   */6.409         */0.360         F1_fifo/fifomem/\MEM_reg[7][6] /D    1
REFCLK(R)->REFCLK(R)	10.132   */6.418         */0.357         F1_fifo/fifomem/\MEM_reg[7][0] /D    1
REFCLK(R)->REFCLK(R)	10.109   */6.426         */0.362         F1_fifo/fifomem/\MEM_reg[6][2] /D    1
REFCLK(R)->REFCLK(R)	10.110   */6.450         */0.358         F1_fifo/fifomem/\MEM_reg[4][2] /D    1
REFCLK(R)->REFCLK(R)	10.131   */6.453         */0.361         F1_fifo/fifomem/\MEM_reg[6][7] /D    1
REFCLK(R)->REFCLK(R)	10.131   */6.454         */0.361         F1_fifo/fifomem/\MEM_reg[6][5] /D    1
REFCLK(R)->REFCLK(R)	10.124   */6.456         */0.363         F1_fifo/fifomem/\MEM_reg[5][0] /D    1
REFCLK(R)->REFCLK(R)	10.103   */6.459         */0.356         F1_fifo/fifomem/\MEM_reg[5][1] /D    1
REFCLK(R)->REFCLK(R)	10.121   */6.460         */0.358         F1_fifo/fifomem/\MEM_reg[4][4] /D    1
REFCLK(R)->REFCLK(R)	10.106   */6.460         */0.356         F1_fifo/fifomem/\MEM_reg[5][2] /D    1
REFCLK(R)->REFCLK(R)	10.122   */6.464         */0.357         F1_fifo/fifomem/\MEM_reg[4][3] /D    1
REFCLK(R)->REFCLK(R)	10.123   */6.466         */0.357         F1_fifo/fifomem/\MEM_reg[4][0] /D    1
REFCLK(R)->REFCLK(R)	10.125   */6.466         */0.355         F1_fifo/fifomem/\MEM_reg[6][3] /D    1
REFCLK(R)->REFCLK(R)	10.129   */6.467         */0.361         F1_fifo/fifomem/\MEM_reg[5][4] /D    1
REFCLK(R)->REFCLK(R)	10.132   */6.469         */0.359         F1_fifo/fifomem/\MEM_reg[4][6] /D    1
REFCLK(R)->REFCLK(R)	10.132   */6.469         */0.357         F1_fifo/fifomem/\MEM_reg[6][1] /D    1
REFCLK(R)->REFCLK(R)	10.132   */6.469         */0.357         F1_fifo/fifomem/\MEM_reg[6][0] /D    1
REFCLK(R)->REFCLK(R)	10.133   */6.470         */0.356         F1_fifo/fifomem/\MEM_reg[6][4] /D    1
REFCLK(R)->REFCLK(R)	10.124   */6.471         */0.356         F1_fifo/fifomem/\MEM_reg[4][1] /D    1
REFCLK(R)->REFCLK(R)	10.131   */6.472         */0.358         F1_fifo/fifomem/\MEM_reg[4][7] /D    1
REFCLK(R)->REFCLK(R)	10.135   */6.472         */0.357         F1_fifo/fifomem/\MEM_reg[6][6] /D    1
REFCLK(R)->REFCLK(R)	10.132   */6.476         */0.360         F1_fifo/fifomem/\MEM_reg[5][6] /D    1
REFCLK(R)->REFCLK(R)	10.133   */6.477         */0.360         F1_fifo/fifomem/\MEM_reg[5][5] /D    1
REFCLK(R)->REFCLK(R)	10.136   */6.478         */0.357         F1_fifo/fifomem/\MEM_reg[4][5] /D    1
REFCLK(R)->REFCLK(R)	10.134   */6.481         */0.359         F1_fifo/fifomem/\MEM_reg[5][7] /D    1
REFCLK(R)->REFCLK(R)	10.128   */6.483         */0.356         F1_fifo/fifomem/\MEM_reg[5][3] /D    1
REFCLK(R)->REFCLK(R)	10.449   6.723/*         -0.023/*        U0_RegFile/\Reg_File_reg[3][5] /SN    1
REFCLK(R)->REFCLK(R)	10.447   6.741/*         -0.023/*        U0_RegFile/\Reg_File_reg[2][5] /SN    1
REFCLK(R)->REFCLK(R)	10.072   */7.008         */0.349         U0_RegFile/RdData_VLD_reg/D    1
REFCLK(R)->REFCLK(R)	10.146   */7.026         */0.349         F1_fifo/wptr_full/\bn_wptr_reg[3] /D    1
REFCLK(R)->REFCLK(R)	10.146   */7.045         */0.349         F1_fifo/wptr_full/\bn_wptr_reg[2] /D    1
REFCLK(R)->REFCLK(R)	10.062   7.233/*         0.341/*         U0_RegFile/\Reg_File_reg[1][3] /RN    1
REFCLK(R)->REFCLK(R)	10.147   */7.233         */0.348         F1_fifo/wptr_full/\bn_wptr_reg[1] /D    1
REFCLK(R)->REFCLK(R)	10.101   7.272/*         0.319/*         U0_RegFile/\RdData_reg[0] /RN    1
REFCLK(R)->REFCLK(R)	10.102   7.273/*         0.319/*         U0_ref_sync/\sync_bus_reg[2] /RN    1
REFCLK(R)->REFCLK(R)	10.102   7.273/*         0.319/*         U0_ref_sync/\sync_bus_reg[3] /RN    1
REFCLK(R)->REFCLK(R)	10.102   7.273/*         0.319/*         U0_RegFile/RdData_VLD_reg/RN    1
REFCLK(R)->REFCLK(R)	10.101   7.273/*         0.319/*         U0_RegFile/\RdData_reg[1] /RN    1
REFCLK(R)->REFCLK(R)	10.105   7.278/*         0.319/*         U0_RegFile/\RdData_reg[7] /RN    1
REFCLK(R)->REFCLK(R)	10.109   7.282/*         0.318/*         U0_RegFile/\RdData_reg[6] /RN    1
REFCLK(R)->REFCLK(R)	10.110   7.284/*         0.318/*         U0_RegFile/\RdData_reg[5] /RN    1
REFCLK(R)->REFCLK(R)	10.114   7.285/*         0.291/*         U0_RegFile/\Reg_File_reg[1][4] /RN    1
REFCLK(R)->REFCLK(R)	10.113   7.288/*         0.318/*         U0_RegFile/\RdData_reg[4] /RN    1
REFCLK(R)->REFCLK(R)	10.113   7.288/*         0.318/*         U0_RegFile/\RdData_reg[2] /RN    1
REFCLK(R)->REFCLK(R)	10.113   7.290/*         0.318/*         U0_RegFile/\RdData_reg[3] /RN    1
REFCLK(R)->REFCLK(R)	10.119   7.290/*         0.290/*         U0_RegFile/\Reg_File_reg[1][5] /RN    1
REFCLK(R)->REFCLK(R)	10.132   7.303/*         0.318/*         U0_ref_sync/\sync_bus_reg[4] /RN    1
REFCLK(R)->REFCLK(R)	10.128   7.307/*         0.321/*         U0_ref_sync/\sync_reg_reg[1] /RN    1
REFCLK(R)->REFCLK(R)	10.125   7.308/*         0.317/*         C0_CTRL/\current_state_reg[3] /RN    1
REFCLK(R)->REFCLK(R)	10.132   7.311/*         0.317/*         U0_ref_sync/\sync_bus_reg[1] /RN    1
REFCLK(R)->REFCLK(R)	10.132   7.311/*         0.317/*         C0_CTRL/\current_state_reg[1] /RN    1
REFCLK(R)->REFCLK(R)	10.132   7.311/*         0.317/*         U0_ref_sync/\sync_reg_reg[0] /RN    1
REFCLK(R)->REFCLK(R)	10.132   7.311/*         0.317/*         U0_ref_sync/\sync_bus_reg[5] /RN    1
REFCLK(R)->REFCLK(R)	10.132   7.311/*         0.317/*         U0_ref_sync/\sync_bus_reg[7] /RN    1
REFCLK(R)->REFCLK(R)	10.132   7.311/*         0.317/*         U0_ref_sync/\sync_bus_reg[0] /RN    1
REFCLK(R)->REFCLK(R)	10.132   7.311/*         0.317/*         U0_ref_sync/\sync_bus_reg[6] /RN    1
REFCLK(R)->REFCLK(R)	10.132   7.311/*         0.317/*         U0_ref_sync/enable_flop_reg/RN    1
REFCLK(R)->REFCLK(R)	10.132   7.311/*         0.317/*         C0_CTRL/\current_state_reg[0] /RN    1
REFCLK(R)->REFCLK(R)	10.132   7.312/*         0.317/*         U0_ref_sync/enable_pulse_d_reg/RN    1
REFCLK(R)->REFCLK(R)	10.132   7.312/*         0.317/*         C0_CTRL/\current_state_reg[2] /RN    1
REFCLK(R)->REFCLK(R)	10.132   7.313/*         0.317/*         F1_fifo/u_r2w_sync/\sync_reg_reg[3][1] /RN    1
REFCLK(R)->REFCLK(R)	10.139   7.329/*         0.317/*         F1_fifo/fifomem/\MEM_reg[7][1] /RN    1
REFCLK(R)->ALU_CLK(R)	10.150   7.331/*         0.343/*         U0_ALU/OUT_VALID_reg/RN    1
REFCLK(R)->ALU_CLK(R)	10.150   7.332/*         0.343/*         U0_ALU/\ALU_OUT_reg[1] /RN    1
REFCLK(R)->ALU_CLK(R)	10.155   7.332/*         0.338/*         U0_ALU/\ALU_OUT_reg[8] /RN    1
REFCLK(R)->REFCLK(R)	10.142   7.333/*         0.317/*         F1_fifo/fifomem/\MEM_reg[5][1] /RN    1
REFCLK(R)->ALU_CLK(R)	10.155   7.334/*         0.338/*         U0_ALU/\ALU_OUT_reg[7] /RN    1
REFCLK(R)->ALU_CLK(R)	10.153   7.336/*         0.337/*         U0_ALU/\ALU_OUT_reg[15] /RN    1
REFCLK(R)->ALU_CLK(R)	10.155   7.337/*         0.338/*         U0_ALU/\ALU_OUT_reg[2] /RN    1
REFCLK(R)->ALU_CLK(R)	10.155   7.337/*         0.338/*         U0_ALU/\ALU_OUT_reg[5] /RN    1
REFCLK(R)->ALU_CLK(R)	10.156   7.337/*         0.338/*         U0_ALU/\ALU_OUT_reg[3] /RN    1
REFCLK(R)->ALU_CLK(R)	10.156   7.337/*         0.338/*         U0_ALU/\ALU_OUT_reg[4] /RN    1
REFCLK(R)->ALU_CLK(R)	10.156   7.337/*         0.337/*         U0_ALU/\ALU_OUT_reg[6] /RN    1
REFCLK(R)->ALU_CLK(R)	10.155   7.337/*         0.338/*         U0_ALU/\ALU_OUT_reg[9] /RN    1
REFCLK(R)->ALU_CLK(R)	10.155   7.337/*         0.337/*         U0_ALU/\ALU_OUT_reg[10] /RN    1
REFCLK(R)->ALU_CLK(R)	10.155   7.337/*         0.337/*         U0_ALU/\ALU_OUT_reg[11] /RN    1
REFCLK(R)->ALU_CLK(R)	10.154   7.338/*         0.337/*         U0_ALU/\ALU_OUT_reg[14] /RN    1
REFCLK(R)->ALU_CLK(R)	10.154   7.338/*         0.337/*         U0_ALU/\ALU_OUT_reg[13] /RN    1
REFCLK(R)->REFCLK(R)	10.145   7.338/*         0.317/*         F1_fifo/fifomem/\MEM_reg[5][2] /RN    1
REFCLK(R)->ALU_CLK(R)	10.154   7.339/*         0.337/*         U0_ALU/\ALU_OUT_reg[12] /RN    1
REFCLK(R)->REFCLK(R)	10.150   7.349/*         0.317/*         F1_fifo/fifomem/\MEM_reg[7][2] /RN    1
REFCLK(R)->REFCLK(R)	10.143   */7.353         */0.351         F1_fifo/wptr_full/\bn_wptr_reg[0] /D    1
REFCLK(R)->REFCLK(R)	10.154   7.358/*         0.317/*         F1_fifo/fifomem/\MEM_reg[6][2] /RN    1
REFCLK(R)->REFCLK(R)	10.158   7.367/*         0.317/*         F1_fifo/fifomem/\MEM_reg[7][3] /RN    1
REFCLK(R)->REFCLK(R)	10.151   7.367/*         0.316/*         F1_fifo/fifomem/\MEM_reg[4][2] /RN    1
REFCLK(R)->REFCLK(R)	10.170   7.373/*         0.317/*         F1_fifo/fifomem/\MEM_reg[5][0] /RN    1
REFCLK(R)->REFCLK(R)	10.172   7.374/*         0.317/*         F1_fifo/fifomem/\MEM_reg[7][0] /RN    1
REFCLK(R)->REFCLK(R)	10.172   7.375/*         0.317/*         F1_fifo/fifomem/\MEM_reg[6][0] /RN    1
REFCLK(R)->REFCLK(R)	10.172   7.375/*         0.317/*         F1_fifo/fifomem/\MEM_reg[6][1] /RN    1
REFCLK(R)->REFCLK(R)	10.163   7.375/*         0.317/*         F1_fifo/fifomem/\MEM_reg[3][3] /RN    1
REFCLK(R)->REFCLK(R)	10.163   7.375/*         0.317/*         F1_fifo/fifomem/\MEM_reg[1][0] /RN    1
REFCLK(R)->REFCLK(R)	10.164   7.376/*         0.317/*         F1_fifo/fifomem/\MEM_reg[3][1] /RN    1
REFCLK(R)->REFCLK(R)	10.164   7.376/*         0.317/*         F1_fifo/fifomem/\MEM_reg[3][2] /RN    1
REFCLK(R)->REFCLK(R)	10.163   7.376/*         0.317/*         F1_fifo/fifomem/\MEM_reg[4][0] /RN    1
REFCLK(R)->REFCLK(R)	10.152   7.377/*         0.316/*         F1_fifo/fifomem/\MEM_reg[2][0] /RN    1
REFCLK(R)->REFCLK(R)	10.152   7.377/*         0.316/*         F1_fifo/fifomem/\MEM_reg[2][1] /RN    1
REFCLK(R)->REFCLK(R)	10.152   7.377/*         0.316/*         F1_fifo/fifomem/\MEM_reg[0][1] /RN    1
REFCLK(R)->REFCLK(R)	10.164   7.382/*         0.316/*         F1_fifo/fifomem/\MEM_reg[4][1] /RN    1
REFCLK(R)->REFCLK(R)	10.164   7.386/*         0.316/*         F1_fifo/fifomem/\MEM_reg[0][0] /RN    1
REFCLK(R)->REFCLK(R)	10.082   */7.394         */0.368         C0_CTRL/\current_state_reg[0] /D    1
REFCLK(R)->REFCLK(R)	10.144   */7.431         */0.351         F1_fifo/wptr_full/\g_wptr_reg[1] /D    1
REFCLK(R)->REFCLK(R)	10.146   */7.446         */0.350         F1_fifo/wptr_full/\g_wptr_reg[0] /D    1
REFCLK(R)->REFCLK(R)	10.405   7.576/*         0.010/*         U0_RegFile/\Reg_File_reg[1][6] /RN    1
REFCLK(R)->REFCLK(R)	10.412   7.583/*         0.009/*         U0_RegFile/\Reg_File_reg[0][7] /RN    1
REFCLK(R)->REFCLK(R)	10.434   7.605/*         -0.013/*        U0_RegFile/\Reg_File_reg[0][6] /RN    1
REFCLK(R)->REFCLK(R)	10.211   7.617/*         0.239/*         C0_CTRL/\current_state_reg[1] /D    1
REFCLK(R)->ALU_CLK(R)	10.484   7.665/*         0.009/*         U0_ALU/\ALU_OUT_reg[0] /RN    1
REFCLK(R)->REFCLK(R)	10.148   */7.685         */0.347         F1_fifo/wptr_full/\g_wptr_reg[2] /D    1
REFCLK(R)->REFCLK(R)	10.146   */7.694         */0.349         F1_fifo/wptr_full/\g_wptr_reg[3] /D    1
REFCLK(R)->REFCLK(R)	10.229   7.832/*         0.220/*         C0_CTRL/\current_state_reg[2] /D    1
REFCLK(R)->REFCLK(R)	10.191   7.938/*         0.251/*         C0_CTRL/\current_state_reg[3] /D    1
REFCLK(R)->REFCLK(R)	10.069   */8.144         */0.352         U0_ref_sync/\sync_bus_reg[3] /D    1
REFCLK(R)->REFCLK(R)	10.069   */8.144         */0.352         U0_ref_sync/\sync_bus_reg[2] /D    1
REFCLK(R)->REFCLK(R)	10.095   */8.150         */0.354         U0_ref_sync/\sync_bus_reg[1] /D    1
REFCLK(R)->REFCLK(R)	10.097   */8.159         */0.352         U0_ref_sync/\sync_bus_reg[0] /D    1
REFCLK(R)->REFCLK(R)	10.098   */8.164         */0.352         U0_ref_sync/\sync_bus_reg[6] /D    1
REFCLK(R)->REFCLK(R)	10.099   */8.173         */0.350         U0_ref_sync/\sync_bus_reg[7] /D    1
REFCLK(R)->REFCLK(R)	10.099   */8.174         */0.350         U0_ref_sync/\sync_bus_reg[5] /D    1
REFCLK(R)->REFCLK(R)	10.100   */8.175         */0.350         U0_ref_sync/\sync_bus_reg[4] /D    1
REFCLK(R)->ALU_CLK(R)	10.204   8.222/*         0.289/*         U0_ALU/OUT_VALID_reg/D    1
REFCLK(R)->REFCLK(R)	10.164   8.248/*         0.305/*         F1_fifo/fifomem/\MEM_reg[0][2] /RN    1
REFCLK(R)->REFCLK(R)	10.164   8.248/*         0.305/*         F1_fifo/fifomem/\MEM_reg[2][2] /RN    1
REFCLK(R)->REFCLK(R)	10.164   8.249/*         0.305/*         F1_fifo/fifomem/\MEM_reg[1][1] /RN    1
REFCLK(R)->REFCLK(R)	10.164   8.249/*         0.305/*         F1_fifo/fifomem/\MEM_reg[1][2] /RN    1
REFCLK(R)->REFCLK(R)	10.175   8.261/*         0.305/*         F1_fifo/fifomem/\MEM_reg[0][3] /RN    1
REFCLK(R)->REFCLK(R)	10.176   8.261/*         0.305/*         F1_fifo/fifomem/\MEM_reg[1][3] /RN    1
REFCLK(R)->REFCLK(R)	10.176   8.262/*         0.305/*         F1_fifo/fifomem/\MEM_reg[2][3] /RN    1
REFCLK(R)->REFCLK(R)	10.176   8.262/*         0.305/*         F1_fifo/fifomem/\MEM_reg[0][4] /RN    1
REFCLK(R)->REFCLK(R)	10.176   8.263/*         0.305/*         F1_fifo/fifomem/\MEM_reg[0][5] /RN    1
REFCLK(R)->REFCLK(R)	10.176   8.263/*         0.305/*         F1_fifo/fifomem/\MEM_reg[1][4] /RN    1
REFCLK(R)->REFCLK(R)	10.187   8.271/*         0.305/*         F1_fifo/fifomem/\MEM_reg[6][5] /RN    1
REFCLK(R)->REFCLK(R)	10.187   8.271/*         0.305/*         F1_fifo/fifomem/\MEM_reg[5][6] /RN    1
REFCLK(R)->REFCLK(R)	10.187   8.271/*         0.305/*         F1_fifo/fifomem/\MEM_reg[6][6] /RN    1
REFCLK(R)->REFCLK(R)	10.174   8.271/*         0.305/*         F1_fifo/fifomem/\MEM_reg[4][4] /RN    1
REFCLK(R)->REFCLK(R)	10.187   8.271/*         0.305/*         F1_fifo/fifomem/\MEM_reg[5][5] /RN    1
REFCLK(R)->REFCLK(R)	10.188   8.272/*         0.305/*         F1_fifo/fifomem/\MEM_reg[7][5] /RN    1
REFCLK(R)->REFCLK(R)	10.188   8.273/*         0.305/*         F1_fifo/fifomem/\MEM_reg[3][6] /RN    1
REFCLK(R)->REFCLK(R)	10.188   8.273/*         0.305/*         F1_fifo/fifomem/\MEM_reg[1][6] /RN    1
REFCLK(R)->REFCLK(R)	10.188   8.273/*         0.305/*         F1_fifo/fifomem/\MEM_reg[2][6] /RN    1
REFCLK(R)->REFCLK(R)	10.189   8.274/*         0.305/*         F1_fifo/fifomem/\MEM_reg[0][6] /RN    1
REFCLK(R)->REFCLK(R)	10.189   8.275/*         0.305/*         F1_fifo/fifomem/\MEM_reg[3][5] /RN    1
REFCLK(R)->REFCLK(R)	10.189   8.275/*         0.305/*         F1_fifo/fifomem/\MEM_reg[1][5] /RN    1
REFCLK(R)->REFCLK(R)	10.189   8.276/*         0.305/*         F1_fifo/fifomem/\MEM_reg[2][5] /RN    1
REFCLK(R)->REFCLK(R)	10.189   8.277/*         0.305/*         F1_fifo/fifomem/\MEM_reg[2][4] /RN    1
REFCLK(R)->REFCLK(R)	10.174   8.277/*         0.305/*         F1_fifo/fifomem/\MEM_reg[4][3] /RN    1
REFCLK(R)->REFCLK(R)	10.174   8.277/*         0.305/*         F1_fifo/fifomem/\MEM_reg[3][0] /RN    1
REFCLK(R)->REFCLK(R)	10.185   8.278/*         0.305/*         F1_fifo/fifomem/\MEM_reg[0][7] /RN    1
REFCLK(R)->REFCLK(R)	10.175   8.278/*         0.305/*         F1_fifo/fifomem/\MEM_reg[6][3] /RN    1
REFCLK(R)->REFCLK(R)	10.189   8.278/*         0.305/*         F1_fifo/fifomem/\MEM_reg[3][4] /RN    1
REFCLK(R)->REFCLK(R)	10.188   8.279/*         0.305/*         F1_fifo/fifomem/\MEM_reg[2][7] /RN    1
REFCLK(R)->REFCLK(R)	10.185   8.280/*         0.305/*         F1_fifo/fifomem/\MEM_reg[1][7] /RN    1
REFCLK(R)->REFCLK(R)	10.184   8.283/*         0.305/*         F1_fifo/fifomem/\MEM_reg[6][4] /RN    1
REFCLK(R)->REFCLK(R)	10.188   8.283/*         0.305/*         F1_fifo/fifomem/\MEM_reg[3][7] /RN    1
REFCLK(R)->REFCLK(R)	10.188   8.283/*         0.305/*         F1_fifo/fifomem/\MEM_reg[4][5] /RN    1
REFCLK(R)->REFCLK(R)	10.188   8.283/*         0.305/*         F1_fifo/fifomem/\MEM_reg[7][4] /RN    1
REFCLK(R)->REFCLK(R)	10.179   8.284/*         0.305/*         F1_fifo/fifomem/\MEM_reg[5][3] /RN    1
REFCLK(R)->REFCLK(R)	10.185   8.285/*         0.305/*         F1_fifo/fifomem/\MEM_reg[5][4] /RN    1
REFCLK(R)->REFCLK(R)	10.186   8.286/*         0.305/*         F1_fifo/fifomem/\MEM_reg[4][6] /RN    1
REFCLK(R)->REFCLK(R)	10.187   8.286/*         0.305/*         F1_fifo/fifomem/\MEM_reg[7][7] /RN    1
REFCLK(R)->REFCLK(R)	10.187   8.286/*         0.305/*         F1_fifo/fifomem/\MEM_reg[7][6] /RN    1
REFCLK(R)->REFCLK(R)	10.187   8.286/*         0.305/*         F1_fifo/fifomem/\MEM_reg[6][7] /RN    1
REFCLK(R)->REFCLK(R)	10.187   8.287/*         0.305/*         F1_fifo/fifomem/\MEM_reg[5][7] /RN    1
REFCLK(R)->REFCLK(R)	10.184   8.290/*         0.305/*         F1_fifo/fifomem/\MEM_reg[4][7] /RN    1
REFCLK(R)->REFCLK(R)	10.189   8.296/*         0.305/*         F1_fifo/u_r2w_sync/\sync_reg_reg[1][1] /RN    1
REFCLK(R)->REFCLK(R)	10.189   8.296/*         0.305/*         F1_fifo/u_r2w_sync/\sync_reg_reg[1][0] /RN    1
REFCLK(R)->REFCLK(R)	10.190   8.297/*         0.305/*         F1_fifo/u_r2w_sync/\sync_reg_reg[2][1] /RN    1
REFCLK(R)->REFCLK(R)	10.190   8.297/*         0.305/*         F1_fifo/u_r2w_sync/\sync_reg_reg[2][0] /RN    1
REFCLK(R)->REFCLK(R)	10.190   8.297/*         0.305/*         F1_fifo/u_r2w_sync/\sync_reg_reg[0][0] /RN    1
REFCLK(R)->REFCLK(R)	10.190   8.298/*         0.305/*         F1_fifo/u_r2w_sync/\sync_reg_reg[0][1] /RN    1
REFCLK(R)->REFCLK(R)	10.190   8.298/*         0.305/*         F1_fifo/wptr_full/\g_wptr_reg[3] /RN    1
REFCLK(R)->REFCLK(R)	10.190   8.299/*         0.305/*         F1_fifo/wptr_full/\g_wptr_reg[2] /RN    1
REFCLK(R)->REFCLK(R)	10.190   8.299/*         0.305/*         F1_fifo/wptr_full/\g_wptr_reg[1] /RN    1
REFCLK(R)->REFCLK(R)	10.190   8.300/*         0.305/*         F1_fifo/wptr_full/\g_wptr_reg[0] /RN    1
REFCLK(R)->REFCLK(R)	10.190   8.301/*         0.305/*         F1_fifo/wptr_full/\bn_wptr_reg[3] /RN    1
REFCLK(R)->REFCLK(R)	10.190   8.301/*         0.305/*         F1_fifo/wptr_full/\bn_wptr_reg[2] /RN    1
REFCLK(R)->REFCLK(R)	10.190   8.303/*         0.305/*         F1_fifo/wptr_full/\bn_wptr_reg[1] /RN    1
REFCLK(R)->REFCLK(R)	10.188   8.303/*         0.305/*         F1_fifo/u_r2w_sync/\sync_reg_reg[3][0] /RN    1
REFCLK(R)->REFCLK(R)	10.189   8.303/*         0.305/*         F1_fifo/wptr_full/\bn_wptr_reg[0] /RN    1
REFCLK(R)->REFCLK(R)	10.094   */8.524         */0.355         U0_ref_sync/enable_pulse_d_reg/D    1
ALU_CLK(R)->ALU_CLK(R)	9.326    */8.819         */0.476         U0_ALU/\ALU_OUT_reg[12] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.325    */8.819         */0.478         U0_ALU/\ALU_OUT_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.328    */8.822         */0.476         U0_ALU/\ALU_OUT_reg[9] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.328    */8.825         */0.475         U0_ALU/\ALU_OUT_reg[7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.328    */8.826         */0.475         U0_ALU/\ALU_OUT_reg[11] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.327    */8.827         */0.475         U0_ALU/\ALU_OUT_reg[14] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.329    */8.827         */0.475         U0_ALU/\ALU_OUT_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.326    */8.828         */0.474         U0_ALU/\ALU_OUT_reg[15] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.328    */8.833         */0.474         U0_ALU/\ALU_OUT_reg[13] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.329    */8.834         */0.474         U0_ALU/\ALU_OUT_reg[10] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.332    */8.835         */0.470         U0_ALU/OUT_VALID_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	9.330    */8.835         */0.473         U0_ALU/\ALU_OUT_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.331    */8.842         */0.472         U0_ALU/\ALU_OUT_reg[5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.331    */8.842         */0.472         U0_ALU/\ALU_OUT_reg[8] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.331    */8.842         */0.472         U0_ALU/\ALU_OUT_reg[3] /SI    1
REFCLK(R)->REFCLK(R)	10.084   */8.853         */0.365         U0_ref_sync/enable_flop_reg/D    1
REFCLK(R)->REFCLK(R)	10.101   */8.882         */0.348         F1_fifo/u_r2w_sync/\sync_reg_reg[3][1] /D    1
REFCLK(R)->REFCLK(R)	10.151   */8.953         */0.344         F1_fifo/u_r2w_sync/\sync_reg_reg[2][1] /D    1
REFCLK(R)->REFCLK(R)	10.150   */8.954         */0.344         RST_SYNC_1/\sync_reg_reg[1] /D    1
REFCLK(R)->REFCLK(R)	10.150   */8.954         */0.344         F1_fifo/u_r2w_sync/\sync_reg_reg[1][1] /D    1
REFCLK(R)->REFCLK(R)	10.106   */8.954         */0.344         U0_ref_sync/\sync_reg_reg[1] /D    1
REFCLK(R)->REFCLK(R)	10.151   */8.954         */0.344         F1_fifo/u_r2w_sync/\sync_reg_reg[0][1] /D    1
ALU_CLK(R)->ALU_CLK(R)	9.330    */8.975         */0.472         U0_ALU/\ALU_OUT_reg[1] /SI    1
@(R)->REFCLK(R)	10.232   9.992/*         0.262/*         RST_SYNC_1/\sync_reg_reg[1] /RN    1
@(R)->REFCLK(R)	10.236   9.996/*         0.258/*         RST_SYNC_1/\sync_reg_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	80.000   77.295/*        20.000/*        SO[0]    1
SCAN_CLK(R)->SCAN_CLK(R)	80.000   77.378/*        20.000/*        SO[3]    1
SCAN_CLK(R)->SCAN_CLK(R)	80.000   77.408/*        20.000/*        SO[1]    1
SCAN_CLK(R)->SCAN_CLK(R)	80.000   77.633/*        20.000/*        SO[2]    1
SCAN_CLK(R)->SCAN_CLK(R)	100.933  */80.919        */0.496         F1_fifo/u_w2r_sync/\sync_reg_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.124  */81.019        */0.473         U0_RegFile/\Reg_File_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.104  */81.046        */0.460         U0_RegFile/\Reg_File_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.131  */81.082        */0.456         C0_CTRL/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.197  */95.000        */0.403         U0_ClkDiv/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.153  */95.634        */0.393         U0_ClkDiv/\count_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.154  */95.638        */0.392         U0_ClkDiv/\count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.155  */95.648        */0.391         U0_ClkDiv/\count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.156  */95.656        */0.389         U0_ClkDiv/\count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.156  */95.657        */0.389         U0_ClkDiv/\count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.156  */95.658        */0.389         U0_ClkDiv/\count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.157  */95.659        */0.389         U0_ClkDiv/\count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.131  */95.976        */0.415         U0_ClkDiv/odd_edge_tog_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.146  96.495/*        0.280/*         U0_UART/U0_UART_TX/P1/par_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.196  */96.507        */0.403         U1_ClkDiv/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.027  */96.864        */0.399         U0_UART/U0_UART_TX/S1/ser_data_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.036  */96.942        */0.390         U0_UART/U0_UART_TX/S1/\count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.007  */96.945        */0.419         U0_UART/U0_UART_TX/S1/\count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.026  */96.948        */0.399         U0_UART/U0_UART_TX/S1/\temp_data_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.034  */97.090        */0.392         U0_UART/U0_UART_TX/S1/\temp_data_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.034  */97.090        */0.392         U0_UART/U0_UART_TX/S1/\temp_data_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.035  */97.098        */0.392         U0_UART/U0_UART_TX/S1/\temp_data_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.036  */97.100        */0.391         U0_UART/U0_UART_TX/S1/\temp_data_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.036  */97.103        */0.391         U0_UART/U0_UART_TX/S1/\temp_data_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.036  */97.104        */0.390         U0_UART/U0_UART_TX/S1/\temp_data_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.037  */97.123        */0.390         U0_UART/U0_UART_TX/S1/\temp_data_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.010  */97.179        */0.415         U0_UART/U0_UART_TX/S1/\count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.195  */97.263        */0.382         U1_ClkDiv/\count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.196  */97.267        */0.382         U1_ClkDiv/\count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.196  */97.271        */0.381         U1_ClkDiv/\count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.197  */97.274        */0.381         U1_ClkDiv/\count_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.197  */97.279        */0.380         U1_ClkDiv/\count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.198  */97.284        */0.379         U1_ClkDiv/\count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.199  */97.287        */0.379         U1_ClkDiv/\count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.149  97.505/*        0.285/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.154  97.525/*        0.279/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.156  97.533/*        0.278/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.157  97.540/*        0.277/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.041  */97.567        */0.393         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.040  */97.572        */0.394         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.041  */97.573        */0.394         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.040  */97.577        */0.393         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.000  */97.697        */0.436         U0_UART/U0_UART_RX/D0/\sample_test_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.023  */97.702        */0.406         F1_fifo/rptr_empty/\g_rptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.137  97.721/*        0.298/*         U0_UART/U0_UART_RX/DSR0/\cnt_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.038  */97.724        */0.388         U0_UART/U0_UART_TX/S1/\count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.138  97.731/*        0.290/*         F1_fifo/rptr_empty/\g_rptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.142  97.751/*        0.287/*         F1_fifo/rptr_empty/\g_rptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.018  */97.804        */0.416         U0_UART/U0_UART_RX/DSR0/\cnt_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.165  97.829/*        0.264/*         F1_fifo/rptr_empty/\g_rptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.113  97.879/*        0.322/*         U0_UART/U0_UART_RX/D0/\sample_test_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.035  */97.894        */0.399         U0_UART/U0_UART_RX/DSR0/\cnt_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.032  */97.914        */0.404         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.034  */97.919        */0.403         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.080  */97.965        */0.519         U1_ClkDiv/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.002  */97.977        */0.433         U0_UART/U0_UART_RX/D0/\sample_test_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.028  */97.994        */0.398         U0_UART/U0_UART_TX/U1/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.082  */98.017        */0.518         U0_ClkDiv/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.032  */98.038        */0.397         F1_fifo/rptr_empty/\bn_rptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.041  */98.047        */0.393         U0_UART/U0_UART_RX/E_B_c/\edge_cnt_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.140  98.049/*        0.286/*         U0_UART/U0_UART_TX/U1/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.022  */98.051        */0.411         U0_UART/U0_UART_RX/Par0/par_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.040  */98.071        */0.396         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.023  */98.095        */0.407         F1_fifo/rptr_empty/\bn_rptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.139  98.118/*        0.297/*         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.137  98.183/*        0.298/*         U0_UART/U0_UART_RX/E_B_c/\edge_cnt_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.027  */98.215        */0.402         F1_fifo/rptr_empty/\bn_rptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.157  98.285/*        0.270/*         U0_UART/U0_UART_TX/U1/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.170  98.311/*        0.267/*         U0_UART/U0_UART_RX/RX0/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.035  */98.340        */0.400         U0_UART/U0_UART_RX/E_B_c/\edge_cnt_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.028  */98.368        */0.398         F1_fifo/rptr_empty/\bn_rptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.033  */98.392        */0.404         U0_UART/U0_UART_RX/STP0/stp_err_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.028  */98.447        */0.406         U0_UART/U0_UART_RX/Par0/par_err_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.007  */98.480        */0.429         U0_UART/U0_UART_RX/RX0/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.006  */98.482        */0.431         U0_UART/U0_UART_RX/RX0/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.091  98.494/*        0.336/*         PUL_GEN_1/meta_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.902  */98.538        */0.527         F1_fifo/rptr_empty/\bn_rptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.042  */98.542        */0.395         U0_UART/U0_UART_RX/STR0/strt_glitch_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.904  */98.562        */0.525         F1_fifo/rptr_empty/\bn_rptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.156  */98.649        */0.477         F1_fifo/wptr_full/\bn_wptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.879  */98.709        */0.556         U0_UART/U0_UART_RX/D0/\sample_test_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.917  */98.732        */0.510         PUL_GEN_1/meta_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.171  */98.760        */0.461         F1_fifo/wptr_full/\bn_wptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.921  */98.763        */0.505         F1_fifo/rptr_empty/\bn_rptr_reg[0] /SI    1
@(R)->SCAN_CLK(R)	100.213  98.771/*        0.388/*         U0_ClkDiv/div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	100.212  98.781/*        0.388/*         U1_ClkDiv/div_clk_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	101.026  */98.835        */0.403         F1_fifo/u_w2r_sync/\sync_reg_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.026  */98.841        */0.402         F1_fifo/u_w2r_sync/\sync_reg_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.029  */98.851        */0.400         F1_fifo/u_w2r_sync/\sync_reg_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.029  */98.851        */0.400         F1_fifo/u_w2r_sync/\sync_reg_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.075  */98.856        */0.485         U0_RegFile/\Reg_File_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.916  */98.862        */0.510         U0_UART/U0_UART_TX/U1/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.927  */98.863        */0.508         U0_UART/U0_UART_RX/E_B_c/\edge_cnt_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.155  */98.865        */0.463         F1_fifo/fifomem/\MEM_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.120  */98.865        */0.460         C0_CTRL/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.079  */98.875        */0.484         U0_RegFile/\Reg_File_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.081  */98.878        */0.483         U0_RegFile/\Reg_File_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.130  */98.884        */0.457         C0_CTRL/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.169  */98.888        */0.464         F1_fifo/wptr_full/\g_wptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.022  */98.889        */0.518         U0_RegFile/\Reg_File_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.053  */98.892        */0.510         U0_RegFile/\Reg_File_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.108  */98.900        */0.479         U0_ref_sync/\sync_bus_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.075  */98.907        */0.502         U1_ClkDiv/\count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.156  */98.913        */0.476         F1_fifo/wptr_full/\bn_wptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.906  */98.915        */0.527         U0_UART/U0_UART_RX/Par0/par_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.086  */98.917        */0.491         RST_SYNC_2/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.111  */98.918        */0.475         C0_CTRL/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.929  */98.924        */0.506         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.078  */98.925        */0.483         U0_RegFile/\Reg_File_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.086  */98.929        */0.475         U0_RegFile/\Reg_File_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.090  */98.931        */0.474         U0_RegFile/\Reg_File_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.034  */98.932        */0.512         U0_RegFile/\Reg_File_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.093  */98.933        */0.471         U0_RegFile/\Reg_File_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.911  */98.933        */0.524         U0_UART/U0_UART_RX/E_B_c/\edge_cnt_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.083  */98.934        */0.481         U0_RegFile/\Reg_File_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.893  */98.935        */0.543         U0_UART/U0_UART_RX/RX0/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.887  */98.937        */0.539         U0_UART/U0_UART_TX/S1/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.116  */98.939        */0.471         U0_ref_sync/\sync_bus_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.088  */98.939        */0.473         U0_RegFile/\Reg_File_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.910  */98.941        */0.519         F1_fifo/rptr_empty/\bn_rptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.093  */98.943        */0.471         U0_RegFile/\Reg_File_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.092  */98.944        */0.466         U0_ref_sync/\sync_bus_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.218  */98.944        */0.340         U0_RegFile/\Reg_File_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.921  */98.945        */0.508         F1_fifo/rptr_empty/\g_rptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.096  */98.945        */0.501         U0_RegFile/\Reg_File_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.118  */98.947        */0.469         U0_ref_sync/\sync_bus_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.088  */98.947        */0.471         U0_ref_sync/\sync_bus_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.924  */98.948        */0.503         U0_UART/U0_UART_TX/U1/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.118  */98.949        */0.469         U0_ref_sync/\sync_bus_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.908  */98.952        */0.519         U0_UART/U0_UART_TX/S1/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.070  */98.954        */0.500         U0_RegFile/\Reg_File_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.097  */98.956        */0.498         U0_RegFile/\Reg_File_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.918  */98.963        */0.518         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.093  */98.964        */0.496         U0_RegFile/\Reg_File_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.121  */98.966        */0.466         U0_ref_sync/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.121  */98.967        */0.465         U0_ref_sync/\sync_bus_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.082  */98.970        */0.495         U1_ClkDiv/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.041  */98.971        */0.505         U0_ClkDiv/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.096  */98.972        */0.466         U0_RegFile/\Reg_File_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.130  */98.974        */0.457         F1_fifo/u_r2w_sync/\sync_reg_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.135  */98.974        */0.459         F1_fifo/fifomem/\MEM_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.083  */98.974        */0.494         U1_ClkDiv/\count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.084  */98.977        */0.494         U1_ClkDiv/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.042  */98.978        */0.504         U0_ClkDiv/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.084  */98.978        */0.494         U1_ClkDiv/\count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.169  */98.978        */0.464         F1_fifo/wptr_full/\g_wptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.146  */98.979        */0.459         F1_fifo/fifomem/\MEM_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.093  */98.979        */0.465         U0_RegFile/\RdData_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.138  */98.980        */0.458         F1_fifo/fifomem/\MEM_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.042  */98.980        */0.503         U0_ClkDiv/\count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.084  */98.981        */0.493         U1_ClkDiv/\count_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.919  */98.982        */0.515         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.086  */98.983        */0.491         U0_RegFile/\Reg_File_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.029  */98.983        */0.513         U0_RegFile/\Reg_File_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.912  */98.983        */0.513         U0_UART/U0_UART_TX/S1/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.043  */98.984        */0.503         U0_ClkDiv/\count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.920  */98.984        */0.514         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.919  */98.984        */0.514         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.043  */98.985        */0.503         U0_ClkDiv/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.929  */98.985        */0.504         U0_UART/U0_UART_RX/DSR0/\cnt_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.085  */98.986        */0.492         U1_ClkDiv/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.102  */98.987        */0.493         U0_RegFile/\Reg_File_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.916  */98.987        */0.511         U0_UART/U0_UART_TX/P1/par_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.049  */98.987        */0.516         U0_RegFile/\Reg_File_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.088  */98.988        */0.490         U0_RegFile/\Reg_File_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.922  */98.988        */0.514         U0_UART/U0_UART_RX/RX0/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.044  */98.990        */0.502         U0_ClkDiv/\count_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.934  */98.990        */0.502         U0_UART/U0_UART_RX/E_B_c/\edge_cnt_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.917  */98.990        */0.512         F1_fifo/rptr_empty/\g_rptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.099  */98.991        */0.462         U0_RegFile/\RdData_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.095  */98.991        */0.463         U0_RegFile/\RdData_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.921  */98.991        */0.513         U0_UART/U0_UART_RX/DSR0/\cnt_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.082  */98.992        */0.492         U0_RegFile/\Reg_File_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.147  */98.992        */0.459         F1_fifo/fifomem/\MEM_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.167  */98.992        */0.460         F1_fifo/fifomem/\MEM_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.150  */98.992        */0.458         F1_fifo/fifomem/\MEM_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.146  */98.993        */0.459         F1_fifo/fifomem/\MEM_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.921  */98.993        */0.513         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.924  */98.993        */0.513         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.118  */98.993        */0.459         U0_RegFile/\Reg_File_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.159  */98.993        */0.458         F1_fifo/fifomem/\MEM_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.172  */98.994        */0.461         F1_fifo/wptr_full/\g_wptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.159  */98.994        */0.458         F1_fifo/fifomem/\MEM_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.918  */98.994        */0.511         F1_fifo/rptr_empty/\g_rptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.172  */98.994        */0.461         F1_fifo/wptr_full/\g_wptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.918  */98.994        */0.511         F1_fifo/rptr_empty/\g_rptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.095  */98.994        */0.492         U0_RegFile/\Reg_File_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.146  */98.995        */0.461         F1_fifo/fifomem/\MEM_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.921  */98.995        */0.512         U0_UART/U0_UART_RX/DSR0/\cnt_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.083  */98.996        */0.492         U0_RegFile/\Reg_File_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.105  */98.996        */0.461         U0_RegFile/\RdData_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.081  */98.997        */0.491         U0_RegFile/\Reg_File_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.169  */98.997        */0.461         F1_fifo/fifomem/\MEM_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.127  */98.997        */0.461         U0_RegFile/\Reg_File_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.104  */98.998        */0.461         U0_RegFile/\RdData_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.158  */98.998        */0.460         F1_fifo/fifomem/\MEM_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.146  */98.999        */0.460         F1_fifo/fifomem/\MEM_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.184  */98.999        */0.394         U1_ClkDiv/odd_edge_tog_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.148  */98.999        */0.458         F1_fifo/fifomem/\MEM_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.923  */98.999        */0.512         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.071  */98.999        */0.491         U0_RegFile/\Reg_File_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.085  */98.999        */0.491         U0_RegFile/\Reg_File_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.106  */99.000        */0.462         U0_RegFile/\RdData_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.923  */99.000        */0.511         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.108  */99.000        */0.460         U0_RegFile/\RdData_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.072  */99.001        */0.491         U0_RegFile/\Reg_File_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.169  */99.001        */0.459         F1_fifo/fifomem/\MEM_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.103  */99.001        */0.459         U0_RegFile/\Reg_File_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.146  */99.001        */0.459         F1_fifo/fifomem/\MEM_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.923  */99.001        */0.511         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.158  */99.002        */0.459         F1_fifo/fifomem/\MEM_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.147  */99.002        */0.459         F1_fifo/fifomem/\MEM_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.171  */99.003        */0.459         F1_fifo/fifomem/\MEM_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.103  */99.003        */0.491         U0_RegFile/\Reg_File_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.086  */99.003        */0.490         U0_RegFile/\Reg_File_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.925  */99.003        */0.511         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.133  */99.004        */0.461         U0_RegFile/\Reg_File_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.143  */99.004        */0.461         F1_fifo/fifomem/\MEM_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.172  */99.004        */0.459         F1_fifo/fifomem/\MEM_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.106  */99.005        */0.491         U0_RegFile/\Reg_File_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.168  */99.005        */0.458         F1_fifo/fifomem/\MEM_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.125  */99.005        */0.460         U0_RegFile/\Reg_File_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.105  */99.005        */0.491         U0_RegFile/\Reg_File_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.106  */99.005        */0.491         U0_RegFile/\Reg_File_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.074  */99.006        */0.490         U0_RegFile/\Reg_File_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.087  */99.006        */0.490         U0_RegFile/\Reg_File_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.072  */99.006        */0.490         U0_RegFile/\Reg_File_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.140  */99.006        */0.459         F1_fifo/fifomem/\MEM_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.104  */99.006        */0.490         U0_RegFile/\Reg_File_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.073  */99.007        */0.490         U0_RegFile/\Reg_File_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.106  */99.007        */0.490         U0_RegFile/\Reg_File_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.160  */99.007        */0.458         F1_fifo/fifomem/\MEM_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.090  */99.007        */0.490         U0_RegFile/\Reg_File_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.109  */99.007        */0.459         U0_RegFile/\RdData_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.107  */99.007        */0.491         U0_RegFile/\Reg_File_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.136  */99.007        */0.460         U0_RegFile/\Reg_File_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.087  */99.007        */0.490         U0_RegFile/\Reg_File_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.106  */99.008        */0.491         U0_RegFile/\Reg_File_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.107  */99.008        */0.490         U0_RegFile/\Reg_File_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.161  */99.008        */0.457         F1_fifo/fifomem/\MEM_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.073  */99.008        */0.490         U0_RegFile/\Reg_File_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.171  */99.008        */0.458         F1_fifo/fifomem/\MEM_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.087  */99.008        */0.489         U0_RegFile/\Reg_File_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.088  */99.008        */0.488         U0_RegFile/\Reg_File_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.105  */99.008        */0.490         U0_RegFile/\Reg_File_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.088  */99.008        */0.490         U0_RegFile/\Reg_File_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.134  */99.009        */0.460         U0_RegFile/\Reg_File_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.158  */99.009        */0.460         F1_fifo/fifomem/\MEM_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.168  */99.009        */0.458         F1_fifo/fifomem/\MEM_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.135  */99.009        */0.461         U0_RegFile/\Reg_File_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.107  */99.010        */0.490         U0_RegFile/\Reg_File_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.169  */99.010        */0.457         F1_fifo/fifomem/\MEM_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.124  */99.010        */0.463         U0_ref_sync/\sync_bus_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.160  */99.010        */0.458         F1_fifo/fifomem/\MEM_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.075  */99.010        */0.490         U0_RegFile/\Reg_File_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.167  */99.010        */0.458         F1_fifo/fifomem/\MEM_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.073  */99.010        */0.490         U0_RegFile/\Reg_File_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.104  */99.010        */0.458         U0_RegFile/\Reg_File_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.135  */99.010        */0.460         U0_RegFile/\Reg_File_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.131  */99.011        */0.459         U0_RegFile/\Reg_File_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.173  */99.011        */0.458         F1_fifo/fifomem/\MEM_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.074  */99.011        */0.490         U0_RegFile/\Reg_File_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.137  */99.011        */0.460         U0_RegFile/\Reg_File_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.173  */99.011        */0.458         F1_fifo/fifomem/\MEM_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.172  */99.011        */0.458         F1_fifo/fifomem/\MEM_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.091  */99.012        */0.468         U0_RegFile/RdData_VLD_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.138  */99.012        */0.460         U0_RegFile/\Reg_File_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.159  */99.012        */0.458         F1_fifo/fifomem/\MEM_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.105  */99.013        */0.489         U0_RegFile/\Reg_File_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.172  */99.013        */0.458         F1_fifo/fifomem/\MEM_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.134  */99.013        */0.460         U0_RegFile/\Reg_File_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.108  */99.013        */0.489         U0_RegFile/\Reg_File_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.170  */99.013        */0.457         F1_fifo/fifomem/\MEM_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.087  */99.013        */0.489         U0_RegFile/\Reg_File_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.174  */99.013        */0.458         F1_fifo/fifomem/\MEM_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.918  */99.013        */0.507         U0_UART/U0_UART_TX/S1/\temp_data_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.104  */99.013        */0.457         U0_RegFile/\Reg_File_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.138  */99.013        */0.460         U0_RegFile/\Reg_File_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.128  */99.014        */0.459         U0_RegFile/\Reg_File_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.095  */99.014        */0.488         U0_RegFile/\Reg_File_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.138  */99.014        */0.460         U0_RegFile/\Reg_File_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.173  */99.014        */0.457         F1_fifo/fifomem/\MEM_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.174  */99.014        */0.457         F1_fifo/fifomem/\MEM_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.138  */99.015        */0.459         U0_RegFile/\Reg_File_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.103  */99.015        */0.459         U0_RegFile/\Reg_File_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.154  */99.015        */0.458         F1_fifo/fifomem/\MEM_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.172  */99.015        */0.458         F1_fifo/fifomem/\MEM_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.919  */99.015        */0.507         U0_UART/U0_UART_TX/S1/\temp_data_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.135  */99.015        */0.459         U0_RegFile/\Reg_File_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.074  */99.015        */0.489         U0_RegFile/\Reg_File_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.139  */99.016        */0.459         U0_RegFile/\Reg_File_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.089  */99.016        */0.489         U0_RegFile/\Reg_File_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.103  */99.016        */0.459         U0_RegFile/\Reg_File_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.118  */99.016        */0.459         U0_RegFile/\Reg_File_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.161  */99.016        */0.461         F1_fifo/fifomem/\MEM_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.161  */99.017        */0.457         F1_fifo/fifomem/\MEM_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.126  */99.017        */0.459         U0_RegFile/\Reg_File_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.162  */99.017        */0.457         F1_fifo/fifomem/\MEM_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.138  */99.017        */0.459         U0_RegFile/\Reg_File_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.139  */99.018        */0.459         U0_RegFile/\Reg_File_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.174  */99.018        */0.457         F1_fifo/fifomem/\MEM_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.136  */99.018        */0.459         U0_RegFile/\Reg_File_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.118  */99.018        */0.459         U0_RegFile/\Reg_File_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.919  */99.018        */0.507         U0_UART/U0_UART_TX/S1/\temp_data_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.117  */99.018        */0.458         U0_RegFile/\Reg_File_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.138  */99.018        */0.459         U0_RegFile/\Reg_File_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.103  */99.018        */0.459         U0_RegFile/\Reg_File_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.173  */99.018        */0.459         F1_fifo/fifomem/\MEM_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.170  */99.018        */0.458         F1_fifo/fifomem/\MEM_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.159  */99.019        */0.458         F1_fifo/fifomem/\MEM_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.138  */99.019        */0.459         U0_RegFile/\Reg_File_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.171  */99.020        */0.459         F1_fifo/fifomem/\MEM_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.175  */99.020        */0.457         F1_fifo/fifomem/\MEM_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.102  */99.020        */0.459         U0_RegFile/\Reg_File_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.174  */99.020        */0.456         F1_fifo/fifomem/\MEM_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.920  */99.020        */0.507         U0_UART/U0_UART_TX/U1/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.118  */99.021        */0.458         U0_RegFile/\Reg_File_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.920  */99.021        */0.506         U0_UART/U0_UART_TX/S1/\temp_data_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.105  */99.021        */0.458         U0_RegFile/\Reg_File_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.923  */99.021        */0.506         F1_fifo/u_w2r_sync/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.173  */99.021        */0.456         F1_fifo/fifomem/\MEM_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.170  */99.021        */0.456         F1_fifo/fifomem/\MEM_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.135  */99.021        */0.460         U0_RegFile/\Reg_File_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.104  */99.022        */0.458         U0_RegFile/\Reg_File_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.103  */99.022        */0.458         U0_RegFile/\Reg_File_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.929  */99.022        */0.508         U0_UART/U0_UART_RX/STR0/strt_glitch_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.161  */99.022        */0.456         F1_fifo/fifomem/\MEM_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.923  */99.022        */0.506         F1_fifo/u_w2r_sync/\sync_reg_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.921  */99.022        */0.506         U0_UART/U0_UART_TX/S1/\temp_data_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.139  */99.022        */0.458         U0_RegFile/\Reg_File_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.170  */99.022        */0.457         F1_fifo/fifomem/\MEM_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.136  */99.023        */0.458         U0_RegFile/\Reg_File_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.895  */99.023        */0.540         U0_UART/U0_UART_RX/D0/\sample_test_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.172  */99.023        */0.458         F1_fifo/fifomem/\MEM_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.118  */99.024        */0.457         U0_RegFile/\Reg_File_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.920  */99.024        */0.506         U0_UART/U0_UART_TX/S1/\count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.174  */99.024        */0.458         F1_fifo/fifomem/\MEM_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.174  */99.025        */0.458         F1_fifo/fifomem/\MEM_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.921  */99.026        */0.506         U0_UART/U0_UART_TX/S1/\temp_data_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.174  */99.026        */0.458         F1_fifo/fifomem/\MEM_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.895  */99.026        */0.540         U0_UART/U0_UART_RX/D0/\sample_test_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.134  */99.027        */0.460         U0_RegFile/\Reg_File_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.120  */99.027        */0.457         U0_RegFile/\Reg_File_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.921  */99.027        */0.505         U0_UART/U0_UART_TX/S1/\temp_data_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.161  */99.028        */0.456         F1_fifo/fifomem/\MEM_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.161  */99.029        */0.457         F1_fifo/fifomem/\MEM_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.923  */99.029        */0.505         F1_fifo/u_w2r_sync/\sync_reg_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.117  */99.029        */0.459         U0_RegFile/\Reg_File_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.161  */99.029        */0.457         F1_fifo/fifomem/\MEM_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.137  */99.030        */0.460         U0_RegFile/\Reg_File_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.922  */99.030        */0.505         U0_UART/U0_UART_TX/S1/\temp_data_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.107  */99.030        */0.490         U0_RegFile/\Reg_File_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.089  */99.030        */0.489         U0_RegFile/\Reg_File_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.136  */99.031        */0.458         U0_RegFile/\Reg_File_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.117  */99.034        */0.458         U0_RegFile/\Reg_File_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.132  */99.035        */0.454         U0_ref_sync/enable_pulse_d_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.105  */99.035        */0.489         U0_RegFile/\Reg_File_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.927  */99.036        */0.501         PUL_GEN_1/sync_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.177  */99.037        */0.454         F1_fifo/u_r2w_sync/\sync_reg_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.928  */99.037        */0.505         U0_UART/U0_UART_RX/Par0/par_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.146  */99.037        */0.406         U0_RegFile/\Reg_File_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.138  */99.040        */0.459         U0_RegFile/\Reg_File_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.151  */99.041        */0.408         U0_RegFile/\Reg_File_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.119  */99.042        */0.457         U0_RegFile/\Reg_File_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.145  */99.042        */0.419         U0_RegFile/\Reg_File_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.179  */99.044        */0.453         F1_fifo/u_r2w_sync/\sync_reg_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.179  */99.045        */0.453         F1_fifo/u_r2w_sync/\sync_reg_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.180  */99.045        */0.453         F1_fifo/u_r2w_sync/\sync_reg_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.098  */99.047        */0.479         RST_SYNC_2/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.182  */99.049        */0.449         RST_SYNC_1/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.138  */99.049        */0.449         U0_ref_sync/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.180  */99.051        */0.452         F1_fifo/u_r2w_sync/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.927  */99.054        */0.501         F1_fifo/u_w2r_sync/\sync_reg_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.928  */99.055        */0.501         F1_fifo/u_w2r_sync/\sync_reg_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.925  */99.055        */0.501         U0_UART/U0_UART_TX/S1/ser_data_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.181  */99.056        */0.451         F1_fifo/u_r2w_sync/\sync_reg_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.932  */99.056        */0.503         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.928  */99.057        */0.501         F1_fifo/u_w2r_sync/\sync_reg_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.931  */99.057        */0.497         F1_fifo/u_w2r_sync/\sync_reg_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.311  99.059/*        0.275/*         U0_ref_sync/\sync_reg_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.101  */99.064        */0.458         U0_RegFile/\Reg_File_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.874  */99.085        */0.563         U0_UART/U0_UART_RX/RX0/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.158  */99.118        */0.406         U0_RegFile/\Reg_File_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.161  */99.127        */0.394         U0_RegFile/\Reg_File_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.914  */99.131        */0.522         U0_UART/U0_UART_RX/STP0/stp_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.032  */99.140        */0.396         PUL_GEN_1/sync_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.073  */99.144        */0.497         U0_RegFile/\Reg_File_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.203  */99.152        */0.374         RST_SYNC_2/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.073  */99.156        */0.494         U0_RegFile/\Reg_File_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.117  */99.161        */0.470         U0_ref_sync/enable_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.036  */99.162        */0.392         F1_fifo/u_w2r_sync/\sync_reg_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.076  */99.163        */0.494         U0_RegFile/\Reg_File_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.037  */99.163        */0.392         F1_fifo/u_w2r_sync/\sync_reg_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.036  */99.164        */0.392         F1_fifo/u_w2r_sync/\sync_reg_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.076  */99.164        */0.493         U0_RegFile/\Reg_File_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.037  */99.166        */0.392         F1_fifo/u_w2r_sync/\sync_reg_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.100  */99.168        */0.460         U0_RegFile/\Reg_File_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.170  */99.251        */0.462         F1_fifo/u_r2w_sync/\sync_reg_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.173  */99.280        */0.459         F1_fifo/wptr_full/\bn_wptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.173  */99.282        */0.459         RST_SYNC_1/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.277  */99.350        */0.355         F1_fifo/u_r2w_sync/\sync_reg_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.277  */99.354        */0.354         F1_fifo/u_r2w_sync/\sync_reg_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.278  */99.354        */0.354         F1_fifo/u_r2w_sync/\sync_reg_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.277  */99.358        */0.354         F1_fifo/u_r2w_sync/\sync_reg_reg[3][0] /D    1
@(R)->SCAN_CLK(R)	101.052  99.615/*        0.383/*         U0_UART/U0_UART_RX/D0/\sample_test_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.052  99.615/*        0.383/*         U0_UART/U0_UART_RX/D0/\sample_test_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.052  99.615/*        0.383/*         U0_UART/U0_UART_RX/D0/\sample_test_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.062  99.621/*        0.372/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.062  99.621/*        0.372/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.062  99.622/*        0.372/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	101.062  99.622/*        0.372/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[6] /RN    1
@(R)->SCAN_CLK(R)	101.062  99.623/*        0.372/*         U0_UART/U0_UART_RX/Par0/par_err_reg/RN    1
@(R)->SCAN_CLK(R)	101.062  99.623/*        0.372/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	101.062  99.623/*        0.372/*         U0_UART/U0_UART_RX/Par0/par_bit_reg/RN    1
@(R)->SCAN_CLK(R)	101.062  99.623/*        0.372/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[7] /RN    1
@(R)->SCAN_CLK(R)	101.061  99.624/*        0.372/*         U0_UART/U0_UART_RX/DSR0/\cnt_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.061  99.624/*        0.372/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.061  99.625/*        0.372/*         U0_UART/U0_UART_RX/DSR0/\cnt_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.063  99.626/*        0.372/*         U0_UART/U0_UART_RX/E_B_c/\edge_cnt_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.065  99.626/*        0.372/*         U0_UART/U0_UART_RX/STR0/strt_glitch_reg/RN    1
@(R)->SCAN_CLK(R)	101.063  99.626/*        0.372/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.062  99.627/*        0.372/*         U0_UART/U0_UART_RX/E_B_c/\edge_cnt_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.062  99.627/*        0.372/*         U0_UART/U0_UART_RX/DSR0/\cnt_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.054  99.628/*        0.383/*         U0_UART/U0_UART_RX/RX0/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.054  99.631/*        0.383/*         U0_UART/U0_UART_RX/RX0/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.064  99.631/*        0.372/*         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.063  99.632/*        0.372/*         U0_UART/U0_UART_RX/E_B_c/\edge_cnt_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.064  99.632/*        0.372/*         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.058  99.632/*        0.370/*         F1_fifo/u_w2r_sync/\sync_reg_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	101.058  99.632/*        0.370/*         F1_fifo/u_w2r_sync/\sync_reg_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	101.064  99.632/*        0.372/*         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.064  99.632/*        0.372/*         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.059  99.633/*        0.370/*         F1_fifo/u_w2r_sync/\sync_reg_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	101.059  99.633/*        0.370/*         F1_fifo/u_w2r_sync/\sync_reg_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	101.059  99.633/*        0.370/*         F1_fifo/u_w2r_sync/\sync_reg_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	101.059  99.633/*        0.370/*         F1_fifo/u_w2r_sync/\sync_reg_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	101.059  99.634/*        0.370/*         F1_fifo/u_w2r_sync/\sync_reg_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	101.064  99.636/*        0.372/*         U0_UART/U0_UART_RX/RX0/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.056  99.641/*        0.370/*         U0_UART/U0_UART_TX/U1/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.056  99.643/*        0.370/*         U0_UART/U0_UART_TX/U1/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.056  99.646/*        0.370/*         U0_UART/U0_UART_TX/U1/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.065  99.647/*        0.372/*         U0_UART/U0_UART_RX/STP0/stp_err_reg/RN    1
@(R)->SCAN_CLK(R)	101.055  99.652/*        0.370/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[7] /RN    1
@(R)->SCAN_CLK(R)	101.051  99.652/*        0.377/*         F1_fifo/u_w2r_sync/\sync_reg_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	101.051  99.653/*        0.377/*         PUL_GEN_1/sync_flop_reg/RN    1
@(R)->SCAN_CLK(R)	101.056  99.655/*        0.370/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[6] /RN    1
@(R)->SCAN_CLK(R)	101.057  99.659/*        0.370/*         PUL_GEN_1/meta_flop_reg/RN    1
@(R)->SCAN_CLK(R)	101.056  99.659/*        0.370/*         F1_fifo/rptr_empty/\bn_rptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.059  99.659/*        0.370/*         F1_fifo/rptr_empty/\bn_rptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.059  99.659/*        0.370/*         F1_fifo/rptr_empty/\g_rptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.059  99.659/*        0.370/*         F1_fifo/rptr_empty/\bn_rptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.059  99.660/*        0.370/*         F1_fifo/rptr_empty/\g_rptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.059  99.660/*        0.370/*         F1_fifo/rptr_empty/\g_rptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.058  99.661/*        0.370/*         F1_fifo/rptr_empty/\g_rptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.059  99.662/*        0.370/*         F1_fifo/rptr_empty/\bn_rptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.185  99.743/*        0.360/*         U0_ClkDiv/\count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.185  99.743/*        0.360/*         U0_ClkDiv/\count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.185  99.744/*        0.360/*         U0_ClkDiv/\count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.185  99.744/*        0.360/*         U0_ClkDiv/\count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.185  99.748/*        0.360/*         U0_ClkDiv/\count_reg[6] /RN    1
@(R)->SCAN_CLK(R)	101.186  99.748/*        0.360/*         U0_ClkDiv/\count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	101.186  99.749/*        0.360/*         U0_ClkDiv/\count_reg[4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	101.021  */99.782        */0.524         U0_ClkDiv/odd_edge_tog_reg/SI    1
@(R)->SCAN_CLK(R)	101.228  99.802/*        0.350/*         U1_ClkDiv/\count_reg[6] /RN    1
@(R)->SCAN_CLK(R)	101.228  99.802/*        0.350/*         U1_ClkDiv/\count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	101.228  99.802/*        0.350/*         U1_ClkDiv/\count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	101.227  99.803/*        0.350/*         U1_ClkDiv/\count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.228  99.804/*        0.350/*         U1_ClkDiv/\count_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	101.061  */99.804        */0.516         U1_ClkDiv/odd_edge_tog_reg/SI    1
@(R)->SCAN_CLK(R)	101.228  99.805/*        0.350/*         U1_ClkDiv/\count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.228  99.805/*        0.350/*         U1_ClkDiv/\count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.507  100.065/*       0.039/*         U0_ClkDiv/odd_edge_tog_reg/SN    1
@(R)->SCAN_CLK(R)	101.570  100.138/*       0.008/*         U1_ClkDiv/odd_edge_tog_reg/SN    1
@(R)->SCAN_CLK(R)	101.071  100.529/*       0.356/*         U0_UART/U0_UART_TX/S1/\count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.079  100.536/*       0.346/*         U0_UART/U0_UART_TX/S1/\count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.080  100.537/*       0.346/*         U0_UART/U0_UART_TX/S1/ser_data_reg/RN    1
@(R)->SCAN_CLK(R)	101.080  100.537/*       0.346/*         U0_UART/U0_UART_TX/P1/par_bit_reg/RN    1
@(R)->SCAN_CLK(R)	101.080  100.538/*       0.346/*         U0_UART/U0_UART_TX/S1/\count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.080  100.538/*       0.346/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.080  100.538/*       0.346/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.080  100.538/*       0.346/*         U0_UART/U0_UART_TX/S1/\count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.080  100.538/*       0.346/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.080  100.539/*       0.346/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[4] /RN    1
@(R)->SCAN_CLK(R)	101.080  100.539/*       0.346/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.080  100.540/*       0.346/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[5] /RN    1
@(R)->SCAN_CLK(R)	101.284  101.028/*       0.293/*         RST_SYNC_2/\sync_reg_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.290  101.034/*       0.287/*         RST_SYNC_2/\sync_reg_reg[0] /RN    1
TX_CLK(R)->TX_CLK(R)	6946.262 */6941.971      */1736.320      UART_TX_OUT    1
