,box,txt,score
0,"[[138.0, 58.0], [281.0, 58.0], [281.0, 90.0], [138.0, 90.0]]",上海交通大学,0.9200828671455383
1,"[[104.0, 134.0], [611.0, 134.0], [611.0, 165.0], [104.0, 165.0]]",打破人工智能处理器的存储墙,0.9286530017852783
2,"[[149.0, 183.0], [569.0, 183.0], [569.0, 215.0], [149.0, 215.0]]",算法一电路-架构协同设计,0.9449822306632996
3,"[[150.0, 231.0], [563.0, 234.0], [563.0, 258.0], [150.0, 256.0]]",Break the Memory Wall in AI Chips:,0.9299746751785278
4,"[[127.0, 267.0], [589.0, 269.0], [589.0, 292.0], [127.0, 290.0]]",Algorithm-Circuit-Architecture Codesign,0.9395626783370972
5,"[[269.0, 338.0], [592.0, 338.0], [592.0, 355.0], [269.0, 355.0]]","Speaker:ChixiaoChen,AssistantProfessor,",0.9696812033653259
6,"[[342.0, 363.0], [471.0, 365.0], [470.0, 382.0], [342.0, 380.0]]",FudanUniversity,0.9318377375602722
7,"[[269.0, 390.0], [551.0, 391.0], [551.0, 409.0], [269.0, 408.0]]","Time:2:00pm-3:00pm,Apr.8,Thursday",0.9122606515884399
8,"[[269.0, 416.0], [541.0, 416.0], [541.0, 434.0], [269.0, 434.0]]","Venue:Room404,SEIEEbuilding#3",0.9222152829170227
9,"[[268.0, 443.0], [534.0, 443.0], [534.0, 461.0], [268.0, 461.0]]","Host: Li Jiang,Associate Professor",0.9293981790542603
10,"[[115.0, 497.0], [188.0, 497.0], [188.0, 512.0], [115.0, 512.0]]",Abstract:,0.9049971103668213
11,"[[114.0, 522.0], [616.0, 522.0], [616.0, 535.0], [114.0, 535.0]]",随着人工智能在各类人工智能场景中的广泛应用，包括GPU和TPU在内的专用智能芯片已成为,0.9454326033592224
12,"[[116.0, 545.0], [615.0, 545.0], [615.0, 558.0], [116.0, 558.0]]",了不可或缺的人工智能硬件。但是，人工智能如何进一步部署到端侧与联人式系统？特别是在,0.969935417175293
13,"[[114.0, 568.0], [614.0, 568.0], [614.0, 582.0], [114.0, 582.0]]",没有高速存储器接口的智能物联网节点芯片中。本将从算法、体系结构与电路实现的协同设计,0.9580320119857788
14,"[[115.0, 593.0], [614.0, 593.0], [614.0, 607.0], [115.0, 607.0]]",角度出发，讨论在人工智能芯片如何打破存储墙瓶颈。内容包括：1）完成神经网络加速器的片,0.9721451997756958
15,"[[116.0, 617.0], [615.0, 617.0], [615.0, 630.0], [116.0, 630.0]]",上在线学习，2）采用存算一体的超低功耗神经网络计算电路，3）基于芯粒（Chiplet）集成的,0.9562665820121765
16,"[[113.0, 641.0], [298.0, 642.0], [298.0, 656.0], [113.0, 655.0]]",大算力存算一体加速系统设计研究。,0.90818190574646
17,"[[113.0, 670.0], [150.0, 670.0], [150.0, 688.0], [113.0, 688.0]]",Bio :,0.9640625715255737
18,"[[113.0, 696.0], [608.0, 696.0], [608.0, 710.0], [113.0, 710.0]]",陈迟晓，复且大学工程与应用技术研究院、专用集成电路国家重点实验室副研究员。2010年，,0.940207302570343
19,"[[114.0, 719.0], [615.0, 719.0], [615.0, 734.0], [114.0, 734.0]]",2015年分别获得复且大学微电子学士和博士学位，期间获获得了ISSCCSTGA奖，复且大学优,0.9503921866416931
20,"[[115.0, 745.0], [617.0, 745.0], [617.0, 758.0], [115.0, 758.0]]",秀博土研究奖。2016一2018年，在美国华盛顿大学的开展博土后研究。2019年起，回复且大学,0.9141356945037842
21,"[[114.0, 769.0], [616.0, 769.0], [616.0, 782.0], [114.0, 782.0]]",任教。2020年获得上海市青年科技启明星。主要研究领域在于混合信号集成电路和定制化的智,0.9334393739700317
22,"[[113.0, 793.0], [261.0, 793.0], [261.0, 806.0], [113.0, 806.0]]",能硬件电路与体系结构设计。,0.8693149089813232
