DECL|BTABLE_ADDRESS|macro|BTABLE_ADDRESS
DECL|CLEAR_IN_EP_INTR|macro|CLEAR_IN_EP_INTR
DECL|CLEAR_OUT_EP_INTR|macro|CLEAR_OUT_EP_INTR
DECL|DCFG_FRAME_INTERVAL_80|macro|DCFG_FRAME_INTERVAL_80
DECL|DCFG_FRAME_INTERVAL_85|macro|DCFG_FRAME_INTERVAL_85
DECL|DCFG_FRAME_INTERVAL_90|macro|DCFG_FRAME_INTERVAL_90
DECL|DCFG_FRAME_INTERVAL_95|macro|DCFG_FRAME_INTERVAL_95
DECL|DEP0CTL_MPS_16|macro|DEP0CTL_MPS_16
DECL|DEP0CTL_MPS_16|macro|DEP0CTL_MPS_16
DECL|DEP0CTL_MPS_32|macro|DEP0CTL_MPS_32
DECL|DEP0CTL_MPS_32|macro|DEP0CTL_MPS_32
DECL|DEP0CTL_MPS_64|macro|DEP0CTL_MPS_64
DECL|DEP0CTL_MPS_64|macro|DEP0CTL_MPS_64
DECL|DEP0CTL_MPS_8|macro|DEP0CTL_MPS_8
DECL|DEP0CTL_MPS_8|macro|DEP0CTL_MPS_8
DECL|DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ|macro|DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ
DECL|DSTS_ENUMSPD_FS_PHY_48MHZ|macro|DSTS_ENUMSPD_FS_PHY_48MHZ
DECL|DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ|macro|DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ
DECL|DSTS_ENUMSPD_LS_PHY_6MHZ|macro|DSTS_ENUMSPD_LS_PHY_6MHZ
DECL|EP_SPEED_FULL|macro|EP_SPEED_FULL
DECL|EP_SPEED_HIGH|macro|EP_SPEED_HIGH
DECL|EP_SPEED_LOW|macro|EP_SPEED_LOW
DECL|EP_TYPE_BULK|macro|EP_TYPE_BULK
DECL|EP_TYPE_BULK|macro|EP_TYPE_BULK
DECL|EP_TYPE_CTRL|macro|EP_TYPE_CTRL
DECL|EP_TYPE_CTRL|macro|EP_TYPE_CTRL
DECL|EP_TYPE_INTR|macro|EP_TYPE_INTR
DECL|EP_TYPE_INTR|macro|EP_TYPE_INTR
DECL|EP_TYPE_ISOC|macro|EP_TYPE_ISOC
DECL|EP_TYPE_ISOC|macro|EP_TYPE_ISOC
DECL|EP_TYPE_MSK|macro|EP_TYPE_MSK
DECL|EP_TYPE_MSK|macro|EP_TYPE_MSK
DECL|ErrCnt|member|uint32_t ErrCnt; /*!< Host channel error count.*/
DECL|GRXSTS_PKTSTS_CH_HALTED|macro|GRXSTS_PKTSTS_CH_HALTED
DECL|GRXSTS_PKTSTS_DATA_TOGGLE_ERR|macro|GRXSTS_PKTSTS_DATA_TOGGLE_ERR
DECL|GRXSTS_PKTSTS_IN_XFER_COMP|macro|GRXSTS_PKTSTS_IN_XFER_COMP
DECL|GRXSTS_PKTSTS_IN|macro|GRXSTS_PKTSTS_IN
DECL|HCCHAR_BULK|macro|HCCHAR_BULK
DECL|HCCHAR_CTRL|macro|HCCHAR_CTRL
DECL|HCCHAR_INTR|macro|HCCHAR_INTR
DECL|HCCHAR_ISOC|macro|HCCHAR_ISOC
DECL|HCFG_30_60_MHZ|macro|HCFG_30_60_MHZ
DECL|HCFG_48_MHZ|macro|HCFG_48_MHZ
DECL|HCFG_6_MHZ|macro|HCFG_6_MHZ
DECL|HC_BBLERR|enumerator|HC_BBLERR,
DECL|HC_DATATGLERR|enumerator|HC_DATATGLERR
DECL|HC_HALTED|enumerator|HC_HALTED,
DECL|HC_IDLE|enumerator|HC_IDLE = 0,
DECL|HC_NAK|enumerator|HC_NAK,
DECL|HC_NYET|enumerator|HC_NYET,
DECL|HC_PID_DATA0|macro|HC_PID_DATA0
DECL|HC_PID_DATA1|macro|HC_PID_DATA1
DECL|HC_PID_DATA2|macro|HC_PID_DATA2
DECL|HC_PID_SETUP|macro|HC_PID_SETUP
DECL|HC_STALL|enumerator|HC_STALL,
DECL|HC_XACTERR|enumerator|HC_XACTERR,
DECL|HC_XFRC|enumerator|HC_XFRC,
DECL|HPRT0_PRTSPD_FULL_SPEED|macro|HPRT0_PRTSPD_FULL_SPEED
DECL|HPRT0_PRTSPD_HIGH_SPEED|macro|HPRT0_PRTSPD_HIGH_SPEED
DECL|HPRT0_PRTSPD_LOW_SPEED|macro|HPRT0_PRTSPD_LOW_SPEED
DECL|Host_channels|member|uint32_t Host_channels; /*!< Host Channels number.
DECL|PMA_ACCESS|macro|PMA_ACCESS
DECL|STS_DATA_UPDT|macro|STS_DATA_UPDT
DECL|STS_GOUT_NAK|macro|STS_GOUT_NAK
DECL|STS_SETUP_COMP|macro|STS_SETUP_COMP
DECL|STS_SETUP_UPDT|macro|STS_SETUP_UPDT
DECL|STS_XFER_COMP|macro|STS_XFER_COMP
DECL|Sof_enable|member|uint32_t Sof_enable; /*!< Enable or disable the output of the SOF signal. */
DECL|Sof_enable|member|uint32_t Sof_enable; /*!< Enable or disable the output of the SOF signal. */
DECL|URB_DONE|enumerator|URB_DONE,
DECL|URB_ERROR|enumerator|URB_ERROR,
DECL|URB_IDLE|enumerator|URB_IDLE = 0,
DECL|URB_NOTREADY|enumerator|URB_NOTREADY,
DECL|URB_NYET|enumerator|URB_NYET,
DECL|URB_STALL|enumerator|URB_STALL
DECL|USB_CfgTypeDef|typedef|} USB_CfgTypeDef;
DECL|USB_DEVICE_MODE|enumerator|USB_DEVICE_MODE = 0,
DECL|USB_DRD_MODE|enumerator|USB_DRD_MODE = 2
DECL|USB_EPTypeDef|typedef|} USB_EPTypeDef;
DECL|USB_HOST_MODE|enumerator|USB_HOST_MODE = 1,
DECL|USB_MASK_INTERRUPT|macro|USB_MASK_INTERRUPT
DECL|USB_ModeTypeDef|typedef|} USB_ModeTypeDef;
DECL|USB_OTG_CfgTypeDef|typedef|} USB_OTG_CfgTypeDef;
DECL|USB_OTG_EMBEDDED_PHY|macro|USB_OTG_EMBEDDED_PHY
DECL|USB_OTG_EPTypeDef|typedef|} USB_OTG_EPTypeDef;
DECL|USB_OTG_FS_MAX_PACKET_SIZE|macro|USB_OTG_FS_MAX_PACKET_SIZE
DECL|USB_OTG_HCStateTypeDef|typedef|} USB_OTG_HCStateTypeDef;
DECL|USB_OTG_HCTypeDef|typedef|} USB_OTG_HCTypeDef;
DECL|USB_OTG_MAX_EP0_SIZE|macro|USB_OTG_MAX_EP0_SIZE
DECL|USB_OTG_MODE_DEVICE|macro|USB_OTG_MODE_DEVICE
DECL|USB_OTG_MODE_DRD|macro|USB_OTG_MODE_DRD
DECL|USB_OTG_MODE_HOST|macro|USB_OTG_MODE_HOST
DECL|USB_OTG_SPEED_FULL|macro|USB_OTG_SPEED_FULL
DECL|USB_OTG_SPEED_LOW|macro|USB_OTG_SPEED_LOW
DECL|USB_OTG_ULPI_PHY|macro|USB_OTG_ULPI_PHY
DECL|USB_OTG_URBStateTypeDef|typedef|} USB_OTG_URBStateTypeDef;
DECL|USB_UNMASK_INTERRUPT|macro|USB_UNMASK_INTERRUPT
DECL|USBx_DEVICE|macro|USBx_DEVICE
DECL|USBx_DFIFO|macro|USBx_DFIFO
DECL|USBx_HC|macro|USBx_HC
DECL|USBx_HOST|macro|USBx_HOST
DECL|USBx_HPRT0|macro|USBx_HPRT0
DECL|USBx_INEP|macro|USBx_INEP
DECL|USBx_OUTEP|macro|USBx_OUTEP
DECL|USBx_PCGCCTL|macro|USBx_PCGCCTL
DECL|__STM32L4xx_LL_USB_H|macro|__STM32L4xx_LL_USB_H
DECL|battery_charging_enable|member|uint32_t battery_charging_enable; /*!< Enable or disable Battery charging. */
DECL|battery_charging_enable|member|uint32_t battery_charging_enable; /*!< Enable or disable Battery charging. */
DECL|ch_num|member|uint8_t ch_num; /*!< Host channel number.
DECL|data_pid_start|member|uint8_t data_pid_start; /*!< Initial data PID
DECL|data_pid_start|member|uint8_t data_pid_start; /*!< Initial data PID
DECL|data_pid|member|uint8_t data_pid; /*!< Initial data PID.
DECL|dev_addr|member|uint8_t dev_addr ; /*!< USB device address.
DECL|dev_endpoints|member|uint32_t dev_endpoints; /*!< Device Endpoints number.
DECL|dev_endpoints|member|uint32_t dev_endpoints; /*!< Device Endpoints number.
DECL|dma_addr|member|uint32_t dma_addr; /*!< 32 bits aligned transfer buffer address */
DECL|dma_addr|member|uint32_t dma_addr; /*!< 32 bits aligned transfer buffer address. */
DECL|dma_enable|member|uint32_t dma_enable; /*!< Enable or disable of the USB embedded DMA used only for OTG HS. */
DECL|do_ping|member|uint8_t do_ping; /*!< Enable or disable the use of the PING protocol for HS mode. */
DECL|doublebuffer|member|uint8_t doublebuffer; /*!< Double buffer enable
DECL|ep0_mps|member|uint32_t ep0_mps; /*!< Set the Endpoint 0 Max Packet size.
DECL|ep0_mps|member|uint32_t ep0_mps; /*!< Set the Endpoint 0 Max Packet size.
DECL|ep_is_in|member|uint8_t ep_is_in; /*!< Endpoint direction
DECL|ep_num|member|uint8_t ep_num; /*!< Endpoint number.
DECL|ep_type|member|uint8_t ep_type; /*!< Endpoint Type.
DECL|even_odd_frame|member|uint8_t even_odd_frame; /*!< IFrame parity
DECL|is_in|member|uint8_t is_in; /*!< Endpoint direction
DECL|is_in|member|uint8_t is_in; /*!< Endpoint direction
DECL|is_stall|member|uint8_t is_stall; /*!< Endpoint stall condition
DECL|is_stall|member|uint8_t is_stall; /*!< Endpoint stall condition
DECL|low_power_enable|member|uint32_t low_power_enable; /*!< Enable or disable Low Power mode */
DECL|low_power_enable|member|uint32_t low_power_enable; /*!< Enable or disable the low power mode. */
DECL|lpm_enable|member|uint32_t lpm_enable; /*!< Enable or disable Battery charging. */
DECL|lpm_enable|member|uint32_t lpm_enable; /*!< Enable or disable Link Power Management. */
DECL|max_packet|member|uint16_t max_packet; /*!< Endpoint Max packet size.
DECL|maxpacket|member|uint32_t maxpacket; /*!< Endpoint Max packet size
DECL|maxpacket|member|uint32_t maxpacket; /*!< Endpoint Max packet size
DECL|num|member|uint8_t num; /*!< Endpoint number
DECL|num|member|uint8_t num; /*!< Endpoint number
DECL|phy_itface|member|uint32_t phy_itface; /*!< Select the used PHY interface.
DECL|phy_itface|member|uint32_t phy_itface; /*!< Select the used PHY interface.
DECL|pmaaddr0|member|uint16_t pmaaddr0; /*!< PMA Address0
DECL|pmaaddr1|member|uint16_t pmaaddr1; /*!< PMA Address1
DECL|pmaadress|member|uint16_t pmaadress; /*!< PMA Address
DECL|process_ping|member|uint8_t process_ping; /*!< Execute the PING protocol for HS mode. */
DECL|speed|member|uint32_t speed; /*!< USB Core speed.
DECL|speed|member|uint32_t speed; /*!< USB Core speed.
DECL|speed|member|uint8_t speed; /*!< USB Host speed.
DECL|state|member|USB_OTG_HCStateTypeDef state; /*!< Host Channel state.
DECL|toggle_in|member|uint8_t toggle_in; /*!< IN transfer current toggle flag.
DECL|toggle_out|member|uint8_t toggle_out; /*!< OUT transfer current toggle flag
DECL|tx_fifo_num|member|uint16_t tx_fifo_num; /*!< This parameter is not required by USB Device FS peripheral, it is used
DECL|tx_fifo_num|member|uint16_t tx_fifo_num; /*!< Transmission FIFO number
DECL|type|member|uint8_t type; /*!< Endpoint type
DECL|type|member|uint8_t type; /*!< Endpoint type
DECL|urb_state|member|USB_OTG_URBStateTypeDef urb_state; /*!< URB state.
DECL|use_dedicated_ep1|member|uint32_t use_dedicated_ep1; /*!< Enable or disable the use of the dedicated EP1 interrupt. */
DECL|use_external_vbus|member|uint32_t use_external_vbus; /*!< Enable or disable the use of the external VBUS. */
DECL|vbus_sensing_enable|member|uint32_t vbus_sensing_enable; /*!< Enable or disable the VBUS Sensing feature. */
DECL|xfer_buff|member|uint8_t *xfer_buff; /*!< Pointer to transfer buffer */
DECL|xfer_buff|member|uint8_t *xfer_buff; /*!< Pointer to transfer buffer */
DECL|xfer_buff|member|uint8_t *xfer_buff; /*!< Pointer to transfer buffer. */
DECL|xfer_count|member|uint32_t xfer_count; /*!< Partial transfer length in case of multi packet transfer */
DECL|xfer_count|member|uint32_t xfer_count; /*!< Partial transfer length in case of multi packet transfer */
DECL|xfer_count|member|uint32_t xfer_count; /*!< Partial transfer length in case of multi packet transfer. */
DECL|xfer_len|member|uint32_t xfer_len; /*!< Current transfer length */
DECL|xfer_len|member|uint32_t xfer_len; /*!< Current transfer length */
DECL|xfer_len|member|uint32_t xfer_len; /*!< Current transfer length. */
