

================================================================
== Vivado HLS Report for 'clone_stream_array_ap_fixed_16u_array_ap_fixed_8_4_5_3_0_16u_65536_s'
================================================================
* Date:           Thu Jun 26 22:59:52 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4098|     4098| 20.490 us | 20.490 us |  4098|  4098|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CloneLoop  |     4096|     4096|         2|          1|          1|  4096|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     46|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    495|    -|
|Register         |        -|      -|      21|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      21|    541|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_295_p2                       |     +    |      0|  0|  17|          13|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op62          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op79          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op80          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln22_fu_289_p2               |   icmp   |      0|  0|  13|          13|          14|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  46|          35|          24|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |data_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_10_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_11_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_12_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_13_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_14_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_15_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_8_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_9_V_blk_n    |   9|          2|    1|          2|
    |i_0_reg_278              |   9|          2|   13|         26|
    |real_start               |   9|          2|    1|          2|
    |res1_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |res1_V_data_10_V_blk_n   |   9|          2|    1|          2|
    |res1_V_data_11_V_blk_n   |   9|          2|    1|          2|
    |res1_V_data_12_V_blk_n   |   9|          2|    1|          2|
    |res1_V_data_13_V_blk_n   |   9|          2|    1|          2|
    |res1_V_data_14_V_blk_n   |   9|          2|    1|          2|
    |res1_V_data_15_V_blk_n   |   9|          2|    1|          2|
    |res1_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |res1_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |res1_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |res1_V_data_4_V_blk_n    |   9|          2|    1|          2|
    |res1_V_data_5_V_blk_n    |   9|          2|    1|          2|
    |res1_V_data_6_V_blk_n    |   9|          2|    1|          2|
    |res1_V_data_7_V_blk_n    |   9|          2|    1|          2|
    |res1_V_data_8_V_blk_n    |   9|          2|    1|          2|
    |res1_V_data_9_V_blk_n    |   9|          2|    1|          2|
    |res2_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |res2_V_data_10_V_blk_n   |   9|          2|    1|          2|
    |res2_V_data_11_V_blk_n   |   9|          2|    1|          2|
    |res2_V_data_12_V_blk_n   |   9|          2|    1|          2|
    |res2_V_data_13_V_blk_n   |   9|          2|    1|          2|
    |res2_V_data_14_V_blk_n   |   9|          2|    1|          2|
    |res2_V_data_15_V_blk_n   |   9|          2|    1|          2|
    |res2_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |res2_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |res2_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |res2_V_data_4_V_blk_n    |   9|          2|    1|          2|
    |res2_V_data_5_V_blk_n    |   9|          2|    1|          2|
    |res2_V_data_6_V_blk_n    |   9|          2|    1|          2|
    |res2_V_data_7_V_blk_n    |   9|          2|    1|          2|
    |res2_V_data_8_V_blk_n    |   9|          2|    1|          2|
    |res2_V_data_9_V_blk_n    |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 495|        109|   65|        133|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_0_reg_278              |  13|   0|   13|          0|
    |icmp_ln22_reg_397        |   1|   0|    1|          0|
    |start_once_reg           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  21|   0|   21|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+--------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | clone_stream<array<ap_fixed,16u>,array<ap_fixed<8,4,5,3,0>,16u>,65536> | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | clone_stream<array<ap_fixed,16u>,array<ap_fixed<8,4,5,3,0>,16u>,65536> | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | clone_stream<array<ap_fixed,16u>,array<ap_fixed<8,4,5,3,0>,16u>,65536> | return value |
|start_full_n              |  in |    1| ap_ctrl_hs | clone_stream<array<ap_fixed,16u>,array<ap_fixed<8,4,5,3,0>,16u>,65536> | return value |
|ap_done                   | out |    1| ap_ctrl_hs | clone_stream<array<ap_fixed,16u>,array<ap_fixed<8,4,5,3,0>,16u>,65536> | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | clone_stream<array<ap_fixed,16u>,array<ap_fixed<8,4,5,3,0>,16u>,65536> | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | clone_stream<array<ap_fixed,16u>,array<ap_fixed<8,4,5,3,0>,16u>,65536> | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | clone_stream<array<ap_fixed,16u>,array<ap_fixed<8,4,5,3,0>,16u>,65536> | return value |
|start_out                 | out |    1| ap_ctrl_hs | clone_stream<array<ap_fixed,16u>,array<ap_fixed<8,4,5,3,0>,16u>,65536> | return value |
|start_write               | out |    1| ap_ctrl_hs | clone_stream<array<ap_fixed,16u>,array<ap_fixed<8,4,5,3,0>,16u>,65536> | return value |
|data_V_data_0_V_dout      |  in |    8|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_read      | out |    1|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_1_V_dout      |  in |    8|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_read      | out |    1|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_2_V_dout      |  in |    8|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_read      | out |    1|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_3_V_dout      |  in |    8|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_read      | out |    1|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_4_V_dout      |  in |    8|   ap_fifo  |                             data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_read      | out |    1|   ap_fifo  |                             data_V_data_4_V                            |    pointer   |
|data_V_data_5_V_dout      |  in |    8|   ap_fifo  |                             data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_read      | out |    1|   ap_fifo  |                             data_V_data_5_V                            |    pointer   |
|data_V_data_6_V_dout      |  in |    8|   ap_fifo  |                             data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_read      | out |    1|   ap_fifo  |                             data_V_data_6_V                            |    pointer   |
|data_V_data_7_V_dout      |  in |    8|   ap_fifo  |                             data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_read      | out |    1|   ap_fifo  |                             data_V_data_7_V                            |    pointer   |
|data_V_data_8_V_dout      |  in |    8|   ap_fifo  |                             data_V_data_8_V                            |    pointer   |
|data_V_data_8_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_8_V                            |    pointer   |
|data_V_data_8_V_read      | out |    1|   ap_fifo  |                             data_V_data_8_V                            |    pointer   |
|data_V_data_9_V_dout      |  in |    8|   ap_fifo  |                             data_V_data_9_V                            |    pointer   |
|data_V_data_9_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_9_V                            |    pointer   |
|data_V_data_9_V_read      | out |    1|   ap_fifo  |                             data_V_data_9_V                            |    pointer   |
|data_V_data_10_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_10_V                            |    pointer   |
|data_V_data_10_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_10_V                            |    pointer   |
|data_V_data_10_V_read     | out |    1|   ap_fifo  |                            data_V_data_10_V                            |    pointer   |
|data_V_data_11_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_11_V                            |    pointer   |
|data_V_data_11_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_11_V                            |    pointer   |
|data_V_data_11_V_read     | out |    1|   ap_fifo  |                            data_V_data_11_V                            |    pointer   |
|data_V_data_12_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_12_V                            |    pointer   |
|data_V_data_12_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_12_V                            |    pointer   |
|data_V_data_12_V_read     | out |    1|   ap_fifo  |                            data_V_data_12_V                            |    pointer   |
|data_V_data_13_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_13_V                            |    pointer   |
|data_V_data_13_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_13_V                            |    pointer   |
|data_V_data_13_V_read     | out |    1|   ap_fifo  |                            data_V_data_13_V                            |    pointer   |
|data_V_data_14_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_14_V                            |    pointer   |
|data_V_data_14_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_14_V                            |    pointer   |
|data_V_data_14_V_read     | out |    1|   ap_fifo  |                            data_V_data_14_V                            |    pointer   |
|data_V_data_15_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_15_V                            |    pointer   |
|data_V_data_15_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_15_V                            |    pointer   |
|data_V_data_15_V_read     | out |    1|   ap_fifo  |                            data_V_data_15_V                            |    pointer   |
|res1_V_data_0_V_din       | out |    8|   ap_fifo  |                             res1_V_data_0_V                            |    pointer   |
|res1_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                             res1_V_data_0_V                            |    pointer   |
|res1_V_data_0_V_write     | out |    1|   ap_fifo  |                             res1_V_data_0_V                            |    pointer   |
|res1_V_data_1_V_din       | out |    8|   ap_fifo  |                             res1_V_data_1_V                            |    pointer   |
|res1_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                             res1_V_data_1_V                            |    pointer   |
|res1_V_data_1_V_write     | out |    1|   ap_fifo  |                             res1_V_data_1_V                            |    pointer   |
|res1_V_data_2_V_din       | out |    8|   ap_fifo  |                             res1_V_data_2_V                            |    pointer   |
|res1_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                             res1_V_data_2_V                            |    pointer   |
|res1_V_data_2_V_write     | out |    1|   ap_fifo  |                             res1_V_data_2_V                            |    pointer   |
|res1_V_data_3_V_din       | out |    8|   ap_fifo  |                             res1_V_data_3_V                            |    pointer   |
|res1_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                             res1_V_data_3_V                            |    pointer   |
|res1_V_data_3_V_write     | out |    1|   ap_fifo  |                             res1_V_data_3_V                            |    pointer   |
|res1_V_data_4_V_din       | out |    8|   ap_fifo  |                             res1_V_data_4_V                            |    pointer   |
|res1_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                             res1_V_data_4_V                            |    pointer   |
|res1_V_data_4_V_write     | out |    1|   ap_fifo  |                             res1_V_data_4_V                            |    pointer   |
|res1_V_data_5_V_din       | out |    8|   ap_fifo  |                             res1_V_data_5_V                            |    pointer   |
|res1_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                             res1_V_data_5_V                            |    pointer   |
|res1_V_data_5_V_write     | out |    1|   ap_fifo  |                             res1_V_data_5_V                            |    pointer   |
|res1_V_data_6_V_din       | out |    8|   ap_fifo  |                             res1_V_data_6_V                            |    pointer   |
|res1_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                             res1_V_data_6_V                            |    pointer   |
|res1_V_data_6_V_write     | out |    1|   ap_fifo  |                             res1_V_data_6_V                            |    pointer   |
|res1_V_data_7_V_din       | out |    8|   ap_fifo  |                             res1_V_data_7_V                            |    pointer   |
|res1_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                             res1_V_data_7_V                            |    pointer   |
|res1_V_data_7_V_write     | out |    1|   ap_fifo  |                             res1_V_data_7_V                            |    pointer   |
|res1_V_data_8_V_din       | out |    8|   ap_fifo  |                             res1_V_data_8_V                            |    pointer   |
|res1_V_data_8_V_full_n    |  in |    1|   ap_fifo  |                             res1_V_data_8_V                            |    pointer   |
|res1_V_data_8_V_write     | out |    1|   ap_fifo  |                             res1_V_data_8_V                            |    pointer   |
|res1_V_data_9_V_din       | out |    8|   ap_fifo  |                             res1_V_data_9_V                            |    pointer   |
|res1_V_data_9_V_full_n    |  in |    1|   ap_fifo  |                             res1_V_data_9_V                            |    pointer   |
|res1_V_data_9_V_write     | out |    1|   ap_fifo  |                             res1_V_data_9_V                            |    pointer   |
|res1_V_data_10_V_din      | out |    8|   ap_fifo  |                            res1_V_data_10_V                            |    pointer   |
|res1_V_data_10_V_full_n   |  in |    1|   ap_fifo  |                            res1_V_data_10_V                            |    pointer   |
|res1_V_data_10_V_write    | out |    1|   ap_fifo  |                            res1_V_data_10_V                            |    pointer   |
|res1_V_data_11_V_din      | out |    8|   ap_fifo  |                            res1_V_data_11_V                            |    pointer   |
|res1_V_data_11_V_full_n   |  in |    1|   ap_fifo  |                            res1_V_data_11_V                            |    pointer   |
|res1_V_data_11_V_write    | out |    1|   ap_fifo  |                            res1_V_data_11_V                            |    pointer   |
|res1_V_data_12_V_din      | out |    8|   ap_fifo  |                            res1_V_data_12_V                            |    pointer   |
|res1_V_data_12_V_full_n   |  in |    1|   ap_fifo  |                            res1_V_data_12_V                            |    pointer   |
|res1_V_data_12_V_write    | out |    1|   ap_fifo  |                            res1_V_data_12_V                            |    pointer   |
|res1_V_data_13_V_din      | out |    8|   ap_fifo  |                            res1_V_data_13_V                            |    pointer   |
|res1_V_data_13_V_full_n   |  in |    1|   ap_fifo  |                            res1_V_data_13_V                            |    pointer   |
|res1_V_data_13_V_write    | out |    1|   ap_fifo  |                            res1_V_data_13_V                            |    pointer   |
|res1_V_data_14_V_din      | out |    8|   ap_fifo  |                            res1_V_data_14_V                            |    pointer   |
|res1_V_data_14_V_full_n   |  in |    1|   ap_fifo  |                            res1_V_data_14_V                            |    pointer   |
|res1_V_data_14_V_write    | out |    1|   ap_fifo  |                            res1_V_data_14_V                            |    pointer   |
|res1_V_data_15_V_din      | out |    8|   ap_fifo  |                            res1_V_data_15_V                            |    pointer   |
|res1_V_data_15_V_full_n   |  in |    1|   ap_fifo  |                            res1_V_data_15_V                            |    pointer   |
|res1_V_data_15_V_write    | out |    1|   ap_fifo  |                            res1_V_data_15_V                            |    pointer   |
|res2_V_data_0_V_din       | out |    8|   ap_fifo  |                             res2_V_data_0_V                            |    pointer   |
|res2_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                             res2_V_data_0_V                            |    pointer   |
|res2_V_data_0_V_write     | out |    1|   ap_fifo  |                             res2_V_data_0_V                            |    pointer   |
|res2_V_data_1_V_din       | out |    8|   ap_fifo  |                             res2_V_data_1_V                            |    pointer   |
|res2_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                             res2_V_data_1_V                            |    pointer   |
|res2_V_data_1_V_write     | out |    1|   ap_fifo  |                             res2_V_data_1_V                            |    pointer   |
|res2_V_data_2_V_din       | out |    8|   ap_fifo  |                             res2_V_data_2_V                            |    pointer   |
|res2_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                             res2_V_data_2_V                            |    pointer   |
|res2_V_data_2_V_write     | out |    1|   ap_fifo  |                             res2_V_data_2_V                            |    pointer   |
|res2_V_data_3_V_din       | out |    8|   ap_fifo  |                             res2_V_data_3_V                            |    pointer   |
|res2_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                             res2_V_data_3_V                            |    pointer   |
|res2_V_data_3_V_write     | out |    1|   ap_fifo  |                             res2_V_data_3_V                            |    pointer   |
|res2_V_data_4_V_din       | out |    8|   ap_fifo  |                             res2_V_data_4_V                            |    pointer   |
|res2_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                             res2_V_data_4_V                            |    pointer   |
|res2_V_data_4_V_write     | out |    1|   ap_fifo  |                             res2_V_data_4_V                            |    pointer   |
|res2_V_data_5_V_din       | out |    8|   ap_fifo  |                             res2_V_data_5_V                            |    pointer   |
|res2_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                             res2_V_data_5_V                            |    pointer   |
|res2_V_data_5_V_write     | out |    1|   ap_fifo  |                             res2_V_data_5_V                            |    pointer   |
|res2_V_data_6_V_din       | out |    8|   ap_fifo  |                             res2_V_data_6_V                            |    pointer   |
|res2_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                             res2_V_data_6_V                            |    pointer   |
|res2_V_data_6_V_write     | out |    1|   ap_fifo  |                             res2_V_data_6_V                            |    pointer   |
|res2_V_data_7_V_din       | out |    8|   ap_fifo  |                             res2_V_data_7_V                            |    pointer   |
|res2_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                             res2_V_data_7_V                            |    pointer   |
|res2_V_data_7_V_write     | out |    1|   ap_fifo  |                             res2_V_data_7_V                            |    pointer   |
|res2_V_data_8_V_din       | out |    8|   ap_fifo  |                             res2_V_data_8_V                            |    pointer   |
|res2_V_data_8_V_full_n    |  in |    1|   ap_fifo  |                             res2_V_data_8_V                            |    pointer   |
|res2_V_data_8_V_write     | out |    1|   ap_fifo  |                             res2_V_data_8_V                            |    pointer   |
|res2_V_data_9_V_din       | out |    8|   ap_fifo  |                             res2_V_data_9_V                            |    pointer   |
|res2_V_data_9_V_full_n    |  in |    1|   ap_fifo  |                             res2_V_data_9_V                            |    pointer   |
|res2_V_data_9_V_write     | out |    1|   ap_fifo  |                             res2_V_data_9_V                            |    pointer   |
|res2_V_data_10_V_din      | out |    8|   ap_fifo  |                            res2_V_data_10_V                            |    pointer   |
|res2_V_data_10_V_full_n   |  in |    1|   ap_fifo  |                            res2_V_data_10_V                            |    pointer   |
|res2_V_data_10_V_write    | out |    1|   ap_fifo  |                            res2_V_data_10_V                            |    pointer   |
|res2_V_data_11_V_din      | out |    8|   ap_fifo  |                            res2_V_data_11_V                            |    pointer   |
|res2_V_data_11_V_full_n   |  in |    1|   ap_fifo  |                            res2_V_data_11_V                            |    pointer   |
|res2_V_data_11_V_write    | out |    1|   ap_fifo  |                            res2_V_data_11_V                            |    pointer   |
|res2_V_data_12_V_din      | out |    8|   ap_fifo  |                            res2_V_data_12_V                            |    pointer   |
|res2_V_data_12_V_full_n   |  in |    1|   ap_fifo  |                            res2_V_data_12_V                            |    pointer   |
|res2_V_data_12_V_write    | out |    1|   ap_fifo  |                            res2_V_data_12_V                            |    pointer   |
|res2_V_data_13_V_din      | out |    8|   ap_fifo  |                            res2_V_data_13_V                            |    pointer   |
|res2_V_data_13_V_full_n   |  in |    1|   ap_fifo  |                            res2_V_data_13_V                            |    pointer   |
|res2_V_data_13_V_write    | out |    1|   ap_fifo  |                            res2_V_data_13_V                            |    pointer   |
|res2_V_data_14_V_din      | out |    8|   ap_fifo  |                            res2_V_data_14_V                            |    pointer   |
|res2_V_data_14_V_full_n   |  in |    1|   ap_fifo  |                            res2_V_data_14_V                            |    pointer   |
|res2_V_data_14_V_write    | out |    1|   ap_fifo  |                            res2_V_data_14_V                            |    pointer   |
|res2_V_data_15_V_din      | out |    8|   ap_fifo  |                            res2_V_data_15_V                            |    pointer   |
|res2_V_data_15_V_full_n   |  in |    1|   ap_fifo  |                            res2_V_data_15_V                            |    pointer   |
|res2_V_data_15_V_write    | out |    1|   ap_fifo  |                            res2_V_data_15_V                            |    pointer   |
+--------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res2_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res2_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res2_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res2_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res2_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res2_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res2_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res2_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res2_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res2_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res2_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res2_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res2_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res2_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res2_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res2_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res1_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res1_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res1_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res1_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res1_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res1_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res1_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res1_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res1_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res1_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res1_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res1_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res1_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res1_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res1_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res1_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_stream.h:22]   --->   Operation 53 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.09>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%i_0 = phi i13 [ 0, %0 ], [ %i, %CloneLoop ]"   --->   Operation 54 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (2.09ns)   --->   "%icmp_ln22 = icmp eq i13 %i_0, -4096" [firmware/nnet_utils/nnet_stream.h:22]   --->   Operation 55 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)"   --->   Operation 56 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.67ns)   --->   "%i = add i13 %i_0, 1" [firmware/nnet_utils/nnet_stream.h:22]   --->   Operation 57 'add' 'i' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %2, label %CloneLoop" [firmware/nnet_utils/nnet_stream.h:22]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str84) nounwind" [firmware/nnet_utils/nnet_stream.h:22]   --->   Operation 59 'specloopname' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str84)" [firmware/nnet_utils/nnet_stream.h:22]   --->   Operation 60 'specregionbegin' 'tmp' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14) nounwind" [firmware/nnet_utils/nnet_stream.h:23]   --->   Operation 61 'specpipeline' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (2.18ns)   --->   "%empty_419 = call { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } @_ssdm_op_Read.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P(i8* %data_V_data_0_V, i8* %data_V_data_1_V, i8* %data_V_data_2_V, i8* %data_V_data_3_V, i8* %data_V_data_4_V, i8* %data_V_data_5_V, i8* %data_V_data_6_V, i8* %data_V_data_7_V, i8* %data_V_data_8_V, i8* %data_V_data_9_V, i8* %data_V_data_10_V, i8* %data_V_data_11_V, i8* %data_V_data_12_V, i8* %data_V_data_13_V, i8* %data_V_data_14_V, i8* %data_V_data_15_V)" [firmware/nnet_utils/nnet_stream.h:25]   --->   Operation 62 'read' 'empty_419' <Predicate = (!icmp_ln22)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_419, 0" [firmware/nnet_utils/nnet_stream.h:25]   --->   Operation 63 'extractvalue' 'tmp_data_0_V' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_419, 1" [firmware/nnet_utils/nnet_stream.h:25]   --->   Operation 64 'extractvalue' 'tmp_data_1_V' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_419, 2" [firmware/nnet_utils/nnet_stream.h:25]   --->   Operation 65 'extractvalue' 'tmp_data_2_V' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_419, 3" [firmware/nnet_utils/nnet_stream.h:25]   --->   Operation 66 'extractvalue' 'tmp_data_3_V' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_data_4_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_419, 4" [firmware/nnet_utils/nnet_stream.h:25]   --->   Operation 67 'extractvalue' 'tmp_data_4_V' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_data_5_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_419, 5" [firmware/nnet_utils/nnet_stream.h:25]   --->   Operation 68 'extractvalue' 'tmp_data_5_V' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_data_6_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_419, 6" [firmware/nnet_utils/nnet_stream.h:25]   --->   Operation 69 'extractvalue' 'tmp_data_6_V' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_data_7_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_419, 7" [firmware/nnet_utils/nnet_stream.h:25]   --->   Operation 70 'extractvalue' 'tmp_data_7_V' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_data_8_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_419, 8" [firmware/nnet_utils/nnet_stream.h:25]   --->   Operation 71 'extractvalue' 'tmp_data_8_V' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_data_9_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_419, 9" [firmware/nnet_utils/nnet_stream.h:25]   --->   Operation 72 'extractvalue' 'tmp_data_9_V' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_data_10_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_419, 10" [firmware/nnet_utils/nnet_stream.h:25]   --->   Operation 73 'extractvalue' 'tmp_data_10_V' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_data_11_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_419, 11" [firmware/nnet_utils/nnet_stream.h:25]   --->   Operation 74 'extractvalue' 'tmp_data_11_V' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_data_12_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_419, 12" [firmware/nnet_utils/nnet_stream.h:25]   --->   Operation 75 'extractvalue' 'tmp_data_12_V' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_data_13_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_419, 13" [firmware/nnet_utils/nnet_stream.h:25]   --->   Operation 76 'extractvalue' 'tmp_data_13_V' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_data_14_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_419, 14" [firmware/nnet_utils/nnet_stream.h:25]   --->   Operation 77 'extractvalue' 'tmp_data_14_V' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_data_15_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_419, 15" [firmware/nnet_utils/nnet_stream.h:25]   --->   Operation 78 'extractvalue' 'tmp_data_15_V' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P(i8* %res1_V_data_0_V, i8* %res1_V_data_1_V, i8* %res1_V_data_2_V, i8* %res1_V_data_3_V, i8* %res1_V_data_4_V, i8* %res1_V_data_5_V, i8* %res1_V_data_6_V, i8* %res1_V_data_7_V, i8* %res1_V_data_8_V, i8* %res1_V_data_9_V, i8* %res1_V_data_10_V, i8* %res1_V_data_11_V, i8* %res1_V_data_12_V, i8* %res1_V_data_13_V, i8* %res1_V_data_14_V, i8* %res1_V_data_15_V, i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8 %tmp_data_8_V, i8 %tmp_data_9_V, i8 %tmp_data_10_V, i8 %tmp_data_11_V, i8 %tmp_data_12_V, i8 %tmp_data_13_V, i8 %tmp_data_14_V, i8 %tmp_data_15_V)" [firmware/nnet_utils/nnet_stream.h:38]   --->   Operation 79 'write' <Predicate = (!icmp_ln22)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_3 : Operation 80 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P(i8* %res2_V_data_0_V, i8* %res2_V_data_1_V, i8* %res2_V_data_2_V, i8* %res2_V_data_3_V, i8* %res2_V_data_4_V, i8* %res2_V_data_5_V, i8* %res2_V_data_6_V, i8* %res2_V_data_7_V, i8* %res2_V_data_8_V, i8* %res2_V_data_9_V, i8* %res2_V_data_10_V, i8* %res2_V_data_11_V, i8* %res2_V_data_12_V, i8* %res2_V_data_13_V, i8* %res2_V_data_14_V, i8* %res2_V_data_15_V, i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8 %tmp_data_8_V, i8 %tmp_data_9_V, i8 %tmp_data_10_V, i8 %tmp_data_11_V, i8 %tmp_data_12_V, i8 %tmp_data_13_V, i8 %tmp_data_14_V, i8 %tmp_data_15_V)" [firmware/nnet_utils/nnet_stream.h:39]   --->   Operation 80 'write' <Predicate = (!icmp_ln22)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%empty_420 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str84, i32 %tmp)" [firmware/nnet_utils/nnet_stream.h:40]   --->   Operation 81 'specregionend' 'empty_420' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_stream.h:22]   --->   Operation 82 'br' <Predicate = (!icmp_ln22)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_stream.h:41]   --->   Operation 83 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res1_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res1_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res1_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res1_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res1_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res1_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res1_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res1_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res1_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res1_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res1_V_data_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res1_V_data_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res1_V_data_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res1_V_data_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res1_V_data_14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res1_V_data_15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res2_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res2_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res2_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res2_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res2_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res2_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res2_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res2_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res2_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res2_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res2_V_data_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res2_V_data_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res2_V_data_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res2_V_data_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res2_V_data_14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res2_V_data_15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
br_ln22           (br               ) [ 01110]
i_0               (phi              ) [ 00100]
icmp_ln22         (icmp             ) [ 00110]
empty             (speclooptripcount) [ 00000]
i                 (add              ) [ 01110]
br_ln22           (br               ) [ 00000]
specloopname_ln22 (specloopname     ) [ 00000]
tmp               (specregionbegin  ) [ 00000]
specpipeline_ln23 (specpipeline     ) [ 00000]
empty_419         (read             ) [ 00000]
tmp_data_0_V      (extractvalue     ) [ 00000]
tmp_data_1_V      (extractvalue     ) [ 00000]
tmp_data_2_V      (extractvalue     ) [ 00000]
tmp_data_3_V      (extractvalue     ) [ 00000]
tmp_data_4_V      (extractvalue     ) [ 00000]
tmp_data_5_V      (extractvalue     ) [ 00000]
tmp_data_6_V      (extractvalue     ) [ 00000]
tmp_data_7_V      (extractvalue     ) [ 00000]
tmp_data_8_V      (extractvalue     ) [ 00000]
tmp_data_9_V      (extractvalue     ) [ 00000]
tmp_data_10_V     (extractvalue     ) [ 00000]
tmp_data_11_V     (extractvalue     ) [ 00000]
tmp_data_12_V     (extractvalue     ) [ 00000]
tmp_data_13_V     (extractvalue     ) [ 00000]
tmp_data_14_V     (extractvalue     ) [ 00000]
tmp_data_15_V     (extractvalue     ) [ 00000]
write_ln38        (write            ) [ 00000]
write_ln39        (write            ) [ 00000]
empty_420         (specregionend    ) [ 00000]
br_ln22           (br               ) [ 01110]
ret_ln41          (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_V_data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_V_data_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_V_data_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_V_data_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_V_data_8_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_V_data_9_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_V_data_10_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_10_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_V_data_11_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_11_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_V_data_12_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_12_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_V_data_13_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_13_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="data_V_data_14_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_14_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="data_V_data_15_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_15_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="res1_V_data_0_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res1_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="res1_V_data_1_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res1_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="res1_V_data_2_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res1_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="res1_V_data_3_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res1_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="res1_V_data_4_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res1_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="res1_V_data_5_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res1_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="res1_V_data_6_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res1_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="res1_V_data_7_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res1_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="res1_V_data_8_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res1_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="res1_V_data_9_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res1_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="res1_V_data_10_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res1_V_data_10_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="res1_V_data_11_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res1_V_data_11_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="res1_V_data_12_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res1_V_data_12_V"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="res1_V_data_13_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res1_V_data_13_V"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="res1_V_data_14_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res1_V_data_14_V"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="res1_V_data_15_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res1_V_data_15_V"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="res2_V_data_0_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res2_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="res2_V_data_1_V">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res2_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="res2_V_data_2_V">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res2_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="res2_V_data_3_V">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res2_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="res2_V_data_4_V">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res2_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="res2_V_data_5_V">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res2_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="res2_V_data_6_V">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res2_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="res2_V_data_7_V">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res2_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="res2_V_data_8_V">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res2_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="res2_V_data_9_V">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res2_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="res2_V_data_10_V">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res2_V_data_10_V"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="res2_V_data_11_V">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res2_V_data_11_V"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="res2_V_data_12_V">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res2_V_data_12_V"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="res2_V_data_13_V">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res2_V_data_13_V"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="res2_V_data_14_V">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res2_V_data_14_V"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="res2_V_data_15_V">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res2_V_data_15_V"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str84"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="empty_419_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="128" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="0" index="2" bw="8" slack="0"/>
<pin id="142" dir="0" index="3" bw="8" slack="0"/>
<pin id="143" dir="0" index="4" bw="8" slack="0"/>
<pin id="144" dir="0" index="5" bw="8" slack="0"/>
<pin id="145" dir="0" index="6" bw="8" slack="0"/>
<pin id="146" dir="0" index="7" bw="8" slack="0"/>
<pin id="147" dir="0" index="8" bw="8" slack="0"/>
<pin id="148" dir="0" index="9" bw="8" slack="0"/>
<pin id="149" dir="0" index="10" bw="8" slack="0"/>
<pin id="150" dir="0" index="11" bw="8" slack="0"/>
<pin id="151" dir="0" index="12" bw="8" slack="0"/>
<pin id="152" dir="0" index="13" bw="8" slack="0"/>
<pin id="153" dir="0" index="14" bw="8" slack="0"/>
<pin id="154" dir="0" index="15" bw="8" slack="0"/>
<pin id="155" dir="0" index="16" bw="8" slack="0"/>
<pin id="156" dir="1" index="17" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_419/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="write_ln38_write_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="0"/>
<pin id="177" dir="0" index="2" bw="8" slack="0"/>
<pin id="178" dir="0" index="3" bw="8" slack="0"/>
<pin id="179" dir="0" index="4" bw="8" slack="0"/>
<pin id="180" dir="0" index="5" bw="8" slack="0"/>
<pin id="181" dir="0" index="6" bw="8" slack="0"/>
<pin id="182" dir="0" index="7" bw="8" slack="0"/>
<pin id="183" dir="0" index="8" bw="8" slack="0"/>
<pin id="184" dir="0" index="9" bw="8" slack="0"/>
<pin id="185" dir="0" index="10" bw="8" slack="0"/>
<pin id="186" dir="0" index="11" bw="8" slack="0"/>
<pin id="187" dir="0" index="12" bw="8" slack="0"/>
<pin id="188" dir="0" index="13" bw="8" slack="0"/>
<pin id="189" dir="0" index="14" bw="8" slack="0"/>
<pin id="190" dir="0" index="15" bw="8" slack="0"/>
<pin id="191" dir="0" index="16" bw="8" slack="0"/>
<pin id="192" dir="0" index="17" bw="8" slack="0"/>
<pin id="193" dir="0" index="18" bw="8" slack="0"/>
<pin id="194" dir="0" index="19" bw="8" slack="0"/>
<pin id="195" dir="0" index="20" bw="8" slack="0"/>
<pin id="196" dir="0" index="21" bw="8" slack="0"/>
<pin id="197" dir="0" index="22" bw="8" slack="0"/>
<pin id="198" dir="0" index="23" bw="8" slack="0"/>
<pin id="199" dir="0" index="24" bw="8" slack="0"/>
<pin id="200" dir="0" index="25" bw="8" slack="0"/>
<pin id="201" dir="0" index="26" bw="8" slack="0"/>
<pin id="202" dir="0" index="27" bw="8" slack="0"/>
<pin id="203" dir="0" index="28" bw="8" slack="0"/>
<pin id="204" dir="0" index="29" bw="8" slack="0"/>
<pin id="205" dir="0" index="30" bw="8" slack="0"/>
<pin id="206" dir="0" index="31" bw="8" slack="0"/>
<pin id="207" dir="0" index="32" bw="8" slack="0"/>
<pin id="208" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln38/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="write_ln39_write_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="0" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="0"/>
<pin id="229" dir="0" index="2" bw="8" slack="0"/>
<pin id="230" dir="0" index="3" bw="8" slack="0"/>
<pin id="231" dir="0" index="4" bw="8" slack="0"/>
<pin id="232" dir="0" index="5" bw="8" slack="0"/>
<pin id="233" dir="0" index="6" bw="8" slack="0"/>
<pin id="234" dir="0" index="7" bw="8" slack="0"/>
<pin id="235" dir="0" index="8" bw="8" slack="0"/>
<pin id="236" dir="0" index="9" bw="8" slack="0"/>
<pin id="237" dir="0" index="10" bw="8" slack="0"/>
<pin id="238" dir="0" index="11" bw="8" slack="0"/>
<pin id="239" dir="0" index="12" bw="8" slack="0"/>
<pin id="240" dir="0" index="13" bw="8" slack="0"/>
<pin id="241" dir="0" index="14" bw="8" slack="0"/>
<pin id="242" dir="0" index="15" bw="8" slack="0"/>
<pin id="243" dir="0" index="16" bw="8" slack="0"/>
<pin id="244" dir="0" index="17" bw="8" slack="0"/>
<pin id="245" dir="0" index="18" bw="8" slack="0"/>
<pin id="246" dir="0" index="19" bw="8" slack="0"/>
<pin id="247" dir="0" index="20" bw="8" slack="0"/>
<pin id="248" dir="0" index="21" bw="8" slack="0"/>
<pin id="249" dir="0" index="22" bw="8" slack="0"/>
<pin id="250" dir="0" index="23" bw="8" slack="0"/>
<pin id="251" dir="0" index="24" bw="8" slack="0"/>
<pin id="252" dir="0" index="25" bw="8" slack="0"/>
<pin id="253" dir="0" index="26" bw="8" slack="0"/>
<pin id="254" dir="0" index="27" bw="8" slack="0"/>
<pin id="255" dir="0" index="28" bw="8" slack="0"/>
<pin id="256" dir="0" index="29" bw="8" slack="0"/>
<pin id="257" dir="0" index="30" bw="8" slack="0"/>
<pin id="258" dir="0" index="31" bw="8" slack="0"/>
<pin id="259" dir="0" index="32" bw="8" slack="0"/>
<pin id="260" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln39/3 "/>
</bind>
</comp>

<comp id="278" class="1005" name="i_0_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="13" slack="1"/>
<pin id="280" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="i_0_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="13" slack="0"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln22_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="13" slack="0"/>
<pin id="291" dir="0" index="1" bw="13" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="i_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="13" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_data_0_V_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="128" slack="0"/>
<pin id="303" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_data_1_V_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="128" slack="0"/>
<pin id="309" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_data_2_V_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="128" slack="0"/>
<pin id="315" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_data_3_V_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="128" slack="0"/>
<pin id="321" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_data_4_V_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="128" slack="0"/>
<pin id="327" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_4_V/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_data_5_V_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="128" slack="0"/>
<pin id="333" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_5_V/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_data_6_V_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="128" slack="0"/>
<pin id="339" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_6_V/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_data_7_V_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="128" slack="0"/>
<pin id="345" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_7_V/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_data_8_V_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="128" slack="0"/>
<pin id="351" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_8_V/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_data_9_V_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="128" slack="0"/>
<pin id="357" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_9_V/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_data_10_V_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="128" slack="0"/>
<pin id="363" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_10_V/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_data_11_V_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="128" slack="0"/>
<pin id="369" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_11_V/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_data_12_V_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="128" slack="0"/>
<pin id="375" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_12_V/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_data_13_V_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="128" slack="0"/>
<pin id="381" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_13_V/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_data_14_V_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="128" slack="0"/>
<pin id="387" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_14_V/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_data_15_V_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="128" slack="0"/>
<pin id="393" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_15_V/3 "/>
</bind>
</comp>

<comp id="397" class="1005" name="icmp_ln22_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="1"/>
<pin id="399" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="401" class="1005" name="i_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="13" slack="0"/>
<pin id="403" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="157"><net_src comp="132" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="158"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="159"><net_src comp="2" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="160"><net_src comp="4" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="138" pin=4"/></net>

<net id="162"><net_src comp="8" pin="0"/><net_sink comp="138" pin=5"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="138" pin=6"/></net>

<net id="164"><net_src comp="12" pin="0"/><net_sink comp="138" pin=7"/></net>

<net id="165"><net_src comp="14" pin="0"/><net_sink comp="138" pin=8"/></net>

<net id="166"><net_src comp="16" pin="0"/><net_sink comp="138" pin=9"/></net>

<net id="167"><net_src comp="18" pin="0"/><net_sink comp="138" pin=10"/></net>

<net id="168"><net_src comp="20" pin="0"/><net_sink comp="138" pin=11"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="138" pin=12"/></net>

<net id="170"><net_src comp="24" pin="0"/><net_sink comp="138" pin=13"/></net>

<net id="171"><net_src comp="26" pin="0"/><net_sink comp="138" pin=14"/></net>

<net id="172"><net_src comp="28" pin="0"/><net_sink comp="138" pin=15"/></net>

<net id="173"><net_src comp="30" pin="0"/><net_sink comp="138" pin=16"/></net>

<net id="209"><net_src comp="134" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="210"><net_src comp="32" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="211"><net_src comp="34" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="212"><net_src comp="36" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="213"><net_src comp="38" pin="0"/><net_sink comp="174" pin=4"/></net>

<net id="214"><net_src comp="40" pin="0"/><net_sink comp="174" pin=5"/></net>

<net id="215"><net_src comp="42" pin="0"/><net_sink comp="174" pin=6"/></net>

<net id="216"><net_src comp="44" pin="0"/><net_sink comp="174" pin=7"/></net>

<net id="217"><net_src comp="46" pin="0"/><net_sink comp="174" pin=8"/></net>

<net id="218"><net_src comp="48" pin="0"/><net_sink comp="174" pin=9"/></net>

<net id="219"><net_src comp="50" pin="0"/><net_sink comp="174" pin=10"/></net>

<net id="220"><net_src comp="52" pin="0"/><net_sink comp="174" pin=11"/></net>

<net id="221"><net_src comp="54" pin="0"/><net_sink comp="174" pin=12"/></net>

<net id="222"><net_src comp="56" pin="0"/><net_sink comp="174" pin=13"/></net>

<net id="223"><net_src comp="58" pin="0"/><net_sink comp="174" pin=14"/></net>

<net id="224"><net_src comp="60" pin="0"/><net_sink comp="174" pin=15"/></net>

<net id="225"><net_src comp="62" pin="0"/><net_sink comp="174" pin=16"/></net>

<net id="261"><net_src comp="134" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="262"><net_src comp="64" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="263"><net_src comp="66" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="264"><net_src comp="68" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="265"><net_src comp="70" pin="0"/><net_sink comp="226" pin=4"/></net>

<net id="266"><net_src comp="72" pin="0"/><net_sink comp="226" pin=5"/></net>

<net id="267"><net_src comp="74" pin="0"/><net_sink comp="226" pin=6"/></net>

<net id="268"><net_src comp="76" pin="0"/><net_sink comp="226" pin=7"/></net>

<net id="269"><net_src comp="78" pin="0"/><net_sink comp="226" pin=8"/></net>

<net id="270"><net_src comp="80" pin="0"/><net_sink comp="226" pin=9"/></net>

<net id="271"><net_src comp="82" pin="0"/><net_sink comp="226" pin=10"/></net>

<net id="272"><net_src comp="84" pin="0"/><net_sink comp="226" pin=11"/></net>

<net id="273"><net_src comp="86" pin="0"/><net_sink comp="226" pin=12"/></net>

<net id="274"><net_src comp="88" pin="0"/><net_sink comp="226" pin=13"/></net>

<net id="275"><net_src comp="90" pin="0"/><net_sink comp="226" pin=14"/></net>

<net id="276"><net_src comp="92" pin="0"/><net_sink comp="226" pin=15"/></net>

<net id="277"><net_src comp="94" pin="0"/><net_sink comp="226" pin=16"/></net>

<net id="281"><net_src comp="108" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="293"><net_src comp="282" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="110" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="282" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="116" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="138" pin="17"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="174" pin=17"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="226" pin=17"/></net>

<net id="310"><net_src comp="138" pin="17"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="174" pin=18"/></net>

<net id="312"><net_src comp="307" pin="1"/><net_sink comp="226" pin=18"/></net>

<net id="316"><net_src comp="138" pin="17"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="174" pin=19"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="226" pin=19"/></net>

<net id="322"><net_src comp="138" pin="17"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="174" pin=20"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="226" pin=20"/></net>

<net id="328"><net_src comp="138" pin="17"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="174" pin=21"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="226" pin=21"/></net>

<net id="334"><net_src comp="138" pin="17"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="174" pin=22"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="226" pin=22"/></net>

<net id="340"><net_src comp="138" pin="17"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="174" pin=23"/></net>

<net id="342"><net_src comp="337" pin="1"/><net_sink comp="226" pin=23"/></net>

<net id="346"><net_src comp="138" pin="17"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="174" pin=24"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="226" pin=24"/></net>

<net id="352"><net_src comp="138" pin="17"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="174" pin=25"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="226" pin=25"/></net>

<net id="358"><net_src comp="138" pin="17"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="174" pin=26"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="226" pin=26"/></net>

<net id="364"><net_src comp="138" pin="17"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="174" pin=27"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="226" pin=27"/></net>

<net id="370"><net_src comp="138" pin="17"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="174" pin=28"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="226" pin=28"/></net>

<net id="376"><net_src comp="138" pin="17"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="174" pin=29"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="226" pin=29"/></net>

<net id="382"><net_src comp="138" pin="17"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="174" pin=30"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="226" pin=30"/></net>

<net id="388"><net_src comp="138" pin="17"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="174" pin=31"/></net>

<net id="390"><net_src comp="385" pin="1"/><net_sink comp="226" pin=31"/></net>

<net id="394"><net_src comp="138" pin="17"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="174" pin=32"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="226" pin=32"/></net>

<net id="400"><net_src comp="289" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="295" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="282" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res1_V_data_0_V | {3 }
	Port: res1_V_data_1_V | {3 }
	Port: res1_V_data_2_V | {3 }
	Port: res1_V_data_3_V | {3 }
	Port: res1_V_data_4_V | {3 }
	Port: res1_V_data_5_V | {3 }
	Port: res1_V_data_6_V | {3 }
	Port: res1_V_data_7_V | {3 }
	Port: res1_V_data_8_V | {3 }
	Port: res1_V_data_9_V | {3 }
	Port: res1_V_data_10_V | {3 }
	Port: res1_V_data_11_V | {3 }
	Port: res1_V_data_12_V | {3 }
	Port: res1_V_data_13_V | {3 }
	Port: res1_V_data_14_V | {3 }
	Port: res1_V_data_15_V | {3 }
	Port: res2_V_data_0_V | {3 }
	Port: res2_V_data_1_V | {3 }
	Port: res2_V_data_2_V | {3 }
	Port: res2_V_data_3_V | {3 }
	Port: res2_V_data_4_V | {3 }
	Port: res2_V_data_5_V | {3 }
	Port: res2_V_data_6_V | {3 }
	Port: res2_V_data_7_V | {3 }
	Port: res2_V_data_8_V | {3 }
	Port: res2_V_data_9_V | {3 }
	Port: res2_V_data_10_V | {3 }
	Port: res2_V_data_11_V | {3 }
	Port: res2_V_data_12_V | {3 }
	Port: res2_V_data_13_V | {3 }
	Port: res2_V_data_14_V | {3 }
	Port: res2_V_data_15_V | {3 }
 - Input state : 
	Port: clone_stream<array<ap_fixed,16u>,array<ap_fixed<8,4,5,3,0>,16u>,65536> : data_V_data_0_V | {3 }
	Port: clone_stream<array<ap_fixed,16u>,array<ap_fixed<8,4,5,3,0>,16u>,65536> : data_V_data_1_V | {3 }
	Port: clone_stream<array<ap_fixed,16u>,array<ap_fixed<8,4,5,3,0>,16u>,65536> : data_V_data_2_V | {3 }
	Port: clone_stream<array<ap_fixed,16u>,array<ap_fixed<8,4,5,3,0>,16u>,65536> : data_V_data_3_V | {3 }
	Port: clone_stream<array<ap_fixed,16u>,array<ap_fixed<8,4,5,3,0>,16u>,65536> : data_V_data_4_V | {3 }
	Port: clone_stream<array<ap_fixed,16u>,array<ap_fixed<8,4,5,3,0>,16u>,65536> : data_V_data_5_V | {3 }
	Port: clone_stream<array<ap_fixed,16u>,array<ap_fixed<8,4,5,3,0>,16u>,65536> : data_V_data_6_V | {3 }
	Port: clone_stream<array<ap_fixed,16u>,array<ap_fixed<8,4,5,3,0>,16u>,65536> : data_V_data_7_V | {3 }
	Port: clone_stream<array<ap_fixed,16u>,array<ap_fixed<8,4,5,3,0>,16u>,65536> : data_V_data_8_V | {3 }
	Port: clone_stream<array<ap_fixed,16u>,array<ap_fixed<8,4,5,3,0>,16u>,65536> : data_V_data_9_V | {3 }
	Port: clone_stream<array<ap_fixed,16u>,array<ap_fixed<8,4,5,3,0>,16u>,65536> : data_V_data_10_V | {3 }
	Port: clone_stream<array<ap_fixed,16u>,array<ap_fixed<8,4,5,3,0>,16u>,65536> : data_V_data_11_V | {3 }
	Port: clone_stream<array<ap_fixed,16u>,array<ap_fixed<8,4,5,3,0>,16u>,65536> : data_V_data_12_V | {3 }
	Port: clone_stream<array<ap_fixed,16u>,array<ap_fixed<8,4,5,3,0>,16u>,65536> : data_V_data_13_V | {3 }
	Port: clone_stream<array<ap_fixed,16u>,array<ap_fixed<8,4,5,3,0>,16u>,65536> : data_V_data_14_V | {3 }
	Port: clone_stream<array<ap_fixed,16u>,array<ap_fixed<8,4,5,3,0>,16u>,65536> : data_V_data_15_V | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln22 : 1
		i : 1
		br_ln22 : 2
	State 3
		write_ln38 : 1
		write_ln39 : 1
		empty_420 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |         i_fu_295        |    0    |    17   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln22_fu_289    |    0    |    13   |
|----------|-------------------------|---------|---------|
|   read   |  empty_419_read_fu_138  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln38_write_fu_174 |    0    |    0    |
|          | write_ln39_write_fu_226 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |   tmp_data_0_V_fu_301   |    0    |    0    |
|          |   tmp_data_1_V_fu_307   |    0    |    0    |
|          |   tmp_data_2_V_fu_313   |    0    |    0    |
|          |   tmp_data_3_V_fu_319   |    0    |    0    |
|          |   tmp_data_4_V_fu_325   |    0    |    0    |
|          |   tmp_data_5_V_fu_331   |    0    |    0    |
|          |   tmp_data_6_V_fu_337   |    0    |    0    |
|extractvalue|   tmp_data_7_V_fu_343   |    0    |    0    |
|          |   tmp_data_8_V_fu_349   |    0    |    0    |
|          |   tmp_data_9_V_fu_355   |    0    |    0    |
|          |   tmp_data_10_V_fu_361  |    0    |    0    |
|          |   tmp_data_11_V_fu_367  |    0    |    0    |
|          |   tmp_data_12_V_fu_373  |    0    |    0    |
|          |   tmp_data_13_V_fu_379  |    0    |    0    |
|          |   tmp_data_14_V_fu_385  |    0    |    0    |
|          |   tmp_data_15_V_fu_391  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    30   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|   i_0_reg_278   |   13   |
|    i_reg_401    |   13   |
|icmp_ln22_reg_397|    1   |
+-----------------+--------+
|      Total      |   27   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   30   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   27   |    -   |
+-----------+--------+--------+
|   Total   |   27   |   30   |
+-----------+--------+--------+
