<profile>

<section name = "Vitis HLS Report for 'matrix_multiply_16x16'" level="0">
<item name = "Date">Wed Jan 28 08:25:39 2026
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">matrix_multiply_16x16_proj</item>
<item name = "Solution">int8_16x16_solution (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flga2104-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.650 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">291, 291, 1.455 us, 1.455 us, 256, 256, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="entry_proc_U0">entry_proc, 0, 0, 0 ns, 0 ns, 0, 0, no</column>
<column name="Loop_VITIS_LOOP_47_1_proc1_U0">Loop_VITIS_LOOP_47_1_proc1, 267, 267, 1.335 us, 1.335 us, 256, 256, loop auto-rewind stp(delay=0 clock cycles(s))</column>
<column name="Loop_VITIS_LOOP_57_3_proc2_U0">Loop_VITIS_LOOP_57_3_proc2, 267, 267, 1.335 us, 1.335 us, 256, 256, loop auto-rewind stp(delay=0 clock cycles(s))</column>
<column name="int8_16x16_wrapper_wrapper_1_U0">int8_16x16_wrapper_wrapper_1, 33, 33, 0.165 us, 0.165 us, 1, 1, dataflow</column>
<column name="Loop_VITIS_LOOP_70_5_proc3_U0">Loop_VITIS_LOOP_70_5_proc3, 265, 265, 1.325 us, 1.325 us, 256, 256, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 16, -</column>
<column name="FIFO">-, -, 1041, 576, -</column>
<column name="Instance">3, 256, 3950, 5515, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 27, -</column>
<column name="Register">-, -, 3, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, 11, ~0, 1, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, 3, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="Loop_VITIS_LOOP_47_1_proc1_U0">Loop_VITIS_LOOP_47_1_proc1, 0, 0, 219, 226, 0</column>
<column name="Loop_VITIS_LOOP_57_3_proc2_U0">Loop_VITIS_LOOP_57_3_proc2, 0, 0, 1266, 1441, 0</column>
<column name="Loop_VITIS_LOOP_70_5_proc3_U0">Loop_VITIS_LOOP_70_5_proc3, 0, 0, 444, 1189, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 246, 424, 0</column>
<column name="entry_proc_U0">entry_proc, 0, 0, 3, 29, 0</column>
<column name="gmem_a_m_axi_U">gmem_a_m_axi, 1, 0, 592, 744, 0</column>
<column name="gmem_b_m_axi_U">gmem_b_m_axi, 1, 0, 592, 744, 0</column>
<column name="gmem_c_m_axi_U">gmem_c_m_axi, 1, 0, 588, 718, 0</column>
<column name="int8_16x16_wrapper_wrapper_1_U0">int8_16x16_wrapper_wrapper_1, 0, 256, 0, 0, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="C_c_U">0, 5, 0, -, 4, 64, 256</column>
<column name="a_stream_U">0, 260, 0, -, 2, 128, 256</column>
<column name="b_stream_U">0, 260, 0, -, 2, 128, 256</column>
<column name="c_stream_U">0, 516, 0, -, 2, 256, 512</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Loop_VITIS_LOOP_47_1_proc1_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Loop_VITIS_LOOP_57_3_proc2_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="entry_proc_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Loop_VITIS_LOOP_47_1_proc1_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Loop_VITIS_LOOP_57_3_proc2_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_entry_proc_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_Loop_VITIS_LOOP_47_1_proc1_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_Loop_VITIS_LOOP_57_3_proc2_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_entry_proc_U0_ap_ready">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_sync_reg_Loop_VITIS_LOOP_47_1_proc1_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_Loop_VITIS_LOOP_57_3_proc2_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_entry_proc_U0_ap_ready">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrix_multiply_16x16, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, matrix_multiply_16x16, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, matrix_multiply_16x16, return value</column>
<column name="m_axi_gmem_a_AWVALID">out, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_AWREADY">in, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_AWADDR">out, 64, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_AWID">out, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_AWLEN">out, 8, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_AWSIZE">out, 3, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_AWBURST">out, 2, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_AWLOCK">out, 2, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_AWCACHE">out, 4, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_AWPROT">out, 3, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_AWQOS">out, 4, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_AWREGION">out, 4, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_AWUSER">out, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_WVALID">out, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_WREADY">in, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_WDATA">out, 32, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_WSTRB">out, 4, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_WLAST">out, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_WID">out, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_WUSER">out, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_ARVALID">out, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_ARREADY">in, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_ARADDR">out, 64, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_ARID">out, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_ARLEN">out, 8, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_ARSIZE">out, 3, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_ARBURST">out, 2, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_ARLOCK">out, 2, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_ARCACHE">out, 4, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_ARPROT">out, 3, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_ARQOS">out, 4, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_ARREGION">out, 4, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_ARUSER">out, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_RVALID">in, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_RREADY">out, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_RDATA">in, 32, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_RLAST">in, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_RID">in, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_RUSER">in, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_RRESP">in, 2, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_BVALID">in, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_BREADY">out, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_BRESP">in, 2, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_BID">in, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_BUSER">in, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_b_AWVALID">out, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_AWREADY">in, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_AWADDR">out, 64, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_AWID">out, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_AWLEN">out, 8, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_AWSIZE">out, 3, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_AWBURST">out, 2, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_AWLOCK">out, 2, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_AWCACHE">out, 4, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_AWPROT">out, 3, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_AWQOS">out, 4, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_AWREGION">out, 4, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_AWUSER">out, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_WVALID">out, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_WREADY">in, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_WDATA">out, 32, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_WSTRB">out, 4, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_WLAST">out, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_WID">out, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_WUSER">out, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_ARVALID">out, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_ARREADY">in, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_ARADDR">out, 64, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_ARID">out, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_ARLEN">out, 8, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_ARSIZE">out, 3, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_ARBURST">out, 2, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_ARLOCK">out, 2, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_ARCACHE">out, 4, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_ARPROT">out, 3, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_ARQOS">out, 4, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_ARREGION">out, 4, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_ARUSER">out, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_RVALID">in, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_RREADY">out, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_RDATA">in, 32, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_RLAST">in, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_RID">in, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_RUSER">in, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_RRESP">in, 2, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_BVALID">in, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_BREADY">out, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_BRESP">in, 2, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_BID">in, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_b_BUSER">in, 1, m_axi, gmem_b, pointer</column>
<column name="m_axi_gmem_c_AWVALID">out, 1, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_AWREADY">in, 1, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_AWADDR">out, 64, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_AWID">out, 1, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_AWLEN">out, 8, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_AWSIZE">out, 3, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_AWBURST">out, 2, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_AWLOCK">out, 2, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_AWCACHE">out, 4, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_AWPROT">out, 3, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_AWQOS">out, 4, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_AWREGION">out, 4, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_AWUSER">out, 1, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_WVALID">out, 1, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_WREADY">in, 1, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_WDATA">out, 32, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_WSTRB">out, 4, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_WLAST">out, 1, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_WID">out, 1, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_WUSER">out, 1, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_ARVALID">out, 1, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_ARREADY">in, 1, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_ARADDR">out, 64, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_ARID">out, 1, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_ARLEN">out, 8, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_ARSIZE">out, 3, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_ARBURST">out, 2, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_ARLOCK">out, 2, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_ARCACHE">out, 4, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_ARPROT">out, 3, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_ARQOS">out, 4, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_ARREGION">out, 4, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_ARUSER">out, 1, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_RVALID">in, 1, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_RREADY">out, 1, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_RDATA">in, 32, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_RLAST">in, 1, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_RID">in, 1, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_RUSER">in, 1, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_RRESP">in, 2, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_BVALID">in, 1, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_BREADY">out, 1, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_BRESP">in, 2, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_BID">in, 1, m_axi, gmem_c, pointer</column>
<column name="m_axi_gmem_c_BUSER">in, 1, m_axi, gmem_c, pointer</column>
</table>
</item>
</section>
</profile>
