_svd: ../svd/pac25140.svd

CAN:
  _delete:
    - ISR_SR_CMR_MR
    - BTR1_BTR0_RMC_IMR
    - ALC_TXERR_RXERR_ECC
  _add:
    CANMR:
      description: CAN Mode Register
      addressOffset: 0x00
      access: read-write
      resetValue: 0x04
      fields:
        AFM:
          description: Hardware acceptance filter scheme. This register may only be written in reset mode.
          bitOffset: 0
          bitWidth: 1
          access: read-write
        LOM:
          description: Listen only mode. This register may only be written in reset mode.
          bitOffset: 1
          bitWidth: 1
          access: read-write
        RM:
          description: Reset mode.
          bitOffset: 2
          bitWidth: 1
          access: read-write
    CANCMR:
      description: CAN Command Register
      addressOffset: 0x01
      access: read-write
      fields:
        AT:
          description: Abort transmission.
          bitOffset: 1
          bitWidth: 1
          access: read-write
        TR:
          description: Transmit request.
          bitOffset: 2
          bitWidth: 1
          access: read-write
    CANSR:
      description: CAN Status Register
      addressOffset: 0x02
      access: read-write
      fields:
        BS:
          description: Bus Off Status.
          bitOffset: 0
          bitWidth: 1
          access: read-only
        ES:
          description: Error Status.
          bitOffset: 1
          bitWidth: 1
          access: read-only
        TS:
          description: Transmit Status.
          bitOffset: 2
          bitWidth: 1
          access: read-only
        RS:
          description: Receive Status.
          bitOffset: 3
          bitWidth: 1
          access: read-only
        TBS:
          description: Transmit Buffer Status.
          bitOffset: 5
          bitWidth: 1
          access: read-only
        DSO:
          description: Data Overrun Status.
          bitOffset: 6
          bitWidth: 1
          access: read-only
        RBS:
          description: Receive Buffer Status.
          bitOffset: 7
          bitWidth: 1
          access: read-only
    CANISR:
      description: CAN Interrupt Status/ACK Register
      addressOffset: 0x03
      access: read-write
      fields:
        DOI:
          description: Data Overflow Interrupt.
          bitOffset: 0
          bitWidth: 1
          access: read-write
        BEI:
          description: Bus Error Interrupt.
          bitOffset: 1
          bitWidth: 1
          access: read-write
        TI:
          description: Transmit Interrupt.
          bitOffset: 2
          bitWidth: 1
          access: read-write
        RI:
          description: Receive Interrupt.
          bitOffset: 3
          bitWidth: 1
          access: read-write
        EPI:
          description: Error Passive Interrupt.
          bitOffset: 4
          bitWidth: 1
          access: read-write
        EWI:
          description: Error Warning Interrupt.
          bitOffset: 5
          bitWidth: 1
          access: read-write
        ALI:
          description: Arbitration Lost Interrupt.
          bitOffset: 6
          bitWidth: 1
          access: read-write
    CANIMR:
      description: CAN Interrupt Mask Register
      addressOffset: 0x04
      access: read-write
      fields:
        DOIM:
          description: Data Overflow Interrupt Mask.
          bitOffset: 0
          bitWidth: 1
          access: read-write
        BEIM:
          description: Bus Error Interrupt Mask.
          bitOffset: 1
          bitWidth: 1
          access: read-write
        TIM:
          description: Transmit Interrupt Mask.
          bitOffset: 2
          bitWidth: 1
          access: read-write
        RIM:
          description: Receive Interrupt Mask.
          bitOffset: 3
          bitWidth: 1
          access: read-write
        EPIM:
          description: Error Passive Interrupt Mask.
          bitOffset: 4
          bitWidth: 1
          access: read-write
        EWIM:
          description: Error Warning Interrupt Mask.
          bitOffset: 5
          bitWidth: 1
          access: read-write
        ALIM:
          description: Arbitration Lost Interrupt Mask.
          bitOffset: 6
          bitWidth: 1
          access: read-write
    CANRMC:
      description: CAN Receive Message Counter Register
      addressOffset: 0x05
      access: read-write
      fields:
        RMC:
          description: Number of frames stored in the receive FIFO.
          bitOffset: 0
          bitWidth: 5
          access: read-write
    CANBTR0:
      description: CAN Bus Timing 0 Register
      addressOffset: 0x06
      access: read-write
      fields:
        BRP:
          description: Baud Rate Pre-scaler.
          bitOffset: 0
          bitWidth: 6
          access: read-write
        SJW:
          description: Synchronization jump width.
          bitOffset: 7
          bitWidth: 2
          access: read-write
    CANBTR1:
      description: CAN Bus Timing 1 Register
      addressOffset: 0x07
      access: read-write
      fields:
        TSEG1:
          description: Number of clock cycles per Time Segment 1.
          bitOffset: 0
          bitWidth: 4
          access: read-write
        TSEG2:
          description: Number of clock cycles per Time Segment 2.
          bitOffset: 4
          bitWidth: 3
          access: read-write
        SAM:
          description: Number of bus level samples.
          bitOffset: 7
          bitWidth: 1
          access: read-write
    CANTXBUF:
      description: CAN Transmit Buffer Register
      addressOffset: 0x08
      access: read-write
      fields:
        TXBUF:
          description: Transmit Buffer Data.
          bitOffset: 0
          bitWidth: 32
          access: read-write
    CANRXBUF:
      description: CAN Receive Buffer Register
      addressOffset: 0x0C
      access: read-write
      fields:
        TXBUF:
          description: Receive Buffer Data.
          bitOffset: 0
          bitWidth: 32
          access: read-write
    CANACR:
      description: CAN Acceptance Code Register
      addressOffset: 0x10
      access: read-write
      fields:
        ACR:
          description: Acceptance Code.
          bitOffset: 0
          bitWidth: 32
          access: read-write'
    CANAMR:
      description: CAN Acceptance Code Mask Register
      addressOffset: 0x14
      access: read-write
      fields:
        AMR:
          description: Acceptance Code Mask.
          bitOffset: 0
          bitWidth: 32
          access: read-write
    CANECC:
      description: CAN Error Code Capture Register
      addressOffset: 0x18
      access: read-write
      fields:
        BER:
          description: Bit error occurred.
          bitOffset: 0
          bitWidth: 1
          access: read-only
        STFER:
          description: Stuff error occurred.
          bitOffset: 1
          bitWidth: 1
          access: read-only
        CRCER:
          description: CRC error occurred.
          bitOffset: 2
          bitWidth: 1
          access: read-only
        FRMER:
          description: Form error occurred.
          bitOffset: 3
          bitWidth: 1
          access: read-only
        ACKER:
          description: ACK error occurred.
          bitOffset: 4
          bitWidth: 1
          access: read-only
        EDIR:
          description: Direction of transfer while error occurred.
          bitOffset: 5
          bitWidth: 1
          access: read-only
        TXWRN:
          description: Set when CANTXERR >= 96.
          bitOffset: 6
          bitWidth: 1
          access: read-only
        RXWRN:
          description: Set when CANRXERR >= 96.
          bitOffset: 6
          bitWidth: 1
          access: read-only
    CANRXERR:
      description: CAN Receive Error Counter Register
      addressOffset: 0x19
      access: read-only
      fields:
        RXERR:
          description: Receive error counter.
          bitOffset: 8
          bitWidth: 8
          access: read-only
    CANTXERR:
      description: CAN Transmit Error Counter Register
      addressOffset: 0x1A
      access: read-only
      fields:
        TXERR:
          description: Transmit error counter.
          bitOffset: 8
          bitWidth: 8
          access: read-only
    CANALC:
      description: CAN Arbitration Lost Code Capture Register
      addressOffset: 0x1B
      access: read-only
      fields:
        TXERR:
          description: Arbitration lost bit number.
          bitOffset: 0
          bitWidth: 5
          access: read-only

"GPIO*":
  MODE:
    _add:
      P0:
        description: Pin 0
        bitOffset: 0
        bitWidth: 2
        access: read-write
      P1:
        description: Pin 2
        bitOffset: 2
        bitWidth: 4
        access: read-write
      P2:
        description: Pin 3
        bitOffset: 4
        bitWidth: 2
        access: read-write
      P3:
        description: Pin 4
        bitOffset: 6
        bitWidth: 2
        access: read-write
      P4:
        description: Pin 0
        bitOffset: 8
        bitWidth: 2
        access: read-write
      P5:
        description: Pin 5
        bitOffset: 10
        bitWidth: 4
        access: read-write
      P6:
        description: Pin 6
        bitOffset: 12
        bitWidth: 2
        access: read-write
      P7:
        description: Pin 7
        bitOffset: 14
        bitWidth: 2
        access: read-write

    "P*":
      _replace_enum:
        PUSH_PULL: [1, "Push-Pull Output"]
        OPEN_DRAIN: [2, "Push-Pull Output"]
        INPUT: [3, "High-Impedence Input"]

  OUTMASK:
    _add:
      P0:
        description: Pin 0 Output Data Mask
        bitOffset: 0
        bitWidth: 1
        access: read-write
      P1:
        description: Pin 1 Output Data Mask
        bitOffset: 1
        bitWidth: 1
        access: read-write
      P2:
        description: Pin 2 Output Data Mask
        bitOffset: 2
        bitWidth: 1
        access: read-write
      P3:
        description: Pin 3 Output Data Mask
        bitOffset: 3
        bitWidth: 1
        access: read-write
      P4:
        description: Pin 4 Output Data Mask
        bitOffset: 4
        bitWidth: 1
        access: read-write
      P5:
        description: Pin 5 Output Data Mask
        bitOffset: 5
        bitWidth: 1
        access: read-write
      P6:
        description: Pin 6 Output Data Mask
        bitOffset: 6
        bitWidth: 1
        access: read-write
      P7:
        description: Pin 7 Output Data Mask
        bitOffset: 7
        bitWidth: 1
        access: read-write

    "P*":
      _replace_enum:
        NOT_MASKED: [0, "Not Masked"]
        MASKED: [1, "Masked"]

  OUT:
    _add:
      P0:
        description: Pin 0 Output Data Value
        bitOffset: 0
        bitWidth: 1
        access: read-write
      P1:
        description: Pin 1 Output Data Value
        bitOffset: 1
        bitWidth: 1
        access: read-write
      P2:
        description: Pin 2 Output Data Value
        bitOffset: 2
        bitWidth: 1
        access: read-write
      P3:
        description: Pin 3 Output Data Value
        bitOffset: 3
        bitWidth: 1
        access: read-write
      P4:
        description: Pin 4 Output Data Value
        bitOffset: 4
        bitWidth: 1
        access: read-write
      P5:
        description: Pin 5 Output Data Value
        bitOffset: 5
        bitWidth: 1
        access: read-write
      P6:
        description: Pin 6 Output Data Value
        bitOffset: 6
        bitWidth: 1
        access: read-write
      P7:
        description: Pin 7 Output Data Value
        bitOffset: 7
        bitWidth: 1
        access: read-write

  IN:
    _add:
      P0:
        description: Pin 0 Input Data Value
        bitOffset: 0
        bitWidth: 1
        access: read
      P1:
        description: Pin 1 Input Data Value
        bitOffset: 1
        bitWidth: 1
        access: read
      P2:
        description: Pin 2 Input Data Value
        bitOffset: 2
        bitWidth: 1
        access: read
      P3:
        description: Pin 3 Input Data Value
        bitOffset: 3
        bitWidth: 1
        access: read
      P4:
        description: Pin 4 Input Data Value
        bitOffset: 4
        bitWidth: 1
        access: read
      P5:
        description: Pin 5 Input Data Value
        bitOffset: 5
        bitWidth: 1
        access: read
      P6:
        description: Pin 6 Input Data Value
        bitOffset: 6
        bitWidth: 1
        access: read
      P7:
        description: Pin 7 Input Data Value
        bitOffset: 7
        bitWidth: 1
        access: read

  INTEN:
    _add:
      P0:
        description: Pin 0 Interrupt Enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
      P1:
        description: Pin 1 Interrupt Enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
      P2:
        description: Pin 2 Interrupt Enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
      P3:
        description: Pin 3 Interrupt Enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
      P4:
        description: Pin 4 Interrupt Enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
      P5:
        description: Pin 5 Interrupt Enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
      P6:
        description: Pin 6 Interrupt Enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
      P7:
        description: Pin 7 Interrupt Enable
        bitOffset: 7
        bitWidth: 1
        access: read-write

    "P*":
      DISABLE: [0, "Disable"]
      ENABLE: [1, "Enable"]

  INTFLAGRAW:
    _add:
      P0:
        description: Pin 0 Interrupt Flag
        bitOffset: 0
        bitWidth: 1
        access: read
      P1:
        description: Pin 1 Interrupt Flag
        bitOffset: 1
        bitWidth: 1
        access: read
      P2:
        description: Pin 2 Interrupt Flag
        bitOffset: 2
        bitWidth: 1
        access: read
      P3:
        description: Pin 3 Interrupt Flag
        bitOffset: 3
        bitWidth: 1
        access: read
      P4:
        description: Pin 4 Interrupt Flag
        bitOffset: 4
        bitWidth: 1
        access: read
      P5:
        description: Pin 5 Interrupt Flag
        bitOffset: 5
        bitWidth: 1
        access: read
      P6:
        description: Pin 6 Interrupt Flag
        bitOffset: 6
        bitWidth: 1
        access: read
      P7:
        description: Pin 7 Interrupt Flag
        bitOffset: 7
        bitWidth: 1
        access: read

    "P*":
      NO_EFFECT: [0, "No Effect"]
      CLEAR: [1, "Clear"]

  INTCLEAR:
    _add:
      P0:
        description: Pin 0 Interrupt Clear
        bitOffset: 0
        bitWidth: 1
        access: write
      P1:
        description: Pin 1 Interrupt Clear
        bitOffset: 1
        bitWidth: 1
        access: write
      P2:
        description: Pin 2 Interrupt Clear
        bitOffset: 2
        bitWidth: 1
        access: write
      P3:
        description: Pin 3 Interrupt Clear
        bitOffset: 3
        bitWidth: 1
        access: write
      P4:
        description: Pin 4 Interrupt Clear
        bitOffset: 4
        bitWidth: 1
        access: write
      P5:
        description: Pin 5 Interrupt Clear
        bitOffset: 5
        bitWidth: 1
        access: write
      P6:
        description: Pin 6 Interrupt Clear
        bitOffset: 6
        bitWidth: 1
        access: write
      P7:
        description: Pin 7 Interrupt Clear
        bitOffset: 7
        bitWidth: 1
        access: write

    "P*":
      NO_FLAG: [0, "No Flag"]
      FLAG: [1, "Flag"]

  INTTYPE:
    _add:
      P0:
        description: Pin 0 Interrupt Type
        bitOffset: 0
        bitWidth: 1
        access: read-write
      P1:
        description: Pin 1 Interrupt Type
        bitOffset: 1
        bitWidth: 1
        access: read-write
      P2:
        description: Pin 2 Interrupt Type
        bitOffset: 2
        bitWidth: 1
        access: read-write
      P3:
        description: Pin 3 Interrupt Type
        bitOffset: 3
        bitWidth: 1
        access: read-write
      P4:
        description: Pin 4 Interrupt Type
        bitOffset: 4
        bitWidth: 1
        access: read-write
      P5:
        description: Pin 5 Interrupt Type
        bitOffset: 5
        bitWidth: 1
        access: read-write
      P6:
        description: Pin 6 Interrupt Type
        bitOffset: 6
        bitWidth: 1
        access: read-write
      P7:
        description: Pin 7 Interrupt Type
        bitOffset: 7
        bitWidth: 1
        access: read-write

    "P*":
      EDGE_TRIGGERED: [0, "Edge Triggered"]
      LEVEL_TRIGGERED: [1, "Level Triggered"]

  INTVALUE:
    _add:
      P0:
        description: Pin 0 Interrupt Value Configuration
        bitOffset: 0
        bitWidth: 1
        access: read-write
      P1:
        description: Pin 1 Interrupt Value Configuration
        bitOffset: 1
        bitWidth: 1
        access: read-write
      P2:
        description: Pin 2 Interrupt Value Configuration
        bitOffset: 2
        bitWidth: 1
        access: read-write
      P3:
        description: Pin 3 Interrupt Value Configuration
        bitOffset: 3
        bitWidth: 1
        access: read-write
      P4:
        description: Pin 4 Interrupt Value Configuration
        bitOffset: 4
        bitWidth: 1
        access: read-write
      P5:
        description: Pin 5 Interrupt Value Configuration
        bitOffset: 5
        bitWidth: 1
        access: read-write
      P6:
        description: Pin 6 Interrupt Value Configuration
        bitOffset: 6
        bitWidth: 1
        access: read-write
      P7:
        description: Pin 7 Interrupt Value Configuration
        bitOffset: 7
        bitWidth: 1
        access: read-write

    "P*":
      FALLING_EDGE_LOGIC_LOW: [0, "Falling Edge / Logic Low"]
      RISING_EDGE_LOGIC_HIGH: [1, "Rising Edge / Logic High"]

  INTEDGEBOTH:
    _add:
      P0:
        description: Pin 0 Interrupt Both Edge Configuration
        bitOffset: 0
        bitWidth: 1
        access: read-write
      P1:
        description: Pin 1 Interrupt Both Edge Configuration
        bitOffset: 1
        bitWidth: 1
        access: read-write
      P2:
        description: Pin 2 Interrupt Both Edge Configuration
        bitOffset: 2
        bitWidth: 1
        access: read-write
      P3:
        description: Pin 3 Interrupt Both Edge Configuration
        bitOffset: 3
        bitWidth: 1
        access: read-write
      P4:
        description: Pin 4 Interrupt Both Edge Configuration
        bitOffset: 4
        bitWidth: 1
        access: read-write
      P5:
        description: Pin 5 Interrupt Both Edge Configuration
        bitOffset: 5
        bitWidth: 1
        access: read-write
      P6:
        description: Pin 6 Interrupt Both Edge Configuration
        bitOffset: 6
        bitWidth: 1
        access: read-write
      P7:
        description: Pin 7 Interrupt Both Edge Configuration
        bitOffset: 7
        bitWidth: 1
        access: read-write

    "P*":
      AS_CONFIGURED: [0, "Trigger on edge configured in INTVALUE"]
      BOTH_EDGES: [1, "Trigger on both rising and falling edge"]

  _modify:
    DEBOUNCE:
      name: CLKSYNC
      description: GPIO Clock Synchronization Enable

  CLKSYNC:
    _add:
      P0:
        description: Pin 0 Clock Synchronization
        bitOffset: 0
        bitWidth: 1
        access: read-write
      P1:
        description: Pin 1 Clock Synchronization
        bitOffset: 1
        bitWidth: 1
        access: read-write
      P2:
        description: Pin 2 Clock Synchronization
        bitOffset: 2
        bitWidth: 1
        access: read-write
      P3:
        description: Pin 3 Clock Synchronization
        bitOffset: 3
        bitWidth: 1
        access: read-write
      P4:
        description: Pin 4 Clock Synchronization
        bitOffset: 4
        bitWidth: 1
        access: read-write
      P5:
        description: Pin 5 Clock Synchronization
        bitOffset: 5
        bitWidth: 1
        access: read-write
      P6:
        description: Pin 6 Clock Synchronization
        bitOffset: 6
        bitWidth: 1
        access: read-write
      P7:
        description: Pin 7 Clock Synchronization
        bitOffset: 7
        bitWidth: 1
        access: read-write

    "P*":
      DISABLE: [0, "Disable"]
      ENABLE: [1, "Enable (set when receive interrupts enabled)"]

  DOSET:
    _add:
      P0:
        description: Pin 0 Data Output Set
        bitOffset: 0
        bitWidth: 1
        access: write
      P1:
        description: Pin 1 Data Output Set
        bitOffset: 1
        bitWidth: 1
        access: write
      P2:
        description: Pin 2 Data Output Set
        bitOffset: 2
        bitWidth: 1
        access: write
      P3:
        description: Pin 3 Data Output Set
        bitOffset: 3
        bitWidth: 1
        access: write
      P4:
        description: Pin 4 Data Output Set
        bitOffset: 4
        bitWidth: 1
        access: write
      P5:
        description: Pin 5 Data Output Set
        bitOffset: 5
        bitWidth: 1
        access: write
      P6:
        description: Pin 6 Data Output Set
        bitOffset: 6
        bitWidth: 1
        access: write
      P7:
        description: Pin 7 Data Output Set
        bitOffset: 7
        bitWidth: 1
        access: write

  DOCLEAR:
    _add:
      P0:
        description: Pin 0 Data Output Clear
        bitOffset: 0
        bitWidth: 1
        access: write
      P1:
        description: Pin 1 Data Output Clear
        bitOffset: 1
        bitWidth: 1
        access: write
      P2:
        description: Pin 2 Data Output Clear
        bitOffset: 2
        bitWidth: 1
        access: write
      P3:
        description: Pin 3 Data Output Clear
        bitOffset: 3
        bitWidth: 1
        access: write
      P4:
        description: Pin 4 Data Output Clear
        bitOffset: 4
        bitWidth: 1
        access: write
      P5:
        description: Pin 5 Data Output Clear
        bitOffset: 5
        bitWidth: 1
        access: write
      P6:
        description: Pin 6 Data Output Clear
        bitOffset: 6
        bitWidth: 1
        access: write
      P7:
        description: Pin 7 Data Output Clear
        bitOffset: 7
        bitWidth: 1
        access: write

SCC:
  CCSCTL:
    CLKFAILIF:
      _replace_enum:
        NOT_SET: [0, "Int Flag Not Set"]
        SET: [1, "Int Flag Set"]
    SWRESET:
      _replace_enum:
        NOT_RESET: [0, "SW Reset Not Initiated"]
        RESET: [1, "SW Reset Initiated"]
    PCLKDIV:
      _replace_enum:
        HCLK_DIV_1: [0, "HCLK divided by 1"]
        HCLK_DIV_2: [1, "HCLK divided by 2"]
        HCLK_DIV_3: [2, "HCLK divided by 3"]
        HCLK_DIV_4: [3, "HCLK divided by 4"]
        HCLK_DIV_5: [4, "HCLK divided by 5"]
        HCLK_DIV_6: [5, "HCLK divided by 6"]
        HCLK_DIV_7: [6, "HCLK divided by 7"]
    ACLKDIV:
      _replace_enum:
        SCLK_DIV_1: [0, "SCLK divided by 1"]
        SCLK_DIV_2: [1, "SCLK divided by 2"]
        SCLK_DIV_3: [2, "SCLK divided by 3"]
        SCLK_DIV_4: [3, "SCLK divided by 4"]
        SCLK_DIV_5: [4, "SCLK divided by 5"]
        SCLK_DIV_6: [5, "SCLK divided by 6"]
        SCLK_DIV_7: [6, "SCLK divided by 7"]
    HCLKDIV:
      _replace_enum:
        SCLK_DIV_1: [0, "SCLK divided by 1"]
        SCLK_DIV_2: [1, "SCLK divided by 2"]
        SCLK_DIV_3: [2, "SCLK divided by 3"]
        SCLK_DIV_4: [3, "SCLK divided by 4"]
        SCLK_DIV_5: [4, "SCLK divided by 5"]
        SCLK_DIV_6: [5, "SCLK divided by 6"]
        SCLK_DIV_7: [6, "SCLK divided by 7"]
  CCSPLLCTL:
    PLLOUTDIV:
      _replace_enum:
        DIV_1: [0, "PLL output divided by 1"]
        DIV_2: [1, "PLL output divided by 2"]
        DIV_3: [2, "PLL output divided by 3"]
        DIV_4: [3, "PLL output divided by 4"]
    PLLLOCK:
      _replace_enum:
        NOT_LOCKED: [0, "PLL is not locked"]
        LOCKED: [1, "PLL is locked"]
  "P*PUEN":
    _add:
      P0:
        description: Pin 0 Weak Pull-up Enabled
        bitOffset: 0
        bitWidth: 1
        access: read-write
      P1:
        description: Pin 1 Weak Pull-up Enabled
        bitOffset: 1
        bitWidth: 1
        access: read-write
      P2:
        description: Pin 2 Weak Pull-up Enabled
        bitOffset: 2
        bitWidth: 1
        access: read-write
      P3:
        description: Pin 3 Weak Pull-up Enabled
        bitOffset: 3
        bitWidth: 1
        access: read-write
      P4:
        description: Pin 4 Weak Pull-up Enabled
        bitOffset: 4
        bitWidth: 1
        access: read-write
      P5:
        description: Pin 5 Weak Pull-up Enabled
        bitOffset: 5
        bitWidth: 1
        access: read-write
      P6:
        description: Pin 6 Weak Pull-up Enabled
        bitOffset: 6
        bitWidth: 1
        access: read-write
      P7:
        description: Pin 7 Weak Pull-up Enabled
        bitOffset: 7
        bitWidth: 1
        access: read-write

    "P*":
      ENABLE: [0, "Enable"]
      DISABLE: [1, "Disable"]

  "P*PDEN":
    _add:
      P0:
        description: Pin 0 Weak Pull-down Enabled
        bitOffset: 0
        bitWidth: 1
        access: read-write
      P1:
        description: Pin 1 Weak Pull-down Enabled
        bitOffset: 1
        bitWidth: 1
        access: read-write
      P2:
        description: Pin 2 Weak Pull-down Enabled
        bitOffset: 2
        bitWidth: 1
        access: read-write
      P3:
        description: Pin 3 Weak Pull-down Enabled
        bitOffset: 3
        bitWidth: 1
        access: read-write
      P4:
        description: Pin 4 Weak Pull-down Enabled
        bitOffset: 4
        bitWidth: 1
        access: read-write
      P5:
        description: Pin 5 Weak Pull-down Enabled
        bitOffset: 5
        bitWidth: 1
        access: read-write
      P6:
        description: Pin 6 Weak Pull-down Enabled
        bitOffset: 6
        bitWidth: 1
        access: read-write
      P7:
        description: Pin 7 Weak Pull-down Enabled
        bitOffset: 7
        bitWidth: 1
        access: read-write

    "P*":
      ENABLE: [0, "Enable"]
      DISABLE: [1, "Disable"]

  "P*DS":
    _add:
      P0DS:
        description: Pin 0 Drive Strength
        bitOffset: 0
        bitWidth: 3
        access: read-write
      P0ST:
        description: Pin 0 Schmitt Trigger Enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
      P1DS:
        description: Pin 1 Drive Strength
        bitOffset: 4
        bitWidth: 3
        access: read-write
      P1ST:
        description: Pin 1 Schmitt Trigger Enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
      P2DS:
        description: Pin 2 Drive Strength
        bitOffset: 8
        bitWidth: 3
        access: read-write
      P2ST:
        description: Pin 2 Schmitt Trigger Enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
      P3DS:
        description: Pin 3 Drive Strength
        bitOffset: 12
        bitWidth: 3
        access: read-write
      P3ST:
        description: Pin 3 Schmitt Trigger Enable
        bitOffset: 15
        bitWidth: 1
        access: read-write
      P4DS:
        description: Pin 4 Drive Strength
        bitOffset: 16
        bitWidth: 3
        access: read-write
      P4ST:
        description: Pin 4 Schmitt Trigger Enable
        bitOffset: 19
        bitWidth: 1
        access: read-write
      P5DS:
        description: Pin 5 Drive Strength
        bitOffset: 20
        bitWidth: 3
        access: read-write
      P5ST:
        description: Pin 5 Schmitt Trigger Enable
        bitOffset: 23
        bitWidth: 1
        access: read-write
      P6DS:
        description: Pin 6 Drive Strength
        bitOffset: 24
        bitWidth: 3
        access: read-write
      P6ST:
        description: Pin 6 Schmitt Trigger Enable
        bitOffset: 27
        bitWidth: 1
        access: read-write
      P7DS:
        description: Pin 7 Drive Strength
        bitOffset: 28
        bitWidth: 3
        access: read-write
      P7ST:
        description: Pin 7 Schmitt Trigger Enable
        bitOffset: 31
        bitWidth: 1
        access: read-write

    "P*DS":
      STRENGTH_6mA: [0, "6mA"]
      STRENGTH_8mA: [1, "8mA"]
      STRENGTH_11mA: [2, "11mA"]
      STRENGTH_14mA: [3, "14mA"]
      STRENGTH_17mA: [4, "17mA"]
      STRENGTH_20mA: [5, "20mA"]
      STRENGTH_22mA: [6, "22mA"]
      STRENGTH_25mA: [7, "25mA"]

    "P*ST":
      DISABLE: [0, "Disable"]
      ENABLE: [1, "Enable"]


"Timer*":
  CTL:
    MODE:
      _replace_enum:
        DISABLED: [0, "Disabled Mode"]
        UP: [1, "Up Mode"]
        UP_DOWN: [2, "Up/Down Mode"]
        ASYMMETRIC: [3, "Asymmetric Mode"]
    PRDLATCH:
      _replace_enum:
        CTR_0: [0, "Period is latched when CTR = 0"]
        CTR_PERIOD: [1, "Period is latched when CTR = Period"]
        CTR_IMMEDIATE: [2, "Period is latched immediately upon register write"]
    CLKDIV:
      _replace_enum:
        DIV_1: [0, "Timer input clock /1"]
        DIV_2: [1, "Timer input clock /2"]
        DIV_4: [2, "Timer input clock /4"]
        DIV_8: [3, "Timer input clock /8"]
        DIV_16: [4, "Timer input clock /16"]
        DIV_32: [5, "Timer input clock /32"]
        DIV_64: [6, "Timer input clock /64"]
        DIV_128: [7, "Timer input clock /126"]
    DTGCLK:
      _replace_enum:
        BEFORE_DIVIDER: [0, "Before input clock divider"]
        AFTER_DIVIDER: [1, "After input clock divider"]
    CLR:
      _replace_enum:
        DO_NOT_CLEAR: [0, "Do not clear timer counter"]
        CLEAR: [1, "Clear timer counter"]
  "CCTL*":
    CCOUTINV:
      _replace_enum:
        NOT_INVERTED: [0, "Do not invert CCR output"]
        INVERTED: [1, "Invert CCR output"]
    CCLATCH:
      _replace_enum:
        CTR_0_RISING: [0, "Compare(latch on CTR=0)/ Capture(latch on rising edge)"]
        CTR_PERIOD_FALLING: [1, "Compare(latch on CTR=Period)/ Capture(latch on falling edge)"]
        IMMEDIATE_BOTH: [2, "Compare(latch immediately)/ Capture(latch on both edges)"]
    CCINTSKIP:
      _replace_enum:
        DONT_SKIP: [0, "Don't skip CCR matches before interrupt"]
        SKIP_1: [1, "Skip 1 CCR match before interrupt"]
        SKIP_2: [2, "Skip 2 CCR match before interrupt"]
        SKIP_3: [3, "Skip 3 CCR match before interrupt"]
        SKIP_4: [4, "Skip 4 CCR match before interrupt"]
        SKIP_5: [5, "Skip 5 CCR match before interrupt"]
        SKIP_6: [6, "Skip 6 CCR match before interrupt"]
        SKIP_7: [7, "Skip 7 CCR match before interrupt"]
        SKIP_8: [8, "Skip 8 CCR match before interrupt"]
        SKIP_9: [9, "Skip 9 CCR match before interrupt"]
        SKIP_10: [10, "Skip 10 CCR match before interrupt"]
        SKIP_11: [11, "Skip 11 CCR match before interrupt"]
        SKIP_12: [12, "Skip 12 CCR match before interrupt"]
        SKIP_13: [13, "Skip 13 CCR match before interrupt"]
        SKIP_14: [14, "Skip 14 CCR match before interrupt"]
        SKIP_15: [15, "Skip 15 CCR match before interrupt"]

MEMCTL:
  MEMCTL:
    WSTATE:
      _replace_enum:
        WS_0: [0, "0 Wait States"]
        WS_1: [1, "1 Wait States"]
        WS_2: [2, "2 Wait States"]
        WS_3: [3, "3 Wait States"]
        WS_4: [4, "4 Wait States"]
        WS_5: [5, "5 Wait States"]
        WS_6: [6, "6 Wait States"]
        WS_7: [7, "7 Wait States"]
        WS_8: [8, "8 Wait States"]
        WS_9: [9, "9 Wait States"]
        WS_10: [10, "10 Wait States"]
        WS_11: [11, "11 Wait States"]
        WS_12: [12, "12 Wait States"]
        WS_13: [13, "13 Wait States"]
        WS_14: [14, "14 Wait States"]
        WS_15: [15, "15 Wait States"]
    MCLKDIV:
      _replace_enum:
        HCLK_DIV_1: [0, "HCLK divided by 1"]
        HCLK_DIV_2: [1, "HCLK divided by 2"]
        HCLK_DIV_3: [2, "HCLK divided by 3"]
        HCLK_DIV_4: [3, "HCLK divided by 4"]
        HCLK_DIV_5: [4, "HCLK divided by 5"]
        HCLK_DIV_6: [5, "HCLK divided by 6"]
        HCLK_DIV_7: [6, "HCLK divided by 7"]
        HCLK_DIV_8: [7, "HCLK divided by 8"]
        HCLK_DIV_9: [8, "HCLK divided by 9"]
        HCLK_DIV_10: [9, "HCLK divided by 10"]
        HCLK_DIV_11: [10, "HCLK divided by 11"]
        HCLK_DIV_12: [11, "HCLK divided by 12"]
        HCLK_DIV_13: [12, "HCLK divided by 13"]
        HCLK_DIV_14: [13, "HCLK divided by 14"]
        HCLK_DIV_15: [14, "HCLK divided by 15"]
  MEMSTATUS:
    WBUSY:
      _replace_enum:
        NOT_BUSY: [0, "FLASH write operation not in progress"]
        BUSY: [1, "FLASH write operation in progress"]
    EBUSY:
      _replace_enum:
        NOT_BUSY: [0, "FLASH erase operation not in progress"]
        BUSY: [1, "FLASH erase operation in progress"]
    SE:
      _replace_enum:
        NO_FLAG: [0, "No ECC Single bit Error Flag"]
        FLAG: [1, "ECC Single bit Error Flag Set"]
    DE:
      _replace_enum:
        NO_FLAG: [0, "No ECC Dual bit Error Flag"]
        FLAG: [1, "ECC Dual bit Error Flag Set"]
    INVADDR:
      _replace_enum:
        NO_FLAG: [0, "No Invalid Memory Flag"]
        FLAG: [1, "Invalid Memory Flag Set"]

WWDT:
  CTL:
    _add:
      EN:
        description: Enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
      INTEN:
        description: Interrupt enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
      RSTEN:
        description: Power-on-reset enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
      CLKSEL:
        description: Clock selection
        bitOffset: 3
        bitWidth: 1
        access: read-write
      CLKDIV:
        description: Input clock divider
        bitOffset: 4
        bitWidth: 4
        access: read-write
    CLKSEL:
      FRCLK: [0, "FR Clock"]
      ROSCCLK: [1, "ROSC Clock"]
  _modify:
    LOAD:
      name: CDCTL
    INTF:
      name: FLAG
    INTCLR:
      name: CLEAR
  CDCTL:
    _add:
      CDV:
        description: Count down value
        bitOffset: 0
        bitWidth: 16
        access: read-write
      WINDOW:
        description: Window value. Can clear WWDT when counter is below this value.
        bitOffset: 16
        bitWidth: 16
        access: read-write
  CTR:
    _add:
      VALUE:
        description: Counter value
        bitOffset: 0
        bitWidth: 16
        access: read-only
  FLAG:
    _add:
      IF:
        description: Interrupt flag
        bitOffset: 0
        bitWidth: 1
        access: read-write
      RSTF:
        description: Reset flag
        bitOffset: 1
        bitWidth: 1
        access: read-write
  CLEAR:
    _add:
      VALUE:
        description: Watchdog clear
        bitOffset: 0
        bitWidth: 16
        access: read-write
  LOCK:
    _add:
      VALUE:
        description: Lock key
        bitOffset: 0
        bitWidth: 32
        access: read-write
