{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751968451191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751968451195 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 08 17:54:11 2025 " "Processing started: Tue Jul 08 17:54:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751968451195 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1751968451195 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off I_led -c I_led " "Command: quartus_eda --read_settings_files=off --write_settings_files=off I_led -c I_led" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1751968451195 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "I_led_8_1200mv_85c_slow.vo D:/GitHub/fpga_learing/I_led/quartus_prj/simulation/modelsim/ simulation " "Generated file I_led_8_1200mv_85c_slow.vo in folder \"D:/GitHub/fpga_learing/I_led/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1751968451573 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "I_led_8_1200mv_0c_slow.vo D:/GitHub/fpga_learing/I_led/quartus_prj/simulation/modelsim/ simulation " "Generated file I_led_8_1200mv_0c_slow.vo in folder \"D:/GitHub/fpga_learing/I_led/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1751968451584 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "I_led_min_1200mv_0c_fast.vo D:/GitHub/fpga_learing/I_led/quartus_prj/simulation/modelsim/ simulation " "Generated file I_led_min_1200mv_0c_fast.vo in folder \"D:/GitHub/fpga_learing/I_led/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1751968451594 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "I_led.vo D:/GitHub/fpga_learing/I_led/quartus_prj/simulation/modelsim/ simulation " "Generated file I_led.vo in folder \"D:/GitHub/fpga_learing/I_led/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1751968451605 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "I_led_8_1200mv_85c_v_slow.sdo D:/GitHub/fpga_learing/I_led/quartus_prj/simulation/modelsim/ simulation " "Generated file I_led_8_1200mv_85c_v_slow.sdo in folder \"D:/GitHub/fpga_learing/I_led/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1751968451615 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "I_led_8_1200mv_0c_v_slow.sdo D:/GitHub/fpga_learing/I_led/quartus_prj/simulation/modelsim/ simulation " "Generated file I_led_8_1200mv_0c_v_slow.sdo in folder \"D:/GitHub/fpga_learing/I_led/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1751968451624 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "I_led_min_1200mv_0c_v_fast.sdo D:/GitHub/fpga_learing/I_led/quartus_prj/simulation/modelsim/ simulation " "Generated file I_led_min_1200mv_0c_v_fast.sdo in folder \"D:/GitHub/fpga_learing/I_led/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1751968451634 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "I_led_v.sdo D:/GitHub/fpga_learing/I_led/quartus_prj/simulation/modelsim/ simulation " "Generated file I_led_v.sdo in folder \"D:/GitHub/fpga_learing/I_led/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1751968451645 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4633 " "Peak virtual memory: 4633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751968451663 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 08 17:54:11 2025 " "Processing ended: Tue Jul 08 17:54:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751968451663 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751968451663 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751968451663 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1751968451663 ""}
