// Seed: 1116681634
module module_0 (
    id_1,
    module_0,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_16;
  id_17(
      .id_0(1), .id_1(1), .id_2(1), .id_3(id_15)
  );
  wire id_18;
  wor  id_19 = 1'b0;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    output wor id_2,
    output tri id_3,
    output tri1 id_4,
    output supply0 id_5,
    output wand id_6,
    output tri1 id_7
    , id_16,
    output uwire id_8,
    input supply1 id_9,
    output tri1 id_10,
    input tri1 id_11,
    input tri id_12,
    output supply0 id_13,
    output tri0 id_14
);
  assign id_5 = id_11 ? id_12 : 1;
  initial begin
    $display(id_16 & id_11);
  end
  module_0(
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16
  );
  wire id_17;
  wire id_18;
endmodule
