// Seed: 1880371446
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = id_3;
endmodule
module module_1 (
    input  tri1 id_0,
    output wor  id_1,
    output tri  id_2
);
  wire id_4;
  wire id_5;
  or (id_1, id_4, id_5, id_0);
  module_0(
      id_4, id_4, id_5, id_4, id_4, id_4
  );
endmodule
module module_2 (
    input  wire  id_0,
    input  tri0  id_1,
    input  wand  id_2,
    input  wor   id_3,
    input  wand  id_4,
    output tri   id_5,
    input  uwire id_6,
    output wor   id_7
);
  wire id_9;
  wire id_10;
endmodule
module module_3 (
    output tri id_0,
    input wire id_1,
    output wire id_2,
    output wand id_3,
    output logic id_4,
    input wand id_5,
    input wand id_6,
    output supply0 id_7,
    input tri id_8,
    input logic id_9
);
  always @(id_1) begin
    if (1) begin
      assign id_4 = id_9;
    end else id_4 <= 1;
  end
  module_2(
      id_1, id_6, id_5, id_1, id_5, id_0, id_1, id_2
  );
endmodule
