{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.10662",
   "Default View_TopLeft":"3400,768",
   "ExpandedHierarchyInLayout":"",
   "PinnedBlocks":"/labtools_fmeter_0|/microblaze_0_local_memory|/mig_7series_0|/rst_mig_7series_0_100M|/rst_mig_7series_0_50M|/vio_0|/lt_fmeter_xlconcat_0|/UART0|/PWM_lights|/ROTENC_decoder|/ETH0|/INT_ctrl|/axi_BOARD_iic_0|/axi_interconnect_0|/axi_timer_0|/BOARD_clk_wiz_0|/mdm_USER2_0|/microblaze_0|/microblaze_0_axi_periph|/mgt_clk0_CLK2_util_ds_buf_1|/CLK0_util_ds_buf_0|/CLK0_util_ds_buf_1|/EUI48|/CLK1B_CW_0|/SCOPE|/USER_dbg|/BOOT_PLL|/CFG|/CLOCK|/vio_xlslice_rx09_re_12to0_in44|/vio_xlslice_rx09_im_25to13_in45|",
   "PinnedPorts":"PLL_I2C_ext_scl_o|PLL_I2C_ext_sda|phy_rst_n|reset|UART0EXT_RTSn|UART0EXT_DTRn|UART0EXT_CTSn|UART0EXT_DSRn|UART0EXT_DCDn|UART0EXT_RIn|UART0_rst_n|UART0_clk|DDR3_init_calib_complete|ETH0_DA_Y|ETH0_DA_G|ETH0_LINK_LED_g|LED_RGB_red|LED_RGB_green|LED_RGB_blue|LCD_BL|LCD_rstn|microblaze_0_Clk_100MHz|rotenc_dec_cnt_up_dwn|rotenc_dec_cnt_en|BOARD_ROTENC_PUSH|PLL_int|TRX_int|FPGA_IO|ULI_SYSTEM_XIO|CLK1B_clk|premem_rx09_dina_in|EUI48_FSM_start|EUI48_FSM_run|EUI48_data|EUI48_state|EUI48_abort|SCOPE_FSM_Timebase_CE|SCOPE_FSM_FIFO_Rst|SCOPE_FSM_FIFO_RdEn|SCOPE_FSM_FIFO_WrFull|SCOPE_FSM_FIFO_RdValid|SCOPE_FSM_FIFO_RdEmpty|SCOPE_FSM_TrigSrc|SCOPE_FSM_FIFO_WrEn|USER_dbg_out|SCOPE_FSM_FIFO_rd_rst_busy|SCOPE_FSM_FIFO_wr_rst_busy|SCOPE_FSM_GPIO0_Out|SCOPE_FSM_GPIO1_In|LVDS_rx09_synced|LVDS_rx24_synced|decoder_rx09_ch00_center_pos|decoder_rx09_ch00_strength|decoder_rx09_ch00_noise|dds_tx09_inc|dds_tx09_ptt|mig_7series_0_ui_clk_sync_rst|decoder_rx09_ch00_sql_open|decoder_rx09_ch00_active|mig_7series_0_mmcm_locked|rst_mig_7series_0_100M_peripheral_reset|TRX_ip2intc_irpt|TRX_rx_clkdiv_16MHz_in|TRX_rx24_32bits_CD100|TRX_rx09_32bits_CD100|TRX_rd_data_count_CD100|TRX_xfft_rx09_dly3449_event_frame_started|TRX_xfft_rx09_dly3449_event_tlast_unexpected|TRX_xfft_rx09_dly3449_event_tlast_missing|TRX_xfft_rx09_dly3449_event_data_in_channel_halt|TRX_post_fft_rx09_mem_b_dout|TRX_clk_trx_26MHz_vio|TRX_clk_trx_pll_25MHz_vio|TRX_tx_re|TRX_tx_im|TRX_pushdata_rx09_irpt|TRX_data_count|TRX_TX_RF09_PULLDATA_FIFO_empty|TRX_decoder_rx09_ch00_squelch_lvl|TRX_tx_DDS0_gpio_inc|TRX_tx_DDS0_gpio_ampt|TRX_tx_DDS1_gpio_ampt|CLK0|DDR3_SDRAM|ETH0_MDIO_MDC|RMII_PHY_M_0|UART0|CLK2_mgt_clk0|qspi_flash|CLK3_sys_diff|BOARD_IIC|TRX_M12_AXI|TRX_M11_AXI|TRX_M13_AXI|TRX_M19_AXI|TRX_M20_AXI|",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port CLK0 -pg 1 -lvl 0 -x -510 -y 1900 -defaultsOSRD
preplace port DDR3_SDRAM -pg 1 -lvl 7 -x 6230 -y 1630 -defaultsOSRD
preplace port ETH0_MDIO_MDC -pg 1 -lvl 7 -x 6230 -y 530 -defaultsOSRD
preplace port RMII_PHY_M_0 -pg 1 -lvl 7 -x 6230 -y 380 -defaultsOSRD
preplace port UART0 -pg 1 -lvl 7 -x 6230 -y 1660 -defaultsOSRD
preplace port CLK2_mgt_clk0 -pg 1 -lvl 0 -x -510 -y 2000 -defaultsOSRD
preplace port qspi_flash -pg 1 -lvl 7 -x 6230 -y 1450 -defaultsOSRD
preplace port CLK3_sys_diff -pg 1 -lvl 0 -x -510 -y 2220 -defaultsOSRD
preplace port BOARD_IIC -pg 1 -lvl 7 -x 6230 -y 1330 -defaultsOSRD
preplace port TRX_M12_AXI -pg 1 -lvl 7 -x 6230 -y 1210 -defaultsOSRD
preplace port TRX_M11_AXI -pg 1 -lvl 7 -x 6230 -y 1180 -defaultsOSRD
preplace port TRX_M13_AXI -pg 1 -lvl 7 -x 6230 -y 1240 -defaultsOSRD
preplace port TRX_M19_AXI -pg 1 -lvl 7 -x 6230 -y 1270 -defaultsOSRD
preplace port TRX_M20_AXI -pg 1 -lvl 7 -x 6230 -y 1300 -defaultsOSRD
preplace port PLL_I2C_ext_scl_o -pg 1 -lvl 7 -x 6230 -y 1390 -defaultsOSRD
preplace port PLL_I2C_ext_sda -pg 1 -lvl 7 -x 6230 -y 1420 -defaultsOSRD
preplace port phy_rst_n -pg 1 -lvl 7 -x 6230 -y 500 -defaultsOSRD
preplace port reset -pg 1 -lvl 0 -x -510 -y 900 -defaultsOSRD
preplace port UART0EXT_RTSn -pg 1 -lvl 0 -x -510 -y 2340 -defaultsOSRD
preplace port UART0EXT_DTRn -pg 1 -lvl 0 -x -510 -y 2370 -defaultsOSRD
preplace port UART0_clk -pg 1 -lvl 7 -x 6230 -y 1540 -defaultsOSRD
preplace port DDR3_init_calib_complete -pg 1 -lvl 7 -x 6230 -y 1570 -defaultsOSRD
preplace port ETH0_LINK_LED_g -pg 1 -lvl 0 -x -510 -y 220 -defaultsOSRD
preplace port microblaze_0_Clk_100MHz -pg 1 -lvl 7 -x 6230 -y 2010 -defaultsOSRD
preplace port rotenc_dec_cnt_up_dwn -pg 1 -lvl 0 -x -510 -y 2250 -defaultsOSRD
preplace port rotenc_dec_cnt_en -pg 1 -lvl 0 -x -510 -y 2280 -defaultsOSRD
preplace port BOARD_ROTENC_PUSH -pg 1 -lvl 0 -x -510 -y 2310 -defaultsOSRD
preplace port PLL_int -pg 1 -lvl 0 -x -510 -y 850 -defaultsOSRD
preplace port TRX_int -pg 1 -lvl 0 -x -510 -y 790 -defaultsOSRD
preplace port FPGA_IO -pg 1 -lvl 0 -x -510 -y 2540 -defaultsOSRD
preplace port ULI_SYSTEM_XIO -pg 1 -lvl 0 -x -510 -y 2570 -defaultsOSRD
preplace port EUI48_FSM_run -pg 1 -lvl 0 -x -510 -y 2450 -defaultsOSRD
preplace port SCOPE_FSM_Timebase_CE -pg 1 -lvl 0 -x -510 -y 100 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_Rst -pg 1 -lvl 0 -x -510 -y 130 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_RdEn -pg 1 -lvl 0 -x -510 -y 600 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_WrFull -pg 1 -lvl 7 -x 6230 -y 20 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_RdValid -pg 1 -lvl 7 -x 6230 -y 50 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_RdEmpty -pg 1 -lvl 7 -x 6230 -y 80 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_WrEn -pg 1 -lvl 0 -x -510 -y 160 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_rd_rst_busy -pg 1 -lvl 7 -x 6230 -y 140 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_wr_rst_busy -pg 1 -lvl 7 -x 6230 -y 110 -defaultsOSRD
preplace port LVDS_rx09_synced -pg 1 -lvl 0 -x -510 -y 3160 -defaultsOSRD
preplace port LVDS_rx24_synced -pg 1 -lvl 0 -x -510 -y 3190 -defaultsOSRD
preplace port dds_tx09_ptt -pg 1 -lvl 0 -x -510 -y 3220 -defaultsOSRD
preplace port mig_7series_0_ui_clk_sync_rst -pg 1 -lvl 7 -x 6230 -y 1510 -defaultsOSRD
preplace port decoder_rx09_ch00_sql_open -pg 1 -lvl 0 -x -510 -y 3400 -defaultsOSRD
preplace port decoder_rx09_ch00_active -pg 1 -lvl 0 -x -510 -y 3370 -defaultsOSRD
preplace port mig_7series_0_mmcm_locked -pg 1 -lvl 7 -x 6230 -y 1480 -defaultsOSRD
preplace port TRX_ip2intc_irpt -pg 1 -lvl 0 -x -510 -y 930 -defaultsOSRD
preplace port TRX_rx_clkdiv_16MHz_in -pg 1 -lvl 0 -x -510 -y 2040 -defaultsOSRD
preplace port TRX_xfft_rx09_dly3449_event_frame_started -pg 1 -lvl 0 -x -510 -y 2690 -defaultsOSRD
preplace port TRX_xfft_rx09_dly3449_event_tlast_unexpected -pg 1 -lvl 0 -x -510 -y 2720 -defaultsOSRD
preplace port TRX_xfft_rx09_dly3449_event_tlast_missing -pg 1 -lvl 0 -x -510 -y 2750 -defaultsOSRD
preplace port TRX_xfft_rx09_dly3449_event_data_in_channel_halt -pg 1 -lvl 0 -x -510 -y 2780 -defaultsOSRD
preplace port TRX_clk_trx_26MHz_vio -pg 1 -lvl 0 -x -510 -y 2070 -defaultsOSRD
preplace port TRX_clk_trx_pll_25MHz_vio -pg 1 -lvl 0 -x -510 -y 2100 -defaultsOSRD
preplace port TRX_pushdata_rx09_irpt -pg 1 -lvl 0 -x -510 -y 1070 -defaultsOSRD
preplace port TRX_TX_RF09_PULLDATA_FIFO_empty -pg 1 -lvl 0 -x -510 -y 3340 -defaultsOSRD
preplace portBus UART0EXT_CTSn -pg 1 -lvl 7 -x 6230 -y 1690 -defaultsOSRD
preplace portBus UART0EXT_DSRn -pg 1 -lvl 7 -x 6230 -y 1360 -defaultsOSRD
preplace portBus UART0EXT_DCDn -pg 1 -lvl 7 -x 6230 -y 1720 -defaultsOSRD
preplace portBus UART0EXT_RIn -pg 1 -lvl 7 -x 6230 -y 1750 -defaultsOSRD
preplace portBus UART0_rst_n -pg 1 -lvl 7 -x 6230 -y 1780 -defaultsOSRD
preplace portBus ETH0_DA_Y -pg 1 -lvl 7 -x 6230 -y 410 -defaultsOSRD
preplace portBus ETH0_DA_G -pg 1 -lvl 7 -x 6230 -y 440 -defaultsOSRD
preplace portBus LED_RGB_red -pg 1 -lvl 7 -x 6230 -y 1020 -defaultsOSRD
preplace portBus LED_RGB_green -pg 1 -lvl 7 -x 6230 -y 960 -defaultsOSRD
preplace portBus LED_RGB_blue -pg 1 -lvl 7 -x 6230 -y 930 -defaultsOSRD
preplace portBus LCD_BL -pg 1 -lvl 7 -x 6230 -y 990 -defaultsOSRD
preplace portBus LCD_rstn -pg 1 -lvl 7 -x 6230 -y 900 -defaultsOSRD
preplace portBus CLK1B_clk -pg 1 -lvl 0 -x -510 -y 570 -defaultsOSRD
preplace portBus premem_rx09_dina_in -pg 1 -lvl 0 -x -510 -y 2810 -defaultsOSRD
preplace portBus EUI48_FSM_start -pg 1 -lvl 7 -x 6230 -y 2040 -defaultsOSRD
preplace portBus EUI48_data -pg 1 -lvl 0 -x -510 -y 2480 -defaultsOSRD
preplace portBus EUI48_state -pg 1 -lvl 0 -x -510 -y 3040 -defaultsOSRD
preplace portBus EUI48_abort -pg 1 -lvl 0 -x -510 -y 3070 -defaultsOSRD
preplace portBus SCOPE_FSM_TrigSrc -pg 1 -lvl 7 -x 6230 -y 470 -defaultsOSRD
preplace portBus USER_dbg_out -pg 1 -lvl 7 -x 6230 -y 2070 -defaultsOSRD
preplace portBus SCOPE_FSM_GPIO0_Out -pg 1 -lvl 7 -x 6230 -y 170 -defaultsOSRD
preplace portBus SCOPE_FSM_GPIO1_In -pg 1 -lvl 0 -x -510 -y 190 -defaultsOSRD
preplace portBus decoder_rx09_ch00_center_pos -pg 1 -lvl 0 -x -510 -y 2900 -defaultsOSRD
preplace portBus decoder_rx09_ch00_strength -pg 1 -lvl 0 -x -510 -y 2840 -defaultsOSRD
preplace portBus decoder_rx09_ch00_noise -pg 1 -lvl 0 -x -510 -y 2870 -defaultsOSRD
preplace portBus dds_tx09_inc -pg 1 -lvl 0 -x -510 -y 3250 -defaultsOSRD
preplace portBus rst_mig_7series_0_100M_peripheral_reset -pg 1 -lvl 7 -x 6230 -y 1600 -defaultsOSRD
preplace portBus TRX_rx24_32bits_CD100 -pg 1 -lvl 0 -x -510 -y 2660 -defaultsOSRD
preplace portBus TRX_rx09_32bits_CD100 -pg 1 -lvl 0 -x -510 -y 2630 -defaultsOSRD
preplace portBus TRX_rd_data_count_CD100 -pg 1 -lvl 0 -x -510 -y 2600 -defaultsOSRD
preplace portBus TRX_post_fft_rx09_mem_b_dout -pg 1 -lvl 0 -x -510 -y 2510 -defaultsOSRD
preplace portBus TRX_tx_re -pg 1 -lvl 0 -x -510 -y 3100 -defaultsOSRD
preplace portBus TRX_tx_im -pg 1 -lvl 0 -x -510 -y 3130 -defaultsOSRD
preplace portBus TRX_data_count -pg 1 -lvl 0 -x -510 -y 3280 -defaultsOSRD
preplace portBus TRX_decoder_rx09_ch00_squelch_lvl -pg 1 -lvl 0 -x -510 -y 3310 -defaultsOSRD
preplace portBus TRX_tx_DDS0_gpio_inc -pg 1 -lvl 0 -x -510 -y 3430 -defaultsOSRD
preplace portBus TRX_tx_DDS0_gpio_ampt -pg 1 -lvl 0 -x -510 -y 3460 -defaultsOSRD
preplace portBus TRX_tx_DDS1_gpio_ampt -pg 1 -lvl 0 -x -510 -y 3490 -defaultsOSRD
preplace inst labtools_fmeter_0 -pg 1 -lvl 5 -x 4877 -y 2430 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 2 -x 1618 -y 1420 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 1 -x 340 -y 2250 -defaultsOSRD
preplace inst rst_mig_7series_0_100M -pg 1 -lvl 1 -x 340 -y 1560 -defaultsOSRD
preplace inst rst_mig_7series_0_50M -pg 1 -lvl 1 -x 340 -y 1810 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 2 -x 1618 -y 2880 -defaultsOSRD
preplace inst lt_fmeter_xlconcat_0 -pg 1 -lvl 4 -x 3802 -y 2440 -defaultsOSRD
preplace inst UART0 -pg 1 -lvl 5 -x 4877 -y 1370 -defaultsOSRD -resize 238 248
preplace inst PWM_lights -pg 1 -lvl 5 -x 4877 -y 950 -defaultsOSRD
preplace inst ROTENC_decoder -pg 1 -lvl 5 -x 4877 -y 1710 -defaultsOSRD
preplace inst ETH0 -pg 1 -lvl 5 -x 4877 -y 570 -defaultsOSRD
preplace inst INT_ctrl -pg 1 -lvl 1 -x 340 -y 900 -defaultsOSRD
preplace inst axi_BOARD_iic_0 -pg 1 -lvl 5 -x 4877 -y 1130 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 3 -x 2520 -y 510 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 4 -x 3802 -y 1200 -defaultsOSRD
preplace inst BOARD_clk_wiz_0 -pg 1 -lvl 1 -x 340 -y 2480 -defaultsOSRD
preplace inst mdm_USER2_0 -pg 1 -lvl 1 -x 340 -y 480 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 2 -x 1618 -y 1210 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 3 -x 2520 -y 1320 -defaultsOSRD
preplace inst mgt_clk0_CLK2_util_ds_buf_1 -pg 1 -lvl 1 -x 340 -y 2010 -defaultsOSRD
preplace inst CLK0_util_ds_buf_0 -pg 1 -lvl 2 -x 1618 -y 1900 -defaultsOSRD
preplace inst CLK0_util_ds_buf_1 -pg 1 -lvl 3 -x 2520 -y 1970 -defaultsOSRD
preplace inst EUI48 -pg 1 -lvl 5 -x 4877 -y 2160 -defaultsOSRD
preplace inst CLK1B_CW_0 -pg 1 -lvl 1 -x 340 -y 1372 -defaultsOSRD
preplace inst SCOPE -pg 1 -lvl 4 -x 3802 -y 660 -defaultsOSRD
preplace inst USER_dbg -pg 1 -lvl 6 -x 5827 -y 2420 -defaultsOSRD
preplace inst BOOT_PLL -pg 1 -lvl 2 -x 1618 -y 860 -defaultsOSRD
preplace inst CFG -pg 1 -lvl 2 -x 1618 -y 500 -defaultsOSRD
preplace inst CLOCK -pg 1 -lvl 1 -x 340 -y 1186 -defaultsOSRD
preplace inst vio_xlslice_rx09_re_12to0_in44 -pg 1 -lvl 3 -x 2520 -y 2330 -defaultsOSRD
preplace inst vio_xlslice_rx09_im_25to13_in45 -pg 1 -lvl 3 -x 2520 -y 2430 -defaultsOSRD
preplace netloc ARESETN_1 1 1 2 570J 650 1970J
preplace netloc SC0712_0_reset_out 1 0 3 -260 1940 610 1960 1910
preplace netloc lt_F1_mgt_ref 1 1 5 900 2080 1890 2070 2940 2010 N 2010 5110
preplace netloc lt_F0_MIG_50mhz 1 1 5 940 2150 N 2150 N 2150 4270 2060 5060
preplace netloc labtools_fmeter_0_update 1 1 5 920 2140 N 2140 2950 2020 N 2020 5220
preplace netloc lt_F3_CLK0 1 1 5 970 2240 N 2240 2970 1990 N 1990 5120
preplace netloc lt_F2_CLK1B 1 1 5 960 2230 N 2230 2730 2250 N 2250 5070
preplace netloc microblaze_0_Clk_100MHz 1 0 7 -340 690 530 1540 2210 680 2960 370 4150 2000 5220 2010 NJ
preplace netloc mig_7series_0_mmcm_locked 1 0 7 -320 1700 640 1010 2020J 800 2830J 930 4160J 840 5250 910 6110J
preplace netloc mig_7series_0_ui_addn_clk_0_200MHz 1 0 2 -250 2100 510
preplace netloc mig_7series_0_ui_addn_clk_2_50MHz 1 0 4 -250 1710 600 2210 2040 2520 2910J
preplace netloc mig_7series_0_ui_clk_sync_rst 1 0 7 -360 1920 520 2170 NJ 2170 2850J 960 4280 1050 5250 1180 6080J
preplace netloc reset_1 1 0 2 -440J 680 680J
preplace netloc rst_mig_7series_0_100M_bus_struct_reset 1 1 1 520J 1460n
preplace netloc rst_mig_7series_0_100M_mb_reset 1 0 2 -300 670 510
preplace netloc rst_mig_7series_0_100M_peripheral_aresetn 1 0 5 -310 1660 540J 1600 2220 770 2970 950 4080
preplace netloc rst_mig_7series_0_50M_peripheral_aresetn 1 1 2 580 1100 N
preplace netloc CLK2_125MHz_mgt_g_0 1 1 3 N 2000 2070 2490 2860J
preplace netloc xlconcat_0_dout 1 4 1 N 2440
preplace netloc mig_7series_0_init_calib_complete 1 1 6 660 1810 2160 1850 2830 1680 4270 1580 NJ 1580 6130J
preplace netloc UART0_clk_wiz_0_clk_out1 1 1 6 690 1820 2150 1840 2820 1660 4250 1540 NJ 1540 N
preplace netloc rst_mig_7series_0_100M_peripheral_reset 1 1 6 NJ 1560 2180J 1860 2840 1690 4280J 1590 NJ 1590 6030J
preplace netloc lt_F4_TRX_LVDS_divclk 1 1 5 950 2270 N 2270 2680 2280 4240 2050 5100
preplace netloc FPGA_IO_1 1 0 2 -480J 2550 720J
preplace netloc ULI_SYSTEM_XIO_1 1 0 2 NJ 2570 740J
preplace netloc mig_7series_0_ui_addn_clk_1_100MHz 1 0 2 -250 2390 510
preplace netloc UART0_UART0EXT_CTSn 1 5 2 NJ 1310 6060J
preplace netloc UART0_UART0EXT_DSRn 1 5 2 NJ 1330 6090J
preplace netloc UART0_UART0EXT_DCDn 1 5 2 NJ 1350 6050J
preplace netloc UART0_UART0EXT_RIn 1 5 2 NJ 1380 6020J
preplace netloc UART0EXT_RTSn_1 1 0 5 -480J 270 NJ 270 1950J 290 2760J 280 4190J
preplace netloc UART0EXT_DTRn_1 1 0 5 -460J 280 NJ 280 NJ 280 2740J 270 4050J
preplace netloc UART0_UART0_rst_n 1 5 2 NJ 1430 6010J
preplace netloc PWM_lights_LCD_rstn 1 5 2 NJ 920 6080J
preplace netloc PWM_lights_LED_RGB_blue 1 5 2 5250J 930 NJ
preplace netloc PWM_lights_LED_RGB_green 1 5 2 NJ 960 NJ
preplace netloc PWM_lights_LCD_BL 1 5 2 NJ 980 6150J
preplace netloc PWM_lights_LED_RGB_red 1 5 2 NJ 1000 6150J
preplace netloc rotenc_dec_cnt_up_dwn_1 1 0 5 -450J 2110 630J 2190 NJ 2190 2920J 1840 4180
preplace netloc rotenc_dec_cnt_en_1 1 0 5 -440J 2120 620J 2180 NJ 2180 2930J 1850 4220
preplace netloc BOARD_ROTENC_PUSH_1 1 0 5 -430J 2380 750J 2020 2100J 2030 2860 1860 4250J
preplace netloc ETH0_DA_G 1 5 2 NJ 440 NJ
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 0 3 -270 320 NJ 320 1890J
preplace netloc axi_timer_0_interrupt 1 0 5 -260 330 NJ 330 NJ 330 2920J 340 4060
preplace netloc decoder_rx09_ch00_int_0 1 0 1 -490J 770n
preplace netloc PLL_int_1 1 0 1 -490J 830n
preplace netloc UART0_ip2intc_irpt 1 0 6 -350 190 NJ 190 NJ 190 2870J 180 NJ 180 5210
preplace netloc axi_BOARD_iic_0_iic2intc_irpt 1 0 6 -310 290 NJ 290 1940J 300 NJ 300 NJ 300 5110
preplace netloc ROTENC_decoder_ip2intc_irpt 1 0 6 -350 1670 NJ 1670 2170J 1880 NJ 1880 N 1880 5070
preplace netloc UART0_interrupt 1 0 6 -390 110 NJ 110 NJ 110 NJ 110 NJ 110 5230
preplace netloc ETH0_ip2intc_irpt 1 0 6 -380 120 NJ 120 NJ 120 NJ 120 NJ 120 5120
preplace netloc PWM_lights_ip2intc_irpt 1 0 6 -370 130 NJ 130 NJ 130 NJ 130 NJ 130 5220
preplace netloc CLK1B_50MHz_phy_clk_0 1 0 1 -450J 570n
preplace netloc ETH0_LINK_LED_g_0 1 0 5 NJ 220 NJ 220 NJ 220 2730J 200 4200J
preplace netloc premem_rx09_dina_in_0 1 0 3 NJ 2810 730J 2280 1900
preplace netloc ROTENC_decoder_Q 1 1 5 850 1800 2140 1870 N 1870 4270 1820 5060J
preplace netloc CLK0_NA_0 1 2 1 1940J 1900n
preplace netloc CLK0_NA_g_0 1 0 4 -330 1690 N 1690 2110 2100 2710
preplace netloc labtools_fmeter_0_F5 1 1 5 800 1790 2130 1910 N 1910 N 1910 5210
preplace netloc labtools_fmeter_0_F6 1 1 5 910 2260 N 2260 N 2260 N 2260 5080
preplace netloc ETH0_s_mii_tx_clk 1 3 3 3040 310 N 310 5060
preplace netloc ETH0_s_mii_rx_clk 1 3 3 2980 190 N 190 5100
preplace netloc ETH0_DA_Y 1 5 2 5250J 410 NJ
preplace netloc ETH0_LEDstatus_0 1 1 5 780 2030 2090 2060 2900 1940 N 1940 5200J
preplace netloc ETH0_m_mii_txd_0 1 1 5 870 2090 2080 2080 2910 1930 N 1930 5180J
preplace netloc ETH0_s_mii_rxd_0 1 1 5 810 2040 2080 2050 2880 1920 N 1920 5120
preplace netloc EUI48_EUI48_FSM_start 1 1 6 830 2100 2100 2090 N 2090 4200 2040 5250J 2040 N
preplace netloc EUI48_FSM_run_1 1 0 5 -480J 2400 760J 2110 NJ 2110 NJ 2110 4050
preplace netloc EUI48_data_1 1 0 5 -450J 2410 770J 2120 NJ 2120 NJ 2120 4040
preplace netloc EUI48_state_1 1 0 2 NJ 3040 510J
preplace netloc EUI48_abort_1 1 0 2 NJ 3070 510J
preplace netloc mdm_USER2_0_Debug_SYS_Rst_0 1 1 4 780 300 1930J 350 2730 360 4230
preplace netloc CLK1B_clk_wiz_0_clk_out2_fmeter 1 1 3 550 1000 2010 790 2810
preplace netloc dcm_locked_1 1 1 4 540 310 N 310 2970 330 4260
preplace netloc ETH0_MIIstatus_0 1 1 5 820 2050 2220 2040 2890 1950 N 1950 5170J
preplace netloc ETH0_s_mii_col 1 3 3 3020 160 N 160 5160
preplace netloc ETH0_s_mii_crs 1 3 3 3030 170 N 170 5150
preplace netloc ETH0_s_mii_rx_dv 1 3 3 3060 240 4090 250 5080
preplace netloc ETH0_s_mii_rxd_1 1 3 3 3070 290 N 290 5070
preplace netloc ETH0_s_mii_rx_er 1 3 3 3050 250 4070 260 5090
preplace netloc ETH0_m_mii_tx_en 1 3 3 2990 210 4280 230 5140
preplace netloc ETH0_m_mii_txd_1 1 3 3 3000 220 4100 240 5130
preplace netloc ETH0_m_mii_tx_er 1 3 3 3010 230 4130 220 5190
preplace netloc SCOPE_FSM_Timebase_CE_1 1 0 4 -460J 160 NJ 160 NJ 160 2930J
preplace netloc SCOPE_FSM_FIFO_Rst_1 1 0 4 -480J 140 NJ 140 NJ 140 2950J
preplace netloc SCOPE_FSM_FIFO_RdEn_1 1 0 4 NJ 600 690J 990 1990J 780 NJ
preplace netloc SCOPE_SCOPE_FSM_FIFO_WrFull 1 4 3 4080 20 NJ 20 NJ
preplace netloc SCOPE_SCOPE_FSM_FIFO_RdValid 1 4 3 4110 50 NJ 50 NJ
preplace netloc SCOPE_SCOPE_FSM_FIFO_RdEmpty 1 4 3 4120 100 NJ 100 6160J
preplace netloc SCOPE_SCOPE_FSM_TrigSrc 1 4 3 4210 280 NJ 280 6190J
preplace netloc SCOPE_FSM_FIFO_WrEn_0 1 0 4 -480J 150 NJ 150 NJ 150 2910J
preplace netloc USER_dbg_USER_dbg_out 1 6 1 6100 2070n
preplace netloc CLK1B_CW_0_clk_out1_RMII 1 1 4 520 80 N 80 N 80 4270
preplace netloc CLK1B_CW_0_clk_out3_Scope 1 1 3 560 670 N 670 2750
preplace netloc CLK1B_CW_0_psdone 1 1 1 590 1422n
preplace netloc SCOPE_SCOPE_FSM_FIFO_wr_rst_busy 1 4 3 4140 140 5250J 110 NJ
preplace netloc SCOPE_SCOPE_FSM_FIFO_rd_rst_busy 1 4 3 4160 150 NJ 150 6160J
preplace netloc SCOPE_SCOPE_FSM_GPIO0_Out 1 4 3 4220 200 5250J 170 NJ
preplace netloc SCOPE_FSM_GPIO1_In_1 1 0 4 -460J 180 NJ 180 NJ 180 2850J
preplace netloc ETH0_phy_rst_n 1 5 2 5250J 500 NJ
preplace netloc BOOT_PLL_peripheral_aresetn 1 0 3 -280 250 NJ 250 2190
preplace netloc cfgmclk_pll_50MHz 1 0 5 -250 590 720J 340 2200 340 2870 350 4240
preplace netloc gpio2_io_i_1 1 1 2 960 710 1900
preplace netloc BOOT_PLL_gpio_io_o 1 1 2 960 690 1860
preplace netloc CFG_mon_GPIO1_O 1 1 2 860 720 1890
preplace netloc CFG_mon_GPIO1_I 1 1 2 790 700 1850
preplace netloc Net 1 2 5 1960 270 2730 260 4060 270 NJ 270 6160J
preplace netloc CFG_PLL_I2C_ext_scl_o 1 2 5 1920 100 N 100 4100 90 NJ 90 6170J
preplace netloc CFG_eos 1 1 2 940 680 1880
preplace netloc BOOT_PLL_interconnect_aresetn 1 0 3 -340 1680 N 1680 1870
preplace netloc labtools_fmeter_0_F7 1 1 5 840 2130 N 2130 2960 2030 N 2030 5130
preplace netloc labtools_fmeter_0_F8 1 1 5 880 2220 N 2220 2750 2270 N 2270 5090
preplace netloc CFG_clkmclk_pll_65MHz_vio 1 2 2 2010 660 2780
preplace netloc Status_LVDS_rx09_synced_1 1 0 2 NJ 3160 530J
preplace netloc vio_xlslice_rx09_re_12to0_in44_Dout 1 1 3 890 2200 N 2200 2670J
preplace netloc vio_xlslice_rx09_im_25to13_in45_Dout 1 1 3 930 2250 N 2250 2660J
preplace netloc decoder_rx09_ch00_center_pos_1 1 0 2 -250J 2820 NJ
preplace netloc decoder_rx09_ch00_strength_1 1 0 2 -270J 2780 NJ
preplace netloc decoder_rx09_ch00_noise_1 1 0 2 -260J 2800 NJ
preplace netloc Status_LVDS_rx24_synced_1 1 0 2 NJ 3190 520J
preplace netloc pulldata_dds_inc_1 1 0 2 NJ 3250 520J
preplace netloc dds_tx09_ptt_1 1 0 2 NJ 3220 510J
preplace netloc decoder_rx09_ch00_sql_open_1 1 0 6 -330J 3390 710J 1840 2000J 1900 NJ 1900 NJ 1900 5230J
preplace netloc decoder_rx09_ch00_active_1 1 0 6 NJ 3370 700J 1830 2120J 1890 NJ 1890 NJ 1890 5240J
preplace netloc TRX_ip2intc_irpt_1 1 0 1 NJ 930
preplace netloc TRX_rx_clkdiv_16MHz_in_1 1 0 4 -430J 2090 670J 2060 2050J 2210 2690J
preplace netloc TRX_rx24_32bits_CD100_1 1 0 2 -370J 2620 NJ
preplace netloc TRX_rx09_32bits_CD100_1 1 0 2 -430J 2600 NJ
preplace netloc TRX_rd_data_count_CD100_1 1 0 2 -480J 2580 NJ
preplace netloc TRX_xfft_rx09_dly3449_event_frame_started_1 1 0 2 -330J 2640 NJ
preplace netloc TRX_xfft_rx09_dly3449_event_tlast_unexpected_1 1 0 2 -310J 2660 NJ
preplace netloc TRX_xfft_rx09_dly3449_event_tlast_missing_1 1 0 2 -290J 2680 NJ
preplace netloc TRX_xfft_rx09_dly3449_event_data_in_channel_halt_1 1 0 2 -280J 2700 NJ
preplace netloc TRX_post_fft_rx09_mem_b_dout_1 1 0 2 -330J 2560 510J
preplace netloc TRX_clk_trx_26MHz_vio_1 1 0 4 -440J 2080 680J 2070 1860J 2500 3060J
preplace netloc TRX_clk_trx_pll_25MHz_vio_1 1 0 4 -450J 1930 650J 1980 2060J 2510 NJ
preplace netloc TRX_tx_re_1 1 0 2 NJ 3100 550J
preplace netloc TRX_tx_im_1 1 0 2 NJ 3130 540J
preplace netloc TRX_pushdata_rx09_irpt_1 1 0 1 -470J 1050n
preplace netloc TRX_data_count_1 1 0 2 NJ 3280 NJ
preplace netloc TRX_TX_RF09_PULLDATA_FIFO_empty_1 1 0 2 -370J 3320 NJ
preplace netloc TRX_decoder_rx09_ch00_squelch_lvl_1 1 0 2 -370J 3300 NJ
preplace netloc TRX_tx_DDS0_gpio_inc_1 1 0 2 -450J 3380 NJ
preplace netloc TRX_tx_DDS0_gpio_ampt_1 1 0 2 -270J 3400 NJ
preplace netloc TRX_tx_DDS1_gpio_ampt_1 1 0 2 -250J 3420 NJ
preplace netloc microblaze_0_axi_periph_M12_AXI 1 3 4 NJ 1360 4160J 1210 NJ 1210 NJ
preplace netloc microblaze_0_axi_periph_M13_AXI 1 3 4 NJ 1380 4180J 1520 NJ 1520 6100J
preplace netloc microblaze_0_axi_periph_M11_AXI 1 3 4 NJ 1340 4170J 1220 5250J 1200 6100J
preplace netloc microblaze_0_axi_periph_M19_AXI 1 3 4 NJ 1500 4170J 1510 5250J 1270 NJ
preplace netloc microblaze_0_axi_periph_M20_AXI 1 3 4 NJ 1520 4050J 1530 NJ 1530 6120J
preplace netloc axi_quad_spi_0_SPI_0 1 2 5 1980 320 N 320 N 320 NJ 320 6140J
preplace netloc UART0_UART0 1 5 2 NJ 1290 6070J
preplace netloc microblaze_0_axi_periph_M02_AXI 1 3 2 2830 1310 NJ
preplace netloc microblaze_0_dlmb_1 1 1 2 960 1320 1860
preplace netloc microblaze_0_axi_periph_M08_AXI 1 3 2 2790 940 4170J
preplace netloc BOOT_PLL_IIC 1 1 2 940 660 1870
preplace netloc mig_7series_0_DDR3 1 1 6 540 2160 N 2160 2870 1670 4050 1570 NJ 1570 6040J
preplace netloc INT_ctrl_interrupt 1 1 1 660 900n
preplace netloc mdm_USER2_0_MBDEBUG_0 1 1 1 730 490n
preplace netloc mdm_USER2_0_BOOT_LMB_0 1 1 1 750 450n
preplace netloc mdm_USER2_0_BOOT_M_AXI 1 1 1 770 430n
preplace netloc microblaze_0_axi_periph_M05_AXI 1 3 2 2730 380 4250J
preplace netloc axi_interconnect_0_M00_AXI 1 0 4 -420 200 N 200 N 200 2680
preplace netloc microblaze_0_axi_periph_M10_AXI 1 3 2 2770 1350 4060J
preplace netloc CLK0_NA_diff_0 1 0 2 -450J 1910 610J
preplace netloc mdm_USER2_0_microblaze_LMB_1 1 1 1 700 470n
preplace netloc microblaze_0_axi_periph_M01_AXI 1 3 1 2830 1140n
preplace netloc microblaze_0_ilmb_1 1 1 2 940 1310 1850
preplace netloc microblaze_0_axi_periph_M09_AXI 1 3 2 2790 1330 4040
preplace netloc mdm_USER2_0_MBDEBUG_1 1 1 1 670 510n
preplace netloc microblaze_0_axi_periph_M16_AXI 1 0 4 -400 170 N 170 N 170 2710
preplace netloc microblaze_0_axi_periph_M04_AXI 1 3 1 2740 460n
preplace netloc CLK2_125MHz_mgt_diff_0 1 0 1 -440J 2000n
preplace netloc microblaze_0_axi_periph_M18_AXI 1 1 3 900 230 N 230 2700
preplace netloc microblaze_0_axi_periph_M17_AXI 1 0 4 -410 90 N 90 N 90 2720
preplace netloc ETH0_ETH0_MDIO_MDC 1 5 2 NJ 400 6180J
preplace netloc axi_iic_1_IIC 1 5 2 5240J 1190 6130J
preplace netloc ETH0_RMII_PHY_M_0 1 5 2 NJ 380 NJ
preplace netloc microblaze_0_axi_periph_M15_AXI 1 3 1 2760 440n
preplace netloc CLK3_50MHz_mig_diff_0 1 0 1 -410J 2220n
preplace netloc microblaze_0_M_AXI_IC 1 2 1 2000 440n
preplace netloc microblaze_0_M_AXI_DC 1 2 1 1980 420n
preplace netloc microblaze_0_axi_periph_M06_AXI 1 3 2 2820 1320 4180J
preplace netloc microblaze_0_axi_periph_M07_AXI 1 3 2 2800 1090 4160J
preplace netloc microblaze_0_axi_periph_M03_AXI 1 1 3 960 240 N 240 2670
preplace netloc microblaze_0_axi_dp 1 2 1 2030 860n
preplace netloc microblaze_0_axi_periph_M14_AXI 1 0 4 -360 210 N 210 N 210 2690
preplace netloc microblaze_0_axi_periph_M00_AXI 1 0 4 -290 260 NJ 260 NJ 260 2660
levelinfo -pg 1 -510 340 1618 2520 3802 4877 5827 6230
pagesize -pg 1 -db -bbox -sgen -880 0 6570 6160
"
}
0
