--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

F:\XILINX_ISE\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml alu.twx alu.ncd -o alu.twr alu.pcf -ucf cpu.ucf

Design file:              alu.ncd
Physical constraint file: alu.pcf
Device,package,speed:     xc6slx100,fgg676,C,-3 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
KEY<0>      |   11.956(R)|      SLOW  |   -4.846(R)|      FAST  |CLK_BUFGP         |   0.000|
KEY<1>      |   11.829(R)|      SLOW  |   -4.750(R)|      FAST  |CLK_BUFGP         |   0.000|
KEY<2>      |   15.896(R)|      SLOW  |   -5.993(R)|      FAST  |CLK_BUFGP         |   0.000|
KEY<3>      |   16.286(R)|      SLOW  |   -6.121(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<0>       |   12.812(R)|      SLOW  |   -4.720(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<1>       |   12.895(R)|      SLOW  |   -4.937(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<2>       |   13.590(R)|      SLOW  |   -5.832(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<3>       |   13.641(R)|      SLOW  |   -5.864(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<4>       |   13.892(R)|      SLOW  |   -5.722(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<5>       |   11.504(R)|      SLOW  |   -4.419(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<6>       |   11.162(R)|      SLOW  |   -4.398(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<7>       |   10.987(R)|      SLOW  |   -4.660(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<8>       |   11.078(R)|      SLOW  |   -3.828(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<9>       |   11.591(R)|      SLOW  |   -4.800(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<10>      |   11.164(R)|      SLOW  |   -4.148(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<11>      |   11.382(R)|      SLOW  |   -5.007(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<12>      |   12.029(R)|      SLOW  |   -4.894(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<13>      |   12.688(R)|      SLOW  |   -5.277(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<14>      |   12.398(R)|      SLOW  |   -5.201(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<15>      |   12.071(R)|      SLOW  |   -4.846(R)|      FAST  |CLK_BUFGP         |   0.000|
aSW<0>      |   15.034(R)|      SLOW  |   -6.565(R)|      FAST  |CLK_BUFGP         |   0.000|
aSW<1>      |   12.113(R)|      SLOW  |   -5.003(R)|      FAST  |CLK_BUFGP         |   0.000|
aSW<2>      |   12.388(R)|      SLOW  |   -4.963(R)|      FAST  |CLK_BUFGP         |   0.000|
aSW<3>      |   11.873(R)|      SLOW  |   -4.752(R)|      FAST  |CLK_BUFGP         |   0.000|
aSW<4>      |   12.435(R)|      SLOW  |   -5.033(R)|      FAST  |CLK_BUFGP         |   0.000|
aSW<5>      |   12.217(R)|      SLOW  |   -4.900(R)|      FAST  |CLK_BUFGP         |   0.000|
aSW<6>      |   12.058(R)|      SLOW  |   -4.506(R)|      FAST  |CLK_BUFGP         |   0.000|
aSW<7>      |   12.500(R)|      SLOW  |   -4.425(R)|      FAST  |CLK_BUFGP         |   0.000|
aSW<8>      |   11.975(R)|      SLOW  |   -4.182(R)|      FAST  |CLK_BUFGP         |   0.000|
aSW<9>      |   12.263(R)|      SLOW  |   -4.994(R)|      FAST  |CLK_BUFGP         |   0.000|
aSW<10>     |   13.126(R)|      SLOW  |   -5.078(R)|      FAST  |CLK_BUFGP         |   0.000|
aSW<11>     |   12.978(R)|      SLOW  |   -5.583(R)|      FAST  |CLK_BUFGP         |   0.000|
aSW<12>     |   12.915(R)|      SLOW  |   -5.427(R)|      FAST  |CLK_BUFGP         |   0.000|
aSW<13>     |   13.402(R)|      SLOW  |   -5.506(R)|      FAST  |CLK_BUFGP         |   0.000|
aSW<14>     |   14.613(R)|      SLOW  |   -6.390(R)|      FAST  |CLK_BUFGP         |   0.000|
aSW<15>     |   12.191(R)|      SLOW  |   -4.430(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
led<0>      |         6.593(R)|      SLOW  |         3.136(R)|      FAST  |CLK_BUFGP         |   0.000|
led<1>      |         6.596(R)|      SLOW  |         3.139(R)|      FAST  |CLK_BUFGP         |   0.000|
led<2>      |         6.596(R)|      SLOW  |         3.139(R)|      FAST  |CLK_BUFGP         |   0.000|
led<3>      |         6.589(R)|      SLOW  |         3.132(R)|      FAST  |CLK_BUFGP         |   0.000|
led<4>      |         6.600(R)|      SLOW  |         3.143(R)|      FAST  |CLK_BUFGP         |   0.000|
led<5>      |         6.600(R)|      SLOW  |         3.143(R)|      FAST  |CLK_BUFGP         |   0.000|
led<6>      |         6.595(R)|      SLOW  |         3.138(R)|      FAST  |CLK_BUFGP         |   0.000|
led<7>      |         6.601(R)|      SLOW  |         3.144(R)|      FAST  |CLK_BUFGP         |   0.000|
led<8>      |         6.597(R)|      SLOW  |         3.140(R)|      FAST  |CLK_BUFGP         |   0.000|
led<9>      |         6.601(R)|      SLOW  |         3.144(R)|      FAST  |CLK_BUFGP         |   0.000|
led<10>     |         6.589(R)|      SLOW  |         3.132(R)|      FAST  |CLK_BUFGP         |   0.000|
led<11>     |         6.601(R)|      SLOW  |         3.144(R)|      FAST  |CLK_BUFGP         |   0.000|
led<12>     |         6.589(R)|      SLOW  |         3.132(R)|      FAST  |CLK_BUFGP         |   0.000|
led<13>     |         6.589(R)|      SLOW  |         3.132(R)|      FAST  |CLK_BUFGP         |   0.000|
led<14>     |         6.596(R)|      SLOW  |         3.139(R)|      FAST  |CLK_BUFGP         |   0.000|
led<15>     |         6.593(R)|      SLOW  |         3.136(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+


Analysis completed Wed Jul 02 14:31:35 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 332 MB



