
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.056925                       # Number of seconds simulated
sim_ticks                                 56925453564                       # Number of ticks simulated
final_tick                                56925453564                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 117847                       # Simulator instruction rate (inst/s)
host_op_rate                                   215286                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              151363939                       # Simulator tick rate (ticks/s)
host_mem_usage                                8708824                       # Number of bytes of host memory used
host_seconds                                   376.08                       # Real time elapsed on the host
sim_insts                                    44320198                       # Number of instructions simulated
sim_ops                                      80965643                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  56925453564                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           51008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1733120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1784128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        51008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       563456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          563456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              797                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            27080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               27877                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          8804                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8804                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             896049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           30445432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              31341481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        896049                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           896049                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         9898138                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              9898138                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         9898138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            896049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          30445432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             41239619                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  56925453564                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  56925453564                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    17351903                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7434976                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            74                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           403                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 5328                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  56925453564                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  56925453564                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    58653893                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            88                       # TLB misses on write requests
system.cpu.workload.numSyscalls                 18004                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     56925453564                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        170947308                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44320198                       # Number of instructions committed
system.cpu.committedOps                      80965643                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              80262264                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                 826319                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      791464                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      5206943                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     80262264                       # number of integer instructions
system.cpu.num_fp_insts                        826319                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           168213511                       # number of times the integer registers were read
system.cpu.num_int_register_writes           66462316                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              1400743                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              682471                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             32739183                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            29220029                       # number of times the CC registers were written
system.cpu.num_mem_refs                      24786877                       # number of memory refs
system.cpu.num_load_insts                    17351902                       # Number of load instructions
system.cpu.num_store_insts                    7434975                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  170947308                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           6628301                       # Number of branches fetched
system.cpu.op_class::No_OpClass                128783      0.16%      0.16% # Class of executed instruction
system.cpu.op_class::IntAlu                  55197781     68.17%     68.33% # Class of executed instruction
system.cpu.op_class::IntMult                    78684      0.10%     68.43% # Class of executed instruction
system.cpu.op_class::IntDiv                    127020      0.16%     68.59% # Class of executed instruction
system.cpu.op_class::FloatAdd                   35941      0.04%     68.63% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     68.63% # Class of executed instruction
system.cpu.op_class::FloatCvt                      64      0.00%     68.63% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     68.63% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     68.63% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     68.63% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     68.63% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     68.63% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     68.63% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     68.63% # Class of executed instruction
system.cpu.op_class::SimdAlu                    71818      0.09%     68.72% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     68.72% # Class of executed instruction
system.cpu.op_class::SimdCvt                   143656      0.18%     68.90% # Class of executed instruction
system.cpu.op_class::SimdMisc                  395019      0.49%     69.39% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::MemRead                 17279946     21.34%     90.73% # Class of executed instruction
system.cpu.op_class::MemWrite                 7434847      9.18%     99.91% # Class of executed instruction
system.cpu.op_class::FloatMemRead               71956      0.09%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                128      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   80965643                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  56925453564                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.334942                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            24786879                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             27580                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            898.726577                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            754245                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.334942                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998701                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998701                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          379                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         198322612                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        198322612                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  56925453564                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     17349576                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        17349576                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      7409723                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7409723                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      24759299                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         24759299                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     24759299                       # number of overall hits
system.cpu.dcache.overall_hits::total        24759299                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         2327                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2327                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        25253                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        25253                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        27580                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          27580                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        27580                       # number of overall misses
system.cpu.dcache.overall_misses::total         27580                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    152447067                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    152447067                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1129019850                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1129019850                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1281466917                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1281466917                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1281466917                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1281466917                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     17351903                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17351903                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      7434976                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7434976                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     24786879                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     24786879                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     24786879                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     24786879                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000134                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000134                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003397                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003397                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001113                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001113                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001113                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001113                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 65512.276321                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65512.276321                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 44708.345543                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44708.345543                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 46463.630058                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46463.630058                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 46463.630058                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46463.630058                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        25006                       # number of writebacks
system.cpu.dcache.writebacks::total             25006                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         2327                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2327                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        25253                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        25253                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        27580                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        27580                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        27580                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        27580                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    150897285                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    150897285                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1112201352                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1112201352                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1263098637                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1263098637                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1263098637                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1263098637                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000134                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000134                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003397                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003397                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001113                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001113                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001113                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001113                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 64846.276321                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64846.276321                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 44042.345543                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44042.345543                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 45797.630058                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45797.630058                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 45797.630058                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45797.630058                       # average overall mshr miss latency
system.cpu.dcache.replacements                  27068                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  56925453564                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  56925453564                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  56925453564                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.223240                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            58653893                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               800                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          73317.366250                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            453213                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   510.223240                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.996530                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996530                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          511                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         469231944                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        469231944                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  56925453564                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     58653093                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        58653093                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      58653093                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         58653093                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     58653093                       # number of overall hits
system.cpu.icache.overall_hits::total        58653093                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          800                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           800                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          800                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            800                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          800                       # number of overall misses
system.cpu.icache.overall_misses::total           800                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     91335240                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     91335240                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     91335240                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     91335240                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     91335240                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     91335240                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     58653893                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     58653893                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     58653893                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     58653893                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     58653893                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     58653893                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000014                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000014                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 114169.050000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 114169.050000                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 114169.050000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 114169.050000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 114169.050000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 114169.050000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          289                       # number of writebacks
system.cpu.icache.writebacks::total               289                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          800                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          800                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          800                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          800                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          800                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          800                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     90802440                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     90802440                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     90802440                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     90802440                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     90802440                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     90802440                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 113503.050000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 113503.050000                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 113503.050000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 113503.050000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 113503.050000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 113503.050000                       # average overall mshr miss latency
system.cpu.icache.replacements                    289                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  56925453564                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  56925453564                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  56925453564                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 12765.858262                       # Cycle average of tags in use
system.l2.tags.total_refs                       55736                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     27877                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999354                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    446000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        460.303930                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      12305.554332                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.028095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.751071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.779166                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          387                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3905                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        12050                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    919653                       # Number of tag accesses
system.l2.tags.data_accesses                   919653                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  56925453564                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        25006                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            25006                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          289                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              289                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 62                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    62                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  3                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data            438                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               438                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     3                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   500                       # number of demand (read+write) hits
system.l2.demand_hits::total                      503                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    3                       # number of overall hits
system.l2.overall_hits::cpu.data                  500                       # number of overall hits
system.l2.overall_hits::total                     503                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            25191                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               25191                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           797                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              797                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         1889                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1889                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 797                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               27080                       # number of demand (read+write) misses
system.l2.demand_misses::total                  27877                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                797                       # number of overall misses
system.l2.overall_misses::cpu.data              27080                       # number of overall misses
system.l2.overall_misses::total                 27877                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1086539706                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1086539706                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     89977266                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     89977266                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    145506348                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    145506348                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      89977266                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1232046054                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1322023320                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     89977266                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1232046054                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1322023320                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        25006                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        25006                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          289                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          289                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          25253                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             25253                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          800                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            800                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         2327                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2327                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               800                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             27580                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28380                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              800                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            27580                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28380                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.997545                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997545                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.996250                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.996250                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.811775                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.811775                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.996250                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.981871                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.982276                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.996250                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.981871                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.982276                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 43132.059307                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 43132.059307                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 112894.938519                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 112894.938519                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 77028.241398                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77028.241398                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 112894.938519                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 45496.530798                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 47423.442982                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 112894.938519                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 45496.530798                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 47423.442982                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                 8804                       # number of writebacks
system.l2.writebacks::total                      8804                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        25191                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          25191                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          797                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          797                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         1889                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1889                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            797                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          27080                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             27877                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           797                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         27080                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            27877                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    914589735                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    914589735                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     84533102                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     84533102                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    132611933                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    132611933                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     84533102                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1047201668                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1131734770                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     84533102                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1047201668                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1131734770                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.997545                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997545                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.996250                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.996250                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.811775                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.811775                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.996250                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.981871                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.982276                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.996250                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.981871                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.982276                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 36306.209956                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 36306.209956                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 106064.117942                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 106064.117942                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 70202.187930                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70202.187930                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 106064.117942                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 38670.667208                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40597.437673                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 106064.117942                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 38670.667208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40597.437673                       # average overall mshr miss latency
system.l2.replacements                          11493                       # number of replacements
system.membus.snoop_filter.tot_requests         38806                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        10929                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  56925453564                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2686                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8804                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2125                       # Transaction distribution
system.membus.trans_dist::ReadExReq             25191                       # Transaction distribution
system.membus.trans_dist::ReadExResp            25191                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2686                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        66683                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        66683                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  66683                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2347584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2347584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2347584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             27877                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   27877    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               27877                       # Request fanout histogram
system.membus.reqLayer2.occupancy            88762059                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          152216529                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        55737                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        27357                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            564                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          564                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  56925453564                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3127                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        33810                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          289                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4751                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            25253                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           25253                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           800                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2327                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1889                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        82228                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 84117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        69696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3365504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3435200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           11493                       # Total snoops (count)
system.tol2bus.snoopTraffic                    563456                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            39873                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.014170                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.118193                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  39308     98.58%     98.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    565      1.42%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              39873                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           35406891                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            799200                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          27552420                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
