#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Feb  4 15:58:11 2018
# Process ID: 18683
# Current directory: /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.runs/design_1_v_tpg_0_0_synth_1
# Command line: vivado -log design_1_v_tpg_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_v_tpg_0_0.tcl
# Log file: /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0.vds
# Journal file: /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.runs/design_1_v_tpg_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_v_tpg_0_0.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2017.4/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'trevor' on host 'localhost' (Linux_x86_64 version 4.4.104-39-default) on Sun Feb 04 15:58:26 EST 2018
INFO: [HLS 200-10] On os "openSUSE Leap 42.3"
INFO: [HLS 200-10] In directory '/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.runs/design_1_v_tpg_0_0_synth_1'
INFO: [HLS 200-10] Creating and opening project '/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0'.
INFO: [HLS 200-10] Adding design file '/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg_config.h' to the project
INFO: [HLS 200-10] Adding design file '/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp' to the project
INFO: [HLS 200-10] Adding design file '/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.h' to the project
INFO: [HLS 200-10] Adding design file '/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg_zoneplate.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj'.
INFO: [HLS 200-10] Setting target device to 'xc7a35tcpg236-1'
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file '/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp' ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 348.652 ; gain = 13.582 ; free physical = 4742 ; free virtual = 10182
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 348.652 ; gain = 13.582 ; free physical = 4701 ; free virtual = 10143
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 476.648 ; gain = 141.578 ; free physical = 4469 ; free virtual = 9912
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:901: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 476.648 ; gain = 141.578 ; free physical = 4388 ; free virtual = 9832
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternTartanColorBars'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidBlack'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternMask'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternCrossHatch'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternCrossHair'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternColorBars' (/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1056).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternCheckerBoard'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternBox'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPRBS'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'tpgForeground' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:448) in function 'tpgBackground' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:865) in function 'MultiPixStream2AXIvideo' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternTartanColorBars' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidBlack' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternMask' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' in function 'tpgPatternMask' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternCrossHatch' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternCrossHair' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1065) in function 'tpgPatternColorBars' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternCheckerBoard' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternBox' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPRBS' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.6' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.7' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:171) in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:171) in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:171) in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:171) in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:171) in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.6' (/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:171) in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.7' (/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:171) in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.8' (/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:171) in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.9' (/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:171) in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.10' (/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:171) in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.11' (/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:171) in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.12' (/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:171) in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.13' (/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:171) in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.14' (/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:171) in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.15' (/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:171) in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.16' (/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:171) in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.17' (/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:171) in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.18' (/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:171) in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.19' (/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:171) in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:171) in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:889) in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2.1' (/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:891) in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-102] Partitioning array 'xCount.V.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.V.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'xBar.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'bckgndYUV.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ovrlayYUV.V.val.V' .
INFO: [XFORM 203-101] Partitioning array 'outpix.val.V' (/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:441) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:820) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V'  in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'v_tpg', detected/extracted 3 process function(s): 
	 'tpgBackground'
	 'tpgForeground'
	 'MultiPixStream2AXIvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternTartanColorBars'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidBlack'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternCrossHatch'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternCrossHair'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1082:9) to (/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1086:5) in function 'tpgPatternColorBars'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternCheckerBoard'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternBox'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPRBS'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:866:10) to (/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:865:53) in function 'MultiPixStream2AXIvideo'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'tpgPatternBox'...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 540.648 ; gain = 205.578 ; free physical = 4409 ; free virtual = 9855
WARNING: [XFORM 203-631] Renaming function 'tpgPatternTartanColorBars' to 'tpgPatternTartanColo' 
WARNING: [XFORM 203-631] Renaming function 'tpgPatternCheckerBoard' to 'tpgPatternCheckerBoa' 
WARNING: [XFORM 203-631] Renaming function 'MultiPixStream2AXIvideo' to 'MultiPixStream2AXIvi' (/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:171:53)
WARNING: [SYN 201-506] Unknown intrinsic op [_ssdm_op_SpecLicense]
WARNING: [SYN 201-506] Unknown intrinsic op [_ssdm_op_SpecLicense]
WARNING: [SYN 201-506] Unknown intrinsic op [_ssdm_op_SpecLicense]
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 668.648 ; gain = 333.578 ; free physical = 4253 ; free virtual = 9700
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_tpg' ...
WARNING: [SYN 201-103] Legalizing function name 'reg<ap_uint<10> >' to 'reg_ap_uint_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidBlack'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	14	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidBlack'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.23 seconds; current allocated memory: 313.253 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 313.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPRBS'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 6	0	1	21	4	4	4	4	4	1	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPRBS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 313.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 313.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternCheckerBoa'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 9	0	5	80	12	2.4	3	2.4	3	7	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCheckerBoa'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 314.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 314.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_ap_uint_10_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<ap_uint<10> >'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 314.447 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 314.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternCrossHatch'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 10	0	4	79	11	2.8	3	2	2	8	1
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCrossHatch'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 314.915 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 315.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternTartanColo'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 9	0	5	78	12	2.4	3	2.4	3	7	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternTartanColo'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 315.603 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 315.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternColorBars'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'load' operation ('xBar_V_0_load', /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1072) on static variable 'xBar_V_0'
   b  constant 1
   c  'partselect' operation ('barWidth.V', /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp:1063)

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 5	0	4	52	10	2.5	3	2.5	3	7	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternColorBars'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 316.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 316.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgBackground'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	164	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 317.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.52 seconds; current allocated memory: 318.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternBox'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 8	0	5	74	12	2.4	5	2	3	4	1
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternBox'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 318.640 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 318.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternCrossHair'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	3	27	7	2.3	3	2	2	6	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCrossHair'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 319.104 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 319.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternMask'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	3	16	6	2	2	2	2	3	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternMask'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 319.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 319.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgForeground'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	54	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 319.737 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 320.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 320.226 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 320.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvi'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	0	32	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 320.518 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 320.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_tpg'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	17	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 321.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 321.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidBlack'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidBlack_blkYuv' to 'tpgPatternSolidBlbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidBlack'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 322.224 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPRBS'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'gSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bSerie_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPRBS'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 322.695 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCheckerBoa'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_2_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgCheckerBoardArray' to 'tpgPatternCheckercud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelRgb_r241' to 'tpgPatternCheckerdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelYuv_y238' to 'tpgPatternCheckereOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelRgb_g244' to 'tpgPatternCheckerfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelYuv_v232' to 'tpgPatternCheckerg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelYuv_u235' to 'tpgPatternCheckerhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelRgb_b247' to 'tpgPatternCheckeribs' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xCount_V_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCheckerBoa'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 323.452 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_ap_uint_10_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_ap_uint_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 323.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCrossHatch'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'yCount_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vHatch' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternCrossHatch_whiYuv' to 'tpgPatternCrossHajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCrossHatch_blkYuv_1' to 'tpgPatternCrossHakbM' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xCount_V_1_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCrossHatch'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 324.298 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternTartanColo'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgTartanBarArray' to 'tpgPatternTartanClbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelRgb_r240' to 'tpgPatternTartanCmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelYuv_y237' to 'tpgPatternTartanCncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelRgb_g243' to 'tpgPatternTartanCocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelYuv_v231' to 'tpgPatternTartanCpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelYuv_u234' to 'tpgPatternTartanCqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelRgb_b246' to 'tpgPatternTartanCrcU' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xCount_V_2_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternTartanColo'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 324.998 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternColorBars'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'hBarSel_3_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelRgb_r239' to 'tpgPatternColorBasc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelYuv_y236' to 'tpgPatternColorBatde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelRgb_g242' to 'tpgPatternColorBaudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelYuv_v230' to 'tpgPatternColorBavdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelYuv_u233' to 'tpgPatternColorBawdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelRgb_b245' to 'tpgPatternColorBaxdS' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xBar_V_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternColorBars'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 325.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgBackground'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampStart' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgBackground'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 327.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternBox'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'boxHCoord' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'boxVCoord' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hDir' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vDir' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternBox'.
INFO: [HLS 200-111]  Elapsed time: 1.66 seconds; current allocated memory: 330.600 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCrossHair'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternCrossHair_whiYuv_1' to 'tpgPatternCrossHayd2' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCrossHair'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 331.023 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternMask'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternMask'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 331.243 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgForeground'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgForeground'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 332.061 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 332.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvi'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvi'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 333.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_tpg'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/height' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/width' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/bckgndId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ovrlayId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/maskId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/motionSpeed' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/colorFormat' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairX' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairY' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContStart' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContDelta' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContStart' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContDelta' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxSize' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorR' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorG' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorB' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpDynamicRange' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpYUVCoef' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_tpg' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'height', 'width', 'bckgndId', 'ovrlayId', 'maskId', 'motionSpeed', 'colorFormat', 'crossHairX', 'crossHairY', 'ZplateHorContStart', 'ZplateHorContDelta', 'ZplateVerContStart', 'ZplateVerContDelta', 'boxSize', 'boxColorR', 'boxColorG', 'boxColorB', 'dpDynamicRange', 'dpYUVCoef' to AXI-Lite port CTRL.
WARNING: [RTGEN 206-101] No memory core is bound to array [p_str].
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_tpg'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 334.733 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternSolidBlbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternCheckercud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternCheckerdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternCheckereOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternCheckerfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternCheckerhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternCheckeribs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternCrossHajbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternTartanClbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternCrossHayd2_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:00:52 . Memory (MB): peak = 668.652 ; gain = 333.582 ; free physical = 4137 ; free virtual = 9597
INFO: [SYSC 207-301] Generating SystemC RTL for v_tpg with prefix design_1_v_tpg_0_0_.
INFO: [VHDL 208-304] Generating VHDL RTL for v_tpg with prefix design_1_v_tpg_0_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_tpg with prefix design_1_v_tpg_0_0_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Feb  4 15:59:37 2018...
INFO: [HLS 200-112] Total elapsed time: 105.43 seconds; peak allocated memory: 334.733 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Feb  4 16:00:11 2018...
compile_c: Time (s): cpu = 00:01:08 ; elapsed = 00:01:48 . Memory (MB): peak = 1178.840 ; gain = 0.000 ; free physical = 4268 ; free virtual = 9730
Command: synth_design -top design_1_v_tpg_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19193 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1275.832 ; gain = 96.992 ; free physical = 4413 ; free virtual = 9905
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0' [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/synth/design_1_v_tpg_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_v_tpg_CTRL_s_axi' [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_CTRL_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_CTRL_s_axi.v:341]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_v_tpg_CTRL_s_axi' (1#1) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg_CTRL_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgBackground' [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground.v:66]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckercud' [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckercud.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckercud_rom' [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckercud.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckercud.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternCheckercud_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckercud.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckercud_rom' (2#1) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckercud.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckercud' (3#1) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckercud.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerdEe' [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerdEe.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerdEe_rom' [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerdEe.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerdEe.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternCheckerdEe_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerdEe.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerdEe_rom' (4#1) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerdEe.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerdEe' (5#1) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerdEe.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckereOg' [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckereOg.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckereOg_rom' [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckereOg.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckereOg.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternCheckereOg_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckereOg.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckereOg_rom' (6#1) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckereOg.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckereOg' (7#1) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckereOg.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerfYi' [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerfYi.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerfYi_rom' [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerfYi.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerfYi.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternCheckerfYi_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerfYi.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerfYi_rom' (8#1) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerfYi.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerfYi' (9#1) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerfYi.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerg8j' [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerg8j.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom' [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerg8j.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerg8j.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerg8j.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom' (10#1) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerg8j.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerg8j' (11#1) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerg8j.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerhbi' [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerhbi.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerhbi_rom' [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerhbi.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerhbi.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternCheckerhbi_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerhbi.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerhbi_rom' (12#1) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerhbi.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerhbi' (13#1) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerhbi.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckeribs' [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckeribs.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckeribs_rom' [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckeribs.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckeribs.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternCheckeribs_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckeribs.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckeribs_rom' (14#1) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckeribs.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckeribs' (15#1) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckeribs.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternTartanClbW' [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTartanClbW.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternTartanClbW_rom' [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTartanClbW.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTartanClbW.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternTartanClbW_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTartanClbW.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternTartanClbW_rom' (17#1) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTartanClbW.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternTartanClbW' (18#1) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTartanClbW.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHajbC' [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHajbC.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHajbC_rom' [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHajbC.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHajbC.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternCrossHajbC_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHajbC.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHajbC_rom' (20#1) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHajbC.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHajbC' (21#1) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHajbC.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidBlbkb' [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidBlbkb.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidBlbkb_rom' [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidBlbkb.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidBlbkb.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternSolidBlbkb_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidBlbkb.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidBlbkb_rom' (22#1) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidBlbkb.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternSolidBlbkb' (23#1) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternSolidBlbkb.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_reg_ap_uint_10_s' [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_ap_uint_10_s.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_reg_ap_uint_10_s' (24#1) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_ap_uint_10_s.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternColorBars' [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternColorBars.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternColorBars.v:46]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternColorBars.v:361]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternColorBars.v:363]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternColorBars.v:365]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternColorBars.v:417]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternColorBars.v:447]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternColorBars.v:451]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternColorBars.v:455]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternColorBars' (26#1) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternColorBars.v:10]
WARNING: [Synth 8-6014] Unused sequential element rampStart_reg was removed.  [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground.v:530]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground' (29#1) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHayd2' [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHayd2.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHayd2_rom' [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHayd2.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHayd2.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternCrossHayd2_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHayd2.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHayd2_rom' (31#1) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHayd2.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHayd2' (32#1) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHayd2.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_MultiPixStream2AXIvi' [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvi.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvi.v:81]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_reg_unsigned_short_s' [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_unsigned_short_s.v:38]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_reg_unsigned_short_s' (36#1) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_unsigned_short_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvi.v:1041]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvi.v:1059]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvi.v:1063]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_dest_V_1_sel_rd_reg was removed.  [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvi.v:319]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_id_V_1_sel_rd_reg was removed.  [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvi.v:345]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_keep_V_1_sel_rd_reg was removed.  [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvi.v:371]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_strb_V_1_sel_rd_reg was removed.  [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvi.v:433]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_MultiPixStream2AXIvi' (37#1) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvi.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_fifo_w8_d1_A' [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w8_d1_A.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0_fifo_w8_d1_A_shiftReg' [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w8_d1_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_fifo_w8_d1_A_shiftReg' (38#1) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w8_d1_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0_fifo_w8_d1_A' (39#1) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w8_d1_A.v:45]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0' (41#1) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/synth/design_1_v_tpg_0_0.v:57]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternMask has unconnected port maskId[7]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternMask has unconnected port maskId[6]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternMask has unconnected port maskId[5]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternMask has unconnected port maskId[4]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternMask has unconnected port maskId[3]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternCrossHayd2 has unconnected port reset
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[15]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[14]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[13]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[12]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[11]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[10]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[9]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[8]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[15]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[14]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[13]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[12]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[11]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[10]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[9]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[8]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[15]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[14]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[13]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[12]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[11]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[10]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[9]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[8]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternBox has unconnected port color[0]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlbkb has unconnected port reset
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[15]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[14]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[13]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[12]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[11]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[10]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[9]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[8]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[7]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[6]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[5]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[4]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[3]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[2]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[1]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPRBS has unconnected port x[15]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPRBS has unconnected port x[14]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPRBS has unconnected port x[13]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPRBS has unconnected port x[12]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPRBS has unconnected port x[11]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPRBS has unconnected port x[10]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPRBS has unconnected port x[9]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPRBS has unconnected port x[8]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPRBS has unconnected port x[7]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPRBS has unconnected port x[6]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPRBS has unconnected port x[5]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPRBS has unconnected port x[4]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPRBS has unconnected port x[3]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPRBS has unconnected port x[2]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPRBS has unconnected port x[1]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPRBS has unconnected port color[0]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternCheckeribs has unconnected port reset
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternCheckerhbi has unconnected port reset
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternCheckerg8j has unconnected port reset
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternCheckerfYi has unconnected port reset
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternCheckereOg has unconnected port reset
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternCheckerdEe has unconnected port reset
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternColorBars has unconnected port width[15]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternColorBars has unconnected port width[14]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_reg_ap_uint_10_s has unconnected port ap_rst
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternCrossHajbC has unconnected port reset
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternTartanClbW has unconnected port reset
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternTartanColo has unconnected port width[15]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternTartanColo has unconnected port width[14]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternTartanColo has unconnected port height[15]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternTartanColo has unconnected port height[14]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternCheckercud has unconnected port reset
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternCheckerBoa has unconnected port width[15]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternCheckerBoa has unconnected port width[14]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternCheckerBoa has unconnected port height[15]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgPatternCheckerBoa has unconnected port height[14]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgBackground has unconnected port motionSpeed[7]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgBackground has unconnected port motionSpeed[6]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgBackground has unconnected port motionSpeed[5]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgBackground has unconnected port motionSpeed[4]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgBackground has unconnected port motionSpeed[3]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgBackground has unconnected port motionSpeed[2]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgBackground has unconnected port motionSpeed[1]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_tpgBackground has unconnected port motionSpeed[0]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_v_tpg_CTRL_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_v_tpg_CTRL_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_v_tpg_CTRL_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_v_tpg_CTRL_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_v_tpg_CTRL_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_v_tpg_CTRL_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_v_tpg_CTRL_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_v_tpg_CTRL_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_0_v_tpg_CTRL_s_axi has unconnected port WDATA[23]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1333.367 ; gain = 154.527 ; free physical = 4794 ; free virtual = 10288
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1333.367 ; gain = 154.527 ; free physical = 4786 ; free virtual = 10281
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.runs/design_1_v_tpg_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.runs/design_1_v_tpg_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0.xdc] for cell 'inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1685.746 ; gain = 0.004 ; free physical = 4251 ; free virtual = 9766
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:01:39 . Memory (MB): peak = 1685.746 ; gain = 506.906 ; free physical = 3950 ; free virtual = 9471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:01:39 . Memory (MB): peak = 1685.746 ; gain = 506.906 ; free physical = 3950 ; free virtual = 9471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.runs/design_1_v_tpg_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:01:39 . Memory (MB): peak = 1685.746 ; gain = 506.906 ; free physical = 3951 ; free virtual = 9472
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'design_1_v_tpg_0_0_v_tpg_CTRL_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_60_fu_373_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_56_fu_318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_54_fu_278_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_10_fu_357_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_2_fu_351_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_fu_272_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_29_fu_301_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_30_fu_307_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_225_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_24_fu_219_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_44_fu_186_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_43_fu_180_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_64_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_48_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_54_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element x_2_reg_722_reg was removed.  [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground.v:543]
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_208_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_368_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_s_fu_104_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_39_fu_110_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_17_fu_56_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_404_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "sel_tmp2_fu_262_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element j_reg_212_reg was removed.  [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvi.v:585]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'design_1_v_tpg_0_0_v_tpg_CTRL_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:01:41 . Memory (MB): peak = 1685.746 ; gain = 506.906 ; free physical = 3893 ; free virtual = 9414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "tmp_60_fu_373_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_56_fu_318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_54_fu_278_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "tmp_10_fu_357_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_2_fu_351_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_fu_272_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_225_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_24_fu_219_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_fu_301_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_30_fu_307_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_64_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_48_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_54_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "grp_tpgPatternColorBars_fu_382/tmp_44_fu_186_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_tpgPatternColorBars_fu_382/tmp_43_fu_180_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element x_2_reg_722_reg was removed.  [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground.v:543]
INFO: [Synth 8-5546] ROM "grp_tpgPatternBox_fu_349/icmp_fu_368_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_tpgPatternBox_fu_349/tmp_s_fu_208_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_tpgPatternCrossHair_fu_376/tmp_s_fu_104_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_tpgPatternCrossHair_fu_376/tmp_39_fu_110_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_404_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reg_unsigned_short_s_fu_223/ap_return_reg' and it is trimmed from '16' to '13' bits. [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_unsigned_short_s.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reg_unsigned_short_s_fu_229/ap_return_reg' and it is trimmed from '16' to '14' bits. [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_unsigned_short_s.v:58]
INFO: [Synth 8-5546] ROM "sel_tmp2_fu_262_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element j_reg_212_reg was removed.  [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvi.v:585]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\tpgBackground_U0/grp_tpgPatternSolidBlack_fu_419 /\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\tpgBackground_U0/call_ret15_tpgPRBS_fu_406 /\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_419/blkYuv_U/design_1_v_tpg_0_0_tpgPatternSolidBlbkb_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_419/blkYuv_U/design_1_v_tpg_0_0_tpgPatternSolidBlbkb_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_419/blkYuv_U/design_1_v_tpg_0_0_tpgPatternSolidBlbkb_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_419/blkYuv_U/design_1_v_tpg_0_0_tpgPatternSolidBlbkb_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_419/blkYuv_U/design_1_v_tpg_0_0_tpgPatternSolidBlbkb_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_419/blkYuv_U/design_1_v_tpg_0_0_tpgPatternSolidBlbkb_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_419/blkYuv_U/design_1_v_tpg_0_0_tpgPatternSolidBlbkb_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_419/blkYuv_U/design_1_v_tpg_0_0_tpgPatternSolidBlbkb_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_419/blkYuv_U/design_1_v_tpg_0_0_tpgPatternSolidBlbkb_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_419/blkYuv_U/design_1_v_tpg_0_0_tpgPatternSolidBlbkb_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_419/blkYuv_U/design_1_v_tpg_0_0_tpgPatternSolidBlbkb_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_419/blkYuv_U/design_1_v_tpg_0_0_tpgPatternSolidBlbkb_rom_U/q0_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tpgBackground_U0/grp_tpgPatternSolidBlack_fu_419 /\blkYuv_U/design_1_v_tpg_0_0_tpgPatternSolidBlbkb_rom_U/q0_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295 /\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\tpgBackground_U0/grp_tpgPatternTartanColo_fu_328 /\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_382/ap_CS_fsm_reg[0]' (FDSE) to 'inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelYuv_u235_U/design_1_v_tpg_0_0_tpgPatternCheckerhbi_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelYuv_v232_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_361/whiYuv_U/design_1_v_tpg_0_0_tpgPatternCrossHajbC_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_361/whiYuv_U/design_1_v_tpg_0_0_tpgPatternCrossHajbC_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_361/blkYuv_1_U/design_1_v_tpg_0_0_tpgPatternSolidBlbkb_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_361/blkYuv_1_U/design_1_v_tpg_0_0_tpgPatternSolidBlbkb_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelYuv_u235_U/design_1_v_tpg_0_0_tpgPatternCheckerhbi_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelYuv_v232_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_361/whiYuv_U/design_1_v_tpg_0_0_tpgPatternCrossHajbC_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_361/whiYuv_U/design_1_v_tpg_0_0_tpgPatternCrossHajbC_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_361/blkYuv_1_U/design_1_v_tpg_0_0_tpgPatternSolidBlbkb_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_361/blkYuv_1_U/design_1_v_tpg_0_0_tpgPatternSolidBlbkb_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_328/tpgBarSelYuv_u234_U/design_1_v_tpg_0_0_tpgPatternCheckerhbi_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_328/tpgBarSelYuv_u234_U/design_1_v_tpg_0_0_tpgPatternCheckerhbi_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_382/tpgBarSelYuv_u233_U/design_1_v_tpg_0_0_tpgPatternCheckerhbi_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_382/tpgBarSelYuv_u233_U/design_1_v_tpg_0_0_tpgPatternCheckerhbi_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelYuv_u235_U/design_1_v_tpg_0_0_tpgPatternCheckerhbi_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelYuv_v232_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_361/whiYuv_U/design_1_v_tpg_0_0_tpgPatternCrossHajbC_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_361/whiYuv_U/design_1_v_tpg_0_0_tpgPatternCrossHajbC_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_361/blkYuv_1_U/design_1_v_tpg_0_0_tpgPatternSolidBlbkb_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_361/blkYuv_1_U/design_1_v_tpg_0_0_tpgPatternSolidBlbkb_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_328/tpgBarSelYuv_u234_U/design_1_v_tpg_0_0_tpgPatternCheckerhbi_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_328/tpgBarSelYuv_u234_U/design_1_v_tpg_0_0_tpgPatternCheckerhbi_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_382/tpgBarSelYuv_u233_U/design_1_v_tpg_0_0_tpgPatternCheckerhbi_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_382/tpgBarSelYuv_u233_U/design_1_v_tpg_0_0_tpgPatternCheckerhbi_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelYuv_u235_U/design_1_v_tpg_0_0_tpgPatternCheckerhbi_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelYuv_v232_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_361/whiYuv_U/design_1_v_tpg_0_0_tpgPatternCrossHajbC_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_361/whiYuv_U/design_1_v_tpg_0_0_tpgPatternCrossHajbC_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_361/blkYuv_1_U/design_1_v_tpg_0_0_tpgPatternSolidBlbkb_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_361/blkYuv_1_U/design_1_v_tpg_0_0_tpgPatternSolidBlbkb_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_328/tpgBarSelYuv_u234_U/design_1_v_tpg_0_0_tpgPatternCheckerhbi_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_328/tpgBarSelYuv_u234_U/design_1_v_tpg_0_0_tpgPatternCheckerhbi_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_382/tpgBarSelYuv_u233_U/design_1_v_tpg_0_0_tpgPatternCheckerhbi_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_382/tpgBarSelYuv_u233_U/design_1_v_tpg_0_0_tpgPatternCheckerhbi_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelYuv_u235_U/design_1_v_tpg_0_0_tpgPatternCheckerhbi_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelYuv_v232_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_361/whiYuv_U/design_1_v_tpg_0_0_tpgPatternCrossHajbC_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_361/whiYuv_U/design_1_v_tpg_0_0_tpgPatternCrossHajbC_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_361/blkYuv_1_U/design_1_v_tpg_0_0_tpgPatternSolidBlbkb_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_361/blkYuv_1_U/design_1_v_tpg_0_0_tpgPatternSolidBlbkb_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_328/tpgBarSelYuv_u234_U/design_1_v_tpg_0_0_tpgPatternCheckerhbi_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_328/tpgBarSelYuv_u234_U/design_1_v_tpg_0_0_tpgPatternCheckerhbi_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_382/tpgBarSelYuv_u233_U/design_1_v_tpg_0_0_tpgPatternCheckerhbi_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_382/tpgBarSelYuv_u233_U/design_1_v_tpg_0_0_tpgPatternCheckerhbi_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelYuv_u235_U/design_1_v_tpg_0_0_tpgPatternCheckerhbi_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelYuv_v232_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_361/whiYuv_U/design_1_v_tpg_0_0_tpgPatternCrossHajbC_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_361/whiYuv_U/design_1_v_tpg_0_0_tpgPatternCrossHajbC_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_361/blkYuv_1_U/design_1_v_tpg_0_0_tpgPatternSolidBlbkb_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_361/blkYuv_1_U/design_1_v_tpg_0_0_tpgPatternSolidBlbkb_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelYuv_u235_U/design_1_v_tpg_0_0_tpgPatternCheckerhbi_rom_U/q0_reg[6]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelYuv_v232_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tpgBackground_U0/grp_tpgPatternCrossHatch_fu_361 /\blkYuv_1_U/design_1_v_tpg_0_0_tpgPatternSolidBlbkb_rom_U/q0_reg[6] )
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelRgb_g244_U/design_1_v_tpg_0_0_tpgPatternCheckerfYi_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelRgb_b247_U/design_1_v_tpg_0_0_tpgPatternCheckeribs_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelYuv_u235_U/design_1_v_tpg_0_0_tpgPatternCheckerhbi_rom_U/q0_reg[7]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelYuv_v232_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_328/tpgBarSelRgb_g243_U/design_1_v_tpg_0_0_tpgPatternCheckerfYi_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_328/tpgBarSelYuv_y237_U/design_1_v_tpg_0_0_tpgPatternCheckereOg_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_382/tpgBarSelRgb_g242_U/design_1_v_tpg_0_0_tpgPatternCheckerfYi_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_382/tpgBarSelYuv_y236_U/design_1_v_tpg_0_0_tpgPatternCheckereOg_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelYuv_y238_U/design_1_v_tpg_0_0_tpgPatternCheckereOg_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelRgb_b247_U/design_1_v_tpg_0_0_tpgPatternCheckeribs_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/reg_445_reg[0]' (FDE) to 'inst/tpgBackground_U0/reg_445_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelYuv_v232_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelYuv_v232_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelYuv_y238_U/design_1_v_tpg_0_0_tpgPatternCheckereOg_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelRgb_b247_U/design_1_v_tpg_0_0_tpgPatternCheckeribs_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/reg_445_reg[1]' (FDE) to 'inst/tpgBackground_U0/reg_445_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelYuv_v232_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelYuv_v232_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_328/tpgBarSelYuv_v231_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_328/tpgBarSelYuv_v231_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_382/tpgBarSelYuv_v230_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_382/tpgBarSelYuv_v230_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelYuv_y238_U/design_1_v_tpg_0_0_tpgPatternCheckereOg_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelRgb_b247_U/design_1_v_tpg_0_0_tpgPatternCheckeribs_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/reg_445_reg[2]' (FDE) to 'inst/tpgBackground_U0/reg_445_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelYuv_v232_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelYuv_v232_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_328/tpgBarSelYuv_v231_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_328/tpgBarSelYuv_v231_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_382/tpgBarSelYuv_v230_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_382/tpgBarSelYuv_v230_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelYuv_y238_U/design_1_v_tpg_0_0_tpgPatternCheckereOg_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelRgb_b247_U/design_1_v_tpg_0_0_tpgPatternCheckeribs_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/reg_445_reg[3]' (FDE) to 'inst/tpgBackground_U0/reg_445_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelYuv_v232_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelYuv_v232_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_328/tpgBarSelYuv_v231_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_328/tpgBarSelYuv_v231_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_382/tpgBarSelYuv_v230_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_382/tpgBarSelYuv_v230_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelYuv_y238_U/design_1_v_tpg_0_0_tpgPatternCheckereOg_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelRgb_b247_U/design_1_v_tpg_0_0_tpgPatternCheckeribs_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/reg_445_reg[4]' (FDE) to 'inst/tpgBackground_U0/reg_445_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelYuv_v232_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelYuv_v232_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelYuv_y238_U/design_1_v_tpg_0_0_tpgPatternCheckereOg_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelRgb_b247_U/design_1_v_tpg_0_0_tpgPatternCheckeribs_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/reg_445_reg[5]' (FDE) to 'inst/tpgBackground_U0/reg_445_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelYuv_v232_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelYuv_v232_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_328/tpgBarSelYuv_v231_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_328/tpgBarSelYuv_v231_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_382/tpgBarSelYuv_v230_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_382/tpgBarSelYuv_v230_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelYuv_y238_U/design_1_v_tpg_0_0_tpgPatternCheckereOg_rom_U/q0_reg[6]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelRgb_b247_U/design_1_v_tpg_0_0_tpgPatternCheckeribs_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_328/tpgBarSelYuv_y237_U/design_1_v_tpg_0_0_tpgPatternCheckereOg_rom_U/q0_reg[6]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_328/tpgBarSelRgb_r240_U/design_1_v_tpg_0_0_tpgPatternCheckerdEe_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_382/tpgBarSelYuv_y236_U/design_1_v_tpg_0_0_tpgPatternCheckereOg_rom_U/q0_reg[6]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_382/tpgBarSelRgb_r239_U/design_1_v_tpg_0_0_tpgPatternCheckerdEe_rom_U/q0_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tpgBackground_U0/reg_445_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295 /\tpgBarSelYuv_v232_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[6] )
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelRgb_r241_U/design_1_v_tpg_0_0_tpgPatternCheckerdEe_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelRgb_b247_U/design_1_v_tpg_0_0_tpgPatternCheckeribs_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelYuv_y238_U/design_1_v_tpg_0_0_tpgPatternCheckereOg_rom_U/q0_reg[7]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295/tpgBarSelRgb_b247_U/design_1_v_tpg_0_0_tpgPatternCheckeribs_rom_U/q0_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_295 /\tpgBarSelYuv_v232_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\tpgBackground_U0/grp_tpgPatternCrossHatch_fu_361 /\ap_phi_reg_pp0_iter1_hHatch_3_reg_120_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\tpgBackground_U0/grp_tpgPatternCrossHatch_fu_361 /\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/whiYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHayd2_rom_U/q0_reg[0]' (FDE) to 'inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/whiYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHayd2_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/whiYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHayd2_rom_U/q0_reg[1]' (FDE) to 'inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/whiYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHayd2_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/whiYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHayd2_rom_U/q0_reg[2]' (FDE) to 'inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/whiYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHayd2_rom_U/q0_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/whiYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHayd2_rom_U/q0_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/whiYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHayd2_rom_U/q0_reg[4]' (FDE) to 'inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/whiYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHayd2_rom_U/q0_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\tpgForeground_U0/grp_tpgPatternBox_fu_349/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tpgForeground_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tpgBackground_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\MultiPixStream2AXIvi_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'inst/v_tpg_CTRL_s_axi_U/rdata_reg[16]' (FDE) to 'inst/v_tpg_CTRL_s_axi_U/rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/v_tpg_CTRL_s_axi_U/rdata_reg[17]' (FDE) to 'inst/v_tpg_CTRL_s_axi_U/rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/v_tpg_CTRL_s_axi_U/rdata_reg[18]' (FDE) to 'inst/v_tpg_CTRL_s_axi_U/rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/v_tpg_CTRL_s_axi_U/rdata_reg[19]' (FDE) to 'inst/v_tpg_CTRL_s_axi_U/rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/v_tpg_CTRL_s_axi_U/rdata_reg[20]' (FDE) to 'inst/v_tpg_CTRL_s_axi_U/rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/v_tpg_CTRL_s_axi_U/rdata_reg[21]' (FDE) to 'inst/v_tpg_CTRL_s_axi_U/rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/v_tpg_CTRL_s_axi_U/rdata_reg[22]' (FDE) to 'inst/v_tpg_CTRL_s_axi_U/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/v_tpg_CTRL_s_axi_U/rdata_reg[23]' (FDE) to 'inst/v_tpg_CTRL_s_axi_U/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/v_tpg_CTRL_s_axi_U/rdata_reg[24]' (FDE) to 'inst/v_tpg_CTRL_s_axi_U/rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/v_tpg_CTRL_s_axi_U/rdata_reg[25]' (FDE) to 'inst/v_tpg_CTRL_s_axi_U/rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/v_tpg_CTRL_s_axi_U/rdata_reg[26]' (FDE) to 'inst/v_tpg_CTRL_s_axi_U/rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/v_tpg_CTRL_s_axi_U/rdata_reg[27]' (FDE) to 'inst/v_tpg_CTRL_s_axi_U/rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/v_tpg_CTRL_s_axi_U/rdata_reg[28]' (FDE) to 'inst/v_tpg_CTRL_s_axi_U/rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/v_tpg_CTRL_s_axi_U/rdata_reg[29]' (FDE) to 'inst/v_tpg_CTRL_s_axi_U/rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/v_tpg_CTRL_s_axi_U/rdata_reg[30]' (FDE) to 'inst/v_tpg_CTRL_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\v_tpg_CTRL_s_axi_U/rdata_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/reg_445_reg[6]' (FDE) to 'inst/tpgBackground_U0/reg_441_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/reg_441_reg[0]' (FDE) to 'inst/tpgBackground_U0/reg_441_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/reg_441_reg[1]' (FDE) to 'inst/tpgBackground_U0/reg_441_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/reg_441_reg[2]' (FDE) to 'inst/tpgBackground_U0/reg_441_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/reg_441_reg[3]' (FDE) to 'inst/tpgBackground_U0/reg_441_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/reg_441_reg[4]' (FDE) to 'inst/tpgBackground_U0/reg_441_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/reg_441_reg[5]' (FDE) to 'inst/tpgBackground_U0/reg_441_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tpgBackground_U0/reg_441_reg[6] )
WARNING: [Synth 8-3332] Sequential element (v_tpg_CTRL_s_axi_U/rdata_reg[31]) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module design_1_v_tpg_0_0_tpgPatternCheckerBoa.
WARNING: [Synth 8-3332] Sequential element (ap_enable_reg_pp0_iter2_reg) is unused and will be removed from module design_1_v_tpg_0_0_tpgPatternCheckerBoa.
WARNING: [Synth 8-3332] Sequential element (hBarSel_2_0_reg[2]) is unused and will be removed from module design_1_v_tpg_0_0_tpgPatternCheckerBoa.
WARNING: [Synth 8-3332] Sequential element (hBarSel_2_0_reg[1]) is unused and will be removed from module design_1_v_tpg_0_0_tpgPatternCheckerBoa.
WARNING: [Synth 8-3332] Sequential element (vBarSel_1_reg[7]) is unused and will be removed from module design_1_v_tpg_0_0_tpgPatternCheckerBoa.
WARNING: [Synth 8-3332] Sequential element (vBarSel_1_reg[6]) is unused and will be removed from module design_1_v_tpg_0_0_tpgPatternCheckerBoa.
WARNING: [Synth 8-3332] Sequential element (vBarSel_1_reg[5]) is unused and will be removed from module design_1_v_tpg_0_0_tpgPatternCheckerBoa.
WARNING: [Synth 8-3332] Sequential element (vBarSel_1_reg[4]) is unused and will be removed from module design_1_v_tpg_0_0_tpgPatternCheckerBoa.
WARNING: [Synth 8-3332] Sequential element (vBarSel_1_reg[3]) is unused and will be removed from module design_1_v_tpg_0_0_tpgPatternCheckerBoa.
WARNING: [Synth 8-3332] Sequential element (vBarSel_1_reg[2]) is unused and will be removed from module design_1_v_tpg_0_0_tpgPatternCheckerBoa.
WARNING: [Synth 8-3332] Sequential element (vBarSel_1_reg[1]) is unused and will be removed from module design_1_v_tpg_0_0_tpgPatternCheckerBoa.
WARNING: [Synth 8-3332] Sequential element (tpgBarSelYuv_v232_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[7]) is unused and will be removed from module design_1_v_tpg_0_0_tpgPatternCheckerBoa.
WARNING: [Synth 8-3332] Sequential element (tpgBarSelYuv_v232_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[6]) is unused and will be removed from module design_1_v_tpg_0_0_tpgPatternCheckerBoa.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module design_1_v_tpg_0_0_tpgPatternTartanColo.
WARNING: [Synth 8-3332] Sequential element (ap_enable_reg_pp0_iter2_reg) is unused and will be removed from module design_1_v_tpg_0_0_tpgPatternTartanColo.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module design_1_v_tpg_0_0_tpgPatternCrossHatch.
WARNING: [Synth 8-3332] Sequential element (ap_phi_reg_pp0_iter1_hHatch_3_reg_120_reg[0]) is unused and will be removed from module design_1_v_tpg_0_0_tpgPatternCrossHatch.
WARNING: [Synth 8-3332] Sequential element (blkYuv_1_U/design_1_v_tpg_0_0_tpgPatternSolidBlbkb_rom_U/q0_reg[6]) is unused and will be removed from module design_1_v_tpg_0_0_tpgPatternCrossHatch.
WARNING: [Synth 8-3332] Sequential element (whiYuv_U/design_1_v_tpg_0_0_tpgPatternCrossHajbC_rom_U/q0_reg[8]) is unused and will be removed from module design_1_v_tpg_0_0_tpgPatternCrossHatch.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module design_1_v_tpg_0_0_tpgPRBS.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module design_1_v_tpg_0_0_tpgPatternSolidBlack.
WARNING: [Synth 8-3332] Sequential element (ap_enable_reg_pp0_iter1_reg) is unused and will be removed from module design_1_v_tpg_0_0_tpgPatternSolidBlack.
WARNING: [Synth 8-3332] Sequential element (blkYuv_U/design_1_v_tpg_0_0_tpgPatternSolidBlbkb_rom_U/q0_reg[6]) is unused and will be removed from module design_1_v_tpg_0_0_tpgPatternSolidBlack.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/grp_tpgPatternColorBars_fu_382/ap_enable_reg_pp0_iter1_reg) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_done_reg_reg) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/reg_441_reg[6]) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/ap_enable_reg_pp0_iter1_reg) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgForeground_U0/ap_done_reg_reg) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/whiYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHayd2_rom_U/q0_reg[3]) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (MultiPixStream2AXIvi_U0/ap_done_reg_reg) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgForeground_U0/grp_tpgPatternBox_fu_349/ap_CS_fsm_reg[0]) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg.
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_328/tpgBarSelYuv_u234_U/design_1_v_tpg_0_0_tpgPatternCheckerhbi_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_328/tpgBarSelYuv_v231_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_382/tpgBarSelYuv_u233_U/design_1_v_tpg_0_0_tpgPatternCheckerhbi_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_382/tpgBarSelYuv_v230_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_328/tpgBarSelYuv_u234_U/design_1_v_tpg_0_0_tpgPatternCheckerhbi_rom_U/q0_reg[6]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_328/tpgBarSelYuv_v231_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_382/tpgBarSelYuv_u233_U/design_1_v_tpg_0_0_tpgPatternCheckerhbi_rom_U/q0_reg[6]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_382/tpgBarSelYuv_v230_U/design_1_v_tpg_0_0_tpgPatternCheckerg8j_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/whiYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHayd2_rom_U/q0_reg[5]' (FDE) to 'inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/whiYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHayd2_rom_U/q0_reg[6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/whiYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHayd2_rom_U/q0_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/whiYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHayd2_rom_U/q0_reg[7] )
WARNING: [Synth 8-3332] Sequential element (tpgForeground_U0/ap_reg_grp_tpgPatternCrossHair_fu_376_ap_start_reg) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/whiYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHayd2_rom_U/q0_reg[7]) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/whiYuv_1_U/design_1_v_tpg_0_0_tpgPatternCrossHayd2_rom_U/q0_reg[6]) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:01:49 . Memory (MB): peak = 1685.746 ; gain = 506.906 ; free physical = 3716 ; free virtual = 9237
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:02:11 . Memory (MB): peak = 1685.746 ; gain = 506.906 ; free physical = 3499 ; free virtual = 9028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:02:15 . Memory (MB): peak = 1727.562 ; gain = 548.723 ; free physical = 3423 ; free virtual = 8952
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (blkYuv_1_U/design_1_v_tpg_0_0_tpgPatternSolidBlbkb_rom_U/q0_reg[7]) is unused and will be removed from module design_1_v_tpg_0_0_tpgPatternCrossHatch.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:02:16 . Memory (MB): peak = 1727.562 ; gain = 548.723 ; free physical = 3526 ; free virtual = 9056
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:02:17 . Memory (MB): peak = 1727.566 ; gain = 548.727 ; free physical = 3542 ; free virtual = 9072
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:02:17 . Memory (MB): peak = 1727.566 ; gain = 548.727 ; free physical = 3541 ; free virtual = 9071
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:02:17 . Memory (MB): peak = 1727.566 ; gain = 548.727 ; free physical = 3517 ; free virtual = 9047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:02:17 . Memory (MB): peak = 1727.566 ; gain = 548.727 ; free physical = 3516 ; free virtual = 9046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:02:17 . Memory (MB): peak = 1727.566 ; gain = 548.727 ; free physical = 3515 ; free virtual = 9045
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:02:17 . Memory (MB): peak = 1727.566 ; gain = 548.727 ; free physical = 3515 ; free virtual = 9045
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   157|
|2     |LUT1    |    84|
|3     |LUT2    |   194|
|4     |LUT3    |   428|
|5     |LUT4    |   280|
|6     |LUT5    |   288|
|7     |LUT6    |   417|
|8     |SRL16E  |     3|
|9     |SRLC32E |     3|
|10    |FDRE    |  1338|
|11    |FDSE    |    34|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:02:17 . Memory (MB): peak = 1727.566 ; gain = 548.727 ; free physical = 3515 ; free virtual = 9045
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 136 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:01:09 . Memory (MB): peak = 1727.566 ; gain = 196.348 ; free physical = 3569 ; free virtual = 9099
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:02:18 . Memory (MB): peak = 1727.570 ; gain = 548.727 ; free physical = 3572 ; free virtual = 9102
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 157 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
326 Infos, 157 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:02:20 . Memory (MB): peak = 1759.582 ; gain = 580.742 ; free physical = 4136 ; free virtual = 9670
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0.xci
INFO: [Coretcl 2-1174] Renamed 58 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_v_tpg_0_0_utilization_synth.rpt -pb design_1_v_tpg_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1783.598 ; gain = 0.000 ; free physical = 4555 ; free virtual = 10111
INFO: [Common 17-206] Exiting Vivado at Sun Feb  4 16:02:37 2018...
