INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog/myproject/myproject.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog/myproject/myproject.srcs/sources_1/CPU/CPU.srcs/sources_1/new/ADDER_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog/myproject/myproject.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog/myproject/myproject.srcs/sources_1/CPU/CPU.srcs/sources_1/new/HI_LO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hi_lo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog/myproject/myproject.srcs/sources_1/CPU/CPU.srcs/sources_1/new/MUX2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux2_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog/myproject/myproject.srcs/sources_1/CPU/CPU.srcs/sources_1/new/MUX3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux3_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog/myproject/myproject.srcs/sources_1/CPU/CPU.srcs/sources_1/new/MUX4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog/myproject/myproject.srcs/sources_1/CPU/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog/myproject/myproject.srcs/sources_1/CPU/CPU.srcs/sources_1/new/REG_FILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog/myproject/myproject.srcs/sources_1/CPU/CPU.srcs/sources_1/new/S_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog/myproject/myproject.srcs/sources_1/CPU/CPU.srcs/sources_1/new/S_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog/myproject/myproject.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog/myproject/myproject.srcs/sources_1/new/clk1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog/myproject/myproject.srcs/sources_1/new/clk2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog/myproject/myproject.srcs/sources_1/new/clk3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog/myproject/myproject.srcs/sources_1/new/clk4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog/myproject/myproject.srcs/sources_1/new/conflict.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conflict
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog/myproject/myproject.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog/myproject/myproject.srcs/sources_1/new/l_expand.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l_expand
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog/myproject/myproject.srcs/sources_1/new/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog/myproject/myproject.srcs/sources_1/new/pc_sub_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog/myproject/myproject.srcs/sources_1/new/r_expand.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_expand
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog/myproject/myproject.srcs/sources_1/new/submux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module submux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog/myproject/myproject.srcs/sources_1/new/valid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog/myproject/myproject.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog/myproject/myproject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/verilog/myproject/myproject.srcs/sources_1/ip/mult_gen_1/sim/mult_gen_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_gen_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/verilog/myproject/myproject.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_gen_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/verilog/myproject/myproject.srcs/sources_1/ip/div_gen_1/sim/div_gen_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity div_gen_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/verilog/myproject/myproject.srcs/sources_1/ip/div_gen_0/sim/div_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity div_gen_0
