#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fb0a1602140 .scope module, "demorgan_test" "demorgan_test" 2 3;
 .timescale 0 0;
v0x7fb0a161dce0_0 .var "A", 0 0;
v0x7fb0a161dd80_0 .var "B", 0 0;
v0x7fb0a161de20_0 .net "and_nAnB", 0 0, L_0x7fb0a161e4e0;  1 drivers
v0x7fb0a161def0_0 .net "nA", 0 0, L_0x7fb0a161e300;  1 drivers
v0x7fb0a161dfc0_0 .net "nB", 0 0, L_0x7fb0a161e3f0;  1 drivers
v0x7fb0a161e0d0_0 .net "nand_AB", 0 0, L_0x7fb0a161e7a0;  1 drivers
v0x7fb0a161e160_0 .net "nor_AB", 0 0, L_0x7fb0a161e810;  1 drivers
v0x7fb0a161e230_0 .net "or_nAnB", 0 0, L_0x7fb0a161e650;  1 drivers
S_0x7fb0a1600f60 .scope module, "dut" "demorgan" 2 9, 3 20 0, S_0x7fb0a1602140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "nA"
    .port_info 3 /OUTPUT 1 "nB"
    .port_info 4 /OUTPUT 1 "and_nAnB"
    .port_info 5 /OUTPUT 1 "or_nAnB"
    .port_info 6 /OUTPUT 1 "nand_AB"
    .port_info 7 /OUTPUT 1 "nor_AB"
L_0x7fb0a161e300 .functor NOT 1, v0x7fb0a161dce0_0, C4<0>, C4<0>, C4<0>;
L_0x7fb0a161e3f0 .functor NOT 1, v0x7fb0a161dd80_0, C4<0>, C4<0>, C4<0>;
v0x7fb0a161d6e0_0 .net "A", 0 0, v0x7fb0a161dce0_0;  1 drivers
v0x7fb0a161d7c0_0 .net "B", 0 0, v0x7fb0a161dd80_0;  1 drivers
v0x7fb0a161d890_0 .net "and_nAnB", 0 0, L_0x7fb0a161e4e0;  alias, 1 drivers
v0x7fb0a161d920_0 .net "nA", 0 0, L_0x7fb0a161e300;  alias, 1 drivers
v0x7fb0a161d9b0_0 .net "nB", 0 0, L_0x7fb0a161e3f0;  alias, 1 drivers
v0x7fb0a161da80_0 .net "nand_AB", 0 0, L_0x7fb0a161e7a0;  alias, 1 drivers
v0x7fb0a161db30_0 .net "nor_AB", 0 0, L_0x7fb0a161e810;  alias, 1 drivers
v0x7fb0a161dbe0_0 .net "or_nAnB", 0 0, L_0x7fb0a161e650;  alias, 1 drivers
S_0x7fb0a1600070 .scope module, "aoSubmodule" "AND_OR" 3 29, 3 2 0, S_0x7fb0a1600f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "andOut"
    .port_info 1 /OUTPUT 1 "orOut"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
L_0x7fb0a161e4e0 .functor AND 1, L_0x7fb0a161e300, L_0x7fb0a161e3f0, C4<1>, C4<1>;
L_0x7fb0a161e650 .functor OR 1, L_0x7fb0a161e300, L_0x7fb0a161e3f0, C4<0>, C4<0>;
v0x7fb0a16001d0_0 .net "A", 0 0, L_0x7fb0a161e300;  alias, 1 drivers
v0x7fb0a161c900_0 .net "B", 0 0, L_0x7fb0a161e3f0;  alias, 1 drivers
v0x7fb0a161c9a0_0 .net "andOut", 0 0, L_0x7fb0a161e4e0;  alias, 1 drivers
v0x7fb0a161ca50_0 .net "orOut", 0 0, L_0x7fb0a161e650;  alias, 1 drivers
S_0x7fb0a161cb50 .scope module, "aooSubmodule" "NAND_NOR" 3 32, 3 10 0, S_0x7fb0a1600f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "nandOut"
    .port_info 1 /OUTPUT 1 "norOut"
    .port_info 2 /INPUT 1 "X"
    .port_info 3 /INPUT 1 "Y"
L_0x7fb0a161e7a0 .functor NOT 1, L_0x7fb0a161e6c0, C4<0>, C4<0>, C4<0>;
L_0x7fb0a161e810 .functor NOT 1, L_0x7fb0a161e730, C4<0>, C4<0>, C4<0>;
v0x7fb0a161d2a0_0 .net "X", 0 0, v0x7fb0a161dce0_0;  alias, 1 drivers
v0x7fb0a161d340_0 .net "Y", 0 0, v0x7fb0a161dd80_0;  alias, 1 drivers
v0x7fb0a161d3f0_0 .net "andVal", 0 0, L_0x7fb0a161e6c0;  1 drivers
v0x7fb0a161d4c0_0 .net "nandOut", 0 0, L_0x7fb0a161e7a0;  alias, 1 drivers
v0x7fb0a161d550_0 .net "norOut", 0 0, L_0x7fb0a161e810;  alias, 1 drivers
v0x7fb0a161d620_0 .net "orVal", 0 0, L_0x7fb0a161e730;  1 drivers
S_0x7fb0a161cd70 .scope module, "aoSubmodule" "AND_OR" 3 14, 3 2 0, S_0x7fb0a161cb50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "andOut"
    .port_info 1 /OUTPUT 1 "orOut"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
L_0x7fb0a161e6c0 .functor AND 1, v0x7fb0a161dce0_0, v0x7fb0a161dd80_0, C4<1>, C4<1>;
L_0x7fb0a161e730 .functor OR 1, v0x7fb0a161dce0_0, v0x7fb0a161dd80_0, C4<0>, C4<0>;
v0x7fb0a161cfa0_0 .net "A", 0 0, v0x7fb0a161dce0_0;  alias, 1 drivers
v0x7fb0a161d050_0 .net "B", 0 0, v0x7fb0a161dd80_0;  alias, 1 drivers
v0x7fb0a161d0f0_0 .net "andOut", 0 0, L_0x7fb0a161e6c0;  alias, 1 drivers
v0x7fb0a161d1a0_0 .net "orOut", 0 0, L_0x7fb0a161e730;  alias, 1 drivers
    .scope S_0x7fb0a1602140;
T_0 ;
    %vpi_call 2 13 "$display", "A B   |  ~A ~B  | ~A~B | ~Aor~B| ~(AB)| ~(AorB)" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0a161dce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0a161dd80_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 15 "$display", "%b %b |  %b  %b |  %b  |  %b   |  %b  |  %b    ", v0x7fb0a161dce0_0, v0x7fb0a161dd80_0, v0x7fb0a161def0_0, v0x7fb0a161dfc0_0, v0x7fb0a161de20_0, v0x7fb0a161e230_0, v0x7fb0a161e0d0_0, v0x7fb0a161e160_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0a161dce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb0a161dd80_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 17 "$display", "%b %b |  %b  %b |  %b  |  %b   |  %b  |  %b    ", v0x7fb0a161dce0_0, v0x7fb0a161dd80_0, v0x7fb0a161def0_0, v0x7fb0a161dfc0_0, v0x7fb0a161de20_0, v0x7fb0a161e230_0, v0x7fb0a161e0d0_0, v0x7fb0a161e160_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb0a161dce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0a161dd80_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 19 "$display", "%b %b |  %b  %b |  %b  |  %b   |  %b  |  %b    ", v0x7fb0a161dce0_0, v0x7fb0a161dd80_0, v0x7fb0a161def0_0, v0x7fb0a161dfc0_0, v0x7fb0a161de20_0, v0x7fb0a161e230_0, v0x7fb0a161e0d0_0, v0x7fb0a161e160_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb0a161dce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb0a161dd80_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 21 "$display", "%b %b |  %b  %b |  %b  |  %b   |  %b  |  %b    ", v0x7fb0a161dce0_0, v0x7fb0a161dd80_0, v0x7fb0a161def0_0, v0x7fb0a161dfc0_0, v0x7fb0a161de20_0, v0x7fb0a161e230_0, v0x7fb0a161e0d0_0, v0x7fb0a161e160_0 {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hw1.t.v";
    "./hw1.v";
