#include <dt-bindings/clock/siflower,sf19a2890-clk.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/interrupt-controller/mips-gic.h>

/ {
	compatible = "siflower,sf19a2890";
	#address-cells = <1>;
	#size-cells = <1>;


	aliases {
		serial0 = &uart0;
		serial1 = &uart1;
		serial2 = &uart2;
	};

	chosen {
		bootargs = "earlycon=pl011,mmio32,0x18300000 clk_ignore_unused";
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "mti,interaptiv";
			reg = <0>;
			clocks = <&clk CLK_MUXDIV_CPU>;
			clock-names = "cpu";
			clock-latency = <0>;
		};

		cpu@1 {
			device_type = "cpu";
			compatible = "mti,interaptiv";
			reg = <1>;
			clocks = <&clk CLK_MUXDIV_CPU>;
			clock-names = "cpu";
			clock-latency = <0>;
		};
		cpu@2 {
			device_type = "cpu";
			compatible = "mti,interaptiv";
			reg = <2>;
			clocks = <&clk CLK_MUXDIV_CPU>;
			clock-names = "cpu";
			clock-latency = <0>;
		};
		cpu@3 {
			device_type = "cpu";
			compatible = "mti,interaptiv";
			reg = <3>;
			clocks = <&clk CLK_MUXDIV_CPU>;
			clock-names = "cpu";
			clock-latency = <0>;
		};
	};

	osc12m: oscillator-12m {
		compatible = "fixed-clock";
		clock-frequency = <12000000>;
		#clock-cells = <0>;
		clock-output-names = "osc12m";
	};

	osc40m: oscillator-40m {
		compatible = "fixed-clock";
		clock-frequency = <40000000>;
		#clock-cells = <0>;
		clock-output-names = "osc40m";
	};

	soc {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "simple-bus";
		ranges;
		interrupt-parent = <&gic>;

		gmac: ethernet@10800000 {
			compatible = "siflower,sf19a2890-gmac", "snps,dwmac";
			reg = <0x10800000 0x200000>,
				<0x19e04440 0x10>;
			interrupts = <GIC_SHARED 32 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SHARED 34 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SHARED 33 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "macirq", "eth_wake_irq", "eth_lpi";
			clocks = <&gmacclk 0>, <&gmacclk 1>, <&gmacclk 3>, <&gmacclk 2>;
			clock-names = "stmmaceth", "pclk", "ptp_ref", "gmac_byp_ref";
			resets = <&gmacrst 0>;
			reset-names = "stmmaceth";
			pinctrl-names = "default";
			pinctrl-0 = <&rgmii_pins>, <&mdio_pins>;
			status = "disabled";

			mdio: mdio {
				compatible = "snps,dwmac-mdio";
				#address-cells = <1>;
				#size-cells = <0>;
			};
		};
		// gdma: dma@11800000 {
		// 	compatible = "arm,pl330", "arm,primecell";
		// 	reg = <0x11800000 0x1000>;
		// 	interrupts = <GIC_SHARED 96 IRQ_TYPE_LEVEL_HIGH>;
		// 	clocks = <&dmaclk 0>, <&dmaclk 2>;
		// 	clock-names = "axiclk", "apb_pclk";
		// 	resets = <&dmarst 2>, <&dmarst 0>;
		// 	reset-names = "dma", "dma-ocp";
		// 	#dma-cells = <1>;
		// 	#dma-channels = <7>;
		// 	#dma-requests = <32>;
		// };

		spi: spi@18202000 {
			compatible = "arm,pl022", "arm,primecell";
			reg = <0x18202000 0x1000>;
			cs-gpios = <&gpio 8 GPIO_ACTIVE_LOW>;
			clocks = <&spiclk 5>, <&spiclk 4>;
			clock-names = "sspclk", "apb_pclk";
			// dmas = <&gdma 4 &gdma 5>;
			// dma-names = "tx", "rx";
			interrupts = <GIC_SHARED 225 IRQ_TYPE_LEVEL_HIGH>;
			resets = <&spirst 5>, <&spirst 4>;
			#address-cells = <1>;
			#size-cells = <0>;
			pinctrl-names = "default";
			pinctrl-0 = <&spi_pins>;
			status = "disabled";
		};

		// missing dma & pinctrl
		uart0: serial@18300000 {
			compatible = "arm,pl011", "arm,primecell";
			reg = <0x18300000 0x1000>;
			interrupts = <GIC_SHARED 226 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&uartclk 4>, <&uartclk 0>;
			clock-names = "uartclk", "apb_pclk";
			resets = <&uartrst 4>, <&uartrst 0>;
			pinctrl-names = "default";
			pinctrl-0 = <&uart0_pins>;
			status = "disabled";
		};

		uart1: serial@18301000 {
			compatible = "arm,pl011", "arm,primecell";
			reg = <0x18301000 0x1000>;
			interrupts = <GIC_SHARED 227 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&uartclk 5>, <&uartclk 1>;
			clock-names = "uartclk", "apb_pclk";
			resets = <&uartrst 5>, <&uartrst 1>;
			status = "disabled";
		};

		uart2: serial@18302000 {
			compatible = "arm,pl011", "arm,primecell";
			reg = <0x18302000 0x1000>;
			interrupts = <GIC_SHARED 228 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&uartclk 6>, <&uartclk 2>;
			clock-names = "uartclk", "apb_pclk";
			resets = <&uartrst 6>, <&uartrst 2>;
			status = "disabled";
		};

		watchdog: watchdog@18700000 {
			compatible = "snps,dw-wdt";
			reg = <0x18700000 0x1000>;
			interrupts = <GIC_SHARED 238 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&wdtclk 0>;
			resets = <&wdtrst 0>;
		};

		gpio: gpio@19d00000 {
			compatible = "siflower,sf19a2890-gpio";
			reg=<0x19d00000 0x100000>;
			interrupts = <GIC_SHARED 246 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SHARED 247 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SHARED 248 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SHARED 249 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&gpioclk 0>;
			resets = <&gpiorst 0>;

			gpio-controller;
			#gpio-cells = <2>;
			gpio-ranges = <&pinctrl 0 0 49>;

			interrupt-controller;
			#interrupt-cells = <2>;
		};

		clk: clock-controller@19e01000 {
			compatible = "siflower,sf19a2890-clk";
			reg = <0x19e01000 0x800>;
			clocks = <&osc12m>, <&osc40m>;
			clock-names = "osc12m", "osc40m";
			#clock-cells = <1>;
		};

		brom_sysm: syscon@19e02000 {
			compatible = "syscon", "simple-mfd";
			reg = <0x19e02000 0x100>;

			reboot {
				compatible = "syscon-reboot";
				offset = <0x30>;
				value = <0x1>;
			};
		};

		gmacrst: reset-controller@19e04400 {
			compatible = "siflower,sf19a2890-periph-reset";
			reg = <0x19e04400 0x4>;
			#reset-cells = <1>;
			siflower,reset-masks = <0x7>;
		};

		gmacclk: clock-controller@19e04404 {
			compatible = "siflower,sf19a2890-apbgate";
			reg = <0x19e04404 0xc>;
			clocks = <&clk CLK_MUXDIV_BUS1>, <&clk CLK_MUXDIV_CPU>, <&clk CLK_MUXDIV_GMAC_BYP_REF>, <&clk CLK_MUXDIV_ETH_TSU>;
			clock-output-names = "gmac", "gmac_pclk", "gmac_byp_ref", "ethtsu";
			#clock-cells = <1>;
		};

		dmarst: reset-controller@19e08400 {
			compatible = "siflower,sf19a2890-apbrst";
			reg = <0x19e08400 0x4>;
			#reset-cells = <1>;
		};

		dmaclk: clock-controller@19e08404 {
			compatible = "siflower,sf19a2890-apbgate";
			reg = <0x19e08404 0xc>;
			clocks = <&clk CLK_MUXDIV_BUS2>, <&clk CLK_MUXDIV_BUS2>, <&clk CLK_MUXDIV_CPU>;
			clock-output-names = "dma", "dma2", "dma_csr";
			#clock-cells = <1>;
		};

		i2crst: reset-controller@19e24400 {
			compatible = "siflower,sf19a2890-apbrst";
			reg = <0x19e24400 0x4>;
			#reset-cells = <1>;
		};

		i2cclk: clock-controller@19e24404 {
			compatible = "siflower,sf19a2890-apbgate";
			reg = <0x19e24404 0xc>;
			clocks = <&clk CLK_MUXDIV_PBUS>, <&clk CLK_MUXDIV_PBUS>, <&clk CLK_MUXDIV_PBUS>;
			clock-output-names = "i2c0", "i2c1", "i2c2";
			#clock-cells = <1>;
		};

		spirst: reset-controller@19e24800 {
			compatible = "siflower,sf19a2890-apbrst";
			reg = <0x19e24800 0x4>;
			#reset-cells = <1>;
		};

		spiclk: clock-controller@19e24804 {
			compatible = "siflower,sf19a2890-apbgate";
			reg = <0x19e24804 0xc>;
			clocks = <&clk CLK_MUXDIV_PBUS>, <&clk CLK_MUXDIV_PBUS>, <&clk CLK_MUXDIV_PBUS>,
				 <&clk CLK_MUXDIV_PBUS>, <&clk CLK_MUXDIV_PBUS>, <&clk CLK_MUXDIV_PBUS>;
			clock-output-names = "spi0_apb", "spi0_ssp", "spi1_apb",
					     "spi1_ssp", "spi2_apb", "spi2_ssp";
			#clock-cells = <1>;
		};

		uartrst: reset-controller@19e24c00 {
			compatible = "siflower,sf19a2890-apbrst";
			reg = <0x19e24c00 0x4>;
			#reset-cells = <1>;
		};

		uartclk: clock-controller@19e24c04 {
			compatible = "siflower,sf19a2890-apbgate";
			reg = <0x19e24c04 0xc>;
			clocks = <&clk CLK_MUXDIV_PBUS>, <&clk CLK_MUXDIV_PBUS>, <&clk CLK_MUXDIV_PBUS>, <&clk CLK_MUXDIV_PBUS>,
				 <&clk CLK_MUXDIV_UART>, <&clk CLK_MUXDIV_UART>, <&clk CLK_MUXDIV_UART>, <&clk CLK_MUXDIV_UART>;
			clock-output-names = "uart0_apb", "uart1_apb", "uart2_apb", "uart3_apb",
					     "uart0", "uart1","uart2","uart3";
			#clock-cells = <1>;
		};

		pwmrst: reset-controller@19e25400 {
			compatible = "siflower,sf19a2890-apbrst";
			reg = <0x19e25400 0x4>;
			#reset-cells = <1>;
		};

		pwmclk: clock-controller@19e25404 {
			compatible = "siflower,sf19a2890-apbgate";
			reg = <0x19e25404 0xc>;
			clocks = <&clk CLK_MUXDIV_PBUS>;
			clock-output-names = "pwm";
			#clock-cells = <1>;
		};

		timerrst: reset-controller@19e25800 {
			compatible = "siflower,sf19a2890-apbrst";
			reg = <0x19e25800 0x4>;
			#reset-cells = <1>;
		};

		timerclk: clock-controller@19e25804 {
			compatible = "siflower,sf19a2890-apbgate";
			reg = <0x19e25804 0xc>;
			clocks = <&clk CLK_MUXDIV_PBUS>;
			clock-output-names = "timer";
			#clock-cells = <1>;
		};

		wdtrst: reset-controller@19e25c00 {
			compatible = "siflower,sf19a2890-apbrst";
			reg = <0x19e25c00 0x4>;
			#reset-cells = <1>;
		};

		wdtclk: clock-controller@19e25c04 {
			compatible = "siflower,sf19a2890-apbgate";
			reg = <0x19e25c04 0xc>;
			clocks = <&clk CLK_MUXDIV_PBUS>;
			clock-output-names = "wdt";
			#clock-cells = <1>;
		};

		gpiorst: reset-controller@19e2b400 {
			compatible = "siflower,sf19a2890-apbrst";
			reg = <0x19e2b400 0x4>;
			#reset-cells = <1>;
		};

		gpioclk: clock-controller@19e2b404 {
			compatible = "siflower,sf19a2890-apbgate";
			reg = <0x19e2b404 0xc>;
			clocks = <&clk CLK_MUXDIV_PBUS>;
			clock-output-names = "gpio";
			#clock-cells = <1>;
		};

		pinctrl: pinctrl@19e3fc00 {
			compatible = "siflower,sf19a2890-pinctrl";
			reg = <0x19e3fc00 0x400>;

			spi_pins: spi-pins {
				spi-data {
					pins = "SPI_TXD", "SPI_RXD", "SPI_CLK";
					function = "func0";
				};

				spi-cs {
					PINS = "SPI_CSN";
					bias-pull-up;
				};
			};

			uart0_pins: uart0-pins {
				pins {
					pins = "UART_TX", "UART_RX";
					function = "func0";
				};
			};

			rgmii_pins: rgmii-pins {
				pins {
					pins =  "RGMII_TX_CLK", "RGMII_TXD0",
						"RGMII_TXD1", "RGMII_TXD2",
						"RGMII_TXD3", "RGMII_TXCTL",
						"RGMII_RXCLK", "RGMII_RXD0",
						"RGMII_RXD1", "RGMII_RXD2",
						"RGMII_RXD3", "RGMII_RXCTL";
					function = "func0";
				};
			};

			mdio_pins: mdio-pins {
				pins {
					pins = "RGMII_MDC", "RGMII_MDIO";
					function = "func0";
				};
			};
		};

		gic: interrupt-controller@1bdc0000 {
			compatible = "mti,gic";
			reg = <0x1bdc0000 0x20000>;
			interrupt-controller;
			#interrupt-cells = <3>;
			mti,reserved-ipi-vectors = <0 8>;

			timer {
				compatible = "mti,gic-timer";
				interrupts = <GIC_LOCAL 1 IRQ_TYPE_NONE>;
				clocks = <&clk CLK_MUXDIV_CPU>;
			};
		};


	};
};