// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
// Date        : Fri Mar  9 20:21:23 2018
// Host        : Saldytuvas running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub
//               E:/Development/sinus_v2/sinus_v2/sinus.srcs/sources_1/bd/design_1/ip/design_1_clocker_0_0/design_1_clocker_0_0_stub.v
// Design      : design_1_clocker_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7a35ticsg324-1L
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "clocker,Vivado 2017.4" *)
module design_1_clocker_0_0(in_12288, out_lrclock, out_bclock)
/* synthesis syn_black_box black_box_pad_pin="in_12288,out_lrclock,out_bclock" */;
  input in_12288;
  output out_lrclock;
  output out_bclock;
endmodule
