Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 24 20:56:57 2024
| Host         : LAPTOP-ADPEJ7RL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    63 |
| Unused register locations in slices containing registers |   120 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      2 |            3 |
|      4 |            1 |
|      5 |            1 |
|      8 |            2 |
|      9 |            1 |
|     11 |            1 |
|     12 |            1 |
|     14 |            1 |
|     15 |            1 |
|    16+ |           48 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             102 |           48 |
| No           | No                    | Yes                    |             725 |          219 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              40 |           24 |
| Yes          | No                    | Yes                    |            1221 |          630 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+----------------------------------+---------------------------------+------------------+----------------+
|            Clock Signal           |           Enable Signal          |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-----------------------------------+----------------------------------+---------------------------------+------------------+----------------+
| ~Clk_CPU_BUFG                     | U1_SCPU/MEM_WB/out_reg[71]_46[0] | U1_SCPU/EX_MEM/rstn_0           |                1 |              1 |
|  IO_clk_BUFG                      |                                  |                                 |                1 |              1 |
|  div_BUFG[6]                      |                                  |                                 |                1 |              1 |
| ~Clk_CPU_BUFG                     | U1_SCPU/MEM_WB/out_reg[71]_40[0] | U1_SCPU/U_RF/rf[16][26]_i_1_n_2 |                2 |              2 |
|  IO_clk_BUFG                      |                                  | U9_Counter_x/AR[0]              |                1 |              2 |
|  div_BUFG[6]                      |                                  | U9_Counter_x/AR[0]              |                1 |              2 |
|  U6_SSeg7/flash_IBUF_BUFG         |                                  |                                 |                3 |              4 |
| ~Clk_CPU_BUFG                     | U1_SCPU/MEM_WB/out_reg[71]_32[0] | U1_SCPU/U_RF/rf[24][23]_i_1_n_2 |                2 |              5 |
|  U6_SSeg7/flash_IBUF_BUFG         | U6_SSeg7/seg_sout[7]_i_1_n_0     |                                 |                7 |              8 |
| ~Clk_CPU_BUFG                     | U1_SCPU/MEM_WB/out_reg[71]_24[0] | U1_SCPU/U_RF/rf[31][31]_i_2_n_2 |                6 |              8 |
|  Clk_CPU_BUFG                     |                                  | U1_SCPU/U_RF/AR[0]              |                3 |              9 |
| ~Clk_CPU_BUFG                     | U1_SCPU/MEM_WB/out_reg[71]_17[0] | U1_SCPU/U_RF/rf[31][10]_i_1_n_2 |               11 |             11 |
| ~Clk_CPU_BUFG                     | U1_SCPU/MEM_WB/out_reg[71]_41[0] | U1_SCPU/U_RF/rf[15][16]_i_1_n_2 |                7 |             12 |
| ~Clk_CPU_BUFG                     | U1_SCPU/MEM_WB/out_reg[71]_25[0] | U1_SCPU/U_RF/rf[23][13]_i_1_n_2 |               11 |             14 |
| ~Clk_CPU_BUFG                     | U1_SCPU/MEM_WB/out_reg[71]_33[0] | U1_SCPU/U_RF/rf[23][13]_i_1_n_2 |                7 |             15 |
| ~Clk_CPU_BUFG                     | U1_SCPU/MEM_WB/out_reg[71]_33[0] | U1_SCPU/U_RF/rf[15][16]_i_1_n_2 |               12 |             17 |
| ~Clk_CPU_BUFG                     | U1_SCPU/MEM_WB/out_reg[71]_25[0] | U1_SCPU/U_RF/rf[31][10]_i_1_n_2 |               12 |             18 |
| ~Clk_CPU_BUFG                     | U1_SCPU/MEM_WB/out_reg[71]_41[0] | U1_SCPU/U_RF/AR[0]              |               14 |             20 |
| ~Clk_CPU_BUFG                     | U1_SCPU/MEM_WB/out_reg[71]_17[0] | U1_SCPU/U_RF/rf[31][31]_i_2_n_2 |               20 |             21 |
| ~Clk_CPU_BUFG                     | U1_SCPU/MEM_WB/out_reg[71]_24[0] | U1_SCPU/U_RF/rf[24][23]_i_1_n_2 |               13 |             24 |
| ~Clk_CPU_BUFG                     | U1_SCPU/MEM_WB/out_reg[71]_32[0] | U1_SCPU/U_RF/rf[16][26]_i_1_n_2 |               12 |             27 |
| ~Clk_CPU_BUFG                     | U1_SCPU/MEM_WB/out_reg[71]_40[0] | U1_SCPU/U_RF/rf[8][29]_i_1_n_2  |               21 |             30 |
| ~Clk_CPU_BUFG                     | U1_SCPU/MEM_WB/out_reg[71]_46[0] | U1_SCPU/U_RF/rf[8][29]_i_1_n_2  |               16 |             31 |
| ~Clk_CPU_BUFG                     | U1_SCPU/MEM_WB/out_reg[71]_23[0] | U1_SCPU/U_RF/rf[31][10]_i_1_n_2 |               17 |             32 |
| ~Clk_CPU_BUFG                     | U1_SCPU/MEM_WB/out_reg[71]_18[0] | U1_SCPU/U_RF/rf[31][31]_i_2_n_2 |               23 |             32 |
| ~Clk_CPU_BUFG                     | U1_SCPU/MEM_WB/out_reg[71]_21[0] | U1_SCPU/U_RF/rf[31][10]_i_1_n_2 |               23 |             32 |
| ~Clk_CPU_BUFG                     | U1_SCPU/MEM_WB/out_reg[71]_26[0] | U1_SCPU/U_RF/rf[24][23]_i_1_n_2 |               19 |             32 |
| ~Clk_CPU_BUFG                     | U1_SCPU/MEM_WB/out_reg[71]_27[0] | U1_SCPU/U_RF/rf[23][13]_i_1_n_2 |               19 |             32 |
| ~Clk_CPU_BUFG                     | U1_SCPU/MEM_WB/out_reg[71]_45[0] | U1_SCPU/U_RF/AR[0]              |               21 |             32 |
| ~Clk_CPU_BUFG                     | U1_SCPU/MEM_WB/out_reg[71]_35[0] | U1_SCPU/U_RF/rf[15][16]_i_1_n_2 |               14 |             32 |
| ~Clk_CPU_BUFG                     | U1_SCPU/MEM_WB/out_reg[71]_39[0] | U1_SCPU/U_RF/rf[15][16]_i_1_n_2 |               27 |             32 |
| ~Clk_CPU_BUFG                     | U1_SCPU/MEM_WB/out_reg[71]_31[0] | U1_SCPU/U_RF/rf[23][13]_i_1_n_2 |               14 |             32 |
| ~Clk_CPU_BUFG                     | U1_SCPU/MEM_WB/out_reg[71]_37[0] | U1_SCPU/U_RF/rf[15][16]_i_1_n_2 |               12 |             32 |
| ~Clk_CPU_BUFG                     | U1_SCPU/MEM_WB/out_reg[71]_42[0] | U1_SCPU/U_RF/rf[8][29]_i_1_n_2  |               16 |             32 |
| ~Clk_CPU_BUFG                     | U1_SCPU/MEM_WB/out_reg[71]_28[0] | U1_SCPU/U_RF/rf[24][23]_i_1_n_2 |               18 |             32 |
| ~Clk_CPU_BUFG                     | U1_SCPU/MEM_WB/out_reg[71]_43[0] | U1_SCPU/U_RF/AR[0]              |               21 |             32 |
| ~Clk_CPU_BUFG                     | U1_SCPU/MEM_WB/out_reg[71]_36[0] | U1_SCPU/U_RF/rf[16][26]_i_1_n_2 |               14 |             32 |
| ~Clk_CPU_BUFG                     | U1_SCPU/MEM_WB/out_reg[71]_34[0] | U1_SCPU/U_RF/rf[16][26]_i_1_n_2 |               17 |             32 |
| ~Clk_CPU_BUFG                     | U1_SCPU/MEM_WB/out_reg[71]_38[0] | U1_SCPU/U_RF/rf[16][26]_i_1_n_2 |               11 |             32 |
| ~Clk_CPU_BUFG                     | U1_SCPU/MEM_WB/out_reg[71]_44[0] | U1_SCPU/U_RF/rf[8][29]_i_1_n_2  |               18 |             32 |
| ~Clk_CPU_BUFG                     | U1_SCPU/MEM_WB/out_reg[71]_47[0] | U1_SCPU/U_RF/AR[0]              |               13 |             32 |
| ~Clk_CPU_BUFG                     | U1_SCPU/MEM_WB/out_reg[71]_29[0] | U1_SCPU/U_RF/rf[23][13]_i_1_n_2 |               13 |             32 |
| ~Clk_CPU_BUFG                     | U1_SCPU/MEM_WB/out_reg[71]_30[0] | U1_SCPU/U_RF/rf[24][23]_i_1_n_2 |               11 |             32 |
| ~Clk_CPU_BUFG                     | U1_SCPU/MEM_WB/E[0]              |                                 |               17 |             32 |
|  U3_dm_controller/mem_w_IBUF_BUFG |                                  |                                 |               10 |             32 |
| ~Clk_CPU_BUFG                     | U1_SCPU/MEM_WB/out_reg[71]_19[0] | U1_SCPU/U_RF/rf[31][10]_i_1_n_2 |               25 |             32 |
|  IO_clk_BUFG                      | U4_MIO_BUS/GPIOe0000000_we_OBUF  | U1_SCPU/EX_MEM/rstn             |                9 |             32 |
|  IO_clk_BUFG                      | U9_Counter_x/counter0_Lock_0     | U9_Counter_x/AR[0]              |                9 |             32 |
|  n_0_1527_BUFG                    |                                  |                                 |               22 |             32 |
|  n_1_2048_BUFG                    |                                  |                                 |               11 |             32 |
| ~Clk_CPU_BUFG                     | U1_SCPU/MEM_WB/out_reg[71]_20[0] | U1_SCPU/U_RF/rf[31][31]_i_2_n_2 |               19 |             32 |
| ~Clk_CPU_BUFG                     | U1_SCPU/MEM_WB/out_reg[71]_22[0] | U1_SCPU/U_RF/rf[31][31]_i_2_n_2 |               13 |             32 |
|  div_BUFG[6]                      | U9_Counter_x/counter0[31]        | U9_Counter_x/AR[0]              |                9 |             32 |
|  clk_IBUF_BUFG                    |                                  | U9_Counter_x/AR[0]              |                8 |             32 |
|  IO_clk_BUFG                      | U4_MIO_BUS/GPIOf0000000_we_OBUF  | U9_Counter_x/AR[0]              |               10 |             34 |
|  Clk_CPU_BUFG                     | U1_SCPU/ID_EX/write_enable0      | U1_SCPU/EX_MEM/rstn_0           |               11 |             35 |
|  Clk_CPU_BUFG                     |                                  | U1_SCPU/EX_MEM/rstn             |               20 |             46 |
|  clk_IBUF_BUFG                    |                                  | U1_SCPU/EX_MEM/rstn             |               19 |             48 |
|  Clk_CPU_BUFG                     | U1_SCPU/ID_EX/write_enable0      | U1_SCPU/ID_EX/rstn              |               17 |             64 |
|  Clk_CPU_BUFG                     |                                  | U1_SCPU/EX_MEM/rstn_0           |               24 |             89 |
|  Clk_CPU_BUFG                     |                                  | U1_SCPU/ID_EX/rstn              |               26 |            102 |
|  Clk_CPU_BUFG                     |                                  | U1_SCPU/MEM_WB/rstn             |               43 |            125 |
|  IO_clk_BUFG                      |                                  | U1_SCPU/EX_MEM/rstn             |               74 |            270 |
+-----------------------------------+----------------------------------+---------------------------------+------------------+----------------+


