
attach ../vams/vsine.so

verilog

va_laplace_rp #(.rr0(2)) b0(0,out1,in,0);
// va_laplace #(.pr0(1.)) b0(0,out2,in,0); // incomplete
va_laplace_rp #(.rr0(1.), .pr0(1.)) b0(0,out3,in,0);
va_laplace_rp #(.rr0(1.), .pr0(1.), .rr1(1.), .pr1(2.)) b0(0,out4,in,0);
resistor #(1.) r1(out1, 0);
resistor #(1.) r2(out2, 0);
resistor #(1.) r3(out3, 0);
resistor #(1.) r4(out4, 0);

list
dc
list

vsine #(.ampl(1), .freq(1)) v1(in, 0);
print tran v(nodes)
tran 1 basic

print ac vm(nodes) vp(nodes)
ac .01 100 * 10

status notime
