<dec f='llvm/llvm/include/llvm/Support/CodeGen.h' l='55' type='2'/>
<doc f='llvm/llvm/include/llvm/Support/CodeGen.h' l='55'>// -O2, -Os</doc>
<use f='llvm/llvm/include/llvm/Target/TargetMachine.h' l='90'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h' l='259' u='r' c='_ZNK4llvm19TargetSubtargetInfo34getOptLevelToEnablePostRASchedulerEv'/>
<use f='llvm/llvm/include/llvm/LTO/Config.h' l='43'/>
<use f='llvm/llvm/include/llvm/Support/TargetRegistry.h' l='393' c='_ZNK4llvm6Target19createTargetMachineENS_9StringRefES1_S1_RKNS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENS5_INS_9CodeModel5ModelEEENS_10CodeGenOpt5LevelEb'/>
<use f='llvm/clang/lib/CodeGen/BackendUtil.cpp' l='388' u='r' c='_ZL13getCGOptLevelRKN5clang14CodeGenOptionsE'/>
<use f='llvm/clang/lib/Frontend/CompilerInvocation.cpp' l='126' u='r' c='_ZL20getOptimizationLevelRN4llvm3opt7ArgListEN5clang9InputKindERNS3_17DiagnosticsEngineE'/>
<use f='llvm/clang/lib/Frontend/CompilerInvocation.cpp' l='139' u='r' c='_ZL20getOptimizationLevelRN4llvm3opt7ArgListEN5clang9InputKindERNS3_17DiagnosticsEngineE'/>
<use f='llvm/clang/tools/clang-fuzzer/handle-llvm/handle_llvm.cpp' l='58' u='r' c='_ZL11getOptLevelRKSt6vectorIPKcSaIS1_EERN4llvm10CodeGenOpt5LevelE'/>
<use f='llvm/clang/tools/clang-fuzzer/handle-llvm/handle_llvm.cpp' l='64' u='r' c='_ZL11getOptLevelRKSt6vectorIPKcSaIS1_EERN4llvm10CodeGenOpt5LevelE'/>
<use f='llvm/lld/Common/Args.cpp' l='26' u='r' c='_ZN3lld4args13getCGOptLevelEi'/>
<use f='llvm/llvm/include/llvm/CodeGen/SelectionDAGISel.h' l='69' c='_ZN4llvm16SelectionDAGISelC1ERNS_13TargetMachineENS_10CodeGenOpt5LevelE'/>
<use f='llvm/llvm/lib/ExecutionEngine/ExecutionEngine.cpp' l='477' u='r' c='_ZN4llvm13EngineBuilderC1ESt10unique_ptrINS_6ModuleESt14default_deleteIS2_EE'/>
<use f='llvm/llvm/include/llvm/LTO/legacy/LTOCodeGenerator.h' l='232'/>
<use f='llvm/llvm/lib/LTO/LTOCodeGenerator.cpp' l='205' u='r' c='_ZN4llvm16LTOCodeGenerator11setOptLevelEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPU.h' l='174' c='_ZN4llvm19createAMDGPUISelDagEPNS_13TargetMachineENS_10CodeGenOpt5LevelE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='80' c='_ZN12_GLOBAL__N_118AMDGPUDAGToDAGISelC1EPN4llvm13TargetMachineENS1_10CodeGenOpt5LevelE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonCopyToCombine.cpp' l='478' u='r' c='_ZN12_GLOBAL__N_120HexagonCopyToCombine20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='2427' u='r' c='_ZNK4llvm20HexagonFrameLowering15shouldInlineCSRERKNS_15MachineFunctionERKSt6vectorINS_15CalleeSavedInfoESaIS5_EE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='376' u='r' c='_ZN12_GLOBAL__N_117HexagonPassConfig14addPreRegAllocEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4170' u='r' c='_ZNK4llvm18MipsTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='4545' u='r' c='_ZL17PerformREMCombinePN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoENS_10CodeGenOpt5LevelE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='170' u='r' c='_ZL18computeFSAdditionsN4llvm9StringRefENS_10CodeGenOpt5LevelERKNS_6TripleE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='403' u='r' c='_ZN12_GLOBAL__N_113PPCPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/TargetMachineC.cpp' l='145' u='r' c='LLVMCreateTargetMachine'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='126' u='r' c='_ZN4llvm17X86TargetLoweringC1ERKNS_16X86TargetMachineERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LinkAllCodegenComponents.h' l='41' u='r' c='_ZN12_GLOBAL__N_119ForceCodegenLinkingC1Ev'/>
<use f='llvm/llvm/include/llvm/CodeGen/LinkAllCodegenComponents.h' l='43' u='r' c='_ZN12_GLOBAL__N_119ForceCodegenLinkingC1Ev'/>
<use f='llvm/llvm/include/llvm/CodeGen/LinkAllCodegenComponents.h' l='45' u='r' c='_ZN12_GLOBAL__N_119ForceCodegenLinkingC1Ev'/>
<use f='llvm/llvm/include/llvm/CodeGen/LinkAllCodegenComponents.h' l='46' u='r' c='_ZN12_GLOBAL__N_119ForceCodegenLinkingC1Ev'/>
<use f='llvm/llvm/include/llvm/CodeGen/LinkAllCodegenComponents.h' l='47' u='r' c='_ZN12_GLOBAL__N_119ForceCodegenLinkingC1Ev'/>
<use f='llvm/llvm/include/llvm/CodeGen/LinkAllCodegenComponents.h' l='48' u='r' c='_ZN12_GLOBAL__N_119ForceCodegenLinkingC1Ev'/>
<use f='llvm/llvm/tools/llc/llc.cpp' l='448' u='r' c='_ZL13compileModulePPcRN4llvm11LLVMContextE'/>
<use f='llvm/llvm/tools/llc/llc.cpp' l='456' u='r' c='_ZL13compileModulePPcRN4llvm11LLVMContextE'/>
<use f='llvm/llvm/tools/lli/lli.cpp' l='344' u='r' c='_Z11getOptLevelv'/>
<use f='llvm/llvm/tools/llvm-isel-fuzzer/llvm-isel-fuzzer.cpp' l='145' u='r' c='LLVMFuzzerInitialize'/>
<use f='llvm/llvm/tools/llvm-isel-fuzzer/llvm-isel-fuzzer.cpp' l='153' u='r' c='LLVMFuzzerInitialize'/>
<use f='llvm/llvm/tools/llvm-lto2/llvm-lto2.cpp' l='250' u='r' c='_ZL3runiPPc'/>
<use f='llvm/llvm/tools/llvm-opt-fuzzer/llvm-opt-fuzzer.cpp' l='225' u='r' c='LLVMFuzzerInitialize'/>
<use f='llvm/llvm/tools/lto/lto.cpp' l='491' u='r' c='thinlto_create_codegen'/>
<use f='llvm/llvm/tools/opt/opt.cpp' l='450' u='r' c='_ZL18GetCodeGenOptLevelv'/>
<use f='llvm/llvm/unittests/CodeGen/MachineInstrTest.cpp' l='70' u='r' c='_ZN12_GLOBAL__N_118BogusTargetMachineC1Ev'/>
<use f='llvm/llvm/unittests/Target/AArch64/InstSizes.cpp' l='27' u='r' c='_ZN12_GLOBAL__N_119createTargetMachineEv'/>
<use f='llvm/llvm/unittests/Target/WebAssembly/WebAssemblyExceptionInfoTest.cpp' l='39' u='r' c='_ZN12_GLOBAL__N_119createTargetMachineEv'/>
