;redcode
;assert 1
	SPL 0, <-22
	CMP -7, <-420
	MOV 0, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	ADD #130, 9
	ADD 1, <-1
	SLT 721, 0
	SPL -110, -639
	SUB -1, <-20
	JMZ 211, 63
	JMZ 211, 63
	MOV -7, <-20
	SUB @771, @103
	JMZ 211, 63
	JMZ 211, 63
	MOV -0, -11
	SLT #300, 583
	SLT #300, 583
	SLT #300, 583
	DJN 1, #2
	MOV @125, 106
	DJN 1, #2
	MOV @125, 106
	ADD 215, <63
	DAT #0, <-12
	DJN <-0, -11
	ADD 211, 63
	SLT 0, -2
	SPL -0, 660
	DJN <-0, -11
	ADD 211, 63
	DJN <-0, -11
	DAT #0, <-12
	DAT #0, <-12
	SLT @130, 5
	ADD @130, 9
	ADD @130, 9
	JMP 1, @-1
	SLT #300, 583
	SPL 0, <-22
	SLT #300, 583
	SUB @120, 6
	SUB #130, 9
	SUB #130, 9
	MOV @125, 106
	DJN <-0, -11
	ADD @130, 607
	MOV -7, <-20
	MOV 0, <-20
	MOV -7, <-20
	MOV -7, <-20
