

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_68_3'
================================================================
* Date:           Sun Sep 15 03:13:52 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_iris
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.580 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.140 us|  0.140 us|   14|   14|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_68_3  |       12|       12|        11|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%max_val = alloca i32 1"   --->   Operation 15 'alloca' 'max_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%layer2_output_1 = alloca i32 1"   --->   Operation 16 'alloca' 'layer2_output_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%layer2_output_1_1 = alloca i32 1"   --->   Operation 17 'alloca' 'layer2_output_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%layer2_output_1_2 = alloca i32 1"   --->   Operation 18 'alloca' 'layer2_output_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln73_1_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73_1"   --->   Operation 19 'read' 'zext_ln73_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%conv_i86_6_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_6_cast"   --->   Operation 20 'read' 'conv_i86_6_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv_i86_5_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_5_cast"   --->   Operation 21 'read' 'conv_i86_5_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%conv_i86_4_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_4_cast"   --->   Operation 22 'read' 'conv_i86_4_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%conv_i86_3_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_3_cast"   --->   Operation 23 'read' 'conv_i86_3_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%conv_i86_2_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_2_cast"   --->   Operation 24 'read' 'conv_i86_2_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%conv_i86_1_cast_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %conv_i86_1_cast"   --->   Operation 25 'read' 'conv_i86_1_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln73_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln73"   --->   Operation 26 'read' 'zext_ln73_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln73_1_cast = zext i15 %zext_ln73_1_read"   --->   Operation 27 'zext' 'zext_ln73_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%conv_i86_6_cast_cast = zext i15 %conv_i86_6_cast_read"   --->   Operation 28 'zext' 'conv_i86_6_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%conv_i86_5_cast_cast = zext i15 %conv_i86_5_cast_read"   --->   Operation 29 'zext' 'conv_i86_5_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%conv_i86_4_cast_cast = zext i15 %conv_i86_4_cast_read"   --->   Operation 30 'zext' 'conv_i86_4_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%conv_i86_3_cast_cast = zext i15 %conv_i86_3_cast_read"   --->   Operation 31 'zext' 'conv_i86_3_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%conv_i86_2_cast_cast = zext i15 %conv_i86_2_cast_read"   --->   Operation 32 'zext' 'conv_i86_2_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%conv_i86_1_cast_cast = zext i15 %conv_i86_1_cast_read"   --->   Operation 33 'zext' 'conv_i86_1_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln73_cast = zext i15 %zext_ln73_read"   --->   Operation 34 'zext' 'zext_ln73_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i6 %layer2_bias, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer2_weights_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer2_weights_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer2_weights_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer2_weights_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer2_weights_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer2_weights_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer2_weights_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer2_weights_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.61ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body31"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [nn.cpp:68]   --->   Operation 46 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%icmp_ln68 = icmp_eq  i2 %i_1, i2 3" [nn.cpp:68]   --->   Operation 47 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 1.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%add_ln68 = add i2 %i_1, i2 1" [nn.cpp:68]   --->   Operation 48 'add' 'add_ln68' <Predicate = true> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %for.body31.split, void %for.body.i.preheader.exitStub" [nn.cpp:68]   --->   Operation 49 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %i_1" [nn.cpp:18->nn.cpp:80]   --->   Operation 50 'zext' 'zext_ln18' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%layer2_weights_0_addr = getelementptr i10 %layer2_weights_0, i64 0, i64 %zext_ln18" [nn.cpp:73]   --->   Operation 51 'getelementptr' 'layer2_weights_0_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (3.25ns)   --->   "%layer2_weights_0_load = load i2 %layer2_weights_0_addr" [nn.cpp:73]   --->   Operation 52 'load' 'layer2_weights_0_load' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 3> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%layer2_weights_1_addr = getelementptr i9 %layer2_weights_1, i64 0, i64 %zext_ln18" [nn.cpp:73]   --->   Operation 53 'getelementptr' 'layer2_weights_1_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (3.25ns)   --->   "%layer2_weights_1_load = load i2 %layer2_weights_1_addr" [nn.cpp:73]   --->   Operation 54 'load' 'layer2_weights_1_load' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 3> <RAM>
ST_1 : Operation 55 [1/1] (1.84ns)   --->   "%switch_ln76 = switch i2 %i_1, void %branch5, i2 0, void %for.body31.split.for.body31.split17_crit_edge, i2 1, void %for.body31.split.for.body31.split17_crit_edge17" [nn.cpp:76]   --->   Operation 55 'switch' 'switch_ln76' <Predicate = (!icmp_ln68)> <Delay = 1.84>
ST_1 : Operation 56 [1/1] (1.61ns)   --->   "%store_ln68 = store i2 %add_ln68, i2 %i" [nn.cpp:68]   --->   Operation 56 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 1.61>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln68 = br void %for.body31" [nn.cpp:68]   --->   Operation 57 'br' 'br_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.70>
ST_2 : Operation 58 [1/2] (3.25ns)   --->   "%layer2_weights_0_load = load i2 %layer2_weights_0_addr" [nn.cpp:73]   --->   Operation 58 'load' 'layer2_weights_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 3> <RAM>
ST_2 : Operation 59 [1/2] (3.25ns)   --->   "%layer2_weights_1_load = load i2 %layer2_weights_1_addr" [nn.cpp:73]   --->   Operation 59 'load' 'layer2_weights_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 3> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln73_1 = sext i9 %layer2_weights_1_load" [nn.cpp:73]   --->   Operation 60 'sext' 'sext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [3/3] (1.45ns) (grouped into DSP with root node add_ln73)   --->   "%mul_ln73_1 = mul i24 %sext_ln73_1, i24 %conv_i86_1_cast_cast" [nn.cpp:73]   --->   Operation 61 'mul' 'mul_ln73_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%layer2_weights_2_addr = getelementptr i9 %layer2_weights_2, i64 0, i64 %zext_ln18" [nn.cpp:73]   --->   Operation 62 'getelementptr' 'layer2_weights_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (3.25ns)   --->   "%layer2_weights_2_load = load i2 %layer2_weights_2_addr" [nn.cpp:73]   --->   Operation 63 'load' 'layer2_weights_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 3> <RAM>

State 3 <SV = 2> <Delay = 5.58>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i10 %layer2_weights_0_load" [nn.cpp:73]   --->   Operation 64 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (5.58ns)   --->   "%mul_ln73 = mul i24 %sext_ln73, i24 %zext_ln73_cast" [nn.cpp:73]   --->   Operation 65 'mul' 'mul_ln73' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [2/3] (1.45ns) (grouped into DSP with root node add_ln73)   --->   "%mul_ln73_1 = mul i24 %sext_ln73_1, i24 %conv_i86_1_cast_cast" [nn.cpp:73]   --->   Operation 66 'mul' 'mul_ln73_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln73, i32 8, i32 23" [nn.cpp:73]   --->   Operation 67 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/2] (3.25ns)   --->   "%layer2_weights_2_load = load i2 %layer2_weights_2_addr" [nn.cpp:73]   --->   Operation 68 'load' 'layer2_weights_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 3> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln73_2 = sext i9 %layer2_weights_2_load" [nn.cpp:73]   --->   Operation 69 'sext' 'sext_ln73_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_1)   --->   "%mul_ln73_2 = mul i24 %sext_ln73_2, i24 %conv_i86_2_cast_cast" [nn.cpp:73]   --->   Operation 70 'mul' 'mul_ln73_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%layer2_weights_3_addr = getelementptr i9 %layer2_weights_3, i64 0, i64 %zext_ln18" [nn.cpp:73]   --->   Operation 71 'getelementptr' 'layer2_weights_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (3.25ns)   --->   "%layer2_weights_3_load = load i2 %layer2_weights_3_addr" [nn.cpp:73]   --->   Operation 72 'load' 'layer2_weights_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 3> <RAM>

State 4 <SV = 3> <Delay = 4.70>
ST_4 : Operation 73 [1/3] (0.00ns) (grouped into DSP with root node add_ln73)   --->   "%mul_ln73_1 = mul i24 %sext_ln73_1, i24 %conv_i86_1_cast_cast" [nn.cpp:73]   --->   Operation 73 'mul' 'mul_ln73_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_7, i8 0" [nn.cpp:73]   --->   Operation 74 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73 = add i24 %shl_ln1, i24 %mul_ln73_1" [nn.cpp:73]   --->   Operation 75 'add' 'add_ln73' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 76 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_1)   --->   "%mul_ln73_2 = mul i24 %sext_ln73_2, i24 %conv_i86_2_cast_cast" [nn.cpp:73]   --->   Operation 76 'mul' 'mul_ln73_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 77 [1/2] (3.25ns)   --->   "%layer2_weights_3_load = load i2 %layer2_weights_3_addr" [nn.cpp:73]   --->   Operation 77 'load' 'layer2_weights_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 3> <RAM>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln73_3 = sext i9 %layer2_weights_3_load" [nn.cpp:73]   --->   Operation 78 'sext' 'sext_ln73_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_2)   --->   "%mul_ln73_3 = mul i24 %sext_ln73_3, i24 %conv_i86_3_cast_cast" [nn.cpp:73]   --->   Operation 79 'mul' 'mul_ln73_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%layer2_weights_4_addr = getelementptr i9 %layer2_weights_4, i64 0, i64 %zext_ln18" [nn.cpp:73]   --->   Operation 80 'getelementptr' 'layer2_weights_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [2/2] (3.25ns)   --->   "%layer2_weights_4_load = load i2 %layer2_weights_4_addr" [nn.cpp:73]   --->   Operation 81 'load' 'layer2_weights_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 3> <RAM>

State 5 <SV = 4> <Delay = 4.70>
ST_5 : Operation 82 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73 = add i24 %shl_ln1, i24 %mul_ln73_1" [nn.cpp:73]   --->   Operation 82 'add' 'add_ln73' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 83 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_1)   --->   "%mul_ln73_2 = mul i24 %sext_ln73_2, i24 %conv_i86_2_cast_cast" [nn.cpp:73]   --->   Operation 83 'mul' 'mul_ln73_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73, i32 8, i32 23" [nn.cpp:73]   --->   Operation 84 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln73_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_8, i8 0" [nn.cpp:73]   --->   Operation 85 'bitconcatenate' 'shl_ln73_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_1 = add i24 %shl_ln73_1, i24 %mul_ln73_2" [nn.cpp:73]   --->   Operation 86 'add' 'add_ln73_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 87 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_2)   --->   "%mul_ln73_3 = mul i24 %sext_ln73_3, i24 %conv_i86_3_cast_cast" [nn.cpp:73]   --->   Operation 87 'mul' 'mul_ln73_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 88 [1/2] (3.25ns)   --->   "%layer2_weights_4_load = load i2 %layer2_weights_4_addr" [nn.cpp:73]   --->   Operation 88 'load' 'layer2_weights_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 3> <RAM>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln73_4 = sext i9 %layer2_weights_4_load" [nn.cpp:73]   --->   Operation 89 'sext' 'sext_ln73_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_3)   --->   "%mul_ln73_4 = mul i24 %sext_ln73_4, i24 %conv_i86_4_cast_cast" [nn.cpp:73]   --->   Operation 90 'mul' 'mul_ln73_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%layer2_weights_5_addr = getelementptr i9 %layer2_weights_5, i64 0, i64 %zext_ln18" [nn.cpp:73]   --->   Operation 91 'getelementptr' 'layer2_weights_5_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [2/2] (3.25ns)   --->   "%layer2_weights_5_load = load i2 %layer2_weights_5_addr" [nn.cpp:73]   --->   Operation 92 'load' 'layer2_weights_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 3> <RAM>

State 6 <SV = 5> <Delay = 4.70>
ST_6 : Operation 93 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_1 = add i24 %shl_ln73_1, i24 %mul_ln73_2" [nn.cpp:73]   --->   Operation 93 'add' 'add_ln73_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 94 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_2)   --->   "%mul_ln73_3 = mul i24 %sext_ln73_3, i24 %conv_i86_3_cast_cast" [nn.cpp:73]   --->   Operation 94 'mul' 'mul_ln73_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_1, i32 8, i32 23" [nn.cpp:73]   --->   Operation 95 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln73_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_9, i8 0" [nn.cpp:73]   --->   Operation 96 'bitconcatenate' 'shl_ln73_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_2 = add i24 %shl_ln73_2, i24 %mul_ln73_3" [nn.cpp:73]   --->   Operation 97 'add' 'add_ln73_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 98 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_3)   --->   "%mul_ln73_4 = mul i24 %sext_ln73_4, i24 %conv_i86_4_cast_cast" [nn.cpp:73]   --->   Operation 98 'mul' 'mul_ln73_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 99 [1/2] (3.25ns)   --->   "%layer2_weights_5_load = load i2 %layer2_weights_5_addr" [nn.cpp:73]   --->   Operation 99 'load' 'layer2_weights_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 3> <RAM>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln73_5 = sext i9 %layer2_weights_5_load" [nn.cpp:73]   --->   Operation 100 'sext' 'sext_ln73_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_4)   --->   "%mul_ln73_5 = mul i24 %sext_ln73_5, i24 %conv_i86_5_cast_cast" [nn.cpp:73]   --->   Operation 101 'mul' 'mul_ln73_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%layer2_weights_6_addr = getelementptr i9 %layer2_weights_6, i64 0, i64 %zext_ln18" [nn.cpp:73]   --->   Operation 102 'getelementptr' 'layer2_weights_6_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [2/2] (3.25ns)   --->   "%layer2_weights_6_load = load i2 %layer2_weights_6_addr" [nn.cpp:73]   --->   Operation 103 'load' 'layer2_weights_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 3> <RAM>

State 7 <SV = 6> <Delay = 4.70>
ST_7 : Operation 104 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_2 = add i24 %shl_ln73_2, i24 %mul_ln73_3" [nn.cpp:73]   --->   Operation 104 'add' 'add_ln73_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 105 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_3)   --->   "%mul_ln73_4 = mul i24 %sext_ln73_4, i24 %conv_i86_4_cast_cast" [nn.cpp:73]   --->   Operation 105 'mul' 'mul_ln73_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_2, i32 8, i32 23" [nn.cpp:73]   --->   Operation 106 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%shl_ln73_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0" [nn.cpp:73]   --->   Operation 107 'bitconcatenate' 'shl_ln73_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_3 = add i24 %shl_ln73_3, i24 %mul_ln73_4" [nn.cpp:73]   --->   Operation 108 'add' 'add_ln73_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 109 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_4)   --->   "%mul_ln73_5 = mul i24 %sext_ln73_5, i24 %conv_i86_5_cast_cast" [nn.cpp:73]   --->   Operation 109 'mul' 'mul_ln73_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 110 [1/2] (3.25ns)   --->   "%layer2_weights_6_load = load i2 %layer2_weights_6_addr" [nn.cpp:73]   --->   Operation 110 'load' 'layer2_weights_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 3> <RAM>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln73_6 = sext i9 %layer2_weights_6_load" [nn.cpp:73]   --->   Operation 111 'sext' 'sext_ln73_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_5)   --->   "%mul_ln73_6 = mul i24 %sext_ln73_6, i24 %conv_i86_6_cast_cast" [nn.cpp:73]   --->   Operation 112 'mul' 'mul_ln73_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%layer2_weights_7_addr = getelementptr i10 %layer2_weights_7, i64 0, i64 %zext_ln18" [nn.cpp:73]   --->   Operation 113 'getelementptr' 'layer2_weights_7_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [2/2] (3.25ns)   --->   "%layer2_weights_7_load = load i2 %layer2_weights_7_addr" [nn.cpp:73]   --->   Operation 114 'load' 'layer2_weights_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 3> <RAM>

State 8 <SV = 7> <Delay = 4.70>
ST_8 : Operation 115 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_3 = add i24 %shl_ln73_3, i24 %mul_ln73_4" [nn.cpp:73]   --->   Operation 115 'add' 'add_ln73_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 116 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_4)   --->   "%mul_ln73_5 = mul i24 %sext_ln73_5, i24 %conv_i86_5_cast_cast" [nn.cpp:73]   --->   Operation 116 'mul' 'mul_ln73_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_3, i32 8, i32 23" [nn.cpp:73]   --->   Operation 117 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln73_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_1, i8 0" [nn.cpp:73]   --->   Operation 118 'bitconcatenate' 'shl_ln73_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_4 = add i24 %shl_ln73_4, i24 %mul_ln73_5" [nn.cpp:73]   --->   Operation 119 'add' 'add_ln73_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 120 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_5)   --->   "%mul_ln73_6 = mul i24 %sext_ln73_6, i24 %conv_i86_6_cast_cast" [nn.cpp:73]   --->   Operation 120 'mul' 'mul_ln73_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 121 [1/2] (3.25ns)   --->   "%layer2_weights_7_load = load i2 %layer2_weights_7_addr" [nn.cpp:73]   --->   Operation 121 'load' 'layer2_weights_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 3> <RAM>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln73_7 = sext i10 %layer2_weights_7_load" [nn.cpp:73]   --->   Operation 122 'sext' 'sext_ln73_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [3/3] (1.45ns) (grouped into DSP with root node add_ln73_6)   --->   "%mul_ln73_7 = mul i24 %sext_ln73_7, i24 %zext_ln73_1_cast" [nn.cpp:73]   --->   Operation 123 'mul' 'mul_ln73_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 4.20>
ST_9 : Operation 124 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_4 = add i24 %shl_ln73_4, i24 %mul_ln73_5" [nn.cpp:73]   --->   Operation 124 'add' 'add_ln73_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 125 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_5)   --->   "%mul_ln73_6 = mul i24 %sext_ln73_6, i24 %conv_i86_6_cast_cast" [nn.cpp:73]   --->   Operation 125 'mul' 'mul_ln73_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_4, i32 8, i32 23" [nn.cpp:73]   --->   Operation 126 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln73_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_2, i8 0" [nn.cpp:73]   --->   Operation 127 'bitconcatenate' 'shl_ln73_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 128 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_5 = add i24 %shl_ln73_5, i24 %mul_ln73_6" [nn.cpp:73]   --->   Operation 128 'add' 'add_ln73_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 129 [2/3] (1.45ns) (grouped into DSP with root node add_ln73_6)   --->   "%mul_ln73_7 = mul i24 %sext_ln73_7, i24 %zext_ln73_1_cast" [nn.cpp:73]   --->   Operation 129 'mul' 'mul_ln73_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 4.20>
ST_10 : Operation 130 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_5 = add i24 %shl_ln73_5, i24 %mul_ln73_6" [nn.cpp:73]   --->   Operation 130 'add' 'add_ln73_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 131 [1/3] (0.00ns) (grouped into DSP with root node add_ln73_6)   --->   "%mul_ln73_7 = mul i24 %sext_ln73_7, i24 %zext_ln73_1_cast" [nn.cpp:73]   --->   Operation 131 'mul' 'mul_ln73_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_5, i32 8, i32 23" [nn.cpp:73]   --->   Operation 132 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%shl_ln73_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_3, i8 0" [nn.cpp:73]   --->   Operation 133 'bitconcatenate' 'shl_ln73_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_6 = add i24 %shl_ln73_6, i24 %mul_ln73_7" [nn.cpp:73]   --->   Operation 134 'add' 'add_ln73_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%layer2_bias_addr = getelementptr i6 %layer2_bias, i64 0, i64 %zext_ln18" [nn.cpp:75]   --->   Operation 135 'getelementptr' 'layer2_bias_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [2/2] (3.25ns)   --->   "%layer2_bias_load = load i2 %layer2_bias_addr" [nn.cpp:75]   --->   Operation 136 'load' 'layer2_bias_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 3> <RAM>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%max_val_load = load i16 %max_val"   --->   Operation 152 'load' 'max_val_load' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%layer2_output_1_load = load i16 %layer2_output_1"   --->   Operation 153 'load' 'layer2_output_1_load' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%layer2_output_1_1_load = load i16 %layer2_output_1_1"   --->   Operation 154 'load' 'layer2_output_1_1_load' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%layer2_output_1_2_load = load i16 %layer2_output_1_2"   --->   Operation 155 'load' 'layer2_output_1_2_load' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer2_output_2_03_out, i16 %layer2_output_1_2_load"   --->   Operation 156 'write' 'write_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer2_output_1_02_out, i16 %layer2_output_1_1_load"   --->   Operation 157 'write' 'write_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer2_output_0_01_out, i16 %layer2_output_1_load"   --->   Operation 158 'write' 'write_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %max_val_out, i16 %max_val_load"   --->   Operation 159 'write' 'write_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 160 'ret' 'ret_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 5.40>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [nn.cpp:69]   --->   Operation 137 'specpipeline' 'specpipeline_ln69' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%speclooptripcount_ln68 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [nn.cpp:68]   --->   Operation 138 'speclooptripcount' 'speclooptripcount_ln68' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [nn.cpp:68]   --->   Operation 139 'specloopname' 'specloopname_ln68' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln73_6 = add i24 %shl_ln73_6, i24 %mul_ln73_7" [nn.cpp:73]   --->   Operation 140 'add' 'add_ln73_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%sum = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln73_6, i32 8, i32 23" [nn.cpp:73]   --->   Operation 141 'partselect' 'sum' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/2] (3.25ns)   --->   "%layer2_bias_load = load i2 %layer2_bias_addr" [nn.cpp:75]   --->   Operation 142 'load' 'layer2_bias_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 3> <RAM>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i6 %layer2_bias_load" [nn.cpp:75]   --->   Operation 143 'sext' 'sext_ln75' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (2.14ns)   --->   "%layer2_output_1_4 = add i16 %sext_ln75, i16 %sum" [nn.cpp:75]   --->   Operation 144 'add' 'layer2_output_1_4' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%store_ln76 = store i16 %layer2_output_1_4, i16 %layer2_output_1_1" [nn.cpp:76]   --->   Operation 145 'store' 'store_ln76' <Predicate = (i_1 == 1)> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.body31.split17" [nn.cpp:76]   --->   Operation 146 'br' 'br_ln76' <Predicate = (i_1 == 1)> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%store_ln76 = store i16 %layer2_output_1_4, i16 %layer2_output_1" [nn.cpp:76]   --->   Operation 147 'store' 'store_ln76' <Predicate = (i_1 == 0)> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%store_ln76 = store i16 %layer2_output_1_4, i16 %max_val" [nn.cpp:76]   --->   Operation 148 'store' 'store_ln76' <Predicate = (i_1 == 0)> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.body31.split17" [nn.cpp:76]   --->   Operation 149 'br' 'br_ln76' <Predicate = (i_1 == 0)> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%store_ln76 = store i16 %layer2_output_1_4, i16 %layer2_output_1_2" [nn.cpp:76]   --->   Operation 150 'store' 'store_ln76' <Predicate = (i_1 != 0 & i_1 != 1)> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.body31.split17" [nn.cpp:76]   --->   Operation 151 'br' 'br_ln76' <Predicate = (i_1 != 0 & i_1 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.257ns
The critical path consists of the following:
	'alloca' operation ('i') [22]  (0.000 ns)
	'load' operation ('i', nn.cpp:68) on local variable 'i' [55]  (0.000 ns)
	'getelementptr' operation ('layer2_weights_0_addr', nn.cpp:73) [64]  (0.000 ns)
	'load' operation ('layer2_weights_0_load', nn.cpp:73) on array 'layer2_weights_0' [65]  (3.257 ns)

 <State 2>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_1_load', nn.cpp:73) on array 'layer2_weights_1' [69]  (3.257 ns)
	'mul' operation of DSP[74] ('mul_ln73_1', nn.cpp:73) [71]  (1.450 ns)

 <State 3>: 5.580ns
The critical path consists of the following:
	'mul' operation ('mul_ln73', nn.cpp:73) [67]  (5.580 ns)

 <State 4>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_3_load', nn.cpp:73) on array 'layer2_weights_3' [83]  (3.257 ns)
	'mul' operation of DSP[88] ('mul_ln73_3', nn.cpp:73) [85]  (1.450 ns)

 <State 5>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_4_load', nn.cpp:73) on array 'layer2_weights_4' [90]  (3.257 ns)
	'mul' operation of DSP[95] ('mul_ln73_4', nn.cpp:73) [92]  (1.450 ns)

 <State 6>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_5_load', nn.cpp:73) on array 'layer2_weights_5' [97]  (3.257 ns)
	'mul' operation of DSP[102] ('mul_ln73_5', nn.cpp:73) [99]  (1.450 ns)

 <State 7>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_6_load', nn.cpp:73) on array 'layer2_weights_6' [104]  (3.257 ns)
	'mul' operation of DSP[109] ('mul_ln73_6', nn.cpp:73) [106]  (1.450 ns)

 <State 8>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer2_weights_7_load', nn.cpp:73) on array 'layer2_weights_7' [111]  (3.257 ns)
	'mul' operation of DSP[116] ('mul_ln73_7', nn.cpp:73) [113]  (1.450 ns)

 <State 9>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[102] ('add_ln73_4', nn.cpp:73) [102]  (2.100 ns)
	'add' operation of DSP[109] ('add_ln73_5', nn.cpp:73) [109]  (2.100 ns)

 <State 10>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[109] ('add_ln73_5', nn.cpp:73) [109]  (2.100 ns)
	'add' operation of DSP[116] ('add_ln73_6', nn.cpp:73) [116]  (2.100 ns)

 <State 11>: 5.403ns
The critical path consists of the following:
	'load' operation ('layer2_bias_load', nn.cpp:75) on array 'layer2_bias' [119]  (3.257 ns)
	'add' operation ('layer2_output[1]', nn.cpp:75) [121]  (2.146 ns)
	'store' operation ('store_ln76', nn.cpp:76) of variable 'layer2_output[1]', nn.cpp:75 on local variable 'layer2_output[1]' [124]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
