Read Input:
Read output...
Check Inst <name> <libcell> <x> <y> format...
Check From/pin map To/pin  format...

Start checking...
check libType
check pins are in design
check pins are correct connected
check same CLK for banking
check netlist... step1
check netlist... step2
update timing...
Check pass! Scoring...
Final score:729080211.803689
