//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-26907403
// Cuda compilation tools, release 10.1, V10.1.243
// Based on LLVM 3.4svn
//

.version 6.4
.target sm_30
.address_size 64

	// .globl	convolute

.visible .entry convolute(
	.param .u64 convolute_param_0,
	.param .u64 convolute_param_1,
	.param .u64 convolute_param_2,
	.param .u32 convolute_param_3,
	.param .u32 convolute_param_4,
	.param .u32 convolute_param_5
)
{
	.reg .pred 	%p<8>;
	.reg .b32 	%r<64>;
	.reg .f64 	%fd<41>;
	.reg .b64 	%rd<37>;


	ld.param.u64 	%rd7, [convolute_param_0];
	ld.param.u64 	%rd8, [convolute_param_1];
	ld.param.u64 	%rd9, [convolute_param_2];
	ld.param.u32 	%r15, [convolute_param_3];
	ld.param.u32 	%r16, [convolute_param_4];
	ld.param.u32 	%r17, [convolute_param_5];
	mov.f64 	%fd39, 0d0000000000000000;
	setp.lt.s32	%p1, %r16, 1;
	@%p1 bra 	BB0_15;

	mov.u32 	%r19, %tid.z;
	mov.u32 	%r20, %tid.y;
	mov.u32 	%r21, %ctaid.y;
	mov.u32 	%r22, %ntid.y;
	mad.lo.s32 	%r23, %r22, %r21, %r20;
	mov.u32 	%r24, %tid.x;
	mov.u32 	%r25, %ntid.x;
	mov.u32 	%r26, %ctaid.x;
	mad.lo.s32 	%r27, %r25, %r26, %r24;
	mad.lo.s32 	%r28, %r23, %r15, %r27;
	mul.lo.s32 	%r1, %r28, %r16;
	mov.u32 	%r29, %ctaid.z;
	mov.u32 	%r30, %ntid.z;
	mad.lo.s32 	%r31, %r30, %r29, %r19;
	mul.lo.s32 	%r3, %r31, %r16;
	mov.f64 	%fd14, 0d0000000000000000;
	mov.u32 	%r18, 0;
	mov.u32 	%r59, %r18;
	mov.f64 	%fd39, %fd14;

BB0_2:
	mad.lo.s32 	%r5, %r59, %r15, %r1;
	add.s32 	%r36, %r59, %r3;
	mul.lo.s32 	%r6, %r36, %r16;
	and.b32  	%r35, %r16, 3;
	setp.eq.s32	%p2, %r35, 0;
	@%p2 bra 	BB0_3;

	setp.eq.s32	%p3, %r35, 1;
	@%p3 bra 	BB0_5;
	bra.uni 	BB0_6;

BB0_5:
	mov.u32 	%r61, %r18;
	bra.uni 	BB0_10;

BB0_3:
	mov.u32 	%r63, %r18;
	mov.f64 	%fd36, %fd39;
	mov.f64 	%fd39, %fd14;
	bra.uni 	BB0_11;

BB0_6:
	setp.eq.s32	%p4, %r35, 2;
	@%p4 bra 	BB0_7;
	bra.uni 	BB0_8;

BB0_7:
	mov.u32 	%r60, %r18;
	bra.uni 	BB0_9;

BB0_8:
	cvta.to.global.u64 	%rd10, %rd7;
	mul.wide.s32 	%rd11, %r5, 8;
	add.s64 	%rd12, %rd10, %rd11;
	cvta.to.global.u64 	%rd13, %rd8;
	mul.wide.s32 	%rd14, %r6, 8;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.f64 	%fd16, [%rd15];
	ld.global.f64 	%fd17, [%rd12];
	fma.rn.f64 	%fd39, %fd17, %fd16, %fd39;
	mov.u32 	%r60, 1;

BB0_9:
	add.s32 	%r38, %r5, %r60;
	cvta.to.global.u64 	%rd16, %rd7;
	mul.wide.s32 	%rd17, %r38, 8;
	add.s64 	%rd18, %rd16, %rd17;
	add.s32 	%r39, %r6, %r60;
	cvta.to.global.u64 	%rd19, %rd8;
	mul.wide.s32 	%rd20, %r39, 8;
	add.s64 	%rd21, %rd19, %rd20;
	ld.global.f64 	%fd18, [%rd21];
	ld.global.f64 	%fd19, [%rd18];
	fma.rn.f64 	%fd39, %fd19, %fd18, %fd39;
	add.s32 	%r61, %r60, 1;

BB0_10:
	add.s32 	%r40, %r5, %r61;
	cvta.to.global.u64 	%rd22, %rd7;
	mul.wide.s32 	%rd23, %r40, 8;
	add.s64 	%rd24, %rd22, %rd23;
	add.s32 	%r41, %r6, %r61;
	cvta.to.global.u64 	%rd25, %rd8;
	mul.wide.s32 	%rd26, %r41, 8;
	add.s64 	%rd27, %rd25, %rd26;
	ld.global.f64 	%fd20, [%rd27];
	ld.global.f64 	%fd21, [%rd24];
	fma.rn.f64 	%fd36, %fd21, %fd20, %fd39;
	add.s32 	%r63, %r61, 1;
	mov.f64 	%fd39, %fd36;

BB0_11:
	setp.lt.u32	%p5, %r16, 4;
	@%p5 bra 	BB0_14;

	add.s32 	%r42, %r3, %r59;
	mad.lo.s32 	%r43, %r16, %r42, %r63;
	cvta.to.global.u64 	%rd28, %rd8;
	mul.wide.s32 	%rd29, %r43, 8;
	add.s64 	%rd36, %rd28, %rd29;
	add.s32 	%r44, %r5, %r63;
	cvta.to.global.u64 	%rd30, %rd7;
	mul.wide.s32 	%rd31, %r44, 8;
	add.s64 	%rd35, %rd30, %rd31;
	mov.f64 	%fd39, %fd36;

BB0_13:
	ld.global.f64 	%fd22, [%rd36];
	ld.global.f64 	%fd23, [%rd35];
	fma.rn.f64 	%fd24, %fd23, %fd22, %fd39;
	ld.global.f64 	%fd25, [%rd36+8];
	ld.global.f64 	%fd26, [%rd35+8];
	fma.rn.f64 	%fd27, %fd26, %fd25, %fd24;
	ld.global.f64 	%fd28, [%rd36+16];
	ld.global.f64 	%fd29, [%rd35+16];
	fma.rn.f64 	%fd30, %fd29, %fd28, %fd27;
	ld.global.f64 	%fd31, [%rd36+24];
	ld.global.f64 	%fd32, [%rd35+24];
	fma.rn.f64 	%fd39, %fd32, %fd31, %fd30;
	add.s64 	%rd36, %rd36, 32;
	add.s64 	%rd35, %rd35, 32;
	add.s32 	%r63, %r63, 4;
	setp.lt.s32	%p6, %r63, %r16;
	@%p6 bra 	BB0_13;

BB0_14:
	add.s32 	%r59, %r59, 1;
	setp.lt.s32	%p7, %r59, %r16;
	@%p7 bra 	BB0_2;

BB0_15:
	mov.u32 	%r45, %ctaid.z;
	mov.u32 	%r46, %ntid.z;
	mov.u32 	%r47, %tid.z;
	mad.lo.s32 	%r48, %r46, %r45, %r47;
	mov.u32 	%r49, %ctaid.y;
	mov.u32 	%r50, %ntid.y;
	mov.u32 	%r51, %tid.y;
	mad.lo.s32 	%r52, %r50, %r49, %r51;
	mad.lo.s32 	%r53, %r48, %r17, %r52;
	mov.u32 	%r54, %ctaid.x;
	mov.u32 	%r55, %ntid.x;
	mov.u32 	%r56, %tid.x;
	mad.lo.s32 	%r57, %r55, %r54, %r56;
	mad.lo.s32 	%r58, %r53, %r17, %r57;
	cvta.to.global.u64 	%rd32, %rd9;
	mul.wide.s32 	%rd33, %r58, 8;
	add.s64 	%rd34, %rd32, %rd33;
	st.global.f64 	[%rd34], %fd39;
	ret;
}

	// .globl	relu
.visible .entry relu(
	.param .u64 relu_param_0,
	.param .u64 relu_param_1,
	.param .u32 relu_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<16>;
	.reg .f64 	%fd<3>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd1, [relu_param_0];
	ld.param.u64 	%rd2, [relu_param_1];
	ld.param.u32 	%r1, [relu_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %tid.x;
	mov.u32 	%r5, %ctaid.y;
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %tid.y;
	mad.lo.s32 	%r8, %r6, %r5, %r7;
	mov.u32 	%r9, %ctaid.z;
	mov.u32 	%r10, %ntid.z;
	mov.u32 	%r11, %tid.z;
	mad.lo.s32 	%r12, %r10, %r9, %r11;
	mad.lo.s32 	%r13, %r12, %r1, %r8;
	mad.lo.s32 	%r14, %r3, %r2, %r4;
	mad.lo.s32 	%r15, %r13, %r1, %r14;
	mul.wide.s32 	%rd5, %r15, 8;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.f64 	%fd1, [%rd6];
	setp.lt.f64	%p1, %fd1, 0d0000000000000000;
	add.s64 	%rd7, %rd3, %rd5;
	selp.f64	%fd2, 0d0000000000000000, %fd1, %p1;
	st.global.f64 	[%rd7], %fd2;
	ret;
}

	// .globl	output
.visible .entry output(
	.param .u64 output_param_0,
	.param .u64 output_param_1,
	.param .u64 output_param_2,
	.param .u32 output_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .b32 	%r<27>;
	.reg .f64 	%fd<36>;
	.reg .b64 	%rd<29>;


	ld.param.u64 	%rd10, [output_param_0];
	ld.param.u64 	%rd11, [output_param_1];
	ld.param.u64 	%rd9, [output_param_2];
	ld.param.u32 	%r13, [output_param_3];
	cvta.to.global.u64 	%rd1, %rd10;
	cvta.to.global.u64 	%rd2, %rd11;
	mov.u32 	%r1, %ntid.z;
	mov.u32 	%r2, %ctaid.z;
	mov.u32 	%r3, %tid.z;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	mov.f64 	%fd35, 0d0000000000000000;
	setp.lt.s32	%p1, %r13, 1;
	@%p1 bra 	BB2_10;

	mul.lo.s32 	%r5, %r4, %r13;
	and.b32  	%r17, %r13, 3;
	mov.f64 	%fd35, 0d0000000000000000;
	mov.u32 	%r25, 0;
	setp.eq.s32	%p2, %r17, 0;
	@%p2 bra 	BB2_7;

	setp.eq.s32	%p3, %r17, 1;
	@%p3 bra 	BB2_6;

	setp.eq.s32	%p4, %r17, 2;
	@%p4 bra 	BB2_5;

	mul.wide.s32 	%rd12, %r5, 8;
	add.s64 	%rd13, %rd2, %rd12;
	ld.global.f64 	%fd14, [%rd1];
	ld.global.f64 	%fd15, [%rd13];
	fma.rn.f64 	%fd35, %fd15, %fd14, 0d0000000000000000;
	mov.u32 	%r25, 1;

BB2_5:
	add.s32 	%r19, %r25, %r5;
	mul.wide.s32 	%rd14, %r19, 8;
	add.s64 	%rd15, %rd2, %rd14;
	mul.wide.u32 	%rd16, %r25, 8;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.f64 	%fd16, [%rd17];
	ld.global.f64 	%fd17, [%rd15];
	fma.rn.f64 	%fd35, %fd17, %fd16, %fd35;
	add.s32 	%r25, %r25, 1;

BB2_6:
	add.s32 	%r20, %r25, %r5;
	mul.wide.s32 	%rd18, %r20, 8;
	add.s64 	%rd19, %rd2, %rd18;
	mul.wide.s32 	%rd20, %r25, 8;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.f64 	%fd18, [%rd21];
	ld.global.f64 	%fd19, [%rd19];
	fma.rn.f64 	%fd35, %fd19, %fd18, %fd35;
	add.s32 	%r25, %r25, 1;

BB2_7:
	setp.lt.u32	%p5, %r13, 4;
	@%p5 bra 	BB2_10;

	mul.wide.s32 	%rd22, %r25, 8;
	add.s64 	%rd28, %rd1, %rd22;
	mad.lo.s32 	%r22, %r13, %r4, %r25;
	mul.wide.s32 	%rd23, %r22, 8;
	add.s64 	%rd27, %rd2, %rd23;

BB2_9:
	ld.global.f64 	%fd20, [%rd28];
	ld.global.f64 	%fd21, [%rd27];
	fma.rn.f64 	%fd22, %fd21, %fd20, %fd35;
	ld.global.f64 	%fd23, [%rd28+8];
	ld.global.f64 	%fd24, [%rd27+8];
	fma.rn.f64 	%fd25, %fd24, %fd23, %fd22;
	ld.global.f64 	%fd26, [%rd28+16];
	ld.global.f64 	%fd27, [%rd27+16];
	fma.rn.f64 	%fd28, %fd27, %fd26, %fd25;
	ld.global.f64 	%fd29, [%rd28+24];
	ld.global.f64 	%fd30, [%rd27+24];
	fma.rn.f64 	%fd35, %fd30, %fd29, %fd28;
	add.s64 	%rd28, %rd28, 32;
	add.s64 	%rd27, %rd27, 32;
	add.s32 	%r25, %r25, 4;
	setp.lt.s32	%p6, %r25, %r13;
	@%p6 bra 	BB2_9;

BB2_10:
	cvta.to.global.u64 	%rd24, %rd9;
	mul.wide.s32 	%rd25, %r4, 8;
	add.s64 	%rd26, %rd24, %rd25;
	st.global.f64 	[%rd26], %fd35;
	ret;
}


