
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_ff_n40C_1v95 Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _6_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                 12.500000   18.070000 v input external delay
     1    0.002605    0.000000    0.000000   18.070000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000024    0.000012   18.070011 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.007872    0.036485    0.063983   18.133995 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.036486    0.000233   18.134228 v _3_/A (sky130_fd_sc_hd__inv_2)
     1    0.004582    0.022699    0.035875   18.170103 ^ _3_/Y (sky130_fd_sc_hd__inv_2)
                                                         _1_ (net)
                      0.022699    0.000028   18.170132 ^ _6_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                             18.170132   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.074857    0.006459   29.823568 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.052455    0.054225    0.110262   29.933830 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.054235    0.000654   29.934484 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.100000   29.834486   clock uncertainty
                                  0.000000   29.834486   clock reconvergence pessimism
                                  0.148678   29.983164   library recovery time
                                             29.983164   data required time
---------------------------------------------------------------------------------------------
                                             29.983164   data required time
                                            -18.170132   data arrival time
---------------------------------------------------------------------------------------------
                                             11.813033   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003251    0.840000    0.000000   10.180000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.840048    0.000026   10.180026 ^ hold125/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002428    0.035152    0.407950   10.587976 ^ hold125/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net217 (net)
                      0.035152    0.000014   10.587991 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004839    0.051110    0.402822   10.990812 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net105 (net)
                      0.051110    0.000090   10.990902 ^ input24/A (sky130_fd_sc_hd__buf_4)
     1    0.014453    0.038052    0.087376   11.078279 ^ input24/X (sky130_fd_sc_hd__buf_4)
                                                         net24 (net)
                      0.038068    0.000781   11.079059 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.072284    0.536433    0.756576   11.835635 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net106 (net)
                      0.536908    0.013893   11.849528 ^ SRAM_0/DI[1] (EF_SRAM_1024x32)
                                             11.849528   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.740450   29.134516   library setup time
                                             29.134516   data required time
---------------------------------------------------------------------------------------------
                                             29.134516   data required time
                                            -11.849528   data arrival time
---------------------------------------------------------------------------------------------
                                             17.284988   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003409    0.840000    0.000000   10.180000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.840054    0.000028   10.180029 ^ hold127/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002534    0.035747    0.408654   10.588682 ^ hold127/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net219 (net)
                      0.035747    0.000027   10.588709 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002630    0.037892    0.389266   10.977974 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net109 (net)
                      0.037892    0.000010   10.977984 ^ input13/A (sky130_fd_sc_hd__buf_4)
     1    0.018336    0.045426    0.089449   11.067433 ^ input13/X (sky130_fd_sc_hd__buf_4)
                                                         net13 (net)
                      0.045504    0.001289   11.068723 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.072466    0.537624    0.759036   11.827759 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net110 (net)
                      0.538118    0.014177   11.841936 ^ SRAM_0/DI[0] (EF_SRAM_1024x32)
                                             11.841936   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.740735   29.134230   library setup time
                                             29.134230   data required time
---------------------------------------------------------------------------------------------
                                             29.134230   data required time
                                            -11.841936   data arrival time
---------------------------------------------------------------------------------------------
                                             17.292294   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003874    0.840000    0.000000   10.180000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.840075    0.000039   10.180039 ^ hold120/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002582    0.036029    0.408981   10.589021 ^ hold120/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net212 (net)
                      0.036029    0.000027   10.589047 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002858    0.037711    0.390854   10.979901 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net99 (net)
                      0.037711    0.000026   10.979927 ^ input35/A (sky130_fd_sc_hd__buf_4)
     1    0.017801    0.044431    0.088722   11.068649 ^ input35/X (sky130_fd_sc_hd__buf_4)
                                                         net35 (net)
                      0.044489    0.001043   11.069693 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.069255    0.514365    0.742725   11.812417 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net100 (net)
                      0.514787    0.012818   11.825235 ^ SRAM_0/DI[2] (EF_SRAM_1024x32)
                                             11.825235   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.735238   29.139729   library setup time
                                             29.139729   data required time
---------------------------------------------------------------------------------------------
                                             29.139729   data required time
                                            -11.825235   data arrival time
---------------------------------------------------------------------------------------------
                                             17.314491   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.070819    0.059146    2.466828    8.396002 ^ SRAM_0/DO[30] (EF_SRAM_1024x32)
                                                         net75 (net)
                      0.063642    0.019502    8.415504 ^ output75/A (sky130_fd_sc_hd__buf_12)
     1    0.191062    0.166348    0.180854    8.596356 ^ output75/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[30] (net)
                      0.166384    0.002133    8.598489 ^ wbs_dat_o[30] (out)
                                              8.598489   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.598489   data arrival time
---------------------------------------------------------------------------------------------
                                             17.331509   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.068498    0.058445    2.466432    8.395605 ^ SRAM_0/DO[31] (EF_SRAM_1024x32)
                                                         net76 (net)
                      0.061883    0.018773    8.414379 ^ output76/A (sky130_fd_sc_hd__buf_12)
     1    0.190880    0.166169    0.180431    8.594810 ^ output76/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[31] (net)
                      0.166200    0.002005    8.596814 ^ wbs_dat_o[31] (out)
                                              8.596814   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.596814   data arrival time
---------------------------------------------------------------------------------------------
                                             17.333185   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.069945    0.059510    2.468798    8.397971 ^ SRAM_0/DO[2] (EF_SRAM_1024x32)
                                                         net74 (net)
                      0.062086    0.013732    8.411703 ^ output74/A (sky130_fd_sc_hd__buf_12)
     1    0.190730    0.166111    0.180533    8.592237 ^ output74/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[2] (net)
                      0.166137    0.001798    8.594034 ^ wbs_dat_o[2] (out)
                                              8.594034   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.594034   data arrival time
---------------------------------------------------------------------------------------------
                                             17.335964   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.062402    0.056317    2.465513    8.394686 ^ SRAM_0/DO[28] (EF_SRAM_1024x32)
                                                         net72 (net)
                      0.058063    0.015243    8.409929 ^ output72/A (sky130_fd_sc_hd__buf_12)
     1    0.191113    0.166361    0.179504    8.589433 ^ output72/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[28] (net)
                      0.166402    0.002270    8.591702 ^ wbs_dat_o[28] (out)
                                              8.591702   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.591702   data arrival time
---------------------------------------------------------------------------------------------
                                             17.338295   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.065068    0.057643    2.467380    8.396553 ^ SRAM_0/DO[3] (EF_SRAM_1024x32)
                                                         net77 (net)
                      0.059440    0.012112    8.408665 ^ output77/A (sky130_fd_sc_hd__buf_12)
     1    0.190988    0.166297    0.180079    8.588744 ^ output77/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[3] (net)
                      0.166323    0.001799    8.590544 ^ wbs_dat_o[3] (out)
                                              8.590544   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.590544   data arrival time
---------------------------------------------------------------------------------------------
                                             17.339455   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.079975    0.062488    2.475336    8.404510 ^ SRAM_0/DO[1] (EF_SRAM_1024x32)
                                                         net63 (net)
                      0.062488    0.003298    8.407807 ^ output63/A (sky130_fd_sc_hd__buf_12)
     1    0.190423    0.166320    0.181308    8.589115 ^ output63/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[1] (net)
                      0.166333    0.001269    8.590384 ^ wbs_dat_o[1] (out)
                                              8.590384   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.590384   data arrival time
---------------------------------------------------------------------------------------------
                                             17.339613   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.063002    0.056545    2.465912    8.395085 ^ SRAM_0/DO[22] (EF_SRAM_1024x32)
                                                         net66 (net)
                      0.058267    0.013459    8.408544 ^ output66/A (sky130_fd_sc_hd__buf_12)
     1    0.190848    0.166174    0.179725    8.588268 ^ output66/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[22] (net)
                      0.166199    0.001799    8.590067 ^ wbs_dat_o[22] (out)
                                              8.590067   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.590067   data arrival time
---------------------------------------------------------------------------------------------
                                             17.339933   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.076438    0.061110    2.474042    8.403215 ^ SRAM_0/DO[0] (EF_SRAM_1024x32)
                                                         net52 (net)
                      0.061110    0.003638    8.406854 ^ output52/A (sky130_fd_sc_hd__buf_12)
     1    0.191159    0.166416    0.180276    8.587130 ^ output52/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[0] (net)
                      0.166454    0.002209    8.589338 ^ wbs_dat_o[0] (out)
                                              8.589338   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.589338   data arrival time
---------------------------------------------------------------------------------------------
                                             17.340660   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.059972    0.055572    2.465439    8.394612 ^ SRAM_0/DO[19] (EF_SRAM_1024x32)
                                                         net62 (net)
                      0.056635    0.012947    8.407559 ^ output62/A (sky130_fd_sc_hd__buf_12)
     1    0.190713    0.166025    0.179396    8.586955 ^ output62/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[19] (net)
                      0.166045    0.001616    8.588571 ^ wbs_dat_o[19] (out)
                                              8.588571   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.588571   data arrival time
---------------------------------------------------------------------------------------------
                                             17.341429   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.062871    0.056777    2.466692    8.395865 ^ SRAM_0/DO[16] (EF_SRAM_1024x32)
                                                         net59 (net)
                      0.058051    0.010746    8.406611 ^ output59/A (sky130_fd_sc_hd__buf_12)
     1    0.190885    0.166202    0.179697    8.586308 ^ output59/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[16] (net)
                      0.166228    0.001799    8.588107 ^ wbs_dat_o[16] (out)
                                              8.588107   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.588107   data arrival time
---------------------------------------------------------------------------------------------
                                             17.341890   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.060956    0.055935    2.465818    8.394992 ^ SRAM_0/DO[18] (EF_SRAM_1024x32)
                                                         net61 (net)
                      0.057420    0.011640    8.406632 ^ output61/A (sky130_fd_sc_hd__buf_12)
     1    0.190840    0.166160    0.179526    8.586158 ^ output61/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[18] (net)
                      0.166185    0.001799    8.587956 ^ wbs_dat_o[18] (out)
                                              8.587956   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.587956   data arrival time
---------------------------------------------------------------------------------------------
                                             17.342043   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.057185    0.054535    2.464855    8.394029 ^ SRAM_0/DO[24] (EF_SRAM_1024x32)
                                                         net68 (net)
                      0.055524    0.011227    8.405255 ^ output68/A (sky130_fd_sc_hd__buf_12)
     1    0.191941    0.166491    0.179133    8.584389 ^ output68/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[24] (net)
                      0.166553    0.002800    8.587188 ^ wbs_dat_o[24] (out)
                                              8.587188   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.587188   data arrival time
---------------------------------------------------------------------------------------------
                                             17.342810   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.071035    0.058470    2.471799    8.400972 ^ SRAM_0/DO[27] (EF_SRAM_1024x32)
                                                         net71 (net)
                      0.058470    0.003854    8.404826 ^ output71/A (sky130_fd_sc_hd__buf_12)
     1    0.190917    0.166244    0.179749    8.584575 ^ output71/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[27] (net)
                      0.166272    0.001892    8.586467 ^ wbs_dat_o[27] (out)
                                              8.586467   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.586467   data arrival time
---------------------------------------------------------------------------------------------
                                             17.343531   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.058150    0.054940    2.465244    8.394417 ^ SRAM_0/DO[5] (EF_SRAM_1024x32)
                                                         net79 (net)
                      0.055850    0.010922    8.405339 ^ output79/A (sky130_fd_sc_hd__buf_12)
     1    0.190499    0.166358    0.179800    8.585139 ^ output79/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[5] (net)
                      0.166372    0.001338    8.586477 ^ wbs_dat_o[5] (out)
                                              8.586477   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.586477   data arrival time
---------------------------------------------------------------------------------------------
                                             17.343521   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.058919    0.048583    2.465925    8.395098 ^ SRAM_0/DO[4] (EF_SRAM_1024x32)
                                                         net78 (net)
                      0.055908    0.010086    8.405185 ^ output78/A (sky130_fd_sc_hd__buf_12)
     1    0.190960    0.166244    0.179249    8.584433 ^ output78/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[4] (net)
                      0.166270    0.001800    8.586233 ^ wbs_dat_o[4] (out)
                                              8.586233   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.586233   data arrival time
---------------------------------------------------------------------------------------------
                                             17.343765   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.069145    0.058145    2.471228    8.400401 ^ SRAM_0/DO[23] (EF_SRAM_1024x32)
                                                         net67 (net)
                      0.058145    0.003395    8.403796 ^ output67/A (sky130_fd_sc_hd__buf_12)
     1    0.190474    0.165801    0.179791    8.583588 ^ output67/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[23] (net)
                      0.165815    0.001338    8.584926 ^ wbs_dat_o[23] (out)
                                              8.584926   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.584926   data arrival time
---------------------------------------------------------------------------------------------
                                             17.345074   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.053991    0.053276    2.463862    8.393036 ^ SRAM_0/DO[17] (EF_SRAM_1024x32)
                                                         net60 (net)
                      0.053999    0.010575    8.403610 ^ output60/A (sky130_fd_sc_hd__buf_12)
     1    0.191068    0.166347    0.178708    8.582318 ^ output60/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[17] (net)
                      0.166380    0.002042    8.584360 ^ wbs_dat_o[17] (out)
                                              8.584360   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.584360   data arrival time
---------------------------------------------------------------------------------------------
                                             17.345638   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.056823    0.048728    2.465289    8.394463 ^ SRAM_0/DO[7] (EF_SRAM_1024x32)
                                                         net81 (net)
                      0.054866    0.009001    8.403463 ^ output81/A (sky130_fd_sc_hd__buf_12)
     1    0.190470    0.166307    0.179595    8.583058 ^ output81/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[7] (net)
                      0.166320    0.001270    8.584328 ^ wbs_dat_o[7] (out)
                                              8.584328   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.584328   data arrival time
---------------------------------------------------------------------------------------------
                                             17.345671   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.053911    0.053279    2.463912    8.393085 ^ SRAM_0/DO[25] (EF_SRAM_1024x32)
                                                         net69 (net)
                      0.053940    0.010211    8.403297 ^ output69/A (sky130_fd_sc_hd__buf_12)
     1    0.190939    0.166238    0.178641    8.581938 ^ output69/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[25] (net)
                      0.166269    0.002006    8.583943 ^ wbs_dat_o[25] (out)
                                              8.583943   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.583943   data arrival time
---------------------------------------------------------------------------------------------
                                             17.346054   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.051408    0.052294    2.463403    8.392576 ^ SRAM_0/DO[29] (EF_SRAM_1024x32)
                                                         net73 (net)
                      0.053059    0.010825    8.403401 ^ output73/A (sky130_fd_sc_hd__buf_12)
     1    0.190981    0.166264    0.178463    8.581864 ^ output73/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[29] (net)
                      0.166296    0.002006    8.583871 ^ wbs_dat_o[29] (out)
                                              8.583871   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.583871   data arrival time
---------------------------------------------------------------------------------------------
                                             17.346128   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.062938    0.055622    2.469103    8.398276 ^ SRAM_0/DO[26] (EF_SRAM_1024x32)
                                                         net70 (net)
                      0.055622    0.003058    8.401334 ^ output70/A (sky130_fd_sc_hd__buf_12)
     1    0.191203    0.165906    0.179022    8.580357 ^ output70/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[26] (net)
                      0.165950    0.002363    8.582720 ^ wbs_dat_o[26] (out)
                                              8.582720   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.582720   data arrival time
---------------------------------------------------------------------------------------------
                                             17.347281   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.064788    0.056427    2.469719    8.398892 ^ SRAM_0/DO[21] (EF_SRAM_1024x32)
                                                         net65 (net)
                      0.056427    0.002965    8.401857 ^ output65/A (sky130_fd_sc_hd__buf_12)
     1    0.190579    0.165893    0.179363    8.581221 ^ output65/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[21] (net)
                      0.165910    0.001477    8.582698 ^ wbs_dat_o[21] (out)
                                              8.582698   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.582698   data arrival time
---------------------------------------------------------------------------------------------
                                             17.347301   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.050718    0.051809    2.462867    8.392040 ^ SRAM_0/DO[20] (EF_SRAM_1024x32)
                                                         net64 (net)
                      0.052454    0.009896    8.401937 ^ output64/A (sky130_fd_sc_hd__buf_12)
     1    0.190842    0.166119    0.178384    8.580320 ^ output64/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[20] (net)
                      0.166145    0.001799    8.582119 ^ wbs_dat_o[20] (out)
                                              8.582119   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.582119   data arrival time
---------------------------------------------------------------------------------------------
                                             17.347879   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.052425    0.046907    2.463880    8.393054 ^ SRAM_0/DO[6] (EF_SRAM_1024x32)
                                                         net80 (net)
                      0.047708    0.008565    8.401618 ^ output80/A (sky130_fd_sc_hd__buf_12)
     1    0.191106    0.166320    0.177305    8.578923 ^ output80/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[6] (net)
                      0.166352    0.002008    8.580932 ^ wbs_dat_o[6] (out)
                                              8.580932   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.580932   data arrival time
---------------------------------------------------------------------------------------------
                                             17.349066   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.051657    0.046674    2.463689    8.392862 ^ SRAM_0/DO[8] (EF_SRAM_1024x32)
                                                         net82 (net)
                      0.047338    0.008169    8.401031 ^ output82/A (sky130_fd_sc_hd__buf_12)
     1    0.190631    0.166495    0.177894    8.578925 ^ output82/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[8] (net)
                      0.166512    0.001478    8.580403 ^ wbs_dat_o[8] (out)
                                              8.580403   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.580403   data arrival time
---------------------------------------------------------------------------------------------
                                             17.349596   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.049980    0.046794    2.463390    8.392563 ^ SRAM_0/DO[10] (EF_SRAM_1024x32)
                                                         net53 (net)
                      0.047146    0.007436    8.400000 ^ output53/A (sky130_fd_sc_hd__buf_12)
     1    0.190955    0.166166    0.177230    8.577229 ^ output53/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[10] (net)
                      0.166191    0.001800    8.579029 ^ wbs_dat_o[10] (out)
                                              8.579029   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.579029   data arrival time
---------------------------------------------------------------------------------------------
                                             17.350969   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.047331    0.045999    2.462467    8.391641 ^ SRAM_0/DO[9] (EF_SRAM_1024x32)
                                                         net83 (net)
                      0.046332    0.006947    8.398588 ^ output83/A (sky130_fd_sc_hd__buf_12)
     1    0.191563    0.166110    0.176937    8.575524 ^ output83/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[9] (net)
                      0.166164    0.002597    8.578121 ^ wbs_dat_o[9] (out)
                                              8.578121   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.578121   data arrival time
---------------------------------------------------------------------------------------------
                                             17.351877   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.045837    0.046630    2.462229    8.391402 ^ SRAM_0/DO[11] (EF_SRAM_1024x32)
                                                         net54 (net)
                      0.046649    0.005978    8.397381 ^ output54/A (sky130_fd_sc_hd__buf_12)
     1    0.191089    0.166289    0.177100    8.574481 ^ output54/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[11] (net)
                      0.166318    0.001939    8.576420 ^ wbs_dat_o[11] (out)
                                              8.576420   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.576420   data arrival time
---------------------------------------------------------------------------------------------
                                             17.353579   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.043715    0.046284    2.461539    8.390713 ^ SRAM_0/DO[12] (EF_SRAM_1024x32)
                                                         net55 (net)
                      0.046284    0.005421    8.396132 ^ output55/A (sky130_fd_sc_hd__buf_12)
     1    0.190447    0.165677    0.177047    8.573180 ^ output55/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[12] (net)
                      0.165691    0.001338    8.574518 ^ wbs_dat_o[12] (out)
                                              8.574518   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.574518   data arrival time
---------------------------------------------------------------------------------------------
                                             17.355480   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.036899    0.046388    2.459323    8.388496 ^ SRAM_0/DO[13] (EF_SRAM_1024x32)
                                                         net56 (net)
                      0.046388    0.004132    8.392628 ^ output56/A (sky130_fd_sc_hd__buf_12)
     1    0.191232    0.166415    0.177061    8.569689 ^ output56/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[13] (net)
                      0.166448    0.002033    8.571722 ^ wbs_dat_o[13] (out)
                                              8.571722   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.571722   data arrival time
---------------------------------------------------------------------------------------------
                                             17.358274   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.028131    0.042673    2.456342    8.385515 ^ SRAM_0/DO[14] (EF_SRAM_1024x32)
                                                         net57 (net)
                      0.042716    0.002706    8.388222 ^ output57/A (sky130_fd_sc_hd__buf_12)
     1    0.190846    0.166038    0.176146    8.564368 ^ output57/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[14] (net)
                      0.166064    0.001799    8.566167 ^ wbs_dat_o[14] (out)
                                              8.566167   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.566167   data arrival time
---------------------------------------------------------------------------------------------
                                             17.363832   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000590    5.755290 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.161948    5.917238 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.011935    5.929173 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.026569    0.041998    2.455817    8.384990 ^ SRAM_0/DO[15] (EF_SRAM_1024x32)
                                                         net58 (net)
                      0.042027    0.002275    8.387264 ^ output58/A (sky130_fd_sc_hd__buf_12)
     1    0.190969    0.166145    0.175997    8.563261 ^ output58/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[15] (net)
                      0.166173    0.001892    8.565153 ^ wbs_dat_o[15] (out)
                                              8.565153   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.565153   data arrival time
---------------------------------------------------------------------------------------------
                                             17.364843   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003583    0.840000    0.000000   10.180000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.840051    0.000027   10.180027 ^ hold122/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003238    0.040162    0.413377   10.593404 ^ hold122/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net214 (net)
                      0.040162    0.000043   10.593447 ^ hold65/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002852    0.037674    0.391747   10.985193 ^ hold65/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net157 (net)
                      0.037674    0.000028   10.985221 ^ input38/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.017443    0.048851    0.106356   11.091577 ^ input38/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net38 (net)
                      0.048875    0.001075   11.092651 ^ hold66/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.059382    0.442555    0.693481   11.786133 ^ hold66/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net158 (net)
                      0.442971    0.009291   11.795424 ^ SRAM_0/DI[3] (EF_SRAM_1024x32)
                                             11.795424   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.711053   29.163914   library setup time
                                             29.163914   data required time
---------------------------------------------------------------------------------------------
                                             29.163914   data required time
                                            -11.795424   data arrival time
---------------------------------------------------------------------------------------------
                                             17.368490   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003284    0.840000    0.000000   10.180000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.840048    0.000025   10.180025 ^ hold117/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002034    0.032991    0.405303   10.585328 ^ hold117/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.032991    0.000018   10.585346 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002679    0.036577    0.388969   10.974315 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net139 (net)
                      0.036577    0.000025   10.974340 ^ input39/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.017259    0.048512    0.105667   11.080007 ^ input39/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net39 (net)
                      0.048537    0.001092   11.081099 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.056282    0.420095    0.677426   11.758524 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net140 (net)
                      0.420440    0.008052   11.766577 ^ SRAM_0/DI[4] (EF_SRAM_1024x32)
                                             11.766577   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.702874   29.172091   library setup time
                                             29.172091   data required time
---------------------------------------------------------------------------------------------
                                             29.172091   data required time
                                            -11.766577   data arrival time
---------------------------------------------------------------------------------------------
                                             17.405516   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002876    0.840000    0.000000   10.180000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.840037    0.000020   10.180019 v hold118/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003009    0.039066    0.621692   10.801712 v hold118/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net210 (net)
                      0.039066    0.000036   10.801748 v hold59/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003541    0.041518    0.385816   11.187564 v hold59/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net151 (net)
                      0.041518    0.000046   11.187611 v input28/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.033433    0.056062    0.131150   11.318761 v input28/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net28 (net)
                      0.056467    0.004012   11.322772 v hold60/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045414    0.165596    0.523079   11.845851 v hold60/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net152 (net)
                      0.165821    0.005699   11.851549 v SRAM_0/DI[23] (EF_SRAM_1024x32)
                                             11.851549   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.614053   29.260912   library setup time
                                             29.260912   data required time
---------------------------------------------------------------------------------------------
                                             29.260912   data required time
                                            -11.851549   data arrival time
---------------------------------------------------------------------------------------------
                                             17.409363   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002875    0.840000    0.000000   10.180000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.840038    0.000020   10.180019 v hold116/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003287    0.040416    0.623444   10.803464 v hold116/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.040416    0.000042   10.803506 v hold53/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003551    0.041548    0.386415   11.189921 v hold53/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net145 (net)
                      0.041548    0.000047   11.189968 v input26/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.034198    0.057030    0.131936   11.321904 v input26/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net26 (net)
                      0.057438    0.004071   11.325975 v hold54/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043295    0.159146    0.518381   11.844356 v hold54/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net146 (net)
                      0.159332    0.005118   11.849474 v SRAM_0/DI[21] (EF_SRAM_1024x32)
                                             11.849474   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.611625   29.263342   library setup time
                                             29.263342   data required time
---------------------------------------------------------------------------------------------
                                             29.263342   data required time
                                            -11.849474   data arrival time
---------------------------------------------------------------------------------------------
                                             17.413868   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.004145    0.840000    0.000000   10.180000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.840069    0.000036   10.180037 v hold123/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002962    0.038845    0.621399   10.801435 v hold123/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net215 (net)
                      0.038845    0.000036   10.801472 v hold69/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005412    0.047312    0.394559   11.196031 v hold69/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.047312    0.000102   11.196134 v input30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.028733    0.050305    0.128543   11.324677 v input30/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net30 (net)
                      0.050667    0.003564   11.328241 v hold70/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043248    0.159027    0.515334   11.843575 v hold70/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.159247    0.005551   11.849127 v SRAM_0/DI[25] (EF_SRAM_1024x32)
                                             11.849127   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.611594   29.263371   library setup time
                                             29.263371   data required time
---------------------------------------------------------------------------------------------
                                             29.263371   data required time
                                            -11.849127   data arrival time
---------------------------------------------------------------------------------------------
                                             17.414246   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002578    0.840000    0.000000   10.180000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.840029    0.000015   10.180016 v hold115/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003584    0.041953    0.625314   10.805329 v hold115/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.041953    0.000050   10.805379 v hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003312    0.040345    0.385519   11.190898 v hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net141 (net)
                      0.040345    0.000044   11.190943 v input20/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.035157    0.058187    0.132590   11.323533 v input20/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net20 (net)
                      0.058571    0.003995   11.327528 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042036    0.155251    0.516187   11.843715 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net142 (net)
                      0.155380    0.004259   11.847974 v SRAM_0/DI[16] (EF_SRAM_1024x32)
                                             11.847974   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.610147   29.264818   library setup time
                                             29.264818   data required time
---------------------------------------------------------------------------------------------
                                             29.264818   data required time
                                            -11.847974   data arrival time
---------------------------------------------------------------------------------------------
                                             17.416845   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003254    0.840000    0.000000   10.180000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.840050    0.000026   10.180026 v hold128/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002829    0.038237    0.620556   10.800582 v hold128/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net220 (net)
                      0.038237    0.000036   10.800618 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003752    0.042448    0.386717   11.187336 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net115 (net)
                      0.042448    0.000046   11.187382 v input34/A (sky130_fd_sc_hd__buf_4)
     1    0.027189    0.037877    0.114905   11.302286 v input34/X (sky130_fd_sc_hd__buf_4)
                                                         net34 (net)
                      0.038377    0.003504   11.305790 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048322    0.175742    0.522475   11.828266 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net116 (net)
                      0.176072    0.007066   11.835332 v SRAM_0/DI[29] (EF_SRAM_1024x32)
                                             11.835332   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.617888   29.257078   library setup time
                                             29.257078   data required time
---------------------------------------------------------------------------------------------
                                             29.257078   data required time
                                            -11.835332   data arrival time
---------------------------------------------------------------------------------------------
                                             17.421745   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003134    0.840000    0.000000   10.180000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.840045    0.000023   10.180023 v hold109/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002820    0.038198    0.620502   10.800526 v hold109/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.038198    0.000035   10.800560 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002200    0.036873    0.377001   11.177561 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net133 (net)
                      0.036873    0.000009   11.177569 v input22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.034735    0.057595    0.130766   11.308335 v input22/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net22 (net)
                      0.057958    0.003657   11.311992 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043510    0.159717    0.519502   11.831493 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net134 (net)
                      0.159896    0.005037   11.836531 v SRAM_0/DI[18] (EF_SRAM_1024x32)
                                             11.836531   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.611836   29.263130   library setup time
                                             29.263130   data required time
---------------------------------------------------------------------------------------------
                                             29.263130   data required time
                                            -11.836531   data arrival time
---------------------------------------------------------------------------------------------
                                             17.426600   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002820    0.840000    0.000000   10.180000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.840038    0.000020   10.180019 v hold108/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002066    0.035502    0.615745   10.795765 v hold108/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.035502    0.000020   10.795784 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003041    0.039141    0.381230   11.177014 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net129 (net)
                      0.039141    0.000038   11.177052 v input41/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.014226    0.033285    0.108542   11.285594 v input41/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net41 (net)
                      0.033309    0.000852   11.286446 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052289    0.186500    0.531633   11.818079 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net130 (net)
                      0.186761    0.006517   11.824596 v SRAM_0/DI[6] (EF_SRAM_1024x32)
                                             11.824596   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.621888   29.253077   library setup time
                                             29.253077   data required time
---------------------------------------------------------------------------------------------
                                             29.253077   data required time
                                            -11.824596   data arrival time
---------------------------------------------------------------------------------------------
                                             17.428480   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003514    0.840000    0.000000   10.180000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.840059    0.000031   10.180032 v hold105/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002193    0.035986    0.616547   10.796578 v hold105/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.035986    0.000021   10.796599 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002364    0.036670    0.377146   11.173746 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net111 (net)
                      0.036670    0.000022   11.173768 v input44/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.014507    0.033672    0.107879   11.281647 v input44/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net44 (net)
                      0.033696    0.000867   11.282514 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.053248    0.189306    0.534640   11.817154 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net112 (net)
                      0.189547    0.006330   11.823483 v SRAM_0/DI[9] (EF_SRAM_1024x32)
                                             11.823483   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.622930   29.252037   library setup time
                                             29.252037   data required time
---------------------------------------------------------------------------------------------
                                             29.252037   data required time
                                            -11.823483   data arrival time
---------------------------------------------------------------------------------------------
                                             17.428551   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002464    0.840000    0.000000   10.180000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.840027    0.000014   10.180015 v hold119/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002422    0.036812    0.617988   10.798003 v hold119/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net211 (net)
                      0.036812    0.000026   10.798029 v hold61/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002423    0.036833    0.377849   11.175878 v hold61/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net153 (net)
                      0.036833    0.000022   11.175900 v input29/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.030873    0.052892    0.126445   11.302344 v input29/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net29 (net)
                      0.053251    0.003658   11.306002 v hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044746    0.163571    0.519951   11.825953 v hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net154 (net)
                      0.163806    0.005794   11.831747 v SRAM_0/DI[24] (EF_SRAM_1024x32)
                                             11.831747   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.613299   29.261665   library setup time
                                             29.261665   data required time
---------------------------------------------------------------------------------------------
                                             29.261665   data required time
                                            -11.831747   data arrival time
---------------------------------------------------------------------------------------------
                                             17.429920   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002801    0.840000    0.000000   10.180000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.840036    0.000019   10.180018 v hold114/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001755    0.034830    0.613786   10.793805 v hold114/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.034830    0.000006   10.793812 v hold55/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002615    0.037384    0.378274   11.172086 v hold55/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net147 (net)
                      0.037384    0.000028   11.172114 v input27/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.032725    0.055053    0.129137   11.301250 v input27/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net27 (net)
                      0.055303    0.003132   11.304382 v hold56/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044373    0.162425    0.520032   11.824414 v hold56/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net148 (net)
                      0.162633    0.005436   11.829850 v SRAM_0/DI[22] (EF_SRAM_1024x32)
                                             11.829850   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.612860   29.262104   library setup time
                                             29.262104   data required time
---------------------------------------------------------------------------------------------
                                             29.262104   data required time
                                            -11.829850   data arrival time
---------------------------------------------------------------------------------------------
                                             17.432253   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003928    0.840000    0.000000   10.180000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.840071    0.000037   10.180037 v hold112/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002887    0.038501    0.620928   10.800965 v hold112/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.038501    0.000034   10.801000 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002211    0.036920    0.377191   11.178190 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net135 (net)
                      0.036920    0.000009   11.178199 v input21/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.031290    0.053357    0.127138   11.305338 v input21/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net21 (net)
                      0.053672    0.003443   11.308780 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042681    0.157208    0.515550   11.824330 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net136 (net)
                      0.157370    0.004777   11.829107 v SRAM_0/DI[17] (EF_SRAM_1024x32)
                                             11.829107   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.610891   29.264074   library setup time
                                             29.264074   data required time
---------------------------------------------------------------------------------------------
                                             29.264074   data required time
                                            -11.829107   data arrival time
---------------------------------------------------------------------------------------------
                                             17.434967   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003010    0.840000    0.000000   10.180000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.840043    0.000022   10.180022 v hold110/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001855    0.034694    0.614415   10.794437 v hold110/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.034694    0.000016   10.794454 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002422    0.036831    0.377000   11.171453 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net131 (net)
                      0.036831    0.000023   11.171476 v input40/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.014897    0.034212    0.108506   11.279983 v input40/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net40 (net)
                      0.034237    0.000887   11.280869 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.051165    0.184400    0.528145   11.809014 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net132 (net)
                      0.184749    0.007433   11.816447 v SRAM_0/DI[5] (EF_SRAM_1024x32)
                                             11.816447   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.621135   29.253830   library setup time
                                             29.253830   data required time
---------------------------------------------------------------------------------------------
                                             29.253830   data required time
                                            -11.816447   data arrival time
---------------------------------------------------------------------------------------------
                                             17.437384   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002963    0.840000    0.000000   10.180000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.840040    0.000021   10.180021 v hold111/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002553    0.037197    0.618815   10.798837 v hold111/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.037197    0.000029   10.798866 v hold51/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002152    0.036663    0.376296   11.175162 v hold51/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net143 (net)
                      0.036663    0.000009   11.175171 v input25/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.033711    0.056391    0.129432   11.304603 v input25/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net25 (net)
                      0.056773    0.003912   11.308516 v hold52/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041343    0.153221    0.513295   11.821811 v hold52/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net144 (net)
                      0.153384    0.004711   11.826522 v SRAM_0/DI[20] (EF_SRAM_1024x32)
                                             11.826522   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.609400   29.265566   library setup time
                                             29.265566   data required time
---------------------------------------------------------------------------------------------
                                             29.265566   data required time
                                            -11.826522   data arrival time
---------------------------------------------------------------------------------------------
                                             17.439043   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003534    0.840000    0.000000   10.180000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.840056    0.000029   10.180030 v hold129/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002112    0.035678    0.616040   10.796069 v hold129/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net221 (net)
                      0.035678    0.000020   10.796089 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002498    0.038157    0.377881   11.173969 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net121 (net)
                      0.038157    0.000011   11.173981 v input36/A (sky130_fd_sc_hd__buf_4)
     1    0.027732    0.038322    0.113237   11.287218 v input36/X (sky130_fd_sc_hd__buf_4)
                                                         net36 (net)
                      0.038912    0.003818   11.291036 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047437    0.173121    0.520259   11.811295 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net122 (net)
                      0.173465    0.007145   11.818439 v SRAM_0/DI[30] (EF_SRAM_1024x32)
                                             11.818439   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.616913   29.258053   library setup time
                                             29.258053   data required time
---------------------------------------------------------------------------------------------
                                             29.258053   data required time
                                            -11.818439   data arrival time
---------------------------------------------------------------------------------------------
                                             17.439615   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003052    0.840000    0.000000   10.180000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.840043    0.000022   10.180022 v hold107/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001875    0.034769    0.614538   10.794560 v hold107/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.034769    0.000016   10.794577 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002424    0.036837    0.377042   11.171618 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net125 (net)
                      0.036837    0.000023   11.171641 v input42/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.016113    0.035915    0.110419   11.282061 v input42/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net42 (net)
                      0.035935    0.000842   11.282903 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049859    0.179110    0.526646   11.809549 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net126 (net)
                      0.179330    0.005881   11.815430 v SRAM_0/DI[7] (EF_SRAM_1024x32)
                                             11.815430   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.619107   29.255857   library setup time
                                             29.255857   data required time
---------------------------------------------------------------------------------------------
                                             29.255857   data required time
                                            -11.815430   data arrival time
---------------------------------------------------------------------------------------------
                                             17.440428   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002377    0.840000    0.000000   10.180000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.840026    0.000013   10.180014 v hold126/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002166    0.035883    0.616370   10.796384 v hold126/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net218 (net)
                      0.035883    0.000022   10.796406 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002844    0.038265    0.380142   11.176548 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net107 (net)
                      0.038265    0.000028   11.176576 v input33/A (sky130_fd_sc_hd__buf_4)
     1    0.030898    0.040865    0.115477   11.292052 v input33/X (sky130_fd_sc_hd__buf_4)
                                                         net33 (net)
                      0.041484    0.004111   11.296164 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045592    0.167248    0.517119   11.813282 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net108 (net)
                      0.167535    0.006456   11.819738 v SRAM_0/DI[28] (EF_SRAM_1024x32)
                                             11.819738   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.614694   29.260271   library setup time
                                             29.260271   data required time
---------------------------------------------------------------------------------------------
                                             29.260271   data required time
                                            -11.819738   data arrival time
---------------------------------------------------------------------------------------------
                                             17.440533   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003134    0.840000    0.000000   10.180000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.840042    0.000022   10.180022 v hold113/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002207    0.036040    0.616633   10.796656 v hold113/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.036040    0.000022   10.796678 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002346    0.036603    0.377055   11.173733 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net137 (net)
                      0.036603    0.000021   11.173754 v input23/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.032472    0.054860    0.128059   11.301813 v input23/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net23 (net)
                      0.055246    0.003867   11.305680 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041236    0.152875    0.512418   11.818098 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net138 (net)
                      0.153053    0.004915   11.823013 v SRAM_0/DI[19] (EF_SRAM_1024x32)
                                             11.823013   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.609276   29.265690   library setup time
                                             29.265690   data required time
---------------------------------------------------------------------------------------------
                                             29.265690   data required time
                                            -11.823013   data arrival time
---------------------------------------------------------------------------------------------
                                             17.442677   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.004129    0.840000    0.000000   10.180000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.840078    0.000041   10.180041 v hold104/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001779    0.034934    0.613942   10.793983 v hold104/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.034934    0.000007   10.793990 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002838    0.038241    0.379722   11.173712 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net103 (net)
                      0.038241    0.000030   11.173742 v input14/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.012047    0.030391    0.104991   11.278733 v input14/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net14 (net)
                      0.030403    0.000581   11.279314 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050019    0.179612    0.525024   11.804338 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net104 (net)
                      0.179823    0.005780   11.810119 v SRAM_0/DI[10] (EF_SRAM_1024x32)
                                             11.810119   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.619292   29.255674   library setup time
                                             29.255674   data required time
---------------------------------------------------------------------------------------------
                                             29.255674   data required time
                                            -11.810119   data arrival time
---------------------------------------------------------------------------------------------
                                             17.445555   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003303    0.840000    0.000000   10.180000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.840054    0.000028   10.180029 v hold106/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001761    0.034856    0.613826   10.793855 v hold106/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.034856    0.000007   10.793862 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002182    0.036785    0.375550   11.169413 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net119 (net)
                      0.036785    0.000009   11.169421 v input43/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.014349    0.033494    0.107780   11.277202 v input43/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net43 (net)
                      0.033512    0.000765   11.277966 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049815    0.178928    0.525864   11.803830 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net120 (net)
                      0.179140    0.005778   11.809608 v SRAM_0/DI[8] (EF_SRAM_1024x32)
                                             11.809608   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.619036   29.255930   library setup time
                                             29.255930   data required time
---------------------------------------------------------------------------------------------
                                             29.255930   data required time
                                            -11.809608   data arrival time
---------------------------------------------------------------------------------------------
                                             17.446321   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003296    0.840000    0.000000   10.180000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.840052    0.000028   10.180028 v hold124/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002109    0.035666    0.616018   10.796046 v hold124/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net216 (net)
                      0.035666    0.000020   10.796065 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002371    0.037607    0.377073   11.173140 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net101 (net)
                      0.037607    0.000009   11.173148 v input32/A (sky130_fd_sc_hd__buf_4)
     1    0.029279    0.039558    0.114126   11.287273 v input32/X (sky130_fd_sc_hd__buf_4)
                                                         net32 (net)
                      0.040095    0.003750   11.291023 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045387    0.165676    0.516264   11.807288 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net102 (net)
                      0.165958    0.006374   11.813663 v SRAM_0/DI[27] (EF_SRAM_1024x32)
                                             11.813663   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.614104   29.260860   library setup time
                                             29.260860   data required time
---------------------------------------------------------------------------------------------
                                             29.260860   data required time
                                            -11.813663   data arrival time
---------------------------------------------------------------------------------------------
                                             17.447199   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002769    0.840000    0.000000   10.180000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.840034    0.000018   10.180018 v hold130/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002186    0.035959    0.616501   10.796518 v hold130/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net222 (net)
                      0.035959    0.000014   10.796533 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003108    0.039447    0.381838   11.178370 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net123 (net)
                      0.039447    0.000037   11.178408 v input37/A (sky130_fd_sc_hd__buf_4)
     1    0.033554    0.043237    0.117611   11.296019 v input37/X (sky130_fd_sc_hd__buf_4)
                                                         net37 (net)
                      0.044074    0.004932   11.300951 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041845    0.154888    0.509053   11.810004 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net124 (net)
                      0.155150    0.005993   11.815996 v SRAM_0/DI[31] (EF_SRAM_1024x32)
                                             11.815996   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.610061   29.264904   library setup time
                                             29.264904   data required time
---------------------------------------------------------------------------------------------
                                             29.264904   data required time
                                            -11.815996   data arrival time
---------------------------------------------------------------------------------------------
                                             17.448908   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003607    0.840000    0.000000   10.180000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.840058    0.000030   10.180031 v hold121/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002164    0.035874    0.616363   10.796393 v hold121/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net213 (net)
                      0.035874    0.000021   10.796414 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002790    0.038031    0.379797   11.176211 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net97 (net)
                      0.038031    0.000028   11.176239 v input31/A (sky130_fd_sc_hd__buf_4)
     1    0.031472    0.041306    0.115850   11.292089 v input31/X (sky130_fd_sc_hd__buf_4)
                                                         net31 (net)
                      0.041900    0.004059   11.296147 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042428    0.156548    0.510478   11.806625 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net98 (net)
                      0.156713    0.004801   11.811426 v SRAM_0/DI[26] (EF_SRAM_1024x32)
                                             11.811426   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.610645   29.264320   library setup time
                                             29.264320   data required time
---------------------------------------------------------------------------------------------
                                             29.264320   data required time
                                            -11.811426   data arrival time
---------------------------------------------------------------------------------------------
                                             17.452894   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002336    0.840000    0.000000   10.180000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.840023    0.000012   10.180013 v hold103/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002924    0.038669    0.621148   10.801161 v hold103/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.038669    0.000036   10.801197 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002809    0.038098    0.381034   11.182231 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net93 (net)
                      0.038098    0.000029   11.182260 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.011702    0.029922    0.104485   11.286745 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.029929    0.000469   11.287214 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041814    0.154859    0.504349   11.791563 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net94 (net)
                      0.154967    0.003917   11.795480 v SRAM_0/DI[11] (EF_SRAM_1024x32)
                                             11.795480   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.609992   29.264973   library setup time
                                             29.264973   data required time
---------------------------------------------------------------------------------------------
                                             29.264973   data required time
                                            -11.795480   data arrival time
---------------------------------------------------------------------------------------------
                                             17.469494   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002816    0.840000    0.000000   10.180000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.840035    0.000018   10.180018 v hold100/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003418    0.041082    0.624264   10.804282 v hold100/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.041082    0.000052   10.804334 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003942    0.042836    0.388726   11.193060 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net113 (net)
                      0.042836    0.000059   11.193119 v input18/A (sky130_fd_sc_hd__buf_2)
     1    0.010710    0.029199    0.095302   11.288422 v input18/X (sky130_fd_sc_hd__buf_2)
                                                         net18 (net)
                      0.029207    0.000489   11.288911 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.039499    0.147923    0.498269   11.787180 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net114 (net)
                      0.148009    0.003439   11.790619 v SRAM_0/DI[14] (EF_SRAM_1024x32)
                                             11.790619   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.607389   29.267576   library setup time
                                             29.267576   data required time
---------------------------------------------------------------------------------------------
                                             29.267576   data required time
                                            -11.790619   data arrival time
---------------------------------------------------------------------------------------------
                                             17.476957   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002882    0.840000    0.000000   10.180000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.840038    0.000020   10.180019 v hold102/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002263    0.036253    0.616986   10.797006 v hold102/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.036253    0.000021   10.797027 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002681    0.037577    0.379258   11.176284 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net127 (net)
                      0.037577    0.000028   11.176312 v input16/A (sky130_fd_sc_hd__buf_2)
     1    0.011867    0.031136    0.095137   11.271450 v input16/X (sky130_fd_sc_hd__buf_2)
                                                         net16 (net)
                      0.031145    0.000550   11.271999 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.039604    0.148228    0.499184   11.771183 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net128 (net)
                      0.148324    0.003624   11.774807 v SRAM_0/DI[12] (EF_SRAM_1024x32)
                                             11.774807   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.607507   29.267458   library setup time
                                             29.267458   data required time
---------------------------------------------------------------------------------------------
                                             29.267458   data required time
                                            -11.774807   data arrival time
---------------------------------------------------------------------------------------------
                                             17.492651   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002991    0.840000    0.000000   10.180000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.840041    0.000021   10.180021 v hold101/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002052    0.035449    0.615659   10.795680 v hold101/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.035449    0.000019   10.795699 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002093    0.035671    0.375225   11.170924 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net117 (net)
                      0.035671    0.000011   11.170935 v input17/A (sky130_fd_sc_hd__buf_2)
     1    0.010563    0.028954    0.092066   11.263000 v input17/X (sky130_fd_sc_hd__buf_2)
                                                         net17 (net)
                      0.028960    0.000460   11.263461 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.035092    0.135169    0.487137   11.750597 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net118 (net)
                      0.135214    0.002468   11.753065 v SRAM_0/DI[13] (EF_SRAM_1024x32)
                                             11.753065   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.602602   29.272364   library setup time
                                             29.272364   data required time
---------------------------------------------------------------------------------------------
                                             29.272364   data required time
                                            -11.753065   data arrival time
---------------------------------------------------------------------------------------------
                                             17.519299   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003328    0.840000    0.000000   10.180000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.840052    0.000027   10.180027 v hold99/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002026    0.035349    0.615494   10.795521 v hold99/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.035349    0.000019   10.795540 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001831    0.035265    0.373526   11.169066 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net95 (net)
                      0.035265    0.000007   11.169073 v input19/A (sky130_fd_sc_hd__buf_2)
     1    0.010341    0.028567    0.091544   11.260616 v input19/X (sky130_fd_sc_hd__buf_2)
                                                         net19 (net)
                      0.028572    0.000404   11.261021 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.031838    0.125464    0.478705   11.739726 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net96 (net)
                      0.125491    0.001905   11.741632 v SRAM_0/DI[15] (EF_SRAM_1024x32)
                                             11.741632   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.598964   29.276001   library setup time
                                             29.276001   data required time
---------------------------------------------------------------------------------------------
                                             29.276001   data required time
                                            -11.741632   data arrival time
---------------------------------------------------------------------------------------------
                                             17.534369   slack (MET)


Startpoint: wbs_adr_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 ^ input external delay
     1    0.004155    0.920000    0.000000    9.460000 ^ wbs_adr_i[0] (in)
                                                         wbs_adr_i[0] (net)
                      0.920083    0.000044    9.460044 ^ hold140/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005376    0.054660    0.422880    9.882924 ^ hold140/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net232 (net)
                      0.054660    0.000111    9.883035 ^ hold83/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004151    0.046573    0.403181   10.286216 ^ hold83/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.046573    0.000065   10.286281 ^ input2/A (sky130_fd_sc_hd__buf_4)
     1    0.016670    0.042264    0.089351   10.375631 ^ input2/X (sky130_fd_sc_hd__buf_4)
                                                         net2 (net)
                      0.042337    0.001189   10.376821 ^ hold84/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.076688    0.571108    0.779119   11.155940 ^ hold84/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.571671    0.015582   11.171522 ^ SRAM_0/AD[0] (EF_SRAM_1024x32)
                                             11.171522   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.536803   29.338163   library setup time
                                             29.338163   data required time
---------------------------------------------------------------------------------------------
                                             29.338163   data required time
                                            -11.171522   data arrival time
---------------------------------------------------------------------------------------------
                                             18.166641   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 ^ input external delay
     1    0.002901    0.920000    0.000000    9.460000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.920038    0.000020    9.460021 ^ hold137/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002023    0.032920    0.402050    9.862070 ^ hold137/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net229 (net)
                      0.032920    0.000018    9.862088 ^ hold77/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003467    0.041670    0.394248   10.256336 ^ hold77/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.041670    0.000043   10.256379 ^ input5/A (sky130_fd_sc_hd__buf_4)
     1    0.016787    0.042492    0.088270   10.344649 ^ input5/X (sky130_fd_sc_hd__buf_4)
                                                         net5 (net)
                      0.042514    0.000941   10.345591 ^ hold78/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.069000    0.512515    0.740504   11.086094 ^ hold78/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.512931    0.012712   11.098806 ^ SRAM_0/AD[3] (EF_SRAM_1024x32)
                                             11.098806   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.534754   29.340212   library setup time
                                             29.340212   data required time
---------------------------------------------------------------------------------------------
                                             29.340212   data required time
                                            -11.098806   data arrival time
---------------------------------------------------------------------------------------------
                                             18.241405   slack (MET)


Startpoint: wbs_adr_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003895    0.920000    0.000000    9.460000 v wbs_adr_i[1] (in)
                                                         wbs_adr_i[1] (net)
                      0.920079    0.000041    9.460041 v hold139/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002430    0.036843    0.634878   10.094919 v hold139/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net231 (net)
                      0.036843    0.000027   10.094946 v hold81/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003191    0.039825    0.382713   10.477659 v hold81/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.039825    0.000039   10.477698 v input3/A (sky130_fd_sc_hd__buf_4)
     1    0.059712    0.063571    0.139734   10.617433 v input3/X (sky130_fd_sc_hd__buf_4)
                                                         net3 (net)
                      0.063713    0.002355   10.619787 v hold82/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043613    0.159993    0.522589   11.142376 v hold82/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.160109    0.004110   11.146486 v SRAM_0/AD[1] (EF_SRAM_1024x32)
                                             11.146486   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.420963   29.454002   library setup time
                                             29.454002   data required time
---------------------------------------------------------------------------------------------
                                             29.454002   data required time
                                            -11.146486   data arrival time
---------------------------------------------------------------------------------------------
                                             18.307518   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.004203    0.920000    0.000000    9.460000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.920070    0.000036    9.460036 v hold135/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003317    0.040559    0.640470   10.100507 v hold135/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net227 (net)
                      0.040559    0.000050   10.100556 v hold73/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002821    0.038141    0.381864   10.482421 v hold73/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.038141    0.000028   10.482448 v input7/A (sky130_fd_sc_hd__buf_4)
     1    0.049063    0.056016    0.128417   10.610866 v input7/X (sky130_fd_sc_hd__buf_4)
                                                         net7 (net)
                      0.057119    0.006581   10.617447 v hold74/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043077    0.158332    0.518479   11.135926 v hold74/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.158441    0.003967   11.139893 v SRAM_0/AD[5] (EF_SRAM_1024x32)
                                             11.139893   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.420286   29.454679   library setup time
                                             29.454679   data required time
---------------------------------------------------------------------------------------------
                                             29.454679   data required time
                                            -11.139893   data arrival time
---------------------------------------------------------------------------------------------
                                             18.314787   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003202    0.920000    0.000000    9.460000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.920051    0.000027    9.460027 v hold138/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002782    0.038032    0.637097   10.097124 v hold138/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net230 (net)
                      0.038032    0.000034   10.097158 v hold79/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002908    0.038531    0.381402   10.478560 v hold79/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.038531    0.000032   10.478593 v input4/A (sky130_fd_sc_hd__buf_4)
     1    0.054958    0.061249    0.132297   10.610889 v input4/X (sky130_fd_sc_hd__buf_4)
                                                         net4 (net)
                      0.062387    0.007033   10.617922 v hold80/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.040498    0.150598    0.514088   11.132010 v hold80/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.150704    0.003823   11.135833 v SRAM_0/AD[2] (EF_SRAM_1024x32)
                                             11.135833   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.417146   29.457819   library setup time
                                             29.457819   data required time
---------------------------------------------------------------------------------------------
                                             29.457819   data required time
                                            -11.135833   data arrival time
---------------------------------------------------------------------------------------------
                                             18.321985   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003415    0.920000    0.000000    9.460000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.920057    0.000030    9.460031 v hold134/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001900    0.034882    0.631529   10.091559 v hold134/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net226 (net)
                      0.034882    0.000017   10.091576 v hold71/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003014    0.039027    0.380816   10.472392 v hold71/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.039027    0.000034   10.472425 v input8/A (sky130_fd_sc_hd__buf_4)
     1    0.044652    0.052060    0.125757   10.598183 v input8/X (sky130_fd_sc_hd__buf_4)
                                                         net8 (net)
                      0.053022    0.005918   10.604101 v hold72/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043726    0.160230    0.518606   11.122706 v hold72/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.160340    0.004012   11.126719 v SRAM_0/AD[6] (EF_SRAM_1024x32)
                                             11.126719   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.421057   29.453909   library setup time
                                             29.453909   data required time
---------------------------------------------------------------------------------------------
                                             29.453909   data required time
                                            -11.126719   data arrival time
---------------------------------------------------------------------------------------------
                                             18.327188   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003418    0.920000    0.000000    9.460000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.920051    0.000027    9.460027 v hold136/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001862    0.034738    0.631288   10.091314 v hold136/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net228 (net)
                      0.034738    0.000016   10.091331 v hold75/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003191    0.039847    0.381874   10.473205 v hold75/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.039847    0.000038   10.473243 v input6/A (sky130_fd_sc_hd__buf_4)
     1    0.043413    0.051301    0.125105   10.598349 v input6/X (sky130_fd_sc_hd__buf_4)
                                                         net6 (net)
                      0.052083    0.005306   10.603654 v hold76/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043087    0.158356    0.516392   11.120047 v hold76/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.158482    0.004245   11.124291 v SRAM_0/AD[4] (EF_SRAM_1024x32)
                                             11.124291   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.420303   29.454662   library setup time
                                             29.454662   data required time
---------------------------------------------------------------------------------------------
                                             29.454662   data required time
                                            -11.124291   data arrival time
---------------------------------------------------------------------------------------------
                                             18.330370   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.002856    0.920000    0.000000    9.460000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.920033    0.000018    9.460018 v hold132/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002686    0.037616    0.636487   10.096505 v hold132/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net224 (net)
                      0.037616    0.000035   10.096539 v hold63/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002877    0.038398    0.381041   10.477581 v hold63/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net155 (net)
                      0.038398    0.000028   10.477610 v input10/A (sky130_fd_sc_hd__buf_4)
     1    0.042164    0.050374    0.123316   10.600924 v input10/X (sky130_fd_sc_hd__buf_4)
                                                         net10 (net)
                      0.051371    0.005908   10.606833 v hold64/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042212    0.155728    0.513910   11.120743 v hold64/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net156 (net)
                      0.155830    0.003832   11.124575 v SRAM_0/AD[8] (EF_SRAM_1024x32)
                                             11.124575   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.419227   29.455738   library setup time
                                             29.455738   data required time
---------------------------------------------------------------------------------------------
                                             29.455738   data required time
                                            -11.124575   data arrival time
---------------------------------------------------------------------------------------------
                                             18.331165   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.002994    0.920000    0.000000    9.460000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.920041    0.000021    9.460021 v hold133/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001966    0.035137    0.631946   10.091968 v hold133/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net225 (net)
                      0.035137    0.000018   10.091986 v hold67/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002638    0.037453    0.378543   10.470528 v hold67/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net159 (net)
                      0.037453    0.000025   10.470552 v input9/A (sky130_fd_sc_hd__buf_4)
     1    0.039408    0.047581    0.121747   10.592299 v input9/X (sky130_fd_sc_hd__buf_4)
                                                         net9 (net)
                      0.048307    0.004899   10.597199 v hold68/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041783    0.154495    0.511537   11.108736 v hold68/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.154603    0.003901   11.112638 v SRAM_0/AD[7] (EF_SRAM_1024x32)
                                             11.112638   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.418729   29.456238   library setup time
                                             29.456238   data required time
---------------------------------------------------------------------------------------------
                                             29.456238   data required time
                                            -11.112638   data arrival time
---------------------------------------------------------------------------------------------
                                             18.343599   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003444    0.920000    0.000000    9.460000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.920059    0.000031    9.460032 v hold131/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001892    0.034852    0.631479   10.091510 v hold131/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net223 (net)
                      0.034852    0.000017   10.091527 v hold57/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002611    0.037372    0.378257   10.469784 v hold57/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net149 (net)
                      0.037372    0.000024   10.469808 v input11/A (sky130_fd_sc_hd__buf_4)
     1    0.037361    0.046068    0.119766   10.589573 v input11/X (sky130_fd_sc_hd__buf_4)
                                                         net11 (net)
                      0.046873    0.005056   10.594628 v hold58/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041430    0.153445    0.510108   11.104737 v hold58/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net150 (net)
                      0.153546    0.003774   11.108511 v SRAM_0/AD[9] (EF_SRAM_1024x32)
                                             11.108511   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.418300   29.456665   library setup time
                                             29.456665   data required time
---------------------------------------------------------------------------------------------
                                             29.456665   data required time
                                            -11.108511   data arrival time
---------------------------------------------------------------------------------------------
                                             18.348154   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003124    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180044    0.000023    8.740024 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002354    0.034650    0.406836    9.146859 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.034650    0.000024    9.146884 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011669    0.097900    0.441178    9.588061 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.097900    0.000198    9.588260 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.063768    0.063197    0.103808    9.692067 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.066969    0.012530    9.704597 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.167857    0.165559    9.870156 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.173410    0.025329    9.895486 ^ SRAM_0/BEN[23] (EF_SRAM_1024x32)
                                              9.895486   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.615720   29.259247   library setup time
                                             29.259247   data required time
---------------------------------------------------------------------------------------------
                                             29.259247   data required time
                                             -9.895486   data arrival time
---------------------------------------------------------------------------------------------
                                             19.363760   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003124    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180044    0.000023    8.740024 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002354    0.034650    0.406836    9.146859 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.034650    0.000024    9.146884 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011669    0.097900    0.441178    9.588061 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.097900    0.000198    9.588260 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.063768    0.063197    0.103808    9.692067 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.066969    0.012530    9.704597 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.167857    0.165559    9.870156 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.173331    0.025157    9.895313 ^ SRAM_0/BEN[22] (EF_SRAM_1024x32)
                                              9.895313   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.615689   29.259277   library setup time
                                             29.259277   data required time
---------------------------------------------------------------------------------------------
                                             29.259277   data required time
                                             -9.895313   data arrival time
---------------------------------------------------------------------------------------------
                                             19.363964   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003124    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180044    0.000023    8.740024 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002354    0.034650    0.406836    9.146859 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.034650    0.000024    9.146884 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011669    0.097900    0.441178    9.588061 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.097900    0.000198    9.588260 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.063768    0.063197    0.103808    9.692067 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.066969    0.012530    9.704597 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.167857    0.165559    9.870156 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.173173    0.024809    9.894965 ^ SRAM_0/BEN[21] (EF_SRAM_1024x32)
                                              9.894965   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.615629   29.259336   library setup time
                                             29.259336   data required time
---------------------------------------------------------------------------------------------
                                             29.259336   data required time
                                             -9.894965   data arrival time
---------------------------------------------------------------------------------------------
                                             19.364372   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003320    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180051    0.000027    8.740026 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002010    0.032789    0.404498    9.144525 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032789    0.000018    9.144543 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011378    0.095812    0.439193    9.583735 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.095812    0.000198    9.583933 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063962    0.063390    0.104418    9.688351 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.066798    0.011962    9.700313 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.169082    0.161429    9.861742 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.177710    0.031294    9.893036 ^ SRAM_0/BEN[31] (EF_SRAM_1024x32)
                                              9.893036   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.617358   29.257607   library setup time
                                             29.257607   data required time
---------------------------------------------------------------------------------------------
                                             29.257607   data required time
                                             -9.893036   data arrival time
---------------------------------------------------------------------------------------------
                                             19.364571   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003320    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180051    0.000027    8.740026 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002010    0.032789    0.404498    9.144525 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032789    0.000018    9.144543 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011378    0.095812    0.439193    9.583735 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.095812    0.000198    9.583933 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063962    0.063390    0.104418    9.688351 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.066798    0.011962    9.700313 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.169082    0.161429    9.861742 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.177614    0.031128    9.892870 ^ SRAM_0/BEN[30] (EF_SRAM_1024x32)
                                              9.892870   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.617321   29.257645   library setup time
                                             29.257645   data required time
---------------------------------------------------------------------------------------------
                                             29.257645   data required time
                                             -9.892870   data arrival time
---------------------------------------------------------------------------------------------
                                             19.364773   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003124    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180044    0.000023    8.740024 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002354    0.034650    0.406836    9.146859 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.034650    0.000024    9.146884 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011669    0.097900    0.441178    9.588061 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.097900    0.000198    9.588260 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.063768    0.063197    0.103808    9.692067 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.066969    0.012530    9.704597 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.167857    0.165559    9.870156 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.172965    0.024343    9.894500 ^ SRAM_0/BEN[20] (EF_SRAM_1024x32)
                                              9.894500   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.615550   29.259415   library setup time
                                             29.259415   data required time
---------------------------------------------------------------------------------------------
                                             29.259415   data required time
                                             -9.894500   data arrival time
---------------------------------------------------------------------------------------------
                                             19.364916   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003320    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180051    0.000027    8.740026 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002010    0.032789    0.404498    9.144525 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032789    0.000018    9.144543 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011378    0.095812    0.439193    9.583735 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.095812    0.000198    9.583933 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063962    0.063390    0.104418    9.688351 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.066798    0.011962    9.700313 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.169082    0.161429    9.861742 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.177432    0.030810    9.892552 ^ SRAM_0/BEN[29] (EF_SRAM_1024x32)
                                              9.892552   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.617252   29.257713   library setup time
                                             29.257713   data required time
---------------------------------------------------------------------------------------------
                                             29.257713   data required time
                                             -9.892552   data arrival time
---------------------------------------------------------------------------------------------
                                             19.365160   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003124    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180044    0.000023    8.740024 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002354    0.034650    0.406836    9.146859 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.034650    0.000024    9.146884 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011669    0.097900    0.441178    9.588061 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.097900    0.000198    9.588260 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.063768    0.063197    0.103808    9.692067 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.066969    0.012530    9.704597 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.167857    0.165559    9.870156 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.172651    0.023625    9.893782 ^ SRAM_0/BEN[19] (EF_SRAM_1024x32)
                                              9.893782   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.615430   29.259537   library setup time
                                             29.259537   data required time
---------------------------------------------------------------------------------------------
                                             29.259537   data required time
                                             -9.893782   data arrival time
---------------------------------------------------------------------------------------------
                                             19.365753   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003320    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180051    0.000027    8.740026 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002010    0.032789    0.404498    9.144525 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032789    0.000018    9.144543 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011378    0.095812    0.439193    9.583735 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.095812    0.000198    9.583933 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063962    0.063390    0.104418    9.688351 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.066798    0.011962    9.700313 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.169082    0.161429    9.861742 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.177145    0.030303    9.892045 ^ SRAM_0/BEN[28] (EF_SRAM_1024x32)
                                              9.892045   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.617142   29.257824   library setup time
                                             29.257824   data required time
---------------------------------------------------------------------------------------------
                                             29.257824   data required time
                                             -9.892045   data arrival time
---------------------------------------------------------------------------------------------
                                             19.365778   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003320    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180051    0.000027    8.740026 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002010    0.032789    0.404498    9.144525 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032789    0.000018    9.144543 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011378    0.095812    0.439193    9.583735 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.095812    0.000198    9.583933 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063962    0.063390    0.104418    9.688351 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.066798    0.011962    9.700313 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.169082    0.161429    9.861742 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.176724    0.029544    9.891286 ^ SRAM_0/BEN[27] (EF_SRAM_1024x32)
                                              9.891286   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.616982   29.257984   library setup time
                                             29.257984   data required time
---------------------------------------------------------------------------------------------
                                             29.257984   data required time
                                             -9.891286   data arrival time
---------------------------------------------------------------------------------------------
                                             19.366697   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003124    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180044    0.000023    8.740024 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002354    0.034650    0.406836    9.146859 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.034650    0.000024    9.146884 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011669    0.097900    0.441178    9.588061 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.097900    0.000198    9.588260 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.063768    0.063197    0.103808    9.692067 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.066969    0.012530    9.704597 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.167857    0.165559    9.870156 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.172243    0.022655    9.892811 ^ SRAM_0/BEN[18] (EF_SRAM_1024x32)
                                              9.892811   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.615275   29.259691   library setup time
                                             29.259691   data required time
---------------------------------------------------------------------------------------------
                                             29.259691   data required time
                                             -9.892811   data arrival time
---------------------------------------------------------------------------------------------
                                             19.366880   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003320    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180051    0.000027    8.740026 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002010    0.032789    0.404498    9.144525 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032789    0.000018    9.144543 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011378    0.095812    0.439193    9.583735 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.095812    0.000198    9.583933 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063962    0.063390    0.104418    9.688351 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.066798    0.011962    9.700313 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.169082    0.161429    9.861742 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.176296    0.028753    9.890495 ^ SRAM_0/BEN[26] (EF_SRAM_1024x32)
                                              9.890495   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.616819   29.258146   library setup time
                                             29.258146   data required time
---------------------------------------------------------------------------------------------
                                             29.258146   data required time
                                             -9.890495   data arrival time
---------------------------------------------------------------------------------------------
                                             19.367651   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003124    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180044    0.000023    8.740024 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002354    0.034650    0.406836    9.146859 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.034650    0.000024    9.146884 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011669    0.097900    0.441178    9.588061 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.097900    0.000198    9.588260 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.063768    0.063197    0.103808    9.692067 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.066969    0.012530    9.704597 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.167857    0.165559    9.870156 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.171837    0.021647    9.891803 ^ SRAM_0/BEN[17] (EF_SRAM_1024x32)
                                              9.891803   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.615120   29.259846   library setup time
                                             29.259846   data required time
---------------------------------------------------------------------------------------------
                                             29.259846   data required time
                                             -9.891803   data arrival time
---------------------------------------------------------------------------------------------
                                             19.368042   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003320    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180051    0.000027    8.740026 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002010    0.032789    0.404498    9.144525 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032789    0.000018    9.144543 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011378    0.095812    0.439193    9.583735 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.095812    0.000198    9.583933 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063962    0.063390    0.104418    9.688351 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.066798    0.011962    9.700313 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.169082    0.161429    9.861742 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.175772    0.027754    9.889496 ^ SRAM_0/BEN[25] (EF_SRAM_1024x32)
                                              9.889496   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.616619   29.258347   library setup time
                                             29.258347   data required time
---------------------------------------------------------------------------------------------
                                             29.258347   data required time
                                             -9.889496   data arrival time
---------------------------------------------------------------------------------------------
                                             19.368851   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003124    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180044    0.000023    8.740024 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002354    0.034650    0.406836    9.146859 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.034650    0.000024    9.146884 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011669    0.097900    0.441178    9.588061 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.097900    0.000198    9.588260 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.063768    0.063197    0.103808    9.692067 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.066969    0.012530    9.704597 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.167857    0.165559    9.870156 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.171261    0.020123    9.890279 ^ SRAM_0/BEN[16] (EF_SRAM_1024x32)
                                              9.890279   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.614900   29.260065   library setup time
                                             29.260065   data required time
---------------------------------------------------------------------------------------------
                                             29.260065   data required time
                                             -9.890279   data arrival time
---------------------------------------------------------------------------------------------
                                             19.369787   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003320    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180051    0.000027    8.740026 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002010    0.032789    0.404498    9.144525 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032789    0.000018    9.144543 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011378    0.095812    0.439193    9.583735 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.095812    0.000198    9.583933 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063962    0.063390    0.104418    9.688351 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.066798    0.011962    9.700313 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.169082    0.161429    9.861742 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.175019    0.026250    9.887992 ^ SRAM_0/BEN[24] (EF_SRAM_1024x32)
                                              9.887992   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.616332   29.258635   library setup time
                                             29.258635   data required time
---------------------------------------------------------------------------------------------
                                             29.258635   data required time
                                             -9.887992   data arrival time
---------------------------------------------------------------------------------------------
                                             19.370642   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004481    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180094    0.000050    8.740049 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002824    0.037414    0.410032    9.150082 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.037414    0.000033    9.150115 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010512    0.089588    0.435624    9.585739 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.089588    0.000116    9.585855 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022448    0.031190    0.081659    9.667514 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.031360    0.001656    9.669169 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.184878    0.156928    9.826097 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.200191    0.042816    9.868913 ^ SRAM_0/BEN[0] (EF_SRAM_1024x32)
                                              9.868913   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.625924   29.249041   library setup time
                                             29.249041   data required time
---------------------------------------------------------------------------------------------
                                             29.249041   data required time
                                             -9.868913   data arrival time
---------------------------------------------------------------------------------------------
                                             19.380129   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004481    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180094    0.000050    8.740049 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002824    0.037414    0.410032    9.150082 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.037414    0.000033    9.150115 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010512    0.089588    0.435624    9.585739 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.089588    0.000116    9.585855 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022448    0.031190    0.081659    9.667514 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.031360    0.001656    9.669169 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.184878    0.156928    9.826097 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.200071    0.042652    9.868750 ^ SRAM_0/BEN[1] (EF_SRAM_1024x32)
                                              9.868750   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.625878   29.249088   library setup time
                                             29.249088   data required time
---------------------------------------------------------------------------------------------
                                             29.249088   data required time
                                             -9.868750   data arrival time
---------------------------------------------------------------------------------------------
                                             19.380339   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004481    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180094    0.000050    8.740049 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002824    0.037414    0.410032    9.150082 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.037414    0.000033    9.150115 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010512    0.089588    0.435624    9.585739 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.089588    0.000116    9.585855 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022448    0.031190    0.081659    9.667514 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.031360    0.001656    9.669169 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.184878    0.156928    9.826097 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.199799    0.042284    9.868382 ^ SRAM_0/BEN[2] (EF_SRAM_1024x32)
                                              9.868382   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.625775   29.249191   library setup time
                                             29.249191   data required time
---------------------------------------------------------------------------------------------
                                             29.249191   data required time
                                             -9.868382   data arrival time
---------------------------------------------------------------------------------------------
                                             19.380808   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004481    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180094    0.000050    8.740049 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002824    0.037414    0.410032    9.150082 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.037414    0.000033    9.150115 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010512    0.089588    0.435624    9.585739 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.089588    0.000116    9.585855 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022448    0.031190    0.081659    9.667514 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.031360    0.001656    9.669169 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.184878    0.156928    9.826097 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.199431    0.041782    9.867879 ^ SRAM_0/BEN[3] (EF_SRAM_1024x32)
                                              9.867879   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.625634   29.249331   library setup time
                                             29.249331   data required time
---------------------------------------------------------------------------------------------
                                             29.249331   data required time
                                             -9.867879   data arrival time
---------------------------------------------------------------------------------------------
                                             19.381453   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004481    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180094    0.000050    8.740049 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002824    0.037414    0.410032    9.150082 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.037414    0.000033    9.150115 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010512    0.089588    0.435624    9.585739 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.089588    0.000116    9.585855 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022448    0.031190    0.081659    9.667514 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.031360    0.001656    9.669169 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.184878    0.156928    9.826097 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.198989    0.041172    9.867270 ^ SRAM_0/BEN[4] (EF_SRAM_1024x32)
                                              9.867270   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.625466   29.249500   library setup time
                                             29.249500   data required time
---------------------------------------------------------------------------------------------
                                             29.249500   data required time
                                             -9.867270   data arrival time
---------------------------------------------------------------------------------------------
                                             19.382229   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004481    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180094    0.000050    8.740049 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002824    0.037414    0.410032    9.150082 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.037414    0.000033    9.150115 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010512    0.089588    0.435624    9.585739 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.089588    0.000116    9.585855 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022448    0.031190    0.081659    9.667514 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.031360    0.001656    9.669169 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.184878    0.156928    9.826097 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.198385    0.040328    9.866426 ^ SRAM_0/BEN[5] (EF_SRAM_1024x32)
                                              9.866426   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.625236   29.249731   library setup time
                                             29.249731   data required time
---------------------------------------------------------------------------------------------
                                             29.249731   data required time
                                             -9.866426   data arrival time
---------------------------------------------------------------------------------------------
                                             19.383305   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004481    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180094    0.000050    8.740049 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002824    0.037414    0.410032    9.150082 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.037414    0.000033    9.150115 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010512    0.089588    0.435624    9.585739 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.089588    0.000116    9.585855 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022448    0.031190    0.081659    9.667514 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.031360    0.001656    9.669169 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.184878    0.156928    9.826097 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.197598    0.039199    9.865296 ^ SRAM_0/BEN[6] (EF_SRAM_1024x32)
                                              9.865296   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.624936   29.250029   library setup time
                                             29.250029   data required time
---------------------------------------------------------------------------------------------
                                             29.250029   data required time
                                             -9.865296   data arrival time
---------------------------------------------------------------------------------------------
                                             19.384733   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004481    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180094    0.000050    8.740049 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002824    0.037414    0.410032    9.150082 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.037414    0.000033    9.150115 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010512    0.089588    0.435624    9.585739 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.089588    0.000116    9.585855 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022448    0.031190    0.081659    9.667514 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.031360    0.001656    9.669169 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.184878    0.156928    9.826097 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.196761    0.037964    9.864062 ^ SRAM_0/BEN[7] (EF_SRAM_1024x32)
                                              9.864062   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.624617   29.250349   library setup time
                                             29.250349   data required time
---------------------------------------------------------------------------------------------
                                             29.250349   data required time
                                             -9.864062   data arrival time
---------------------------------------------------------------------------------------------
                                             19.386288   slack (MET)


Startpoint: wbs_we_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.740000    9.310000 v input external delay
     1    0.003482    0.140000    0.000000    9.310000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.140051    0.000027    9.310027 v hold98/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003134    0.039679    0.425392    9.735419 v hold98/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.039679    0.000043    9.735461 v input50/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.017787    0.069847    0.134436    9.869897 v input50/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net50 (net)
                      0.069855    0.000830    9.870728 v _2_/A (sky130_fd_sc_hd__clkinv_4)
     1    0.085693    0.127332    0.126207    9.996935 ^ _2_/Y (sky130_fd_sc_hd__clkinv_4)
                                                         ram_controller.R_WB (net)
                      0.127642    0.005393   10.002328 ^ SRAM_0/R_WB (EF_SRAM_1024x32)
                                             10.002328   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.481617   29.393349   library setup time
                                             29.393349   data required time
---------------------------------------------------------------------------------------------
                                             29.393349   data required time
                                            -10.002328   data arrival time
---------------------------------------------------------------------------------------------
                                             19.391022   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004028    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180083    0.000044    8.740044 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002414    0.034983    0.407244    9.147287 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.034983    0.000024    9.147311 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010592    0.090167    0.435494    9.582806 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.090167    0.000142    9.582948 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.024507    0.032671    0.083107    9.666055 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.032914    0.001688    9.667744 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.167410    0.159697    9.827440 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.172106    0.023347    9.850787 ^ SRAM_0/BEN[8] (EF_SRAM_1024x32)
                                              9.850787   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.615223   29.259743   library setup time
                                             29.259743   data required time
---------------------------------------------------------------------------------------------
                                             29.259743   data required time
                                             -9.850787   data arrival time
---------------------------------------------------------------------------------------------
                                             19.408955   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004028    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180083    0.000044    8.740044 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002414    0.034983    0.407244    9.147287 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.034983    0.000024    9.147311 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010592    0.090167    0.435494    9.582806 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.090167    0.000142    9.582948 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.024507    0.032671    0.083107    9.666055 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.032914    0.001688    9.667744 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.167410    0.159697    9.827440 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.172027    0.023159    9.850599 ^ SRAM_0/BEN[9] (EF_SRAM_1024x32)
                                              9.850599   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.615193   29.259773   library setup time
                                             29.259773   data required time
---------------------------------------------------------------------------------------------
                                             29.259773   data required time
                                             -9.850599   data arrival time
---------------------------------------------------------------------------------------------
                                             19.409172   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004028    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180083    0.000044    8.740044 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002414    0.034983    0.407244    9.147287 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.034983    0.000024    9.147311 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010592    0.090167    0.435494    9.582806 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.090167    0.000142    9.582948 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.024507    0.032671    0.083107    9.666055 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.032914    0.001688    9.667744 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.167410    0.159697    9.827440 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.171885    0.022816    9.850257 ^ SRAM_0/BEN[10] (EF_SRAM_1024x32)
                                              9.850257   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.615138   29.259827   library setup time
                                             29.259827   data required time
---------------------------------------------------------------------------------------------
                                             29.259827   data required time
                                             -9.850257   data arrival time
---------------------------------------------------------------------------------------------
                                             19.409569   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004028    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180083    0.000044    8.740044 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002414    0.034983    0.407244    9.147287 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.034983    0.000024    9.147311 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010592    0.090167    0.435494    9.582806 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.090167    0.000142    9.582948 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.024507    0.032671    0.083107    9.666055 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.032914    0.001688    9.667744 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.167410    0.159697    9.827440 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.171660    0.022264    9.849705 ^ SRAM_0/BEN[11] (EF_SRAM_1024x32)
                                              9.849705   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.615053   29.259912   library setup time
                                             29.259912   data required time
---------------------------------------------------------------------------------------------
                                             29.259912   data required time
                                             -9.849705   data arrival time
---------------------------------------------------------------------------------------------
                                             19.410210   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004028    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180083    0.000044    8.740044 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002414    0.034983    0.407244    9.147287 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.034983    0.000024    9.147311 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010592    0.090167    0.435494    9.582806 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.090167    0.000142    9.582948 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.024507    0.032671    0.083107    9.666055 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.032914    0.001688    9.667744 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.167410    0.159697    9.827440 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.171353    0.021486    9.848927 ^ SRAM_0/BEN[12] (EF_SRAM_1024x32)
                                              9.848927   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.614935   29.260031   library setup time
                                             29.260031   data required time
---------------------------------------------------------------------------------------------
                                             29.260031   data required time
                                             -9.848927   data arrival time
---------------------------------------------------------------------------------------------
                                             19.411104   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004028    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180083    0.000044    8.740044 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002414    0.034983    0.407244    9.147287 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.034983    0.000024    9.147311 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010592    0.090167    0.435494    9.582806 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.090167    0.000142    9.582948 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.024507    0.032671    0.083107    9.666055 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.032914    0.001688    9.667744 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.167410    0.159697    9.827440 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.171023    0.020619    9.848060 ^ SRAM_0/BEN[13] (EF_SRAM_1024x32)
                                              9.848060   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.614810   29.260157   library setup time
                                             29.260157   data required time
---------------------------------------------------------------------------------------------
                                             29.260157   data required time
                                             -9.848060   data arrival time
---------------------------------------------------------------------------------------------
                                             19.412096   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004028    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180083    0.000044    8.740044 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002414    0.034983    0.407244    9.147287 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.034983    0.000024    9.147311 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010592    0.090167    0.435494    9.582806 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.090167    0.000142    9.582948 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.024507    0.032671    0.083107    9.666055 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.032914    0.001688    9.667744 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.167410    0.159697    9.827440 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.170248    0.018410    9.845851 ^ SRAM_0/BEN[14] (EF_SRAM_1024x32)
                                              9.845851   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.614515   29.260450   library setup time
                                             29.260450   data required time
---------------------------------------------------------------------------------------------
                                             29.260450   data required time
                                             -9.845851   data arrival time
---------------------------------------------------------------------------------------------
                                             19.414600   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004028    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180083    0.000044    8.740044 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002414    0.034983    0.407244    9.147287 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.034983    0.000024    9.147311 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010592    0.090167    0.435494    9.582806 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.090167    0.000142    9.582948 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.024507    0.032671    0.083107    9.666055 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.032914    0.001688    9.667744 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.167410    0.159697    9.827440 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.169540    0.016104    9.843544 ^ SRAM_0/BEN[15] (EF_SRAM_1024x32)
                                              9.843544   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   29.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   29.964167 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   29.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.874966   clock uncertainty
                                  0.000000   29.874966   clock reconvergence pessimism
                                 -0.614245   29.260721   library setup time
                                             29.260721   data required time
---------------------------------------------------------------------------------------------
                                             29.260721   data required time
                                             -9.843544   data arrival time
---------------------------------------------------------------------------------------------
                                             19.417175   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.074857    0.007138    5.761838 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.052455    0.054225    0.121868    5.883706 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.054235    0.000724    5.884430 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.014512    0.102348    0.272686    6.157116 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.102348    0.000122    6.157238 ^ _5_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.003387    0.029424    0.121190    6.278428 v _5_/X (sky130_fd_sc_hd__and3b_1)
                                                         _0_ (net)
                      0.029424    0.000047    6.278475 v _6_/D (sky130_fd_sc_hd__dfrtp_1)
                                              6.278475   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065246    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008091   29.658091 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   29.817110 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.074857    0.006459   29.823568 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.052455    0.054225    0.110262   29.933830 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.054235    0.000654   29.934484 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.100000   29.834486   clock uncertainty
                                  0.949877   30.784365   clock reconvergence pessimism
                                 -0.069386   30.714977   library setup time
                                             30.714977   data required time
---------------------------------------------------------------------------------------------
                                             30.714977   data required time
                                             -6.278475   data arrival time
---------------------------------------------------------------------------------------------
                                             24.436502   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065246    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008942    5.578942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.175758    5.754700 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.074857    0.007138    5.761838 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.052455    0.054225    0.121868    5.883706 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.054235    0.000724    5.884430 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.014512    0.102348    0.272686    6.157116 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.102348    0.000282    6.157399 ^ output51/A (sky130_fd_sc_hd__buf_12)
     1    0.190792    0.166244    0.186380    6.343779 ^ output51/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_ack_o (net)
                      0.166263    0.001548    6.345326 ^ wbs_ack_o (out)
                                              6.345326   data arrival time

                                 50.000000   50.000000   clock clk (rise edge)
                                  4.650000   54.650002   clock network delay (propagated)
                                 -0.100000   54.550003   clock uncertainty
                                  0.000000   54.550003   clock reconvergence pessimism
                                 -8.410000   46.139996   output external delay
                                             46.139996   data required time
---------------------------------------------------------------------------------------------
                                             46.139996   data required time
                                             -6.345326   data arrival time
---------------------------------------------------------------------------------------------
                                             39.794670   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.740000   10.310000 ^ input external delay
     1    0.003364    0.170000    0.000000   10.310000 ^ wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.170055    0.000029   10.310030 ^ hold97/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002714    0.036723    0.408574   10.718603 ^ hold97/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.036723    0.000026   10.718629 ^ input12/A (sky130_fd_sc_hd__buf_1)
     2    0.010274    0.094907    0.101671   10.820300 ^ input12/X (sky130_fd_sc_hd__buf_1)
                                                         net12 (net)
                      0.094908    0.000310   10.820610 ^ _4_/A (sky130_fd_sc_hd__and2_4)
     1    0.089887    0.196233    0.222618   11.043228 ^ _4_/X (sky130_fd_sc_hd__and2_4)
                                                         ram_controller.EN (net)
                      0.197358    0.012665   11.055893 ^ SRAM_0/EN (EF_SRAM_1024x32)
                                             11.055893   data arrival time

                                 50.000000   50.000000   clock clk (rise edge)
                                  4.650000   54.650002   clock source latency
     1    0.065246    0.610000    0.000000   54.650002 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627032    0.008090   54.658089 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063450    0.073810    0.159019   54.817108 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073819    0.000533   54.817642 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.114817    0.146525   54.964165 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.116606    0.010797   54.974964 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   54.874966   clock uncertainty
                                  0.000000   54.874966   clock reconvergence pessimism
                                 -1.230004   53.644962   library setup time
                                             53.644962   data required time
---------------------------------------------------------------------------------------------
                                             53.644962   data required time
                                            -11.055893   data arrival time
---------------------------------------------------------------------------------------------
                                             42.589069   slack (MET)



