;/////////////////////////////////////////////////////////////////////////////////
;// Code Generator: BoostC Compiler - http://www.sourceboost.com
;// Version       : 7.03
;// License Type  : Pro License
;// Limitations   : PIC12,PIC16 max code size:Unlimited, max RAM banks:Unlimited
;/////////////////////////////////////////////////////////////////////////////////

//************************************************************************************
//**  
//**  File name:     C:\Users\gerpe\OneDrive\GER-PER 2016\Documents\KennyNeutron\2020\Thermometer\Flowcode\oled_test01.c
//**  Title:         
//**  Description:   
//**  
//**  Generated by:  Flowcode v5.2.0.0
//**  Date:          Saturday, June 20, 2020 17:42:59
//**  Licence:       Professional
//**  Registered to: xyz
//**  Licence key:   WUK7B9
//**  
//**  
//**  http://www.matrixmultimedia.com
//**  
//************************************************************************************


#define MX_PIC

#define MX_USES_UINT8 1
#define MX_USES_SINT16 0
#define MX_USES_CHAR 0
#define MX_USES_FLOAT 0
#define MX_USES_SINT32 0
#define MX_USES_BOOL 1
#define MX_USES_UINT16 1
#define MX_USES_UINT32 0
//Defines for microcontroller
#define P16F873A
#define FC_CAL_PIC
#define MX_ADC
#define MX_ADC_TYPE_1
#define MX_ADC_BITS_10
#define MX_EE
#define MX_EE_TYPE2
#define MX_EE_SIZE 128
#define MX_SPI_1
#define MX_SPI_1_MISO_PORT portc
#define MX_SPI_1_MISO_TRIS trisc
#define MX_SPI_1_MISO_PIN 4
#define MX_SPI_1_MOSI_PORT portc
#define MX_SPI_1_MOSI_TRIS trisc
#define MX_SPI_1_MOSI_PIN 5
#define MX_SPI_1_CLK_PORT portc
#define MX_SPI_1_CLK_TRIS trisc
#define MX_SPI_1_CLK_PIN 3
#define MX_SPI_1_SS_PORT portc
#define MX_SPI_1_SS_TRIS trisc
#define MX_UART_1
#define MX_UART_1_TX_PORT portc
#define MX_UART_1_TX_TRIS trisc
#define MX_UART_1_TX_PIN 6
#define MX_UART_1_RX_PORT portc
#define MX_UART_1_RX_TRIS trisc
#define MX_UART_1_RX_PIN 7
#define MX_I2C
#define MX_MI2C
#define MX_I2C_1
#define MX_I2C_1_SDA_PORT portc
#define MX_I2C_1_SDA_TRIS trisc
#define MX_I2C_1_SDA_PIN 4
#define MX_I2C_1_SCL_PORT portc
#define MX_I2C_1_SCL_TRIS trisc
#define MX_I2C_1_SCL_PIN 3
#define MX_PWM
#define MX_PWM_CNT 2
#define MX_PWM_PSCA1
#define MX_PWM_PSCA4
#define MX_PWM_PSCA16
#define MX_PWM_1_PORT portc
#define MX_PWM_1_TRIS trisc
#define MX_PWM_1_PIN 2
#define MX_PWM_2_PORT portc
#define MX_PWM_2_TRIS trisc
#define MX_PWM_2_PIN 1

//Functions
#define MX_CLK_SPEED 3276800
#ifdef _BOOSTC
#include <system.h>
#endif
#ifdef HI_TECH_C
#include <pic.h>
#endif

//Configuration data
#ifdef _BOOSTC
#pragma DATA 0x2007, 0x3f32
#endif
#ifdef HI_TECH_C
__CONFIG(0x3f32);
#endif

//Internal functions
#include "C:\Program Files (x86)\Flowcode\v5\FCD\internals.c"

//Macro function declarations
void FCM_oled_init();
void FCM_pattern1();
void FCM_pattern2();
void FCM_oled_clear();


//Variable declarations
#define FCV_TRUE (1)
#define FCV_FALSE (0)
MX_UINT8 FCV_OLED_CMD_SET_DISPLAY_STARTLINE = (0x0);
01E1  01C4  	CLRF gbl_FCV_OLED_CMD_SET_DISPL_00000

MX_UINT8 FCV_OLED_CMD_SET_DISPLAY_OFFSET = (0x0);
01E2  01C5  	CLRF gbl_FCV_OLED_CMD_SET_DISPL_00001

MX_UINT8 FCV_OLED_CMD_SET_MUX_RATIO = (0x0);
01E3  01C6  	CLRF gbl_FCV_OLED_CMD_SET_MUX_RATIO

MX_UINT8 FCV_OLED_CMD_SET_MEMORY_ADDR_MODE = (0x0);
01E4  01C7  	CLRF gbl_FCV_OLED_CMD_SET_MEMOR_00002

MX_UINT8 FCV_OLED_CONTROL_BYTE_CMD_SINGLE = (0x0);
01E5  01C8  	CLRF gbl_FCV_OLED_CONTROL_BYTE__00003

MX_UINT16 FCV_COUNTER = (0x0);
01E6  01B9  	CLRF gbl_FCV_COUNTER
01E7  01BA  	CLRF gbl_FCV_COUNTER+D'1'

MX_UINT8 FCV_OLED_CMD_SET_PRECHARGE = (0x0);
01E8  01C9  	CLRF gbl_FCV_OLED_CMD_SET_PRECHARGE

MX_UINT8 FCV_OLED_CMD_SET_PAGE_RANGE = (0x0);
01E9  01CA  	CLRF gbl_FCV_OLED_CMD_SET_PAGE_RANGE

MX_UINT8 FCV_OLED_CMD_SET_SEGMENT_REMAP = (0x0);
01EA  01CB  	CLRF gbl_FCV_OLED_CMD_SET_SEGME_00004

MX_UINT8 FCV_OLED_CMD_NOP = (0x0);
01EB  01CC  	CLRF gbl_FCV_OLED_CMD_NOP

MX_UINT8 FCV_OLED_CMD_DISPLAY_ON = (0x0);
01EC  01CD  	CLRF gbl_FCV_OLED_CMD_DISPLAY_ON

MX_UINT8 FCV_OLED_CMD_SET_COM_PINMAP = (0x0);
01ED  01CE  	CLRF gbl_FCV_OLED_CMD_SET_COM_PINMAP

MX_UINT8 FCV_OLED_CMD_SET_CHARGE_PUMP = (0x0);
01EE  01CF  	CLRF gbl_FCV_OLED_CMD_SET_CHARGE_PUMP

MX_UINT8 FCV_OLED_CMD_DISPLAY_NORMAL = (0x0);
01EF  01D0  	CLRF gbl_FCV_OLED_CMD_DISPLAY_NORMAL

MX_UINT8 FCV_OLED_CMD_SET_DISPLAY_CLK_DIV = (0x0);
01F0  01D1  	CLRF gbl_FCV_OLED_CMD_SET_DISPL_00005

MX_UINT8 FCV_RT_BYTE = (0x0);
01F1  01D2  	CLRF gbl_FCV_RT_BYTE

MX_UINT8 FCV_OLED_CONTROL_BYTE_CMD_STREAM = (0x0);
01F2  01D3  	CLRF gbl_FCV_OLED_CONTROL_BYTE__00006

MX_UINT8 FCV_OLED_CMD_SET_VCOMH_DESELECT = (0x0);
01F3  01D4  	CLRF gbl_FCV_OLED_CMD_SET_VCOMH_00007

MX_UINT8 FCV_OLED_CMD_SET_CONTRAST = (0x0);
01F4  01D5  	CLRF gbl_FCV_OLED_CMD_SET_CONTRAST

MX_UINT8 FCV_OLED_I2C_ADDRESS = (0x0);
01F5  01D6  	CLRF gbl_FCV_OLED_I2C_ADDRESS

MX_UINT8 FCV_OLED_CMD_DISPLAY_ALLON = (0x0);
01F6  01D7  	CLRF gbl_FCV_OLED_CMD_DISPLAY_ALLON

MX_UINT8 FCV_OLED_CMD_SET_COM_SCANMODE = (0x0);
01F7  01D8  	CLRF gbl_FCV_OLED_CMD_SET_COM_S_00008

MX_UINT8 FCV_OLED_CMD_SET_COLUMN_RANGE = (0x0);
01F8  01D9  	CLRF gbl_FCV_OLED_CMD_SET_COLUM_00009

MX_UINT8 FCV_OLED_CONTROL_BYTE_DATA_STREAM = (0x0);
01F9  01DA  	CLRF gbl_FCV_OLED_CONTROL_BYTE__0000A

MX_UINT8 FCV_OLED_CMD_DISPLAY_INVERTED = (0x0);
01FA  01DB  	CLRF gbl_FCV_OLED_CMD_DISPLAY_I_0000B

MX_UINT8 FCV_OLED_CMD_DISPLAY_RAM = (0x0);
01FB  01DC  	CLRF gbl_FCV_OLED_CMD_DISPLAY_RAM

MX_UINT8 FCV_OLED_CMD_DISPLAY_OFF = (0x0);
01FC  01DD  	CLRF gbl_FCV_OLED_CMD_DISPLAY_OFF

MX_UINT8 FCV_OLED_ADDRESS = (0x0);
01FD  01DE  	CLRF gbl_FCV_OLED_ADDRESS





//I2C_Master(0): //Defines:

/**** Macro Substitutions ****
a = Unique component ID
b = I2C Channel - 0=SW, 1-4=HW
c = Baud Rate
d = SM BUS Enable 0/2
e = Slew Rate Enable 0/1
f = Bitbanged Data Port Letter
g = Bitbanged Data Pin
h = Bitbanged Clock Port Letter
i = Bitbanged Clock Pin
******************************/

//BMODE
//Bit 0 - Slew Control
//Bit 1 - SMBus Control

//Definitions for I2C slot allocation
#ifndef	MX_I2C_REF1
	#define MX_I2C_REF1
	#define I2CMASTER_5_MX_I2C_UREF			1
	#define MX_I2C_CHANNEL_1		1
	#define MX_I2C_SDA_PIN_1		4
	#define MX_I2C_SDA_PORT_1		porta
	#define MX_I2C_SDA_TRIS_1		trisa
	#define MX_I2C_SCL_PIN_1		3
	#define MX_I2C_SCL_PORT_1		porta
	#define MX_I2C_SCL_TRIS_1		trisa
	#define MX_I2C_BMODE_1			0 | 0
	#define MX_I2C_BAUD_1			1000000
	#define MX_I2C_INT_1			0
#else
 #ifndef MX_I2C_REF2
	#define MX_I2C_REF2
	#define I2CMASTER_5_MX_I2C_UREF			2
	#define MX_I2C_CHANNEL_2		1
	#define MX_I2C_SDA_PIN_2		4
	#define MX_I2C_SDA_PORT_2		porta
	#define MX_I2C_SDA_TRIS_2		trisa
	#define MX_I2C_SCL_PIN_2		3
	#define MX_I2C_SCL_PORT_2		porta
	#define MX_I2C_SCL_TRIS_2		trisa
	#define MX_I2C_BMODE_2			0 | 0
	#define MX_I2C_BAUD_2			1000000
	#define MX_I2C_INT_2			0
 #else
  #ifndef MX_I2C_REF3
	#define MX_I2C_REF3
	#define I2CMASTER_5_MX_I2C_UREF			3
	#define MX_I2C_CHANNEL_3		1
	#define MX_I2C_SDA_PIN_3		4
	#define MX_I2C_SDA_PORT_3		porta
	#define MX_I2C_SDA_TRIS_3		trisa
	#define MX_I2C_SCL_PIN_3		3
	#define MX_I2C_SCL_PORT_3		porta
	#define MX_I2C_SCL_TRIS_3		trisa
	#define MX_I2C_BMODE_3			0 | 0
	#define MX_I2C_BAUD_3			1000000
	#define MX_I2C_INT_3			0
  #else
   #ifndef MX_I2C_REF4
	#define MX_I2C_REF4
	#define I2CMASTER_5_MX_I2C_UREF			4
	#define MX_I2C_CHANNEL_4		1
	#define MX_I2C_SDA_PIN_4		4
	#define MX_I2C_SDA_PORT_4		porta
	#define MX_I2C_SDA_TRIS_4		trisa
	#define MX_I2C_SCL_PIN_4		3
	#define MX_I2C_SCL_PORT_4		porta
	#define MX_I2C_SCL_TRIS_4		trisa
	#define MX_I2C_BMODE_4			0 | 0
	#define MX_I2C_BAUD_4			1000000
	#define MX_I2C_INT_4			0
   #endif
  #endif
 #endif
#endif

#define I2CMASTER_5_I2C_Master_Init		CAL_APPEND(FC_CAL_I2C_Master_Init_, I2CMASTER_5_MX_I2C_UREF)
#define I2CMASTER_5_I2C_Master_Uninit	CAL_APPEND(FC_CAL_I2C_Master_Uninit_, I2CMASTER_5_MX_I2C_UREF)
#define I2CMASTER_5_I2C_Master_Start		CAL_APPEND(FC_CAL_I2C_Master_Start_, I2CMASTER_5_MX_I2C_UREF)
#define I2CMASTER_5_I2C_Master_Restart	CAL_APPEND(FC_CAL_I2C_Master_Restart_, I2CMASTER_5_MX_I2C_UREF)
#define I2CMASTER_5_I2C_Master_Stop		CAL_APPEND(FC_CAL_I2C_Master_Stop_, I2CMASTER_5_MX_I2C_UREF)
#define I2CMASTER_5_I2C_Master_TX_Byte	CAL_APPEND(FC_CAL_I2C_Master_TX_Byte_, I2CMASTER_5_MX_I2C_UREF)
#define I2CMASTER_5_I2C_Master_RX_Byte	CAL_APPEND(FC_CAL_I2C_Master_RX_Byte_, I2CMASTER_5_MX_I2C_UREF)

extern void I2CMASTER_5_I2C_Master_Init ();
extern void I2CMASTER_5_I2C_Master_Uninit ();
extern void I2CMASTER_5_I2C_Master_Start ();
extern void I2CMASTER_5_I2C_Master_Restart ();
extern void I2CMASTER_5_I2C_Master_Stop ();
extern MX_UINT8 I2CMASTER_5_I2C_Master_TX_Byte (MX_UINT8 Data);
extern MX_UINT8 I2CMASTER_5_I2C_Master_RX_Byte (MX_UINT8 Last);




//I2C_Master(0): //Macro function declarations

void FCD_I2C_Master0_MI2C_Init();
void FCD_I2C_Master0_MI2C_Start();
void FCD_I2C_Master0_MI2C_Restart();
void FCD_I2C_Master0_MI2C_Stop();
MX_UINT8 FCD_I2C_Master0_MI2C_Transmit_Byte(MX_UINT8 Data);
MX_UINT8 FCD_I2C_Master0_MI2C_Receive_Byte(MX_UINT8 Last);
void FCD_I2C_Master0_MI2C_Send_Byte_Transaction(MX_UINT8 Device_ID, MX_UINT8 AddrH, MX_UINT8 AddrL, MX_UINT8 Data);
MX_UINT8 FCD_I2C_Master0_MI2C_Receive_Byte_Transaction(MX_UINT8 Device_ID, MX_UINT8 AddrH, MX_UINT8 AddrL);



//I2C_Master(0): //Macro implementations


void FCD_I2C_Master0_MI2C_Init()

{
	
		I2CMASTER_5_I2C_Master_Init();
019E  204E  	CALL FC_CAL_I2C_00064


}
019F  0008  	RETURN


void FCD_I2C_Master0_MI2C_Start()

{
	
		I2CMASTER_5_I2C_Master_Start();
0065  2046  	CALL FC_CAL_I2C_00066


}
0066  0008  	RETURN


void FCD_I2C_Master0_MI2C_Restart()
{
	
		I2CMASTER_5_I2C_Master_Restart();

}

void FCD_I2C_Master0_MI2C_Stop()

{
	
		I2CMASTER_5_I2C_Master_Stop();
005D  203A  	CALL FC_CAL_I2C_00068


}
005E  0008  	RETURN


MX_UINT8 FCD_I2C_Master0_MI2C_Transmit_Byte(MX_UINT8 Data)

{
	
		return I2CMASTER_5_I2C_Master_TX_Byte(Data);
005F  0860  	MOVF FCD_I2C_Ma_0005F_arg_Data, W
0060  00E1  	MOVWF FC_CAL_I2C_00069_arg_Data
0061  202B  	CALL FC_CAL_I2C_00069
0062  0862  	MOVF CompTempVarRet2193, W
0063  00E1  	MOVWF CompTempVarRet2188


}
0064  0008  	RETURN


MX_UINT8 FCD_I2C_Master0_MI2C_Receive_Byte(MX_UINT8 Last)
{
	
		return I2CMASTER_5_I2C_Master_RX_Byte(Last);

}

void FCD_I2C_Master0_MI2C_Send_Byte_Transaction(MX_UINT8 Device_ID, MX_UINT8 AddrH, MX_UINT8 AddrL, MX_UINT8 Data)
{
	
		Device_ID = Device_ID << 1;					//Shift Device ID to enable write mode

		I2CMASTER_5_I2C_Master_Start();						//Start transaction
		I2CMASTER_5_I2C_Master_TX_Byte(Device_ID);			//Transmit Device Address
		I2CMASTER_5_I2C_Master_TX_Byte(AddrH);				//Transmit Internal Address
		I2CMASTER_5_I2C_Master_TX_Byte(AddrL);
		I2CMASTER_5_I2C_Master_TX_Byte(Data);				//Send Data byte
		I2CMASTER_5_I2C_Master_Stop();						//Stop Transaction

}

MX_UINT8 FCD_I2C_Master0_MI2C_Receive_Byte_Transaction(MX_UINT8 Device_ID, MX_UINT8 AddrH, MX_UINT8 AddrL)
{
	
		MX_UINT8 RetVal = 0;
		Device_ID = Device_ID << 1;					//Shift Device ID to enable write mode

		I2CMASTER_5_I2C_Master_Start();						//Start transaction
		I2CMASTER_5_I2C_Master_TX_Byte(Device_ID);			//Transmit Device Address
		I2CMASTER_5_I2C_Master_TX_Byte(AddrH);				//Transmit Internal Address
		I2CMASTER_5_I2C_Master_TX_Byte(AddrL);
		I2CMASTER_5_I2C_Master_Restart();					//Restart transaction

		Device_ID = Device_ID | 0x01;				//Change Device ID to read mode
		I2CMASTER_5_I2C_Master_TX_Byte(Device_ID);			//Transmit Device Address
		RetVal = I2CMASTER_5_I2C_Master_RX_Byte(1);			//Read data at address
		I2CMASTER_5_I2C_Master_Stop();						//Stop Transaction

		return RetVal;								//Return data

}

#include "C:\Program Files (x86)\Flowcode\v5\CAL\includes.c"

//Macro implementations


void FCM_oled_init()

{

	//Calculation
	//Calculation:
	//  oled_address = 0x78
	FCV_OLED_ADDRESS = 0x78;
0090  3078  	MOVLW 0x78
0091  1283  	BCF STATUS, RP0
0092  1303  	BCF STATUS, RP1
0093  00DE  	MOVWF gbl_FCV_OLED_ADDRESS


	//setting_control
	//Calculation:
	//  oled_control_byte_cmd_single = 0x80
	//  oled_control_byte_cmd_stream = 0x00
	//  oled_control_byte_data_stream = 0x40
	FCV_OLED_CONTROL_BYTE_CMD_SINGLE = 0x80;
0094  3080  	MOVLW 0x80
0095  00C8  	MOVWF gbl_FCV_OLED_CONTROL_BYTE__00003

	FCV_OLED_CONTROL_BYTE_CMD_STREAM = 0x00;
0096  01D3  	CLRF gbl_FCV_OLED_CONTROL_BYTE__00006

	FCV_OLED_CONTROL_BYTE_DATA_STREAM = 0x40;
0097  3040  	MOVLW 0x40
0098  00DA  	MOVWF gbl_FCV_OLED_CONTROL_BYTE__0000A


	//setting_fundamental_commands
	//Calculation:
	//  oled_cmd_set_contrast = 0x81
	//  oled_cmd_display_ram = 0xa4
	//  oled_cmd_display_allon = 0xa5
	//  oled_cmd_display_normal = 0xa6
	//  oled_cmd_display_inverted = 0xa7
	//  oled_cmd_display_off = 0xae
	//  oled_cmd_display_on = 0xaf
	FCV_OLED_CMD_SET_CONTRAST = 0x81;
0099  3081  	MOVLW 0x81
009A  00D5  	MOVWF gbl_FCV_OLED_CMD_SET_CONTRAST

	FCV_OLED_CMD_DISPLAY_RAM = 0xa4;
009B  30A4  	MOVLW 0xA4
009C  00DC  	MOVWF gbl_FCV_OLED_CMD_DISPLAY_RAM

	FCV_OLED_CMD_DISPLAY_ALLON = 0xa5;
009D  30A5  	MOVLW 0xA5
009E  00D7  	MOVWF gbl_FCV_OLED_CMD_DISPLAY_ALLON

	FCV_OLED_CMD_DISPLAY_NORMAL = 0xa6;
009F  30A6  	MOVLW 0xA6
00A0  00D0  	MOVWF gbl_FCV_OLED_CMD_DISPLAY_NORMAL

	FCV_OLED_CMD_DISPLAY_INVERTED = 0xa7;
00A1  30A7  	MOVLW 0xA7
00A2  00DB  	MOVWF gbl_FCV_OLED_CMD_DISPLAY_I_0000B

	FCV_OLED_CMD_DISPLAY_OFF = 0xae;
00A3  30AE  	MOVLW 0xAE
00A4  00DD  	MOVWF gbl_FCV_OLED_CMD_DISPLAY_OFF

	FCV_OLED_CMD_DISPLAY_ON = 0xaf;
00A5  30AF  	MOVLW 0xAF
00A6  00CD  	MOVWF gbl_FCV_OLED_CMD_DISPLAY_ON


	//setting_addressing_commands
	//Calculation:
	//  oled_cmd_set_memory_addr_mode = 0x20
	//  oled_cmd_set_column_range = 0x21
	//  oled_cmd_set_page_range = 0x22
	FCV_OLED_CMD_SET_MEMORY_ADDR_MODE = 0x20;
00A7  3020  	MOVLW 0x20
00A8  00C7  	MOVWF gbl_FCV_OLED_CMD_SET_MEMOR_00002

	FCV_OLED_CMD_SET_COLUMN_RANGE = 0x21;
00A9  3021  	MOVLW 0x21
00AA  00D9  	MOVWF gbl_FCV_OLED_CMD_SET_COLUM_00009

	FCV_OLED_CMD_SET_PAGE_RANGE = 0x22;
00AB  3022  	MOVLW 0x22
00AC  00CA  	MOVWF gbl_FCV_OLED_CMD_SET_PAGE_RANGE


	//setting_hardware_config
	//Calculation:
	//  oled_cmd_set_display_startline = 0x40
	//  oled_cmd_set_segment_remap = 0xa1
	//  oled_cmd_set_mux_ratio = 0xa8
	//  oled_cmd_set_com_scanmode = 0xc8
	//  oled_cmd_set_display_offset = 0xd3
	//  oled_cmd_set_com_pinmap = 0xda
	FCV_OLED_CMD_SET_DISPLAY_STARTLINE = 0x40;
00AD  3040  	MOVLW 0x40
00AE  00C4  	MOVWF gbl_FCV_OLED_CMD_SET_DISPL_00000

	FCV_OLED_CMD_SET_SEGMENT_REMAP = 0xa1;
00AF  30A1  	MOVLW 0xA1
00B0  00CB  	MOVWF gbl_FCV_OLED_CMD_SET_SEGME_00004

	FCV_OLED_CMD_SET_MUX_RATIO = 0xa8;
00B1  30A8  	MOVLW 0xA8
00B2  00C6  	MOVWF gbl_FCV_OLED_CMD_SET_MUX_RATIO

	FCV_OLED_CMD_SET_COM_SCANMODE = 0xc8;
00B3  30C8  	MOVLW 0xC8
00B4  00D8  	MOVWF gbl_FCV_OLED_CMD_SET_COM_S_00008

	FCV_OLED_CMD_SET_DISPLAY_OFFSET = 0xd3;
00B5  30D3  	MOVLW 0xD3
00B6  00C5  	MOVWF gbl_FCV_OLED_CMD_SET_DISPL_00001

	FCV_OLED_CMD_SET_COM_PINMAP = 0xda;
00B7  30DA  	MOVLW 0xDA
00B8  00CE  	MOVWF gbl_FCV_OLED_CMD_SET_COM_PINMAP


	//setting_others
	//Calculation:
	//  oled_cmd_set_display_clk_div = 0xd5
	//  oled_cmd_set_precharge = 0xd9
	//  oled_cmd_set_vcomh_deselect = 0xdb
	//  oled_cmd_set_charge_pump = 0x8d
	//  oled_cmd_nop = 0xe3
	FCV_OLED_CMD_SET_DISPLAY_CLK_DIV = 0xd5;
00B9  30D5  	MOVLW 0xD5
00BA  00D1  	MOVWF gbl_FCV_OLED_CMD_SET_DISPL_00005

	FCV_OLED_CMD_SET_PRECHARGE = 0xd9;
00BB  30D9  	MOVLW 0xD9
00BC  00C9  	MOVWF gbl_FCV_OLED_CMD_SET_PRECHARGE

	FCV_OLED_CMD_SET_VCOMH_DESELECT = 0xdb;
00BD  30DB  	MOVLW 0xDB
00BE  00D4  	MOVWF gbl_FCV_OLED_CMD_SET_VCOMH_00007

	FCV_OLED_CMD_SET_CHARGE_PUMP = 0x8d;
00BF  308D  	MOVLW 0x8D
00C0  00CF  	MOVWF gbl_FCV_OLED_CMD_SET_CHARGE_PUMP

	FCV_OLED_CMD_NOP = 0xe3;
00C1  30E3  	MOVLW 0xE3
00C2  00CC  	MOVWF gbl_FCV_OLED_CMD_NOP


	//Call Component Macro
	//Call Component Macro: MI2C_Start()
	FCD_I2C_Master0_MI2C_Start();
00C3  2065  	CALL FCD_I2C_Ma_0005E


	//Calculation
	//Calculation:
	//  rt_byte = 0
	FCV_RT_BYTE = 0;
00C4  1283  	BCF STATUS, RP0
00C5  01D2  	CLRF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(oled_address)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(FCV_OLED_ADDRESS);
00C6  085E  	MOVF gbl_FCV_OLED_ADDRESS, W
00C7  00E0  	MOVWF FCD_I2C_Ma_0005F_arg_Data
00C8  205F  	CALL FCD_I2C_Ma_0005F
00C9  0861  	MOVF CompTempVarRet2188, W
00CA  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(oled_control_byte_cmd_stream)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(FCV_OLED_CONTROL_BYTE_CMD_STREAM);
00CB  0853  	MOVF gbl_FCV_OLED_CONTROL_BYTE__00006, W
00CC  00E0  	MOVWF FCD_I2C_Ma_0005F_arg_Data
00CD  205F  	CALL FCD_I2C_Ma_0005F
00CE  0861  	MOVF CompTempVarRet2188, W
00CF  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(oled_cmd_display_off)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(FCV_OLED_CMD_DISPLAY_OFF);
00D0  085D  	MOVF gbl_FCV_OLED_CMD_DISPLAY_OFF, W
00D1  00E0  	MOVWF FCD_I2C_Ma_0005F_arg_Data
00D2  205F  	CALL FCD_I2C_Ma_0005F
00D3  0861  	MOVF CompTempVarRet2188, W
00D4  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(oled_cmd_set_mux_ratio)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(FCV_OLED_CMD_SET_MUX_RATIO);
00D5  0846  	MOVF gbl_FCV_OLED_CMD_SET_MUX_RATIO, W
00D6  00E0  	MOVWF FCD_I2C_Ma_0005F_arg_Data
00D7  205F  	CALL FCD_I2C_Ma_0005F
00D8  0861  	MOVF CompTempVarRet2188, W
00D9  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(0x3f)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(0x3f);
00DA  303F  	MOVLW 0x3F
00DB  00E0  	MOVWF FCD_I2C_Ma_0005F_arg_Data
00DC  205F  	CALL FCD_I2C_Ma_0005F
00DD  0861  	MOVF CompTempVarRet2188, W
00DE  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(oled_cmd_set_display_offset)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(FCV_OLED_CMD_SET_DISPLAY_OFFSET);
00DF  0845  	MOVF gbl_FCV_OLED_CMD_SET_DISPL_00001, W
00E0  00E0  	MOVWF FCD_I2C_Ma_0005F_arg_Data
00E1  205F  	CALL FCD_I2C_Ma_0005F
00E2  0861  	MOVF CompTempVarRet2188, W
00E3  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(0x00)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(0x00);
00E4  01E0  	CLRF FCD_I2C_Ma_0005F_arg_Data
00E5  205F  	CALL FCD_I2C_Ma_0005F
00E6  0861  	MOVF CompTempVarRet2188, W
00E7  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(oled_cmd_set_display_startline)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(FCV_OLED_CMD_SET_DISPLAY_STARTLINE);
00E8  0844  	MOVF gbl_FCV_OLED_CMD_SET_DISPL_00000, W
00E9  00E0  	MOVWF FCD_I2C_Ma_0005F_arg_Data
00EA  205F  	CALL FCD_I2C_Ma_0005F
00EB  0861  	MOVF CompTempVarRet2188, W
00EC  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(oled_cmd_set_segment_remap)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(FCV_OLED_CMD_SET_SEGMENT_REMAP);
00ED  084B  	MOVF gbl_FCV_OLED_CMD_SET_SEGME_00004, W
00EE  00E0  	MOVWF FCD_I2C_Ma_0005F_arg_Data
00EF  205F  	CALL FCD_I2C_Ma_0005F
00F0  0861  	MOVF CompTempVarRet2188, W
00F1  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(oled_cmd_set_com_scanmode)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(FCV_OLED_CMD_SET_COM_SCANMODE);
00F2  0858  	MOVF gbl_FCV_OLED_CMD_SET_COM_S_00008, W
00F3  00E0  	MOVWF FCD_I2C_Ma_0005F_arg_Data
00F4  205F  	CALL FCD_I2C_Ma_0005F
00F5  0861  	MOVF CompTempVarRet2188, W
00F6  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(oled_cmd_set_com_pinmap)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(FCV_OLED_CMD_SET_COM_PINMAP);
00F7  084E  	MOVF gbl_FCV_OLED_CMD_SET_COM_PINMAP, W
00F8  00E0  	MOVWF FCD_I2C_Ma_0005F_arg_Data
00F9  205F  	CALL FCD_I2C_Ma_0005F
00FA  0861  	MOVF CompTempVarRet2188, W
00FB  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(0x12)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(0x12);
00FC  3012  	MOVLW 0x12
00FD  00E0  	MOVWF FCD_I2C_Ma_0005F_arg_Data
00FE  205F  	CALL FCD_I2C_Ma_0005F
00FF  0861  	MOVF CompTempVarRet2188, W
0100  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(oled_cmd_set_contrast)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(FCV_OLED_CMD_SET_CONTRAST);
0101  0855  	MOVF gbl_FCV_OLED_CMD_SET_CONTRAST, W
0102  00E0  	MOVWF FCD_I2C_Ma_0005F_arg_Data
0103  205F  	CALL FCD_I2C_Ma_0005F
0104  0861  	MOVF CompTempVarRet2188, W
0105  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(0x7f)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(0x7f);
0106  307F  	MOVLW 0x7F
0107  00E0  	MOVWF FCD_I2C_Ma_0005F_arg_Data
0108  205F  	CALL FCD_I2C_Ma_0005F
0109  0861  	MOVF CompTempVarRet2188, W
010A  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(oled_cmd_display_ram)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(FCV_OLED_CMD_DISPLAY_RAM);
010B  085C  	MOVF gbl_FCV_OLED_CMD_DISPLAY_RAM, W
010C  00E0  	MOVWF FCD_I2C_Ma_0005F_arg_Data
010D  205F  	CALL FCD_I2C_Ma_0005F
010E  0861  	MOVF CompTempVarRet2188, W
010F  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(oled_cmd_display_normal)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(FCV_OLED_CMD_DISPLAY_NORMAL);
0110  0850  	MOVF gbl_FCV_OLED_CMD_DISPLAY_NORMAL, W
0111  00E0  	MOVWF FCD_I2C_Ma_0005F_arg_Data
0112  205F  	CALL FCD_I2C_Ma_0005F
0113  0861  	MOVF CompTempVarRet2188, W
0114  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(oled_cmd_set_display_clk_div)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(FCV_OLED_CMD_SET_DISPLAY_CLK_DIV);
0115  0851  	MOVF gbl_FCV_OLED_CMD_SET_DISPL_00005, W
0116  00E0  	MOVWF FCD_I2C_Ma_0005F_arg_Data
0117  205F  	CALL FCD_I2C_Ma_0005F
0118  0861  	MOVF CompTempVarRet2188, W
0119  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(0x80)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(0x80);
011A  3080  	MOVLW 0x80
011B  00E0  	MOVWF FCD_I2C_Ma_0005F_arg_Data
011C  205F  	CALL FCD_I2C_Ma_0005F
011D  0861  	MOVF CompTempVarRet2188, W
011E  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(oled_cmd_set_charge_pump)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(FCV_OLED_CMD_SET_CHARGE_PUMP);
011F  084F  	MOVF gbl_FCV_OLED_CMD_SET_CHARGE_PUMP, W
0120  00E0  	MOVWF FCD_I2C_Ma_0005F_arg_Data
0121  205F  	CALL FCD_I2C_Ma_0005F
0122  0861  	MOVF CompTempVarRet2188, W
0123  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(0x14)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(0x14);
0124  3014  	MOVLW 0x14
0125  00E0  	MOVWF FCD_I2C_Ma_0005F_arg_Data
0126  205F  	CALL FCD_I2C_Ma_0005F
0127  0861  	MOVF CompTempVarRet2188, W
0128  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(oled_cmd_set_precharge)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(FCV_OLED_CMD_SET_PRECHARGE);
0129  0849  	MOVF gbl_FCV_OLED_CMD_SET_PRECHARGE, W
012A  00E0  	MOVWF FCD_I2C_Ma_0005F_arg_Data
012B  205F  	CALL FCD_I2C_Ma_0005F
012C  0861  	MOVF CompTempVarRet2188, W
012D  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(0x22)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(0x22);
012E  3022  	MOVLW 0x22
012F  00E0  	MOVWF FCD_I2C_Ma_0005F_arg_Data
0130  205F  	CALL FCD_I2C_Ma_0005F
0131  0861  	MOVF CompTempVarRet2188, W
0132  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(oled_cmd_set_vcomh_deselect)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(FCV_OLED_CMD_SET_VCOMH_DESELECT);
0133  0854  	MOVF gbl_FCV_OLED_CMD_SET_VCOMH_00007, W
0134  00E0  	MOVWF FCD_I2C_Ma_0005F_arg_Data
0135  205F  	CALL FCD_I2C_Ma_0005F
0136  0861  	MOVF CompTempVarRet2188, W
0137  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(0x30)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(0x30);
0138  3030  	MOVLW 0x30
0139  00E0  	MOVWF FCD_I2C_Ma_0005F_arg_Data
013A  205F  	CALL FCD_I2C_Ma_0005F
013B  0861  	MOVF CompTempVarRet2188, W
013C  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(oled_cmd_set_memory_addr_mode)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(FCV_OLED_CMD_SET_MEMORY_ADDR_MODE);
013D  0847  	MOVF gbl_FCV_OLED_CMD_SET_MEMOR_00002, W
013E  00E0  	MOVWF FCD_I2C_Ma_0005F_arg_Data
013F  205F  	CALL FCD_I2C_Ma_0005F
0140  0861  	MOVF CompTempVarRet2188, W
0141  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(0x00)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(0x00);
0142  01E0  	CLRF FCD_I2C_Ma_0005F_arg_Data
0143  205F  	CALL FCD_I2C_Ma_0005F
0144  0861  	MOVF CompTempVarRet2188, W
0145  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(oled_cmd_display_on)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(FCV_OLED_CMD_DISPLAY_ON);
0146  084D  	MOVF gbl_FCV_OLED_CMD_DISPLAY_ON, W
0147  00E0  	MOVWF FCD_I2C_Ma_0005F_arg_Data
0148  205F  	CALL FCD_I2C_Ma_0005F
0149  0861  	MOVF CompTempVarRet2188, W
014A  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: MI2C_Stop()
	FCD_I2C_Master0_MI2C_Stop();
014B  205D  	CALL FCD_I2C_Ma_00060


}
014C  0008  	RETURN



void FCM_pattern1()

{

	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(0x00)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(0x00);
0067  1283  	BCF STATUS, RP0
0068  1303  	BCF STATUS, RP1
0069  01E0  	CLRF FCD_I2C_Ma_0005F_arg_Data
006A  205F  	CALL FCD_I2C_Ma_0005F
006B  0861  	MOVF CompTempVarRet2188, W
006C  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(0x7e)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(0x7e);
006D  307E  	MOVLW 0x7E
006E  00E0  	MOVWF FCD_I2C_Ma_0005F_arg_Data
006F  205F  	CALL FCD_I2C_Ma_0005F
0070  0861  	MOVF CompTempVarRet2188, W
0071  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(0x42)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(0x42);
0072  3042  	MOVLW 0x42
0073  00E0  	MOVWF FCD_I2C_Ma_0005F_arg_Data
0074  205F  	CALL FCD_I2C_Ma_0005F
0075  0861  	MOVF CompTempVarRet2188, W
0076  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(0x42)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(0x42);
0077  3042  	MOVLW 0x42
0078  00E0  	MOVWF FCD_I2C_Ma_0005F_arg_Data
0079  205F  	CALL FCD_I2C_Ma_0005F
007A  0861  	MOVF CompTempVarRet2188, W
007B  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(0x42)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(0x42);
007C  3042  	MOVLW 0x42
007D  00E0  	MOVWF FCD_I2C_Ma_0005F_arg_Data
007E  205F  	CALL FCD_I2C_Ma_0005F
007F  0861  	MOVF CompTempVarRet2188, W
0080  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(0x42)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(0x42);
0081  3042  	MOVLW 0x42
0082  00E0  	MOVWF FCD_I2C_Ma_0005F_arg_Data
0083  205F  	CALL FCD_I2C_Ma_0005F
0084  0861  	MOVF CompTempVarRet2188, W
0085  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(0x7e)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(0x7e);
0086  307E  	MOVLW 0x7E
0087  00E0  	MOVWF FCD_I2C_Ma_0005F_arg_Data
0088  205F  	CALL FCD_I2C_Ma_0005F
0089  0861  	MOVF CompTempVarRet2188, W
008A  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(0x00)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(0x00);
008B  01E0  	CLRF FCD_I2C_Ma_0005F_arg_Data
008C  205F  	CALL FCD_I2C_Ma_0005F
008D  0861  	MOVF CompTempVarRet2188, W
008E  00D2  	MOVWF gbl_FCV_RT_BYTE


}
008F  0008  	RETURN



void FCM_pattern2()
{

	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(0x00)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(0x00);

}


void FCM_oled_clear()

{

	//Call Component Macro
	//Call Component Macro: MI2C_Start()
	FCD_I2C_Master0_MI2C_Start();
014D  2065  	CALL FCD_I2C_Ma_0005E


	//Calculation
	//Calculation:
	//  rt_byte = 0
	FCV_RT_BYTE = 0;
014E  1283  	BCF STATUS, RP0
014F  01D2  	CLRF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(oled_address)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(FCV_OLED_ADDRESS);
0150  085E  	MOVF gbl_FCV_OLED_ADDRESS, W
0151  00E0  	MOVWF FCD_I2C_Ma_0005F_arg_Data
0152  205F  	CALL FCD_I2C_Ma_0005F
0153  0861  	MOVF CompTempVarRet2188, W
0154  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(oled_control_byte_cmd_stream)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(FCV_OLED_CONTROL_BYTE_CMD_STREAM);
0155  0853  	MOVF gbl_FCV_OLED_CONTROL_BYTE__00006, W
0156  00E0  	MOVWF FCD_I2C_Ma_0005F_arg_Data
0157  205F  	CALL FCD_I2C_Ma_0005F
0158  0861  	MOVF CompTempVarRet2188, W
0159  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(oled_cmd_set_column_range)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(FCV_OLED_CMD_SET_COLUMN_RANGE);
015A  0859  	MOVF gbl_FCV_OLED_CMD_SET_COLUM_00009, W
015B  00E0  	MOVWF FCD_I2C_Ma_0005F_arg_Data
015C  205F  	CALL FCD_I2C_Ma_0005F
015D  0861  	MOVF CompTempVarRet2188, W
015E  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(0x00)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(0x00);
015F  01E0  	CLRF FCD_I2C_Ma_0005F_arg_Data
0160  205F  	CALL FCD_I2C_Ma_0005F
0161  0861  	MOVF CompTempVarRet2188, W
0162  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(0x7f)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(0x7f);
0163  307F  	MOVLW 0x7F
0164  00E0  	MOVWF FCD_I2C_Ma_0005F_arg_Data
0165  205F  	CALL FCD_I2C_Ma_0005F
0166  0861  	MOVF CompTempVarRet2188, W
0167  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(oled_cmd_set_page_range)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(FCV_OLED_CMD_SET_PAGE_RANGE);
0168  084A  	MOVF gbl_FCV_OLED_CMD_SET_PAGE_RANGE, W
0169  00E0  	MOVWF FCD_I2C_Ma_0005F_arg_Data
016A  205F  	CALL FCD_I2C_Ma_0005F
016B  0861  	MOVF CompTempVarRet2188, W
016C  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(0x00)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(0x00);
016D  01E0  	CLRF FCD_I2C_Ma_0005F_arg_Data
016E  205F  	CALL FCD_I2C_Ma_0005F
016F  0861  	MOVF CompTempVarRet2188, W
0170  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(0x07)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(0x07);
0171  3007  	MOVLW 0x07
0172  00E0  	MOVWF FCD_I2C_Ma_0005F_arg_Data
0173  205F  	CALL FCD_I2C_Ma_0005F
0174  0861  	MOVF CompTempVarRet2188, W
0175  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: MI2C_Stop()
	FCD_I2C_Master0_MI2C_Stop();
0176  205D  	CALL FCD_I2C_Ma_00060


	//Call Component Macro
	//Call Component Macro: MI2C_Start()
	FCD_I2C_Master0_MI2C_Start();
0177  2065  	CALL FCD_I2C_Ma_0005E


	//Calculation
	//Calculation:
	//  rt_byte = 0
	FCV_RT_BYTE = 0;
0178  1283  	BCF STATUS, RP0
0179  01D2  	CLRF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(oled_address)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(FCV_OLED_ADDRESS);
017A  085E  	MOVF gbl_FCV_OLED_ADDRESS, W
017B  00E0  	MOVWF FCD_I2C_Ma_0005F_arg_Data
017C  205F  	CALL FCD_I2C_Ma_0005F
017D  0861  	MOVF CompTempVarRet2188, W
017E  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Call Component Macro
	//Call Component Macro: rt_byte=MI2C_Transmit_Byte(oled_control_byte_data_stream)
	FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(FCV_OLED_CONTROL_BYTE_DATA_STREAM);
017F  085A  	MOVF gbl_FCV_OLED_CONTROL_BYTE__0000A, W
0180  00E0  	MOVWF FCD_I2C_Ma_0005F_arg_Data
0181  205F  	CALL FCD_I2C_Ma_0005F
0182  0861  	MOVF CompTempVarRet2188, W
0183  00D2  	MOVWF gbl_FCV_RT_BYTE


	//Calculation
	//Calculation:
	//  counter = 0
	FCV_COUNTER = 0;
0184  01B9  	CLRF gbl_FCV_COUNTER
0185  01BA  	CLRF gbl_FCV_COUNTER+D'1'


	//Loop
	//Loop: While counter = 1024
	while (!(FCV_COUNTER == 1024))
0186        label8
0186  01DF  	CLRF CompTempVar2190
0187  3000  	MOVLW 0x00
0188  0239  	SUBWF gbl_FCV_COUNTER, W
0189  1D03  	BTFSS STATUS,Z
018A  298F  	GOTO	label9
018B  083A  	MOVF gbl_FCV_COUNTER+D'1', W
018C  3C04  	SUBLW 0x04
018D  1903  	BTFSC STATUS,Z
018E  0ADF  	INCF CompTempVar2190, F
018F        label9
018F  08DF  	MOVF CompTempVar2190, F
0190  1D03  	BTFSS STATUS,Z
0191  299C  	GOTO	label10
019B  2986  	GOTO	label8
019C        label10

	{

		//Call Component Macro
		//Call Component Macro: rt_byte=MI2C_Transmit_Byte(0x00)
		FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(0x00);
0192  01E0  	CLRF FCD_I2C_Ma_0005F_arg_Data
0193  205F  	CALL FCD_I2C_Ma_0005F
0194  0861  	MOVF CompTempVarRet2188, W
0195  00D2  	MOVWF gbl_FCV_RT_BYTE


		//Calculation
		//Calculation:
		//  counter = counter + 1
		FCV_COUNTER = FCV_COUNTER + 1;
0196  08B9  	MOVF gbl_FCV_COUNTER, F
0197  08BA  	MOVF gbl_FCV_COUNTER+D'1', F
0198  0AB9  	INCF gbl_FCV_COUNTER, F
0199  1903  	BTFSC STATUS,Z
019A  0ABA  	INCF gbl_FCV_COUNTER+D'1', F



	}

	//Call Component Macro
	//Call Component Macro: MI2C_Stop()
	FCD_I2C_Master0_MI2C_Stop();
019C  205D  	CALL FCD_I2C_Ma_00060


}
019D  0008  	RETURN




void main()

{
	//Initialization
	adcon1 = 0x07;
01A0  3007  	MOVLW 0x07
01A1  1683  	BSF STATUS, RP0
01A2  1303  	BCF STATUS, RP1
01A3  009F  	MOVWF gbl_adcon1



	//Interrupt initialization code
	option_reg = 0xC0;
01A4  30C0  	MOVLW 0xC0
01A5  0081  	MOVWF gbl_option_reg



	//Call Component Macro
	//Call Component Macro: MI2C_Init()
	FCD_I2C_Master0_MI2C_Init();
01A6  219E  	CALL FCD_I2C_Ma_0006B


	//Call Macro
	//Call Macro: oled_init()
	FCM_oled_init();
01A7  2090  	CALL FCM_oled_i_0005D


	//Loop
	//Loop: While 1
	while (1)
01A8        label11
01BB  29A8  	GOTO	label11

	{

		//Call Macro
		//Call Macro: oled_clear()
		FCM_oled_clear();
01A8  214D  	CALL FCM_oled_c_00063


		//Call Component Macro
		//Call Component Macro: MI2C_Start()
		FCD_I2C_Master0_MI2C_Start();
01A9  2065  	CALL FCD_I2C_Ma_0005E


		//Calculation
		//Calculation:
		//  rt_byte = 0
		FCV_RT_BYTE = 0;
01AA  1283  	BCF STATUS, RP0
01AB  01D2  	CLRF gbl_FCV_RT_BYTE


		//Call Component Macro
		//Call Component Macro: rt_byte=MI2C_Transmit_Byte(oled_address)
		FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(FCV_OLED_ADDRESS);
01AC  085E  	MOVF gbl_FCV_OLED_ADDRESS, W
01AD  00E0  	MOVWF FCD_I2C_Ma_0005F_arg_Data
01AE  205F  	CALL FCD_I2C_Ma_0005F
01AF  0861  	MOVF CompTempVarRet2188, W
01B0  00D2  	MOVWF gbl_FCV_RT_BYTE


		//Call Component Macro
		//Call Component Macro: rt_byte=MI2C_Transmit_Byte(oled_control_byte_data_stream)
		FCV_RT_BYTE = FCD_I2C_Master0_MI2C_Transmit_Byte(FCV_OLED_CONTROL_BYTE_DATA_STREAM);
01B1  085A  	MOVF gbl_FCV_OLED_CONTROL_BYTE__0000A, W
01B2  00E0  	MOVWF FCD_I2C_Ma_0005F_arg_Data
01B3  205F  	CALL FCD_I2C_Ma_0005F
01B4  0861  	MOVF CompTempVarRet2188, W
01B5  00D2  	MOVWF gbl_FCV_RT_BYTE


		//Call Macro
		//Call Macro: pattern1()
		FCM_pattern1();
01B6  2067  	CALL FCM_patter_00061


		//Call Component Macro
		//Call Component Macro: MI2C_Stop()
		FCD_I2C_Master0_MI2C_Stop();
01B7  205D  	CALL FCD_I2C_Ma_00060


		//Delay
		//Delay: 5 s
		delay_s(5);
01B8  3005  	MOVLW 0x05
01B9  00DF  	MOVWF delay_s_00000_arg_del
01BA  201C  	CALL delay_s_00000



	}

	mainendloop: goto mainendloop;
}


void MX_INTERRUPT_MACRO(void)

{
}
0201  1283  	BCF STATUS, RP0
0202  1303  	BCF STATUS, RP1
0203  0E36  	SWAPF Int1BContext+D'2', W
0204  0084  	MOVWF FSR
0205  0E35  	SWAPF Int1BContext+D'1', W
0206  008A  	MOVWF PCLATH
0207  0E34  	SWAPF Int1BContext, W
0208  0083  	MOVWF STATUS
0209  0EFF  	SWAPF Int1Context, F
020A  0E7F  	SWAPF Int1Context, W
020B  0009  	RETFIE





/*********************************************************************
 *                  Flowcode CAL I2C File
 *
 * File: PIC_CAL_I2C.c
 *
 * (c) 2011 Matrix Multimedia Ltd.
 * http://www.matrixmultimedia.com
 *
 * Software License Agreement
 *
 * The software supplied herewith by Matrix Multimedia Ltd (the
 * “Company”) for its Flowcode graphical programming language is
 * intended and supplied to you, the Company’s customer, for use
 * solely and exclusively on the Company's products. The software
 * is owned by the Company, and is protected under applicable
 * copyright laws. All rights are reserved. Any use in violation
 * of the foregoing restrictions may subject the user to criminal
 * sanctions under applicable laws, as well as to civil liability
 * for the breach of the terms and conditions of this licence.
 *
 * THIS SOFTWARE IS PROVIDED IN AN “AS IS” CONDITION. NO WARRANTIES,
 * WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED
 * TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
 * PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. THE COMPANY SHALL NOT,
 * IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL OR
 * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
 *
 * Changelog:
 *
 *  date  | by | description
 * -------+----+-----------------------------------------------------
 * 210911 | BR | Created
 * 021211 | BR | Converted to new dynamic defines mechanism
 *
 */


//When using hardware I2C channels override port and pin conns with FCD conn definitions
#ifdef MX_I2C_REF1
	#if MX_I2C_CHANNEL_1 > 0
		#undef MX_I2C_SDA_PIN_1
		#undef MX_I2C_SDA_PORT_1
		#undef MX_I2C_SDA_TRIS_1
		#undef MX_I2C_SCL_PIN_1
		#undef MX_I2C_SCL_PORT_1
		#undef MX_I2C_SCL_TRIS_1
	#endif
	#if MX_I2C_CHANNEL_1 == 1
		#define MX_I2C_SDA_PIN_1		MX_I2C_1_SDA_PIN
		#define MX_I2C_SDA_PORT_1		MX_I2C_1_SDA_PORT
		#define MX_I2C_SDA_TRIS_1		MX_I2C_1_SDA_TRIS
		#define MX_I2C_SCL_PIN_1		MX_I2C_1_SCL_PIN
		#define MX_I2C_SCL_PORT_1		MX_I2C_1_SCL_PORT
		#define MX_I2C_SCL_TRIS_1		MX_I2C_1_SCL_TRIS
	#endif
	#if MX_I2C_CHANNEL_1 == 2
		#define MX_I2C_SDA_PIN_1		MX_I2C_2_SDA_PIN
		#define MX_I2C_SDA_PORT_1		MX_I2C_2_SDA_PORT
		#define MX_I2C_SDA_TRIS_1		MX_I2C_2_SDA_TRIS
		#define MX_I2C_SCL_PIN_1		MX_I2C_2_SCL_PIN
		#define MX_I2C_SCL_PORT_1		MX_I2C_2_SCL_PORT
		#define MX_I2C_SCL_TRIS_1		MX_I2C_2_SCL_TRIS
	#endif
	#if MX_I2C_CHANNEL_1 == 3
		#define MX_I2C_SDA_PIN_1		MX_I2C_3_SDA_PIN
		#define MX_I2C_SDA_PORT_1		MX_I2C_3_SDA_PORT
		#define MX_I2C_SDA_TRIS_1		MX_I2C_3_SDA_TRIS
		#define MX_I2C_SCL_PIN_1		MX_I2C_3_SCL_PIN
		#define MX_I2C_SCL_PORT_1		MX_I2C_3_SCL_PORT
		#define MX_I2C_SCL_TRIS_1		MX_I2C_3_SCL_TRIS
	#endif
	#if MX_I2C_CHANNEL_1 == 4
		#define MX_I2C_SDA_PIN_1		MX_I2C_4_SDA_PIN
		#define MX_I2C_SDA_PORT_1		MX_I2C_4_SDA_PORT
		#define MX_I2C_SDA_TRIS_1		MX_I2C_4_SDA_TRIS
		#define MX_I2C_SCL_PIN_1		MX_I2C_4_SCL_PIN
		#define MX_I2C_SCL_PORT_1		MX_I2C_4_SCL_PORT
		#define MX_I2C_SCL_TRIS_1		MX_I2C_4_SCL_TRIS
	#endif
#endif
#ifdef MX_I2C_REF2
	#if MX_I2C_CHANNEL_2 > 0
		#undef MX_I2C_SDA_PIN_2
		#undef MX_I2C_SDA_PORT_2
		#undef MX_I2C_SDA_TRIS_2
		#undef MX_I2C_SCL_PIN_2
		#undef MX_I2C_SCL_PORT_2
		#undef MX_I2C_SCL_TRIS_2
	#endif
	#if MX_I2C_CHANNEL_2 == 1
		#define MX_I2C_SDA_PIN_2		MX_I2C_1_SDA_PIN
		#define MX_I2C_SDA_PORT_2		MX_I2C_1_SDA_PORT
		#define MX_I2C_SDA_TRIS_2		MX_I2C_1_SDA_TRIS
		#define MX_I2C_SCL_PIN_2		MX_I2C_1_SCL_PIN
		#define MX_I2C_SCL_PORT_2		MX_I2C_1_SCL_PORT
		#define MX_I2C_SCL_TRIS_2		MX_I2C_1_SCL_TRIS
	#endif
	#if MX_I2C_CHANNEL_2 == 2
		#define MX_I2C_SDA_PIN_2		MX_I2C_2_SDA_PIN
		#define MX_I2C_SDA_PORT_2		MX_I2C_2_SDA_PORT
		#define MX_I2C_SDA_TRIS_2		MX_I2C_2_SDA_TRIS
		#define MX_I2C_SCL_PIN_2		MX_I2C_2_SCL_PIN
		#define MX_I2C_SCL_PORT_2		MX_I2C_2_SCL_PORT
		#define MX_I2C_SCL_TRIS_2		MX_I2C_2_SCL_TRIS
	#endif
	#if MX_I2C_CHANNEL_2 == 3
		#define MX_I2C_SDA_PIN_2		MX_I2C_3_SDA_PIN
		#define MX_I2C_SDA_PORT_2		MX_I2C_3_SDA_PORT
		#define MX_I2C_SDA_TRIS_2		MX_I2C_3_SDA_TRIS
		#define MX_I2C_SCL_PIN_2		MX_I2C_3_SCL_PIN
		#define MX_I2C_SCL_PORT_2		MX_I2C_3_SCL_PORT
		#define MX_I2C_SCL_TRIS_2		MX_I2C_3_SCL_TRIS
	#endif
	#if MX_I2C_CHANNEL_2 == 4
		#define MX_I2C_SDA_PIN_2		MX_I2C_4_SDA_PIN
		#define MX_I2C_SDA_PORT_2		MX_I2C_4_SDA_PORT
		#define MX_I2C_SDA_TRIS_2		MX_I2C_4_SDA_TRIS
		#define MX_I2C_SCL_PIN_2		MX_I2C_4_SCL_PIN
		#define MX_I2C_SCL_PORT_2		MX_I2C_4_SCL_PORT
		#define MX_I2C_SCL_TRIS_2		MX_I2C_4_SCL_TRIS
	#endif
#endif
#ifdef MX_I2C_REF3
	#if MX_I2C_CHANNEL_3 > 0
		#undef MX_I2C_SDA_PIN_3
		#undef MX_I2C_SDA_PORT_3
		#undef MX_I2C_SDA_TRIS_3
		#undef MX_I2C_SCL_PIN_3
		#undef MX_I2C_SCL_PORT_3
		#undef MX_I2C_SCL_TRIS_3
	#endif
	#if MX_I2C_CHANNEL_3 == 1
		#define MX_I2C_SDA_PIN_3		MX_I2C_1_SDA_PIN
		#define MX_I2C_SDA_PORT_3		MX_I2C_1_SDA_PORT
		#define MX_I2C_SDA_TRIS_3		MX_I2C_1_SDA_TRIS
		#define MX_I2C_SCL_PIN_3		MX_I2C_1_SCL_PIN
		#define MX_I2C_SCL_PORT_3		MX_I2C_1_SCL_PORT
		#define MX_I2C_SCL_TRIS_3		MX_I2C_1_SCL_TRIS
	#endif
	#if MX_I2C_CHANNEL_3 == 2
		#define MX_I2C_SDA_PIN_3		MX_I2C_2_SDA_PIN
		#define MX_I2C_SDA_PORT_3		MX_I2C_2_SDA_PORT
		#define MX_I2C_SDA_TRIS_3		MX_I2C_2_SDA_TRIS
		#define MX_I2C_SCL_PIN_3		MX_I2C_2_SCL_PIN
		#define MX_I2C_SCL_PORT_3		MX_I2C_2_SCL_PORT
		#define MX_I2C_SCL_TRIS_3		MX_I2C_2_SCL_TRIS
	#endif
	#if MX_I2C_CHANNEL_3 == 3
		#define MX_I2C_SDA_PIN_3		MX_I2C_3_SDA_PIN
		#define MX_I2C_SDA_PORT_3		MX_I2C_3_SDA_PORT
		#define MX_I2C_SDA_TRIS_3		MX_I2C_3_SDA_TRIS
		#define MX_I2C_SCL_PIN_3		MX_I2C_3_SCL_PIN
		#define MX_I2C_SCL_PORT_3		MX_I2C_3_SCL_PORT
		#define MX_I2C_SCL_TRIS_3		MX_I2C_3_SCL_TRIS
	#endif
	#if MX_I2C_CHANNEL_3 == 4
		#define MX_I2C_SDA_PIN_3		MX_I2C_4_SDA_PIN
		#define MX_I2C_SDA_PORT_3		MX_I2C_4_SDA_PORT
		#define MX_I2C_SDA_TRIS_3		MX_I2C_4_SDA_TRIS
		#define MX_I2C_SCL_PIN_3		MX_I2C_4_SCL_PIN
		#define MX_I2C_SCL_PORT_3		MX_I2C_4_SCL_PORT
		#define MX_I2C_SCL_TRIS_3		MX_I2C_4_SCL_TRIS
	#endif
#endif
#ifdef MX_I2C_REF4
	#if MX_I2C_CHANNEL_4 > 0
		#undef MX_I2C_SDA_PIN_4
		#undef MX_I2C_SDA_PORT_4
		#undef MX_I2C_SDA_TRIS_4
		#undef MX_I2C_SCL_PIN_4
		#undef MX_I2C_SCL_PORT_4
		#undef MX_I2C_SCL_TRIS_4
	#endif
	#if MX_I2C_CHANNEL_4 == 1
		#define MX_I2C_SDA_PIN_4		MX_I2C_1_SDA_PIN
		#define MX_I2C_SDA_PORT_4		MX_I2C_1_SDA_PORT
		#define MX_I2C_SDA_TRIS_4		MX_I2C_1_SDA_TRIS
		#define MX_I2C_SCL_PIN_4		MX_I2C_1_SCL_PIN
		#define MX_I2C_SCL_PORT_4		MX_I2C_1_SCL_PORT
		#define MX_I2C_SCL_TRIS_4		MX_I2C_1_SCL_TRIS
	#endif
	#if MX_I2C_CHANNEL_4 == 2
		#define MX_I2C_SDA_PIN_4		MX_I2C_2_SDA_PIN
		#define MX_I2C_SDA_PORT_4		MX_I2C_2_SDA_PORT
		#define MX_I2C_SDA_TRIS_4		MX_I2C_2_SDA_TRIS
		#define MX_I2C_SCL_PIN_4		MX_I2C_2_SCL_PIN
		#define MX_I2C_SCL_PORT_4		MX_I2C_2_SCL_PORT
		#define MX_I2C_SCL_TRIS_4		MX_I2C_2_SCL_TRIS
	#endif
	#if MX_I2C_CHANNEL_4 == 3
		#define MX_I2C_SDA_PIN_4		MX_I2C_3_SDA_PIN
		#define MX_I2C_SDA_PORT_4		MX_I2C_3_SDA_PORT
		#define MX_I2C_SDA_TRIS_4		MX_I2C_3_SDA_TRIS
		#define MX_I2C_SCL_PIN_4		MX_I2C_3_SCL_PIN
		#define MX_I2C_SCL_PORT_4		MX_I2C_3_SCL_PORT
		#define MX_I2C_SCL_TRIS_4		MX_I2C_3_SCL_TRIS
	#endif
	#if MX_I2C_CHANNEL_4 == 4
		#define MX_I2C_SDA_PIN_4		MX_I2C_4_SDA_PIN
		#define MX_I2C_SDA_PORT_4		MX_I2C_4_SDA_PORT
		#define MX_I2C_SDA_TRIS_4		MX_I2C_4_SDA_TRIS
		#define MX_I2C_SCL_PIN_4		MX_I2C_4_SCL_PIN
		#define MX_I2C_SCL_PORT_4		MX_I2C_4_SCL_PORT
		#define MX_I2C_SCL_TRIS_4		MX_I2C_4_SCL_TRIS
	#endif
#endif

#define MX_I2C_CHANNEL_X		CAL_APPEND(MX_I2C_CHANNEL_, MX_I2C_NUM)
#define MX_I2C_SDA_PIN_X		CAL_APPEND(MX_I2C_SDA_PIN_, MX_I2C_NUM)
#define MX_I2C_SDA_PORT_X		CAL_APPEND(MX_I2C_SDA_PORT_, MX_I2C_NUM)
#define MX_I2C_SDA_TRIS_X		CAL_APPEND(MX_I2C_SDA_TRIS_, MX_I2C_NUM)
#define MX_I2C_SCL_PIN_X		CAL_APPEND(MX_I2C_SCL_PIN_, MX_I2C_NUM)
#define MX_I2C_SCL_PORT_X		CAL_APPEND(MX_I2C_SCL_PORT_, MX_I2C_NUM)
#define MX_I2C_SCL_TRIS_X		CAL_APPEND(MX_I2C_SCL_TRIS_, MX_I2C_NUM)
#define MX_I2C_BMODE_X			CAL_APPEND(MX_I2C_BMODE_, MX_I2C_NUM)
#define MX_I2C_BAUD_X			CAL_APPEND(MX_I2C_BAUD_, MX_I2C_NUM)
#define MX_I2C_INT_X			CAL_APPEND(MX_I2C_INT_, MX_I2C_NUM)


//Function Prototypes
CALFUNCTION(void, FC_CAL_I2C_Master_Init_, (void));
CALFUNCTION(void, FC_CAL_I2C_Master_Uninit_, (void));
CALFUNCTION(void, FC_CAL_I2C_Master_Start_, (void));
CALFUNCTION(void, FC_CAL_I2C_Master_Restart_, (void));
CALFUNCTION(void, FC_CAL_I2C_Master_Stop_, (void));
CALFUNCTION(MX_UINT8, FC_CAL_I2C_Master_TX_Byte_, (MX_UINT8 Data));
CALFUNCTION(MX_UINT8, FC_CAL_I2C_Master_RX_Byte_, (MX_UINT8 Last));

CALFUNCTION(void, FC_CAL_I2C_Slave_Init_, (void));
CALFUNCTION(void, FC_CAL_I2C_Slave_Uninit_, (void));
CALFUNCTION(void, FC_CAL_I2C_Slave_SetTxData_, (MX_UINT8 Data));
CALFUNCTION(MX_UINT8, FC_CAL_I2C_Slave_GetRxData_, (MX_UINT8 Last));


//Ensure SSPCON register is defined correctly
#ifndef SSPCON
  #ifdef SSPCON1
	#define sspcon	sspcon1
  #else
	#ifdef SSP1CON1
		#define sspcon	ssp1con1
	#endif
  #endif
#endif

//Ensure SSPIF register is defined correctly
#ifndef SSPIF
  #ifdef SSP1IF
	#define SSPIF	SSP1IF
  #else
	#error "I2C does not have the SSPIF defined on this chip - does your chip support this feature?"
  #endif
#endif


//Ensure SSPCON2 register is defined correctly
#ifndef SSPCON2
  #ifdef SSP1CON2
	#define sspcon2	ssp1con2
  #endif
#endif


//Ensure SSPSTAT register is defined correctly
#ifndef SSPSTAT
  #ifdef SSP1STAT
	#define sspstat	ssp1stat
  #endif
#endif


//Ensure SSPADD register is defined correctly
#ifndef SSPADD
  #ifdef SSP1ADD
	#define sspadd	ssp1add
  #endif
#endif


//Ensure SSPBUFF register is defined correctly
#ifndef SSPBUFF
  #ifdef SSP1BUFF
	#define sspbuff	ssp1buff
  #endif
#endif


//If software channel is enabled then define bit delay.
#if (MX_I2C_CHANNEL_X == 0)
  #ifndef MX_I2C_SW_DEL
	#define MX_I2C_SW_DEL
	#define MX_I2C_DELAY	delay_us(20);
  #endif
#endif


CALFUNCTION(void, FC_CAL_I2C_Master_Init_, (void))

{

	#if (MX_I2C_CHANNEL_X == 0)															//Use Master I2C Software
		FC_CAL_Bit_In_DDR(MX_I2C_SDA_PORT_X, MX_I2C_SDA_TRIS_X, MX_I2C_SDA_PIN_X);		//Configure SDA as Input
		FC_CAL_Bit_In_DDR(MX_I2C_SCL_PORT_X, MX_I2C_SCL_TRIS_X, MX_I2C_SCL_PIN_X);		//Configure SCL as Input
	#endif

	#if (MX_I2C_CHANNEL_X == 1)												//Use Master I2C Hardware 1
		#ifndef MX_MI2C
			#error "This chip does not have Master I2C capability"
		#else

			#ifndef MX_I2C_1
				#error "This chip does not have Master I2C channel 1"
			#endif

			#if (MX_I2C_BMODE_X & 0x01)
				cr_bit (sspstat,SMP);										//Slew Rate Control Enabled
			#else
				st_bit (sspstat,SMP);										//Slew Rate Control Disabled
004E  1683  	BSF STATUS, RP0
004F  1303  	BCF STATUS, RP1
0050  1794  	BSF gbl_sspstat,7

		    #endif

			#if (MX_I2C_BMODE_X & 0x02)
				st_bit (sspstat,CKE);										//Enable SMBus specific inputs
			#else
				cr_bit (sspstat,CKE);										//Disable SMBus specific inputs
0051  1314  	BCF gbl_sspstat,6

			#endif

			sspcon = 0x28;													//Setup I2C into Master Mode
0052  3028  	MOVLW 0x28
0053  1283  	BCF STATUS, RP0
0054  0094  	MOVWF gbl_sspcon

			sspadd = MX_I2C_BAUD_X;											//Set the Baud Rate
0055  3040  	MOVLW 0x40
0056  1683  	BSF STATUS, RP0
0057  0093  	MOVWF gbl_sspadd

			sspcon2 = 0x00;													//Clear the control bits
0058  0191  	CLRF gbl_sspcon2

			st_bit(intcon, GIE);
0059  178B  	BSF gbl_intcon,7

			FC_CAL_Bit_In_DDR(MX_I2C_SDA_PORT_X, MX_I2C_SDA_TRIS_X, MX_I2C_SDA_PIN_X);		//Configure SDA as Input
005A  1607  	BSF gbl_trisc,4

			FC_CAL_Bit_In_DDR(MX_I2C_SCL_PORT_X, MX_I2C_SCL_TRIS_X, MX_I2C_SCL_PIN_X);		//Configure SCL as Input
005B  1587  	BSF gbl_trisc,3

		#endif
	#endif

	#if (MX_I2C_CHANNEL_X == 2)												//Use Master I2C Hardware 2
		#ifndef MX_MI2C
			#error "This chip does not have Master I2C capability"
		#else

			#ifndef MX_I2C_2
				#error "This chip does not have Master I2C channel 2"
			#endif

		  #ifdef MX_I2C_2_REMAPPABLE
			RPOR4 = 9;														//SDA2 - RB1 - RP4
			RPOR5 = 10;														//SCL2 - RB2 - RP5
		  #endif

			#if (MX_I2C_BMODE_X & 0x01)
				cr_bit (ssp2stat,SMP);										//Slew Rate Control Enabled
			#else
				st_bit (ssp2stat,SMP);										//Slew Rate Control Disabled
			#endif

			#if (MX_I2C_BMODE_X & 0x02)
				st_bit (ssp2stat,CKE);										//Enable SMBus specific inputs
			#else
				cr_bit (ssp2stat,CKE);										//Disable SMBus specific inputs
			#endif

			ssp2con = 0x28;													//Setup I2C into Master Mode
			ssp2add = MX_I2C_BAUD_X;										//Set the Baud Rate
			ssp2con2 = 0x00;												//Clear the control bits
			st_bit(intcon, GIE);
			FC_CAL_Bit_In_DDR(MX_I2C_SDA_PORT_X, MX_I2C_SDA_TRIS_X, MX_I2C_SDA_PIN_X);			//Configure SDA as Input
			FC_CAL_Bit_In_DDR(MX_I2C_SCL_PORT_X, MX_I2C_SCL_TRIS_X, MX_I2C_SCL_PIN_X);			//Configure SCL as Input
		#endif
	#endif
}
005C  0008  	RETURN


CALFUNCTION(void, FC_CAL_I2C_Master_Uninit_, (void))
{
	#if (MX_I2C_CHANNEL_X == 0)																//Use Master I2C Software
		FC_CAL_Bit_In_DDR(MX_I2C_SDA_PORT_X, MX_I2C_SDA_TRIS_X, MX_I2C_SDA_PIN_X);			//Configure SDA as Input
		FC_CAL_Bit_In_DDR(MX_I2C_SCL_PORT_X, MX_I2C_SCL_TRIS_X, MX_I2C_SCL_PIN_X);			//Configure SCL as Input
	#endif

	#if (MX_I2C_CHANNEL_X == 1)												//Use Master I2C Hardware 1
		cr_bit(sspcon, SSPEN);												//Disable SSP
	#endif

	#if (MX_I2C_CHANNEL_X == 2)												//Use Master I2C Hardware 2
		cr_bit(ssp2con, SSPEN);												//Disable SSP
	#endif
}

CALFUNCTION(void, FC_CAL_I2C_Master_Start_, (void))

{
	#if (MX_I2C_CHANNEL_X == 0)															//Use Master I2C Software
		FC_CAL_Bit_In_DDR(MX_I2C_SCL_PORT_X, MX_I2C_SCL_TRIS_X, MX_I2C_SCL_PIN_X);		//Make Sure SCL is Set
		FC_CAL_Bit_In_DDR(MX_I2C_SDA_PORT_X, MX_I2C_SDA_TRIS_X, MX_I2C_SDA_PIN_X);		//Make Sure SDA is Set
		MX_I2C_DELAY;																	//Small Delay
		FC_CAL_Bit_Low_DDR(MX_I2C_SDA_PORT_X, MX_I2C_SDA_TRIS_X, MX_I2C_SDA_PIN_X);		//Clear SDA
		MX_I2C_DELAY;																	//Small Delay
		FC_CAL_Bit_Low_DDR(MX_I2C_SCL_PORT_X, MX_I2C_SCL_TRIS_X, MX_I2C_SCL_PIN_X);		//Clear SCL
		MX_I2C_DELAY;																	//Small Delay
	#endif

	#if (MX_I2C_CHANNEL_X == 1)												//Use Master I2C Hardware 1
		cr_bit(pir1, SSPIF);												//Clear SSP interrupt flag
0046  1283  	BCF STATUS, RP0
0047  1303  	BCF STATUS, RP1
0048  118C  	BCF gbl_pir1,3

		st_bit(sspcon2,SEN);												//Initiate start condition
0049  1683  	BSF STATUS, RP0
004A  1411  	BSF gbl_sspcon2,0

		while(ts_bit(sspcon2,SEN));											//Wait for start bit to be generated
004B        label7
004B  1811  	BTFSC gbl_sspcon2,0
004C  284B  	GOTO	label7

	#endif

	#if (MX_I2C_CHANNEL_X == 2)												//Use Master I2C Hardware 2
		cr_bit(pir3, SSP2IF);												//Clear SSP interrupt flag
		st_bit(ssp2con2,SEN);												//Initiate start condition
		while(ts_bit(ssp2con2,SEN));										//Wait for start bit to be generated
	#endif
}
004D  0008  	RETURN


CALFUNCTION(void, FC_CAL_I2C_Master_Restart_, (void))
{
	#if (MX_I2C_CHANNEL_X == 0)															//Use Master I2C Software
		FC_CAL_Bit_In_DDR(MX_I2C_SDA_PORT_X, MX_I2C_SDA_TRIS_X, MX_I2C_SDA_PIN_X);		//Set SDA High
		MX_I2C_DELAY;
		FC_CAL_Bit_In_DDR(MX_I2C_SCL_PORT_X, MX_I2C_SCL_TRIS_X, MX_I2C_SCL_PIN_X);		//Set SCL High
		MX_I2C_DELAY;
		FC_CAL_Bit_Low_DDR(MX_I2C_SDA_PORT_X, MX_I2C_SDA_TRIS_X, MX_I2C_SDA_PIN_X);		//Set SDA Low
		MX_I2C_DELAY;
		FC_CAL_Bit_Low_DDR(MX_I2C_SCL_PORT_X, MX_I2C_SCL_TRIS_X, MX_I2C_SCL_PIN_X);		//Set SCL Low
		MX_I2C_DELAY;
	#endif

	#if (MX_I2C_CHANNEL_X == 1)												//Use Master I2C Hardware 1
		cr_bit(pir1, SSPIF);												//Clear SSP interrupt flag
		st_bit(sspcon2,RSEN);												//Initiate restart condition
		while(ts_bit(sspcon2,RSEN));										//Wait for restart bit to be generated
	#endif

	#if (MX_I2C_CHANNEL_X == 2)												//Use Master I2C Hardware 2
		cr_bit(pir3, SSP2IF);												//Clear SSP interrupt flag
		st_bit(ssp2con2,RSEN);												//Initiate restart condition
		while(ts_bit(ssp2con2,RSEN));										//Wait for restart bit to be generated
	#endif
}

CALFUNCTION(void, FC_CAL_I2C_Master_Stop_, (void))

{
	#if (MX_I2C_CHANNEL_X == 0)															//Use Master I2C Software
		FC_CAL_Bit_Low_DDR(MX_I2C_SCL_PORT_X, MX_I2C_SCL_TRIS_X, MX_I2C_SCL_PIN_X);		//Set SCL Low
		FC_CAL_Bit_Low_DDR(MX_I2C_SDA_PORT_X, MX_I2C_SDA_TRIS_X, MX_I2C_SDA_PIN_X);		//Set SDA Low
		MX_I2C_DELAY;
		FC_CAL_Bit_In_DDR(MX_I2C_SCL_PORT_X, MX_I2C_SCL_TRIS_X, MX_I2C_SCL_PIN_X);		//Set SCL High
		MX_I2C_DELAY;
		FC_CAL_Bit_In_DDR(MX_I2C_SDA_PORT_X, MX_I2C_SDA_TRIS_X, MX_I2C_SDA_PIN_X);		//Set SDA High
	#endif

	#if (MX_I2C_CHANNEL_X == 1)												//Use Master I2C Hardware 1
		cr_bit(pir1,SSPIF);													//Clear SSP interrupt flag
003A  1283  	BCF STATUS, RP0
003B  1303  	BCF STATUS, RP1
003C  118C  	BCF gbl_pir1,3

		st_bit(sspcon2,PEN);												//Initiate stop condition
003D  1683  	BSF STATUS, RP0
003E  1511  	BSF gbl_sspcon2,2

		while(ts_bit(sspcon2,PEN));											//Wait for stop bit to be generated
003F        label6
003F  1911  	BTFSC gbl_sspcon2,2
0040  283F  	GOTO	label6

	#endif

	#if (MX_I2C_CHANNEL_X == 2)												//Use Master I2C Hardware 2
		cr_bit(pir3,SSP2IF);												//Clear SSP interrupt flag
		st_bit(ssp2con2,PEN);												//Initiate stop condition
		while(ts_bit(ssp2con2,PEN));										//Wait for stop bit to be generated
	#endif

  delay_ms(10);																//Wait before reusing the I2C BUS
0041  300A  	MOVLW 0x0A
0042  1283  	BCF STATUS, RP0
0043  00E0  	MOVWF delay_ms_00000_arg_del
0044  2010  	CALL delay_ms_00000

}
0045  0008  	RETURN


CALFUNCTION(MX_UINT8, FC_CAL_I2C_Master_TX_Byte_, (MX_UINT8 Data))

{
	#if (MX_I2C_CHANNEL_X == 0)												//Use Master I2C Software
		char bit_mask;
		char local_ack = 0;
		for(bit_mask=0x80;bit_mask;bit_mask=bit_mask>>1)
		{
			if(Data & bit_mask)
			{
				FC_CAL_Bit_In_DDR(MX_I2C_SDA_PORT_X, MX_I2C_SDA_TRIS_X, MX_I2C_SDA_PIN_X);	//Set SDA High
			}
			else
			{
				FC_CAL_Bit_Low_DDR(MX_I2C_SDA_PORT_X, MX_I2C_SDA_TRIS_X, MX_I2C_SDA_PIN_X);	//Set SDA Low
			}
			MX_I2C_DELAY;
			FC_CAL_Bit_In_DDR(MX_I2C_SCL_PORT_X, MX_I2C_SCL_TRIS_X, MX_I2C_SCL_PIN_X);		//Set SCL High
			MX_I2C_DELAY;
			FC_CAL_Bit_Low_DDR(MX_I2C_SCL_PORT_X, MX_I2C_SCL_TRIS_X, MX_I2C_SCL_PIN_X);		//Set SCL Low
			MX_I2C_DELAY;
		}
		FC_CAL_Bit_In_DDR(MX_I2C_SDA_PORT_X, MX_I2C_SDA_TRIS_X, MX_I2C_SDA_PIN_X);			//Set SDA High
		MX_I2C_DELAY;
		FC_CAL_Bit_In_DDR(MX_I2C_SCL_PORT_X, MX_I2C_SCL_TRIS_X, MX_I2C_SCL_PIN_X);			//Set SCL High
		MX_I2C_DELAY;
		FC_CAL_Bit_In_DDR(MX_I2C_SDA_PORT_X, MX_I2C_SDA_TRIS_X, MX_I2C_SDA_PIN_X);
		if (FC_CAL_Bit_In(MX_I2C_SDA_PORT_X, MX_I2C_SDA_PIN_X))		//Get the Status Bit
			local_ack = 1;
		MX_I2C_DELAY;
		FC_CAL_Bit_Low_DDR(MX_I2C_SCL_PORT_X, MX_I2C_SCL_TRIS_X, MX_I2C_SCL_PIN_X);			//Set SCL Low
		MX_I2C_DELAY;
		return (local_ack);													//0 = Ack received : 1 = Ack not received
	#endif

	#if (MX_I2C_CHANNEL_X == 1)												//Use Master I2C Hardware 1
		cr_bit(pir1,SSPIF);													//Clear SSP interrupt flag
002B  118C  	BCF gbl_pir1,3

		sspbuf=Data;														//Send byte
002C  0861  	MOVF FC_CAL_I2C_00069_arg_Data, W
002D  0093  	MOVWF gbl_sspbuf

		while(ts_bit(pir1,SSPIF) == 0);										//Wait for control bit to be sent
002E        label4
002E  1D8C  	BTFSS gbl_pir1,3
002F  282E  	GOTO	label4

		if(ts_bit(sspcon2,ACKSTAT))											//Check Acknowledgement
0030  1683  	BSF STATUS, RP0
0031  1F11  	BTFSS gbl_sspcon2,6
0032  2837  	GOTO	label5
0037        label5

			return (1);														//No Acknowledgement
0033  3001  	MOVLW 0x01
0034  1283  	BCF STATUS, RP0
0035  00E2  	MOVWF CompTempVarRet2193

		else return (0);													//Acknowledgement received
0037  1283  	BCF STATUS, RP0
0038  01E2  	CLRF CompTempVarRet2193

	#endif

	#if (MX_I2C_CHANNEL_X == 2)												//Use Master I2C Hardware 2
		cr_bit(pir3,SSP2IF);												//Clear SSP interrupt flag
		ssp2buf=Data;														//Send byte
		while(ts_bit(pir3,SSP2IF) == 0);									//Wait for control bit to be sent
		if(ts_bit(ssp2con2,ACKSTAT))										//Check Acknowledgement
			return (1);														//No Acknowledgement
		else return (0);													//Acknowledgement received
	#endif
}
0036  0008  	RETURN
0039  0008  	RETURN


CALFUNCTION(MX_UINT8, FC_CAL_I2C_Master_RX_Byte_, (MX_UINT8 Last))
{
	#if (MX_I2C_CHANNEL_X == 0)												//Use Master I2C Software
		char bit_mask;
		char Data = 0;
		char local_ack;
		FC_CAL_Bit_In_DDR(MX_I2C_SDA_PORT_X, MX_I2C_SDA_TRIS_X, MX_I2C_SDA_PIN_X);			//Set SDA High
		MX_I2C_DELAY;
		for(bit_mask=0x80;bit_mask;bit_mask=bit_mask>>1)
		{
			FC_CAL_Bit_In_DDR(MX_I2C_SCL_PORT_X, MX_I2C_SCL_TRIS_X, MX_I2C_SCL_PIN_X);		//Set SCL High
			MX_I2C_DELAY;
			FC_CAL_Bit_In_DDR(MX_I2C_SDA_PORT_X, MX_I2C_SDA_TRIS_X, MX_I2C_SDA_PIN_X);
			if(FC_CAL_Bit_In(MX_I2C_SDA_PORT_X, MX_I2C_SDA_PIN_X))	//Read Incoming Bit
				Data = Data | bit_mask;														//Add data to variable
			FC_CAL_Bit_Low_DDR(MX_I2C_SCL_PORT_X, MX_I2C_SCL_TRIS_X, MX_I2C_SCL_PIN_X);		//Set SCL Low
			MX_I2C_DELAY;
		}
		if (Last)																		//Acknowledge?
		{
			FC_CAL_Bit_In_DDR(MX_I2C_SDA_PORT_X, MX_I2C_SDA_TRIS_X, MX_I2C_SDA_PIN_X);	//Send Nack
		}
		else
		{
			FC_CAL_Bit_Low_DDR(MX_I2C_SDA_PORT_X, MX_I2C_SDA_TRIS_X, MX_I2C_SDA_PIN_X);	//Send Ack
		}
		MX_I2C_DELAY;
		FC_CAL_Bit_In_DDR(MX_I2C_SCL_PORT_X, MX_I2C_SCL_TRIS_X, MX_I2C_SCL_PIN_X);		//Set SCL High
		MX_I2C_DELAY;
		FC_CAL_Bit_Low_DDR(MX_I2C_SCL_PORT_X, MX_I2C_SCL_TRIS_X, MX_I2C_SCL_PIN_X);		//Set SCL Low
		MX_I2C_DELAY;
		return (Data);
	#endif

	#if (MX_I2C_CHANNEL_X == 1)						//Use Master I2C Hardware 1
		cr_bit(pir1,SSPIF);							//Clear SSP interrupt flag
		st_bit(sspcon2,RCEN);						//Initiate Read
		while(ts_bit(pir1,3) == 0);					//Wait for data read
		if (Last)
			st_bit(sspcon2,ACKDT);					//Send Nack
		else cr_bit(sspcon2,ACKDT);					//Send Ack
		st_bit(sspcon2,ACKEN);						//Initiate Nack
		while(ts_bit(sspcon2,ACKEN));				//Wait for data read
		return(sspbuf);								//Store incoming data
	#endif

	#if (MX_I2C_CHANNEL_X == 2)						//Use Master I2C Hardware 2
		cr_bit(pir3,SSP2IF);						//Clear SSP interrupt flag
		st_bit(ssp2con2,RCEN);						//Initiate Read
		while(ts_bit(pir3,SSP2IF) == 0);			//Wait for data read
		if (Last)
			st_bit(ssp2con2,ACKDT);					//Send Nack
		else cr_bit(ssp2con2,ACKDT);				//Send Ack
		st_bit(ssp2con2,ACKEN);						//Initiate Nack
		while(ts_bit(ssp2con2,ACKEN));				//Wait for data read
		return(ssp2buf);							//Store incoming data
	#endif
}




//Slave functions currently not implemented
CALFUNCTION(void, FC_CAL_I2C_Slave_Init_, (void))
{

}

CALFUNCTION(void, FC_CAL_I2C_Slave_Uninit_, (void))
{

}

CALFUNCTION(void, FC_CAL_I2C_Slave_SetTxData_, (MX_UINT8 Data))
{

}

CALFUNCTION(MX_UINT8, FC_CAL_I2C_Slave_GetRxData_, (MX_UINT8 Last))
{

}


////////////////////////////////////////
// Code with no source :-)
////////////////////////////////////////
0000  29BC  	GOTO	_startup

0004  00FF  	MOVWF Int1Context
0005  0E03  	SWAPF STATUS, W
0006  1283  	BCF STATUS, RP0
0007  1303  	BCF STATUS, RP1
0008  00B4  	MOVWF Int1BContext
0009  0E0A  	SWAPF PCLATH, W
000A  00B5  	MOVWF Int1BContext+D'1'
000B  0E04  	SWAPF FSR, W
000C  00B6  	MOVWF Int1BContext+D'2'
000D  118A  	BCF PCLATH,3
000E  120A  	BCF PCLATH,4
000F  2A01  	GOTO	interrupt
0010        delay_ms_00000
0010        ; { delay_ms ; function begin
0010  08E0  	MOVF delay_ms_00000_arg_del, F
0011  1D03  	BTFSS STATUS,Z
0012  2814  	GOTO	label1
0013  0008  	RETURN
0014        label1
0014  30CC  	MOVLW 0xCC
0015        label2
0015  3EFF  	ADDLW 0xFF
0016  1D03  	BTFSS STATUS,Z
0017  2815  	GOTO	label2
0018  0000  	NOP
0019  0BE0  	DECFSZ delay_ms_00000_arg_del, F
001A  2814  	GOTO	label1
001B  0008  	RETURN
001C        ; } delay_ms function end

001C        delay_s_00000
001C        ; { delay_s ; function begin
001C        label3
001C  30FA  	MOVLW 0xFA
001D  00E0  	MOVWF delay_ms_00000_arg_del
001E  2010  	CALL delay_ms_00000
001F  30FA  	MOVLW 0xFA
0020  00E0  	MOVWF delay_ms_00000_arg_del
0021  2010  	CALL delay_ms_00000
0022  30FA  	MOVLW 0xFA
0023  00E0  	MOVWF delay_ms_00000_arg_del
0024  2010  	CALL delay_ms_00000
0025  30FA  	MOVLW 0xFA
0026  00E0  	MOVWF delay_ms_00000_arg_del
0027  2010  	CALL delay_ms_00000
0028  0BDF  	DECFSZ delay_s_00000_arg_del, F
0029  281C  	GOTO	label3
002A  0008  	RETURN
002B        ; } delay_s function end


01BC        _startup
01BC  30D5  	MOVLW 0xD5
01BD  1283  	BCF STATUS, RP0
01BE  1303  	BCF STATUS, RP1
01BF  00A0  	MOVWF gbl_14_LSR
01C0  30C4  	MOVLW 0xC4
01C1  00A1  	MOVWF gbl_14_LSR+D'1'
01C2  30BB  	MOVLW 0xBB
01C3  00A2  	MOVWF gbl_14_LSR+D'2'
01C4  30DC  	MOVLW 0xDC
01C5  00A3  	MOVWF gbl_14_LSR+D'3'
01C6  01A4  	CLRF gbl_15_gbl_aSig
01C7  01A5  	CLRF gbl_15_gbl_aSig+D'1'
01C8  01A6  	CLRF gbl_15_gbl_aSig+D'2'
01C9  01A7  	CLRF gbl_15_gbl_aSig+D'3'
01CA  01A8  	CLRF gbl_15_gbl_bSig
01CB  01A9  	CLRF gbl_15_gbl_bSig+D'1'
01CC  01AA  	CLRF gbl_15_gbl_bSig+D'2'
01CD  01AB  	CLRF gbl_15_gbl_bSig+D'3'
01CE  01AC  	CLRF gbl_15_gbl_zSig
01CF  01AD  	CLRF gbl_15_gbl_zSig+D'1'
01D0  01AE  	CLRF gbl_15_gbl_zSig+D'2'
01D1  01AF  	CLRF gbl_15_gbl_zSig+D'3'
01D2  01BE  	CLRF gbl_15_gbl_aExp
01D3  01BF  	CLRF gbl_15_gbl_bExp
01D4  01B7  	CLRF gbl_15_gbl_zExp
01D5  01B8  	CLRF gbl_15_gbl_zExp+D'1'
01D6  01C0  	CLRF gbl_15_gbl_aSign
01D7  01C1  	CLRF gbl_15_gbl_bSign
01D8  01C2  	CLRF gbl_15_gbl_zSign
01D9  01C3  	CLRF gbl_15_gbl_zSigZero
01DA  01B0  	CLRF gbl_15_gbl_ret
01DB  01B1  	CLRF gbl_15_gbl_ret+D'1'
01DC  01B2  	CLRF gbl_15_gbl_ret+D'2'
01DD  01B3  	CLRF gbl_15_gbl_ret+D'3'
01DE  01BC  	CLRF gbl_float_rounding_mode
01DF  01BD  	CLRF gbl_float_exception_flags
01E0  01BB  	CLRF gbl_float_detect_tininess

01FE  118A  	BCF PCLATH,3
01FF  120A  	BCF PCLATH,4
0200  29A0  	GOTO	main

2007  3F32  	DW 0x3F32
