
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:08 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmsub.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmsub.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmsub_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_23296:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x656a07 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee56a07; op2val:0x80000000;
op3val:0x877f0000; valaddr_reg:x3; val_offset:69888*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69888*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23297:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x656a07 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee56a07; op2val:0x80000000;
op3val:0x877f8000; valaddr_reg:x3; val_offset:69891*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69891*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23298:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x656a07 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee56a07; op2val:0x80000000;
op3val:0x877fc000; valaddr_reg:x3; val_offset:69894*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69894*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23299:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x656a07 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee56a07; op2val:0x80000000;
op3val:0x877fe000; valaddr_reg:x3; val_offset:69897*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69897*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23300:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x656a07 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee56a07; op2val:0x80000000;
op3val:0x877ff000; valaddr_reg:x3; val_offset:69900*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69900*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23301:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x656a07 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee56a07; op2val:0x80000000;
op3val:0x877ff800; valaddr_reg:x3; val_offset:69903*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69903*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23302:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x656a07 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee56a07; op2val:0x80000000;
op3val:0x877ffc00; valaddr_reg:x3; val_offset:69906*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69906*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23303:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x656a07 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee56a07; op2val:0x80000000;
op3val:0x877ffe00; valaddr_reg:x3; val_offset:69909*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69909*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23304:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x656a07 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee56a07; op2val:0x80000000;
op3val:0x877fff00; valaddr_reg:x3; val_offset:69912*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69912*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23305:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x656a07 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee56a07; op2val:0x80000000;
op3val:0x877fff80; valaddr_reg:x3; val_offset:69915*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69915*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23306:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x656a07 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee56a07; op2val:0x80000000;
op3val:0x877fffc0; valaddr_reg:x3; val_offset:69918*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69918*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23307:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x656a07 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee56a07; op2val:0x80000000;
op3val:0x877fffe0; valaddr_reg:x3; val_offset:69921*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69921*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23308:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x656a07 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee56a07; op2val:0x80000000;
op3val:0x877ffff0; valaddr_reg:x3; val_offset:69924*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69924*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23309:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x656a07 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee56a07; op2val:0x80000000;
op3val:0x877ffff8; valaddr_reg:x3; val_offset:69927*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69927*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23310:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x656a07 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee56a07; op2val:0x80000000;
op3val:0x877ffffc; valaddr_reg:x3; val_offset:69930*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69930*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23311:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x656a07 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee56a07; op2val:0x80000000;
op3val:0x877ffffe; valaddr_reg:x3; val_offset:69933*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69933*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23312:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x656a07 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee56a07; op2val:0x80000000;
op3val:0x877fffff; valaddr_reg:x3; val_offset:69936*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69936*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23313:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:69939*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69939*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23314:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:69942*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69942*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23315:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:69945*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69945*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23316:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:69948*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69948*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23317:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:69951*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69951*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23318:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:69954*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69954*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23319:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:69957*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69957*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23320:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:69960*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69960*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23321:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:69963*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69963*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23322:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:69966*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69966*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23323:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:69969*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69969*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23324:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:69972*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69972*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23325:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:69975*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69975*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23326:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:69978*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69978*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23327:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:69981*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69981*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23328:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:69984*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69984*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23329:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x81800000; valaddr_reg:x3; val_offset:69987*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69987*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23330:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x81800001; valaddr_reg:x3; val_offset:69990*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69990*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23331:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x81800003; valaddr_reg:x3; val_offset:69993*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69993*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23332:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x81800007; valaddr_reg:x3; val_offset:69996*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69996*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23333:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x8180000f; valaddr_reg:x3; val_offset:69999*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69999*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23334:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x8180001f; valaddr_reg:x3; val_offset:70002*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70002*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23335:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x8180003f; valaddr_reg:x3; val_offset:70005*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70005*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23336:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x8180007f; valaddr_reg:x3; val_offset:70008*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70008*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23337:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x818000ff; valaddr_reg:x3; val_offset:70011*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70011*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23338:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x818001ff; valaddr_reg:x3; val_offset:70014*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70014*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23339:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x818003ff; valaddr_reg:x3; val_offset:70017*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70017*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23340:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x818007ff; valaddr_reg:x3; val_offset:70020*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70020*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23341:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x81800fff; valaddr_reg:x3; val_offset:70023*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70023*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23342:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x81801fff; valaddr_reg:x3; val_offset:70026*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70026*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23343:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x81803fff; valaddr_reg:x3; val_offset:70029*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70029*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23344:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x81807fff; valaddr_reg:x3; val_offset:70032*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70032*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23345:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x8180ffff; valaddr_reg:x3; val_offset:70035*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70035*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23346:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x8181ffff; valaddr_reg:x3; val_offset:70038*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70038*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23347:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x8183ffff; valaddr_reg:x3; val_offset:70041*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70041*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23348:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x8187ffff; valaddr_reg:x3; val_offset:70044*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70044*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23349:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x818fffff; valaddr_reg:x3; val_offset:70047*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70047*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23350:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x819fffff; valaddr_reg:x3; val_offset:70050*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70050*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23351:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x81bfffff; valaddr_reg:x3; val_offset:70053*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70053*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23352:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x81c00000; valaddr_reg:x3; val_offset:70056*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70056*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23353:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x81e00000; valaddr_reg:x3; val_offset:70059*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70059*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23354:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x81f00000; valaddr_reg:x3; val_offset:70062*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70062*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23355:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x81f80000; valaddr_reg:x3; val_offset:70065*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70065*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23356:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x81fc0000; valaddr_reg:x3; val_offset:70068*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70068*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23357:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x81fe0000; valaddr_reg:x3; val_offset:70071*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70071*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23358:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x81ff0000; valaddr_reg:x3; val_offset:70074*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70074*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23359:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x81ff8000; valaddr_reg:x3; val_offset:70077*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70077*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23360:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x81ffc000; valaddr_reg:x3; val_offset:70080*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70080*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23361:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x81ffe000; valaddr_reg:x3; val_offset:70083*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70083*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23362:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x81fff000; valaddr_reg:x3; val_offset:70086*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70086*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23363:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x81fff800; valaddr_reg:x3; val_offset:70089*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70089*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23364:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x81fffc00; valaddr_reg:x3; val_offset:70092*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70092*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23365:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x81fffe00; valaddr_reg:x3; val_offset:70095*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70095*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23366:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x81ffff00; valaddr_reg:x3; val_offset:70098*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70098*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23367:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x81ffff80; valaddr_reg:x3; val_offset:70101*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70101*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23368:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x81ffffc0; valaddr_reg:x3; val_offset:70104*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70104*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23369:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x81ffffe0; valaddr_reg:x3; val_offset:70107*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70107*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23370:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x81fffff0; valaddr_reg:x3; val_offset:70110*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70110*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23371:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x81fffff8; valaddr_reg:x3; val_offset:70113*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70113*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23372:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x81fffffc; valaddr_reg:x3; val_offset:70116*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70116*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23373:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x81fffffe; valaddr_reg:x3; val_offset:70119*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70119*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23374:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x660428 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee60428; op2val:0x80000000;
op3val:0x81ffffff; valaddr_reg:x3; val_offset:70122*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70122*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23375:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x25000000; valaddr_reg:x3; val_offset:70125*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70125*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23376:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x25000001; valaddr_reg:x3; val_offset:70128*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70128*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23377:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x25000003; valaddr_reg:x3; val_offset:70131*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70131*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23378:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x25000007; valaddr_reg:x3; val_offset:70134*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70134*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23379:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x2500000f; valaddr_reg:x3; val_offset:70137*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70137*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23380:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x2500001f; valaddr_reg:x3; val_offset:70140*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70140*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23381:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x2500003f; valaddr_reg:x3; val_offset:70143*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70143*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23382:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x2500007f; valaddr_reg:x3; val_offset:70146*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70146*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23383:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x250000ff; valaddr_reg:x3; val_offset:70149*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70149*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23384:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x250001ff; valaddr_reg:x3; val_offset:70152*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70152*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23385:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x250003ff; valaddr_reg:x3; val_offset:70155*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70155*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23386:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x250007ff; valaddr_reg:x3; val_offset:70158*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70158*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23387:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x25000fff; valaddr_reg:x3; val_offset:70161*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70161*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23388:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x25001fff; valaddr_reg:x3; val_offset:70164*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70164*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23389:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x25003fff; valaddr_reg:x3; val_offset:70167*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70167*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23390:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x25007fff; valaddr_reg:x3; val_offset:70170*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70170*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23391:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x2500ffff; valaddr_reg:x3; val_offset:70173*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70173*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23392:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x2501ffff; valaddr_reg:x3; val_offset:70176*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70176*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23393:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x2503ffff; valaddr_reg:x3; val_offset:70179*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70179*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23394:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x2507ffff; valaddr_reg:x3; val_offset:70182*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70182*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23395:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x250fffff; valaddr_reg:x3; val_offset:70185*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70185*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23396:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x251fffff; valaddr_reg:x3; val_offset:70188*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70188*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23397:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x253fffff; valaddr_reg:x3; val_offset:70191*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70191*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23398:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x25400000; valaddr_reg:x3; val_offset:70194*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70194*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23399:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x25600000; valaddr_reg:x3; val_offset:70197*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70197*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23400:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x25700000; valaddr_reg:x3; val_offset:70200*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70200*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23401:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x25780000; valaddr_reg:x3; val_offset:70203*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70203*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23402:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x257c0000; valaddr_reg:x3; val_offset:70206*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70206*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23403:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x257e0000; valaddr_reg:x3; val_offset:70209*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70209*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23404:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x257f0000; valaddr_reg:x3; val_offset:70212*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70212*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23405:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x257f8000; valaddr_reg:x3; val_offset:70215*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70215*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23406:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x257fc000; valaddr_reg:x3; val_offset:70218*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70218*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23407:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x257fe000; valaddr_reg:x3; val_offset:70221*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70221*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23408:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x257ff000; valaddr_reg:x3; val_offset:70224*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70224*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23409:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x257ff800; valaddr_reg:x3; val_offset:70227*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70227*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23410:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x257ffc00; valaddr_reg:x3; val_offset:70230*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70230*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23411:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x257ffe00; valaddr_reg:x3; val_offset:70233*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70233*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23412:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x257fff00; valaddr_reg:x3; val_offset:70236*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70236*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23413:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x257fff80; valaddr_reg:x3; val_offset:70239*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70239*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23414:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x257fffc0; valaddr_reg:x3; val_offset:70242*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70242*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23415:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x257fffe0; valaddr_reg:x3; val_offset:70245*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70245*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23416:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x257ffff0; valaddr_reg:x3; val_offset:70248*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70248*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23417:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x257ffff8; valaddr_reg:x3; val_offset:70251*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70251*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23418:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x257ffffc; valaddr_reg:x3; val_offset:70254*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70254*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23419:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x257ffffe; valaddr_reg:x3; val_offset:70257*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70257*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23420:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x4a and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x257fffff; valaddr_reg:x3; val_offset:70260*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70260*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23421:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x3f800001; valaddr_reg:x3; val_offset:70263*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70263*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23422:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x3f800003; valaddr_reg:x3; val_offset:70266*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70266*0 + 3*182*FLEN/8, x4, x1, x2)

inst_23423:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x664f14 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4723a5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee64f14; op2val:0x4723a5;
op3val:0x3f800007; valaddr_reg:x3; val_offset:70269*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 70269*0 + 3*182*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2128964103,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273247232,32,FLEN)
NAN_BOXED(2128964103,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273280000,32,FLEN)
NAN_BOXED(2128964103,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273296384,32,FLEN)
NAN_BOXED(2128964103,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273304576,32,FLEN)
NAN_BOXED(2128964103,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273308672,32,FLEN)
NAN_BOXED(2128964103,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273310720,32,FLEN)
NAN_BOXED(2128964103,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273311744,32,FLEN)
NAN_BOXED(2128964103,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273312256,32,FLEN)
NAN_BOXED(2128964103,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273312512,32,FLEN)
NAN_BOXED(2128964103,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273312640,32,FLEN)
NAN_BOXED(2128964103,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273312704,32,FLEN)
NAN_BOXED(2128964103,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273312736,32,FLEN)
NAN_BOXED(2128964103,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273312752,32,FLEN)
NAN_BOXED(2128964103,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273312760,32,FLEN)
NAN_BOXED(2128964103,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273312764,32,FLEN)
NAN_BOXED(2128964103,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273312766,32,FLEN)
NAN_BOXED(2128964103,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273312767,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649472,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649473,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649475,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649479,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649487,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649503,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649535,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649599,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649727,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649983,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172650495,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172651519,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172653567,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172657663,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172665855,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172682239,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172715007,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172780543,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172911615,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2173173759,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2173698047,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2174746623,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2176843775,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2176843776,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2178940928,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2179989504,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2180513792,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2180775936,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2180907008,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2180972544,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181005312,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181021696,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181029888,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181033984,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181036032,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181037056,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181037568,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181037824,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181037952,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038016,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038048,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038064,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038072,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038076,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038078,32,FLEN)
NAN_BOXED(2129003560,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038079,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(620756992,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(620756993,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(620756995,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(620756999,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(620757007,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(620757023,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(620757055,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(620757119,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(620757247,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(620757503,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(620758015,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(620759039,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(620761087,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(620765183,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(620773375,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(620789759,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(620822527,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(620888063,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(621019135,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(621281279,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(621805567,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(622854143,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(624951295,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(624951296,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(627048448,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(628097024,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(628621312,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(628883456,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(629014528,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(629080064,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(629112832,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(629129216,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(629137408,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(629141504,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(629143552,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(629144576,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(629145088,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(629145344,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(629145472,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(629145536,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(629145568,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(629145584,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(629145592,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(629145596,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(629145598,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(629145599,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2129022740,32,FLEN)
NAN_BOXED(4662181,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
