wire set_bclk = (bclk_divider == 2'b10 && !lrck_divider[6]);