Analysis & Synthesis report for Partie3
Mon May 22 22:56:26 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |partie3|processor:U1|Tcycle_Q
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for onChip_rom:U2|altsyncram:altsyncram_component|altsyncram_cf24:auto_generated
 14. Parameter Settings for User Entity Instance: processor:U1
 15. Parameter Settings for User Entity Instance: processor:U1|reg_n:Reg0
 16. Parameter Settings for User Entity Instance: processor:U1|reg_n:Reg1
 17. Parameter Settings for User Entity Instance: processor:U1|reg_n:Reg2
 18. Parameter Settings for User Entity Instance: processor:U1|reg_n:Reg3
 19. Parameter Settings for User Entity Instance: processor:U1|reg_n:Reg4
 20. Parameter Settings for User Entity Instance: processor:U1|reg_n:Reg5
 21. Parameter Settings for User Entity Instance: processor:U1|reg_n:Reg6
 22. Parameter Settings for User Entity Instance: processor:U1|reg_n:Reg7
 23. Parameter Settings for User Entity Instance: processor:U1|reg_n:Reg8
 24. Parameter Settings for User Entity Instance: processor:U1|reg_n:Reg9
 25. Parameter Settings for User Entity Instance: processor:U1|reg_n:Reg10
 26. Parameter Settings for User Entity Instance: onChip_rom:U2|altsyncram:altsyncram_component
 27. altsyncram Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "processor:U1|dec3to8:U2"
 29. Port Connectivity Checks: "processor:U1|dec3to8:U1"
 30. Post-Synthesis Netlist Statistics for Top Partition
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon May 22 22:56:26 2023       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; Partie3                                     ;
; Top-level Entity Name           ; partie3                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 108                                         ;
; Total pins                      ; 22                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 288                                         ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Partie3            ; Partie3            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; onChip_rom.vhd                   ; yes             ; User Wizard-Generated File             ; D:/TP3_processor/Partie3/onChip_rom.vhd                                      ;         ;
; partie3.vhd                      ; yes             ; Auto-Found VHDL File                   ; D:/TP3_processor/Partie3/partie3.vhd                                         ;         ;
; processor.vhd                    ; yes             ; Auto-Found VHDL File                   ; D:/TP3_processor/Partie3/processor.vhd                                       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_cf24.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/TP3_processor/Partie3/db/altsyncram_cf24.tdf                              ;         ;
; onchip_rom.mif                   ; yes             ; Auto-Found Memory Initialization File  ; D:/TP3_processor/Partie3/onchip_rom.mif                                      ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimate of Logic utilization (ALMs needed) ; 85           ;
;                                             ;              ;
; Combinational ALUT usage for logic          ; 99           ;
;     -- 7 input functions                    ; 0            ;
;     -- 6 input functions                    ; 53           ;
;     -- 5 input functions                    ; 13           ;
;     -- 4 input functions                    ; 25           ;
;     -- <=3 input functions                  ; 8            ;
;                                             ;              ;
; Dedicated logic registers                   ; 108          ;
;                                             ;              ;
; I/O pins                                    ; 22           ;
; Total MLAB memory bits                      ; 0            ;
; Total block memory bits                     ; 288          ;
;                                             ;              ;
; Total DSP Blocks                            ; 0            ;
;                                             ;              ;
; Maximum fan-out node                        ; key[1]~input ;
; Maximum fan-out                             ; 103          ;
; Total fan-out                               ; 920          ;
; Average fan-out                             ; 3.54         ;
+---------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                   ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------+-----------------+--------------+
; |partie3                                  ; 99 (0)              ; 108 (0)                   ; 288               ; 0          ; 22   ; 0            ; |partie3                                                                              ; partie3         ; work         ;
;    |counter:U3|                           ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |partie3|counter:U3                                                                   ; counter         ; work         ;
;    |onChip_rom:U2|                        ; 0 (0)               ; 0 (0)                     ; 288               ; 0          ; 0    ; 0            ; |partie3|onChip_rom:U2                                                                ; onChip_rom      ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 288               ; 0          ; 0    ; 0            ; |partie3|onChip_rom:U2|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_cf24:auto_generated| ; 0 (0)               ; 0 (0)                     ; 288               ; 0          ; 0    ; 0            ; |partie3|onChip_rom:U2|altsyncram:altsyncram_component|altsyncram_cf24:auto_generated ; altsyncram_cf24 ; work         ;
;    |processor:U1|                         ; 94 (94)             ; 103 (4)                   ; 0                 ; 0          ; 0    ; 0            ; |partie3|processor:U1                                                                 ; processor       ; work         ;
;       |reg_n:Reg0|                        ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |partie3|processor:U1|reg_n:Reg0                                                      ; reg_n           ; work         ;
;       |reg_n:Reg10|                       ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |partie3|processor:U1|reg_n:Reg10                                                     ; reg_n           ; work         ;
;       |reg_n:Reg1|                        ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |partie3|processor:U1|reg_n:Reg1                                                      ; reg_n           ; work         ;
;       |reg_n:Reg2|                        ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |partie3|processor:U1|reg_n:Reg2                                                      ; reg_n           ; work         ;
;       |reg_n:Reg3|                        ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |partie3|processor:U1|reg_n:Reg3                                                      ; reg_n           ; work         ;
;       |reg_n:Reg4|                        ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |partie3|processor:U1|reg_n:Reg4                                                      ; reg_n           ; work         ;
;       |reg_n:Reg5|                        ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |partie3|processor:U1|reg_n:Reg5                                                      ; reg_n           ; work         ;
;       |reg_n:Reg6|                        ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |partie3|processor:U1|reg_n:Reg6                                                      ; reg_n           ; work         ;
;       |reg_n:Reg7|                        ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |partie3|processor:U1|reg_n:Reg7                                                      ; reg_n           ; work         ;
;       |reg_n:Reg8|                        ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |partie3|processor:U1|reg_n:Reg8                                                      ; reg_n           ; work         ;
;       |reg_n:Reg9|                        ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |partie3|processor:U1|reg_n:Reg9                                                      ; reg_n           ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------+
; Name                                                                                    ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF            ;
+-----------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------+
; onChip_rom:U2|altsyncram:altsyncram_component|altsyncram_cf24:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 32           ; 9            ; --           ; --           ; 288  ; OnChip_rom.mif ;
+-----------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                    ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |partie3|onChip_rom:U2 ; onChip_rom.vhd  ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |partie3|processor:U1|Tcycle_Q                      ;
+-------------+-------------+-------------+-------------+-------------+
; Name        ; Tcycle_Q.T3 ; Tcycle_Q.T2 ; Tcycle_Q.T1 ; Tcycle_Q.T0 ;
+-------------+-------------+-------------+-------------+-------------+
; Tcycle_Q.T0 ; 0           ; 0           ; 0           ; 0           ;
; Tcycle_Q.T1 ; 0           ; 0           ; 1           ; 1           ;
; Tcycle_Q.T2 ; 0           ; 1           ; 0           ; 1           ;
; Tcycle_Q.T3 ; 1           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 108   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 9     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 99    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |partie3|processor:U1|Mux0       ;
; 10:1               ; 9 bits    ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |partie3|processor:U1|Selector26 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for onChip_rom:U2|altsyncram:altsyncram_component|altsyncram_cf24:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:U1 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; mv             ; 000   ; Unsigned Binary                  ;
; mvi            ; 001   ; Unsigned Binary                  ;
; add            ; 010   ; Unsigned Binary                  ;
; sub            ; 011   ; Unsigned Binary                  ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:U1|reg_n:Reg0 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 9     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:U1|reg_n:Reg1 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 9     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:U1|reg_n:Reg2 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 9     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:U1|reg_n:Reg3 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 9     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:U1|reg_n:Reg4 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 9     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:U1|reg_n:Reg5 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 9     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:U1|reg_n:Reg6 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 9     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:U1|reg_n:Reg7 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 9     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:U1|reg_n:Reg8 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 9     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:U1|reg_n:Reg9 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 9     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:U1|reg_n:Reg10 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; n              ; 9     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: onChip_rom:U2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 9                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                 ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                 ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; OnChip_rom.mif       ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_cf24      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                          ;
+-------------------------------------------+-----------------------------------------------+
; Name                                      ; Value                                         ;
+-------------------------------------------+-----------------------------------------------+
; Number of entity instances                ; 1                                             ;
; Entity Instance                           ; onChip_rom:U2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                           ;
;     -- WIDTH_A                            ; 9                                             ;
;     -- NUMWORDS_A                         ; 32                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 1                                             ;
;     -- NUMWORDS_B                         ; 0                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
+-------------------------------------------+-----------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "processor:U1|dec3to8:U2" ;
+--------+-------+----------+-------------------------+
; Port   ; Type  ; Severity ; Details                 ;
+--------+-------+----------+-------------------------+
; enable ; Input ; Info     ; Stuck at VCC            ;
+--------+-------+----------+-------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "processor:U1|dec3to8:U1" ;
+--------+-------+----------+-------------------------+
; Port   ; Type  ; Severity ; Details                 ;
+--------+-------+----------+-------------------------+
; enable ; Input ; Info     ; Stuck at VCC            ;
+--------+-------+----------+-------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 108                         ;
;     CLR               ; 9                           ;
;     ENA               ; 99                          ;
; arriav_lcell_comb     ; 99                          ;
;     arith             ; 10                          ;
;         2 data inputs ; 1                           ;
;         4 data inputs ; 9                           ;
;     normal            ; 89                          ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 3                           ;
;         3 data inputs ; 3                           ;
;         4 data inputs ; 16                          ;
;         5 data inputs ; 13                          ;
;         6 data inputs ; 53                          ;
; boundary_port         ; 22                          ;
; stratixv_ram_block    ; 9                           ;
;                       ;                             ;
; Max LUT depth         ; 7.80                        ;
; Average LUT depth     ; 4.98                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon May 22 22:56:20 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Partie3 -c Partie3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file onchip_rom.vhd
    Info (12022): Found design unit 1: onchip_rom-SYN File: D:/TP3_processor/Partie3/onChip_rom.vhd Line: 53
    Info (12023): Found entity 1: onChip_rom File: D:/TP3_processor/Partie3/onChip_rom.vhd Line: 43
Warning (12125): Using design file partie3.vhd, which is not specified as a design file for the current project, but contains definitions for 4 design units and 2 entities in project
    Info (12022): Found design unit 1: partie3-arch File: D:/TP3_processor/Partie3/partie3.vhd Line: 12
    Info (12022): Found design unit 2: counter-arch File: D:/TP3_processor/Partie3/partie3.vhd Line: 65
    Info (12023): Found entity 1: partie3 File: D:/TP3_processor/Partie3/partie3.vhd Line: 4
    Info (12023): Found entity 2: counter File: D:/TP3_processor/Partie3/partie3.vhd Line: 58
Info (12127): Elaborating entity "Partie3" for the top level hierarchy
Warning (12125): Using design file processor.vhd, which is not specified as a design file for the current project, but contains definitions for 6 design units and 3 entities in project
    Info (12022): Found design unit 1: processor-arch File: D:/TP3_processor/Partie3/processor.vhd Line: 21
    Info (12022): Found design unit 2: dec3to8-arch File: D:/TP3_processor/Partie3/processor.vhd Line: 165
    Info (12022): Found design unit 3: reg_n-arch File: D:/TP3_processor/Partie3/processor.vhd Line: 199
    Info (12023): Found entity 1: processor File: D:/TP3_processor/Partie3/processor.vhd Line: 5
    Info (12023): Found entity 2: dec3to8 File: D:/TP3_processor/Partie3/processor.vhd Line: 157
    Info (12023): Found entity 3: reg_n File: D:/TP3_processor/Partie3/processor.vhd Line: 189
Info (12128): Elaborating entity "processor" for hierarchy "processor:U1" File: D:/TP3_processor/Partie3/partie3.vhd Line: 47
Warning (10492): VHDL Process Statement warning at processor.vhd(80): signal "Yregn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/TP3_processor/Partie3/processor.vhd Line: 80
Warning (10492): VHDL Process Statement warning at processor.vhd(80): signal "Xregn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/TP3_processor/Partie3/processor.vhd Line: 80
Warning (10492): VHDL Process Statement warning at processor.vhd(81): signal "Xregn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/TP3_processor/Partie3/processor.vhd Line: 81
Warning (10492): VHDL Process Statement warning at processor.vhd(82): signal "Xregn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/TP3_processor/Partie3/processor.vhd Line: 82
Warning (10492): VHDL Process Statement warning at processor.vhd(83): signal "Xregn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/TP3_processor/Partie3/processor.vhd Line: 83
Warning (10492): VHDL Process Statement warning at processor.vhd(87): signal "Yregn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/TP3_processor/Partie3/processor.vhd Line: 87
Warning (10492): VHDL Process Statement warning at processor.vhd(88): signal "Yregn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/TP3_processor/Partie3/processor.vhd Line: 88
Warning (10492): VHDL Process Statement warning at processor.vhd(92): signal "Xregn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/TP3_processor/Partie3/processor.vhd Line: 92
Warning (10492): VHDL Process Statement warning at processor.vhd(93): signal "Xregn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/TP3_processor/Partie3/processor.vhd Line: 93
Warning (10492): VHDL Process Statement warning at processor.vhd(111): signal "AddSub" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/TP3_processor/Partie3/processor.vhd Line: 111
Info (12128): Elaborating entity "dec3to8" for hierarchy "processor:U1|dec3to8:U1" File: D:/TP3_processor/Partie3/processor.vhd Line: 52
Info (12128): Elaborating entity "reg_n" for hierarchy "processor:U1|reg_n:Reg0" File: D:/TP3_processor/Partie3/processor.vhd Line: 137
Info (12128): Elaborating entity "onChip_rom" for hierarchy "onChip_rom:U2" File: D:/TP3_processor/Partie3/partie3.vhd Line: 48
Info (12128): Elaborating entity "altsyncram" for hierarchy "onChip_rom:U2|altsyncram:altsyncram_component" File: D:/TP3_processor/Partie3/onChip_rom.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "onChip_rom:U2|altsyncram:altsyncram_component" File: D:/TP3_processor/Partie3/onChip_rom.vhd Line: 60
Info (12133): Instantiated megafunction "onChip_rom:U2|altsyncram:altsyncram_component" with the following parameter: File: D:/TP3_processor/Partie3/onChip_rom.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "OnChip_rom.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cf24.tdf
    Info (12023): Found entity 1: altsyncram_cf24 File: D:/TP3_processor/Partie3/db/altsyncram_cf24.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_cf24" for hierarchy "onChip_rom:U2|altsyncram:altsyncram_component|altsyncram_cf24:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "counter" for hierarchy "counter:U3" File: D:/TP3_processor/Partie3/partie3.vhd Line: 49
Warning (10492): VHDL Process Statement warning at partie3.vhd(75): signal "u_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/TP3_processor/Partie3/partie3.vhd Line: 75
Info (286030): Timing-Driven Synthesis is running
Warning (20013): Ignored 24 assignments for entity "HPSFPGA" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity HPSFPGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity HPSFPGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity HPSFPGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity HPSFPGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity HPSFPGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity HPSFPGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity HPSFPGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity HPSFPGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity HPSFPGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity HPSFPGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity HPSFPGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity HPSFPGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity HPSFPGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity HPSFPGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity HPSFPGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity HPSFPGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity HPSFPGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity HPSFPGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity HPSFPGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity HPSFPGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity HPSFPGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity HPSFPGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity HPSFPGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity HPSFPGA -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/TP3_processor/Partie3/partie3.vhd Line: 7
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/TP3_processor/Partie3/partie3.vhd Line: 7
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/TP3_processor/Partie3/partie3.vhd Line: 7
    Warning (15610): No output dependent on input pin "SW[4]" File: D:/TP3_processor/Partie3/partie3.vhd Line: 7
    Warning (15610): No output dependent on input pin "SW[5]" File: D:/TP3_processor/Partie3/partie3.vhd Line: 7
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/TP3_processor/Partie3/partie3.vhd Line: 7
    Warning (15610): No output dependent on input pin "SW[7]" File: D:/TP3_processor/Partie3/partie3.vhd Line: 7
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/TP3_processor/Partie3/partie3.vhd Line: 7
Info (21057): Implemented 221 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 190 logic cells
    Info (21064): Implemented 9 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings
    Info: Peak virtual memory: 4895 megabytes
    Info: Processing ended: Mon May 22 22:56:26 2023
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:16


