

================================================================
== Vitis HLS Report for 'read_A_FT1_3'
================================================================
* Date:           Thu Dec  5 15:42:43 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp_slr0
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.55 ns|  2.867 ns|     1.23 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|      403|  4.545 ns|  1.832 us|    1|  403|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                     |                                                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                               Instance                              |                           Module                          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_read_A_FT1_3_Pipeline_VITIS_LOOP_1356_1_VITIS_LOOP_1358_2_fu_60  |read_A_FT1_3_Pipeline_VITIS_LOOP_1356_1_VITIS_LOOP_1358_2  |      402|      402|  1.827 us|  1.827 us|  402|  402|       no|
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       17|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       31|      196|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       32|    -|
|Register             |        -|     -|        5|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       36|      245|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+----+-----+-----+
    |                               Instance                              |                           Module                          | BRAM_18K| DSP| FF | LUT | URAM|
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+----+-----+-----+
    |grp_read_A_FT1_3_Pipeline_VITIS_LOOP_1356_1_VITIS_LOOP_1358_2_fu_60  |read_A_FT1_3_Pipeline_VITIS_LOOP_1356_1_VITIS_LOOP_1358_2  |        0|   0|  31|  196|    0|
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                                |                                                           |        0|   0|  31|  196|    0|
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1353_fu_98_p2             |      icmp|   0|  0|  13|           6|           5|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  17|           8|           7|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  14|          3|    1|          3|
    |ap_done                          |   9|          2|    1|          2|
    |fifo_A_from_task0_to_task1_read  |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  32|          7|    3|          7|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                       Name                                       | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                         |  2|   0|    2|          0|
    |ap_done_reg                                                                       |  1|   0|    1|          0|
    |grp_read_A_FT1_3_Pipeline_VITIS_LOOP_1356_1_VITIS_LOOP_1358_2_fu_60_ap_start_reg  |  1|   0|    1|          0|
    |icmp_ln1353_reg_104                                                               |  1|   0|    1|          0|
    +----------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                             |  5|   0|    5|          0|
    +----------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------+-----+-----+------------+----------------------------+--------------+
|                 RTL Ports                 | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-------------------------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                                     |   in|    1|  ap_ctrl_hs|                read_A_FT1.3|  return value|
|ap_rst                                     |   in|    1|  ap_ctrl_hs|                read_A_FT1.3|  return value|
|ap_start                                   |   in|    1|  ap_ctrl_hs|                read_A_FT1.3|  return value|
|ap_done                                    |  out|    1|  ap_ctrl_hs|                read_A_FT1.3|  return value|
|ap_continue                                |   in|    1|  ap_ctrl_hs|                read_A_FT1.3|  return value|
|ap_idle                                    |  out|    1|  ap_ctrl_hs|                read_A_FT1.3|  return value|
|ap_ready                                   |  out|    1|  ap_ctrl_hs|                read_A_FT1.3|  return value|
|A_0_0_address0                             |  out|    9|   ap_memory|                       A_0_0|         array|
|A_0_0_ce0                                  |  out|    1|   ap_memory|                       A_0_0|         array|
|A_0_0_we0                                  |  out|    1|   ap_memory|                       A_0_0|         array|
|A_0_0_d0                                   |  out|   32|   ap_memory|                       A_0_0|         array|
|A_0_1_address0                             |  out|    9|   ap_memory|                       A_0_1|         array|
|A_0_1_ce0                                  |  out|    1|   ap_memory|                       A_0_1|         array|
|A_0_1_we0                                  |  out|    1|   ap_memory|                       A_0_1|         array|
|A_0_1_d0                                   |  out|   32|   ap_memory|                       A_0_1|         array|
|A_0_2_address0                             |  out|    9|   ap_memory|                       A_0_2|         array|
|A_0_2_ce0                                  |  out|    1|   ap_memory|                       A_0_2|         array|
|A_0_2_we0                                  |  out|    1|   ap_memory|                       A_0_2|         array|
|A_0_2_d0                                   |  out|   32|   ap_memory|                       A_0_2|         array|
|A_0_3_address0                             |  out|    9|   ap_memory|                       A_0_3|         array|
|A_0_3_ce0                                  |  out|    1|   ap_memory|                       A_0_3|         array|
|A_0_3_we0                                  |  out|    1|   ap_memory|                       A_0_3|         array|
|A_0_3_d0                                   |  out|   32|   ap_memory|                       A_0_3|         array|
|A_0_4_address0                             |  out|    9|   ap_memory|                       A_0_4|         array|
|A_0_4_ce0                                  |  out|    1|   ap_memory|                       A_0_4|         array|
|A_0_4_we0                                  |  out|    1|   ap_memory|                       A_0_4|         array|
|A_0_4_d0                                   |  out|   32|   ap_memory|                       A_0_4|         array|
|A_0_5_address0                             |  out|    9|   ap_memory|                       A_0_5|         array|
|A_0_5_ce0                                  |  out|    1|   ap_memory|                       A_0_5|         array|
|A_0_5_we0                                  |  out|    1|   ap_memory|                       A_0_5|         array|
|A_0_5_d0                                   |  out|   32|   ap_memory|                       A_0_5|         array|
|A_0_6_address0                             |  out|    9|   ap_memory|                       A_0_6|         array|
|A_0_6_ce0                                  |  out|    1|   ap_memory|                       A_0_6|         array|
|A_0_6_we0                                  |  out|    1|   ap_memory|                       A_0_6|         array|
|A_0_6_d0                                   |  out|   32|   ap_memory|                       A_0_6|         array|
|A_0_7_address0                             |  out|    9|   ap_memory|                       A_0_7|         array|
|A_0_7_ce0                                  |  out|    1|   ap_memory|                       A_0_7|         array|
|A_0_7_we0                                  |  out|    1|   ap_memory|                       A_0_7|         array|
|A_0_7_d0                                   |  out|   32|   ap_memory|                       A_0_7|         array|
|A_0_8_address0                             |  out|    9|   ap_memory|                       A_0_8|         array|
|A_0_8_ce0                                  |  out|    1|   ap_memory|                       A_0_8|         array|
|A_0_8_we0                                  |  out|    1|   ap_memory|                       A_0_8|         array|
|A_0_8_d0                                   |  out|   32|   ap_memory|                       A_0_8|         array|
|A_0_9_address0                             |  out|    9|   ap_memory|                       A_0_9|         array|
|A_0_9_ce0                                  |  out|    1|   ap_memory|                       A_0_9|         array|
|A_0_9_we0                                  |  out|    1|   ap_memory|                       A_0_9|         array|
|A_0_9_d0                                   |  out|   32|   ap_memory|                       A_0_9|         array|
|A_0_10_address0                            |  out|    9|   ap_memory|                      A_0_10|         array|
|A_0_10_ce0                                 |  out|    1|   ap_memory|                      A_0_10|         array|
|A_0_10_we0                                 |  out|    1|   ap_memory|                      A_0_10|         array|
|A_0_10_d0                                  |  out|   32|   ap_memory|                      A_0_10|         array|
|A_0_11_address0                            |  out|    9|   ap_memory|                      A_0_11|         array|
|A_0_11_ce0                                 |  out|    1|   ap_memory|                      A_0_11|         array|
|A_0_11_we0                                 |  out|    1|   ap_memory|                      A_0_11|         array|
|A_0_11_d0                                  |  out|   32|   ap_memory|                      A_0_11|         array|
|A_0_12_address0                            |  out|    9|   ap_memory|                      A_0_12|         array|
|A_0_12_ce0                                 |  out|    1|   ap_memory|                      A_0_12|         array|
|A_0_12_we0                                 |  out|    1|   ap_memory|                      A_0_12|         array|
|A_0_12_d0                                  |  out|   32|   ap_memory|                      A_0_12|         array|
|A_0_13_address0                            |  out|    9|   ap_memory|                      A_0_13|         array|
|A_0_13_ce0                                 |  out|    1|   ap_memory|                      A_0_13|         array|
|A_0_13_we0                                 |  out|    1|   ap_memory|                      A_0_13|         array|
|A_0_13_d0                                  |  out|   32|   ap_memory|                      A_0_13|         array|
|A_0_14_address0                            |  out|    9|   ap_memory|                      A_0_14|         array|
|A_0_14_ce0                                 |  out|    1|   ap_memory|                      A_0_14|         array|
|A_0_14_we0                                 |  out|    1|   ap_memory|                      A_0_14|         array|
|A_0_14_d0                                  |  out|   32|   ap_memory|                      A_0_14|         array|
|A_0_15_address0                            |  out|    9|   ap_memory|                      A_0_15|         array|
|A_0_15_ce0                                 |  out|    1|   ap_memory|                      A_0_15|         array|
|A_0_15_we0                                 |  out|    1|   ap_memory|                      A_0_15|         array|
|A_0_15_d0                                  |  out|   32|   ap_memory|                      A_0_15|         array|
|fifo_A_from_task0_to_task1_dout            |   in|  512|     ap_fifo|  fifo_A_from_task0_to_task1|       pointer|
|fifo_A_from_task0_to_task1_num_data_valid  |   in|   11|     ap_fifo|  fifo_A_from_task0_to_task1|       pointer|
|fifo_A_from_task0_to_task1_fifo_cap        |   in|   11|     ap_fifo|  fifo_A_from_task0_to_task1|       pointer|
|fifo_A_from_task0_to_task1_empty_n         |   in|    1|     ap_fifo|  fifo_A_from_task0_to_task1|       pointer|
|fifo_A_from_task0_to_task1_read            |  out|    1|     ap_fifo|  fifo_A_from_task0_to_task1|       pointer|
|p_read                                     |   in|    6|     ap_none|                      p_read|        scalar|
+-------------------------------------------+-----+-----+------------+----------------------------+--------------+

