 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SME
Version: Q-2019.12
Date   : Thu Feb 24 17:57:20 2022
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: counter_comp_pat_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: counter_comp_pat_temp_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SME                tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  counter_comp_pat_reg[2]/CK (DFFRX1)                     0.00       0.50 r
  counter_comp_pat_reg[2]/QN (DFFRX1)                     0.95       1.45 r
  U763/Y (INVX3)                                          0.45       1.90 f
  U1744/Y (OAI21XL)                                       0.37       2.27 r
  U1743/Y (NAND2X1)                                       0.49       2.76 f
  U1238/Y (CLKBUFX3)                                      0.39       3.15 f
  U930/Y (CLKINVX1)                                       0.21       3.36 r
  U861/Y (NOR2X1)                                         0.13       3.49 f
  U860/Y (CLKBUFX3)                                       0.68       4.17 f
  U2587/Y (AOI221XL)                                      0.73       4.90 r
  U2590/Y (OAI22XL)                                       0.32       5.22 f
  U1164/Y (NOR2BX1)                                       0.31       5.53 f
  U805/Y (NAND4X1)                                        0.70       6.23 r
  U914/Y (CLKINVX1)                                       0.62       6.85 f
  U1220/Y (AO22X1)                                        0.54       7.40 f
  U1219/Y (AOI222X1)                                      0.86       8.25 r
  U913/Y (CLKINVX1)                                       0.61       8.87 f
  U2715/Y (NOR2X1)                                        0.73       9.60 r
  U854/Y (NAND2XL)                                        0.30       9.90 f
  U853/Y (CLKBUFX3)                                       0.75      10.65 f
  U2733/Y (OAI22XL)                                       0.68      11.33 r
  U2735/Y (NOR4X1)                                        0.27      11.60 f
  U2741/Y (AO22X1)                                        0.54      12.14 f
  U791/Y (NOR2BXL)                                        0.43      12.57 f
  U3381/Y (OAI22XL)                                       0.59      13.17 r
  U3384/Y (NAND4X1)                                       0.41      13.58 f
  U3385/Y (CLKINVX1)                                      0.35      13.93 r
  U1749/Y (AND3X2)                                        0.29      14.22 r
  U1183/Y (NAND4X1)                                       0.21      14.42 f
  U1185/Y (OR4X1)                                         0.88      15.30 f
  U1675/Y (NAND2X1)                                       0.40      15.71 r
  U1741/Y (OA21XL)                                        0.52      16.23 r
  U1740/Y (OA21XL)                                        0.56      16.78 r
  U1808/Y (OAI21XL)                                       0.29      17.07 f
  U1806/Y (OAI2BB1X1)                                     0.30      17.37 f
  counter_comp_pat_temp_reg[3]/D (DFFRX1)                 0.00      17.37 f
  data arrival time                                                 17.37

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.50      20.50
  clock uncertainty                                      -0.10      20.40
  counter_comp_pat_temp_reg[3]/CK (DFFRX1)                0.00      20.40 r
  library setup time                                     -0.22      20.18
  data required time                                                20.18
  --------------------------------------------------------------------------
  data required time                                                20.18
  data arrival time                                                -17.37
  --------------------------------------------------------------------------
  slack (MET)                                                        2.81


1
