<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>G:\_Programming\_DOCS\Schematics\MyModular\FPGA\VGA\impl\gwsynthesis\fpga_project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>G:\_Programming\_DOCS\Schematics\MyModular\FPGA\VGA\src\fpga_project.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>G:\_Programming\_DOCS\Schematics\MyModular\FPGA\VGA\src\fpga_project.sdc</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.8</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Apr 07 20:47:32 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2021 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>327</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>328</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>134</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>pixel_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>pixel_clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>pixel_clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;">46.879(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>pixel_clk</td>
<td>Setup</td>
<td>-505.819</td>
<td>134</td>
</tr>
<tr>
<td>pixel_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-11.331</td>
<td>h_count_2_s0/Q</td>
<td>CHARaddr_7_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>20.931</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-11.112</td>
<td>h_count_2_s0/Q</td>
<td>CHARaddr_9_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>20.712</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-11.044</td>
<td>h_count_2_s0/Q</td>
<td>CHARaddr_10_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>20.644</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-10.710</td>
<td>h_count_2_s0/Q</td>
<td>CHARaddr_5_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>20.310</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-10.405</td>
<td>h_count_2_s0/Q</td>
<td>CHARaddr_6_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>20.005</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-10.197</td>
<td>h_count_2_s0/Q</td>
<td>CHARaddr_8_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.797</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-8.563</td>
<td>h_count_2_s0/Q</td>
<td>memaddr_13_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>18.163</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-8.479</td>
<td>h_count_2_s0/Q</td>
<td>CHARaddr_11_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>18.079</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-7.833</td>
<td>h_count_2_s0/Q</td>
<td>memaddr_11_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>17.433</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-7.809</td>
<td>h_count_2_s0/Q</td>
<td>memaddr_10_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>17.409</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-7.744</td>
<td>h_count_2_s0/Q</td>
<td>memaddr_14_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>17.344</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-7.340</td>
<td>h_count_2_s0/Q</td>
<td>memaddr_7_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>16.940</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-7.292</td>
<td>h_count_2_s0/Q</td>
<td>CHARaddr_4_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>16.892</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-7.139</td>
<td>h_count_2_s0/Q</td>
<td>CHARaddr_3_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>16.739</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-7.128</td>
<td>h_count_2_s0/Q</td>
<td>memaddr_12_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>16.728</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-6.861</td>
<td>h_count_2_s0/Q</td>
<td>memaddr_9_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>16.461</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-6.569</td>
<td>h_count_2_s0/Q</td>
<td>memaddr_8_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>16.169</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-6.497</td>
<td>h_count_2_s0/Q</td>
<td>txfontline_2_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>16.097</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-6.083</td>
<td>h_count_2_s0/Q</td>
<td>memaddr_6_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.683</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-6.048</td>
<td>h_count_2_s0/Q</td>
<td>txfontline_1_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.648</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-5.377</td>
<td>h_count_2_s0/Q</td>
<td>membuf_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.977</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-4.973</td>
<td>h_count_2_s0/Q</td>
<td>memaddr_4_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.573</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-4.861</td>
<td>h_count_2_s0/Q</td>
<td>txfontline_3_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.461</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-4.816</td>
<td>h_count_2_s0/Q</td>
<td>PXLTEXT_0_s0/CE</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.773</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-4.783</td>
<td>h_count_2_s0/Q</td>
<td>PXLTEXT_2_s0/CE</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.739</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>READREGISTER_2_s0/Q</td>
<td>READREGISTER_2_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>h_count_5_s0/Q</td>
<td>h_count_5_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.709</td>
<td>v_count_4_s0/Q</td>
<td>v_count_4_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>4</td>
<td>0.710</td>
<td>READREGISTER2_1_s0/Q</td>
<td>READREGISTER2_1_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>5</td>
<td>0.710</td>
<td>READREGISTER_3_s0/Q</td>
<td>READREGISTER_3_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>6</td>
<td>0.710</td>
<td>h_count_4_s0/Q</td>
<td>h_count_4_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>7</td>
<td>0.711</td>
<td>CHARaddr_7_s0/Q</td>
<td>CHARaddr_7_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>8</td>
<td>0.711</td>
<td>v_count_8_s0/Q</td>
<td>v_count_8_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>9</td>
<td>0.711</td>
<td>h_count_9_s0/Q</td>
<td>h_count_9_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>10</td>
<td>0.712</td>
<td>CHARaddr_10_s0/Q</td>
<td>CHARaddr_10_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>11</td>
<td>0.712</td>
<td>v_count_7_s0/Q</td>
<td>v_count_7_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>12</td>
<td>0.894</td>
<td>CHARaddr_2_s0/Q</td>
<td>CHARaddr_2_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.894</td>
</tr>
<tr>
<td>13</td>
<td>0.894</td>
<td>CHARaddr_9_s0/Q</td>
<td>CHARaddr_9_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.894</td>
</tr>
<tr>
<td>14</td>
<td>0.895</td>
<td>SETUPCHAR_0_s0/Q</td>
<td>SETUPCHAR_0_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.895</td>
</tr>
<tr>
<td>15</td>
<td>0.937</td>
<td>PXLBYTEnx_0_s0/Q</td>
<td>PXLBYTE_0_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>16</td>
<td>0.937</td>
<td>PXLBYTEnx_2_s0/Q</td>
<td>PXLBYTE_2_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>17</td>
<td>0.937</td>
<td>PXLBYTEnx_5_s0/Q</td>
<td>PXLBYTE_5_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>18</td>
<td>0.937</td>
<td>PXLBYTEnx_7_s0/Q</td>
<td>PXLBYTE_7_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>19</td>
<td>0.937</td>
<td>PXLTEXTnx_1_s0/Q</td>
<td>PXLTEXT_1_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>20</td>
<td>0.937</td>
<td>PXLTEXTnx_4_s0/Q</td>
<td>PXLTEXT_4_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>21</td>
<td>0.937</td>
<td>PXLTEXTnx_7_s0/Q</td>
<td>PXLTEXT_7_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>22</td>
<td>0.942</td>
<td>PXLFOREnx_3_s0/Q</td>
<td>PXLFORE_3_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.942</td>
</tr>
<tr>
<td>23</td>
<td>0.942</td>
<td>CONFIGREG_6_s0/Q</td>
<td>PXLBACK_2_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.942</td>
</tr>
<tr>
<td>24</td>
<td>0.955</td>
<td>PXLBYTEnx_1_s0/Q</td>
<td>PXLBYTE_1_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.955</td>
</tr>
<tr>
<td>25</td>
<td>0.955</td>
<td>PXLBYTEnx_3_s0/Q</td>
<td>PXLBYTE_3_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.955</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.532</td>
<td>4.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>h_count_9_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.532</td>
<td>4.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>h_count_7_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.532</td>
<td>4.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>h_count_3_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.532</td>
<td>4.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>v_count_4_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.532</td>
<td>4.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>READREGISTER_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.532</td>
<td>4.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>txfontline_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.532</td>
<td>4.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>PXLBACK_0_s1</td>
</tr>
<tr>
<td>8</td>
<td>3.532</td>
<td>4.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>PXLBACK_1_s1</td>
</tr>
<tr>
<td>9</td>
<td>3.532</td>
<td>4.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>txfontline_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.532</td>
<td>4.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>PXLBACK_2_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.157</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CHARaddr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>h_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R5C13[2][B]</td>
<td style=" font-weight:bold;">h_count_2_s0/Q</td>
</tr>
<tr>
<td>3.484</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>n36_s3/I2</td>
</tr>
<tr>
<td>4.286</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">n36_s3/F</td>
</tr>
<tr>
<td>4.726</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>n36_s2/I0</td>
</tr>
<tr>
<td>5.352</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">n36_s2/F</td>
</tr>
<tr>
<td>6.386</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td>n362_s12/I3</td>
</tr>
<tr>
<td>7.012</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R3C10[2][B]</td>
<td style=" background: #97FFFF;">n362_s12/F</td>
</tr>
<tr>
<td>8.208</td>
<td>1.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][A]</td>
<td>n94_s3/I3</td>
</tr>
<tr>
<td>9.240</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C12[3][A]</td>
<td style=" background: #97FFFF;">n94_s3/F</td>
</tr>
<tr>
<td>9.251</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>n364_s15/I1</td>
</tr>
<tr>
<td>10.073</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">n364_s15/F</td>
</tr>
<tr>
<td>11.724</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>n1007_s20/I0</td>
</tr>
<tr>
<td>12.823</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" background: #97FFFF;">n1007_s20/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td>n1007_s16/I2</td>
</tr>
<tr>
<td>13.928</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C10[1][A]</td>
<td style=" background: #97FFFF;">n1007_s16/F</td>
</tr>
<tr>
<td>14.737</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td>n1007_s15/I0</td>
</tr>
<tr>
<td>15.559</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">n1007_s15/F</td>
</tr>
<tr>
<td>17.333</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[0][B]</td>
<td>n1017_s0/I1</td>
</tr>
<tr>
<td>17.883</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C2[0][B]</td>
<td style=" background: #97FFFF;">n1017_s0/COUT</td>
</tr>
<tr>
<td>17.883</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C2[1][A]</td>
<td>n1016_s0/CIN</td>
</tr>
<tr>
<td>18.446</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td style=" background: #97FFFF;">n1016_s0/SUM</td>
</tr>
<tr>
<td>19.420</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>n710_s5/I0</td>
</tr>
<tr>
<td>20.046</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td style=" background: #97FFFF;">n710_s5/F</td>
</tr>
<tr>
<td>21.335</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>n710_s1/I0</td>
</tr>
<tr>
<td>22.157</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" background: #97FFFF;">n710_s1/F</td>
</tr>
<tr>
<td>22.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" font-weight:bold;">CHARaddr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>CHARaddr_7_s0/CLK</td>
</tr>
<tr>
<td>10.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>CHARaddr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.489, 45.334%; route: 10.984, 52.476%; tC2Q: 0.458, 2.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CHARaddr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>h_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R5C13[2][B]</td>
<td style=" font-weight:bold;">h_count_2_s0/Q</td>
</tr>
<tr>
<td>3.484</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>n36_s3/I2</td>
</tr>
<tr>
<td>4.286</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">n36_s3/F</td>
</tr>
<tr>
<td>4.726</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>n36_s2/I0</td>
</tr>
<tr>
<td>5.352</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">n36_s2/F</td>
</tr>
<tr>
<td>6.386</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td>n362_s12/I3</td>
</tr>
<tr>
<td>7.012</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R3C10[2][B]</td>
<td style=" background: #97FFFF;">n362_s12/F</td>
</tr>
<tr>
<td>8.208</td>
<td>1.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][A]</td>
<td>n94_s3/I3</td>
</tr>
<tr>
<td>9.240</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C12[3][A]</td>
<td style=" background: #97FFFF;">n94_s3/F</td>
</tr>
<tr>
<td>9.251</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>n364_s15/I1</td>
</tr>
<tr>
<td>10.073</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">n364_s15/F</td>
</tr>
<tr>
<td>11.724</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>n1007_s20/I0</td>
</tr>
<tr>
<td>12.823</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" background: #97FFFF;">n1007_s20/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td>n1007_s16/I2</td>
</tr>
<tr>
<td>13.928</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C10[1][A]</td>
<td style=" background: #97FFFF;">n1007_s16/F</td>
</tr>
<tr>
<td>14.737</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td>n1007_s15/I0</td>
</tr>
<tr>
<td>15.559</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">n1007_s15/F</td>
</tr>
<tr>
<td>17.333</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[0][B]</td>
<td>n1017_s0/I1</td>
</tr>
<tr>
<td>17.883</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C2[0][B]</td>
<td style=" background: #97FFFF;">n1017_s0/COUT</td>
</tr>
<tr>
<td>17.883</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C2[1][A]</td>
<td>n1016_s0/CIN</td>
</tr>
<tr>
<td>17.940</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td style=" background: #97FFFF;">n1016_s0/COUT</td>
</tr>
<tr>
<td>17.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][B]</td>
<td>n1015_s0/CIN</td>
</tr>
<tr>
<td>17.997</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][B]</td>
<td style=" background: #97FFFF;">n1015_s0/COUT</td>
</tr>
<tr>
<td>17.997</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][A]</td>
<td>n1014_s0/CIN</td>
</tr>
<tr>
<td>18.560</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[2][A]</td>
<td style=" background: #97FFFF;">n1014_s0/SUM</td>
</tr>
<tr>
<td>19.865</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[0][B]</td>
<td>n708_s4/I0</td>
</tr>
<tr>
<td>20.491</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C2[0][B]</td>
<td style=" background: #97FFFF;">n708_s4/F</td>
</tr>
<tr>
<td>21.312</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>n708_s1/I0</td>
</tr>
<tr>
<td>21.938</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td style=" background: #97FFFF;">n708_s1/F</td>
</tr>
<tr>
<td>21.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td style=" font-weight:bold;">CHARaddr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>CHARaddr_9_s0/CLK</td>
</tr>
<tr>
<td>10.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>CHARaddr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.407, 45.418%; route: 10.847, 52.369%; tC2Q: 0.458, 2.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CHARaddr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>h_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R5C13[2][B]</td>
<td style=" font-weight:bold;">h_count_2_s0/Q</td>
</tr>
<tr>
<td>3.484</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>n36_s3/I2</td>
</tr>
<tr>
<td>4.286</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">n36_s3/F</td>
</tr>
<tr>
<td>4.726</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>n36_s2/I0</td>
</tr>
<tr>
<td>5.352</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">n36_s2/F</td>
</tr>
<tr>
<td>6.386</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td>n362_s12/I3</td>
</tr>
<tr>
<td>7.012</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R3C10[2][B]</td>
<td style=" background: #97FFFF;">n362_s12/F</td>
</tr>
<tr>
<td>8.208</td>
<td>1.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][A]</td>
<td>n94_s3/I3</td>
</tr>
<tr>
<td>9.240</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C12[3][A]</td>
<td style=" background: #97FFFF;">n94_s3/F</td>
</tr>
<tr>
<td>9.251</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>n364_s15/I1</td>
</tr>
<tr>
<td>10.073</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">n364_s15/F</td>
</tr>
<tr>
<td>11.724</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>n1007_s20/I0</td>
</tr>
<tr>
<td>12.823</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" background: #97FFFF;">n1007_s20/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td>n1007_s16/I2</td>
</tr>
<tr>
<td>13.928</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C10[1][A]</td>
<td style=" background: #97FFFF;">n1007_s16/F</td>
</tr>
<tr>
<td>14.737</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td>n1007_s15/I0</td>
</tr>
<tr>
<td>15.559</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">n1007_s15/F</td>
</tr>
<tr>
<td>17.333</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[0][B]</td>
<td>n1017_s0/I1</td>
</tr>
<tr>
<td>17.883</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C2[0][B]</td>
<td style=" background: #97FFFF;">n1017_s0/COUT</td>
</tr>
<tr>
<td>17.883</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C2[1][A]</td>
<td>n1016_s0/CIN</td>
</tr>
<tr>
<td>17.940</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td style=" background: #97FFFF;">n1016_s0/COUT</td>
</tr>
<tr>
<td>17.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][B]</td>
<td>n1015_s0/CIN</td>
</tr>
<tr>
<td>17.997</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][B]</td>
<td style=" background: #97FFFF;">n1015_s0/COUT</td>
</tr>
<tr>
<td>17.997</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][A]</td>
<td>n1014_s0/CIN</td>
</tr>
<tr>
<td>18.054</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[2][A]</td>
<td style=" background: #97FFFF;">n1014_s0/COUT</td>
</tr>
<tr>
<td>18.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][B]</td>
<td>n1013_s0/CIN</td>
</tr>
<tr>
<td>18.617</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[2][B]</td>
<td style=" background: #97FFFF;">n1013_s0/SUM</td>
</tr>
<tr>
<td>19.421</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td>n707_s6/I0</td>
</tr>
<tr>
<td>20.243</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td style=" background: #97FFFF;">n707_s6/F</td>
</tr>
<tr>
<td>21.047</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>n707_s1/I0</td>
</tr>
<tr>
<td>21.869</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td style=" background: #97FFFF;">n707_s1/F</td>
</tr>
<tr>
<td>21.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td style=" font-weight:bold;">CHARaddr_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>CHARaddr_10_s0/CLK</td>
</tr>
<tr>
<td>10.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>CHARaddr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.856, 47.744%; route: 10.329, 50.036%; tC2Q: 0.458, 2.220%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.536</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CHARaddr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>h_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R5C13[2][B]</td>
<td style=" font-weight:bold;">h_count_2_s0/Q</td>
</tr>
<tr>
<td>3.484</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>n36_s3/I2</td>
</tr>
<tr>
<td>4.286</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">n36_s3/F</td>
</tr>
<tr>
<td>4.726</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>n36_s2/I0</td>
</tr>
<tr>
<td>5.352</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">n36_s2/F</td>
</tr>
<tr>
<td>6.556</td>
<td>1.204</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[3][A]</td>
<td>disp_ena_s3/I3</td>
</tr>
<tr>
<td>7.588</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R3C12[3][A]</td>
<td style=" background: #97FFFF;">disp_ena_s3/F</td>
</tr>
<tr>
<td>8.414</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td>disp_ena_s2/I1</td>
</tr>
<tr>
<td>9.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C11[2][B]</td>
<td style=" background: #97FFFF;">disp_ena_s2/F</td>
</tr>
<tr>
<td>10.273</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[3][A]</td>
<td>n80_s1/I0</td>
</tr>
<tr>
<td>11.372</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R3C13[3][A]</td>
<td style=" background: #97FFFF;">n80_s1/F</td>
</tr>
<tr>
<td>12.703</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>n365_s19/I2</td>
</tr>
<tr>
<td>13.802</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">n365_s19/F</td>
</tr>
<tr>
<td>14.781</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>n365_s18/I0</td>
</tr>
<tr>
<td>15.880</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">n365_s18/F</td>
</tr>
<tr>
<td>16.695</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C3[0][A]</td>
<td>n375_s0/I1</td>
</tr>
<tr>
<td>17.396</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C3[0][A]</td>
<td style=" background: #97FFFF;">n375_s0/SUM</td>
</tr>
<tr>
<td>18.183</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td>n712_s4/I2</td>
</tr>
<tr>
<td>19.215</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td style=" background: #97FFFF;">n712_s4/F</td>
</tr>
<tr>
<td>20.504</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][B]</td>
<td>n712_s1/I0</td>
</tr>
<tr>
<td>21.536</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][B]</td>
<td style=" background: #97FFFF;">n712_s1/F</td>
</tr>
<tr>
<td>21.536</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][B]</td>
<td style=" font-weight:bold;">CHARaddr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[0][B]</td>
<td>CHARaddr_5_s0/CLK</td>
</tr>
<tr>
<td>10.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C3[0][B]</td>
<td>CHARaddr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.554, 47.041%; route: 10.297, 50.702%; tC2Q: 0.458, 2.257%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.231</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CHARaddr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>h_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R5C13[2][B]</td>
<td style=" font-weight:bold;">h_count_2_s0/Q</td>
</tr>
<tr>
<td>3.484</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>n36_s3/I2</td>
</tr>
<tr>
<td>4.286</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">n36_s3/F</td>
</tr>
<tr>
<td>4.726</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>n36_s2/I0</td>
</tr>
<tr>
<td>5.352</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">n36_s2/F</td>
</tr>
<tr>
<td>6.386</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td>n362_s12/I3</td>
</tr>
<tr>
<td>7.012</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R3C10[2][B]</td>
<td style=" background: #97FFFF;">n362_s12/F</td>
</tr>
<tr>
<td>8.208</td>
<td>1.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][A]</td>
<td>n94_s3/I3</td>
</tr>
<tr>
<td>9.240</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C12[3][A]</td>
<td style=" background: #97FFFF;">n94_s3/F</td>
</tr>
<tr>
<td>9.251</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>n364_s15/I1</td>
</tr>
<tr>
<td>10.073</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">n364_s15/F</td>
</tr>
<tr>
<td>11.724</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>n1007_s20/I0</td>
</tr>
<tr>
<td>12.823</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" background: #97FFFF;">n1007_s20/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td>n1007_s16/I2</td>
</tr>
<tr>
<td>13.928</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C10[1][A]</td>
<td style=" background: #97FFFF;">n1007_s16/F</td>
</tr>
<tr>
<td>14.737</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td>n1007_s15/I0</td>
</tr>
<tr>
<td>15.559</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">n1007_s15/F</td>
</tr>
<tr>
<td>17.333</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[0][B]</td>
<td>n1017_s0/I1</td>
</tr>
<tr>
<td>18.034</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C2[0][B]</td>
<td style=" background: #97FFFF;">n1017_s0/SUM</td>
</tr>
<tr>
<td>18.820</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[3][A]</td>
<td>n711_s4/I0</td>
</tr>
<tr>
<td>19.919</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C2[3][A]</td>
<td style=" background: #97FFFF;">n711_s4/F</td>
</tr>
<tr>
<td>20.409</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>n711_s5/I1</td>
</tr>
<tr>
<td>21.231</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td style=" background: #97FFFF;">n711_s5/F</td>
</tr>
<tr>
<td>21.231</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td style=" font-weight:bold;">CHARaddr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>CHARaddr_6_s0/CLK</td>
</tr>
<tr>
<td>10.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>CHARaddr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.550, 47.737%; route: 9.997, 49.972%; tC2Q: 0.458, 2.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CHARaddr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>h_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R5C13[2][B]</td>
<td style=" font-weight:bold;">h_count_2_s0/Q</td>
</tr>
<tr>
<td>3.484</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>n36_s3/I2</td>
</tr>
<tr>
<td>4.286</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">n36_s3/F</td>
</tr>
<tr>
<td>4.726</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>n36_s2/I0</td>
</tr>
<tr>
<td>5.352</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">n36_s2/F</td>
</tr>
<tr>
<td>6.386</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td>n362_s12/I3</td>
</tr>
<tr>
<td>7.012</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R3C10[2][B]</td>
<td style=" background: #97FFFF;">n362_s12/F</td>
</tr>
<tr>
<td>8.208</td>
<td>1.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][A]</td>
<td>n94_s3/I3</td>
</tr>
<tr>
<td>9.240</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C12[3][A]</td>
<td style=" background: #97FFFF;">n94_s3/F</td>
</tr>
<tr>
<td>9.251</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>n364_s15/I1</td>
</tr>
<tr>
<td>10.073</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">n364_s15/F</td>
</tr>
<tr>
<td>11.724</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>n1007_s20/I0</td>
</tr>
<tr>
<td>12.823</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" background: #97FFFF;">n1007_s20/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td>n1007_s16/I2</td>
</tr>
<tr>
<td>13.928</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C10[1][A]</td>
<td style=" background: #97FFFF;">n1007_s16/F</td>
</tr>
<tr>
<td>14.737</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td>n1007_s15/I0</td>
</tr>
<tr>
<td>15.559</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">n1007_s15/F</td>
</tr>
<tr>
<td>17.333</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[0][B]</td>
<td>n1017_s0/I1</td>
</tr>
<tr>
<td>17.883</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C2[0][B]</td>
<td style=" background: #97FFFF;">n1017_s0/COUT</td>
</tr>
<tr>
<td>17.883</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C2[1][A]</td>
<td>n1016_s0/CIN</td>
</tr>
<tr>
<td>17.940</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td style=" background: #97FFFF;">n1016_s0/COUT</td>
</tr>
<tr>
<td>17.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][B]</td>
<td>n1015_s0/CIN</td>
</tr>
<tr>
<td>18.468</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C2[1][B]</td>
<td style=" background: #97FFFF;">n1015_s0/SUM</td>
</tr>
<tr>
<td>18.887</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>n709_s4/I0</td>
</tr>
<tr>
<td>19.986</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">n709_s4/F</td>
</tr>
<tr>
<td>19.991</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][B]</td>
<td>n709_s1/I0</td>
</tr>
<tr>
<td>21.023</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][B]</td>
<td style=" background: #97FFFF;">n709_s1/F</td>
</tr>
<tr>
<td>21.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][B]</td>
<td style=" font-weight:bold;">CHARaddr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[2][B]</td>
<td>CHARaddr_8_s0/CLK</td>
</tr>
<tr>
<td>10.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C2[2][B]</td>
<td>CHARaddr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.194, 51.492%; route: 9.145, 46.193%; tC2Q: 0.458, 2.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>h_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R5C13[2][B]</td>
<td style=" font-weight:bold;">h_count_2_s0/Q</td>
</tr>
<tr>
<td>3.484</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>n36_s3/I2</td>
</tr>
<tr>
<td>4.286</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">n36_s3/F</td>
</tr>
<tr>
<td>4.726</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>n36_s2/I0</td>
</tr>
<tr>
<td>5.352</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">n36_s2/F</td>
</tr>
<tr>
<td>6.556</td>
<td>1.204</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[3][A]</td>
<td>disp_ena_s3/I3</td>
</tr>
<tr>
<td>7.588</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R3C12[3][A]</td>
<td style=" background: #97FFFF;">disp_ena_s3/F</td>
</tr>
<tr>
<td>8.414</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td>disp_ena_s2/I1</td>
</tr>
<tr>
<td>9.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C11[2][B]</td>
<td style=" background: #97FFFF;">disp_ena_s2/F</td>
</tr>
<tr>
<td>10.273</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[3][A]</td>
<td>n80_s1/I0</td>
</tr>
<tr>
<td>11.372</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R3C13[3][A]</td>
<td style=" background: #97FFFF;">n80_s1/F</td>
</tr>
<tr>
<td>12.688</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[1][A]</td>
<td>n898_s/I0</td>
</tr>
<tr>
<td>13.733</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" background: #97FFFF;">n898_s/COUT</td>
</tr>
<tr>
<td>13.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[1][B]</td>
<td>n897_s/CIN</td>
</tr>
<tr>
<td>13.790</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[1][B]</td>
<td style=" background: #97FFFF;">n897_s/COUT</td>
</tr>
<tr>
<td>13.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[2][A]</td>
<td>n896_s/CIN</td>
</tr>
<tr>
<td>13.847</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td style=" background: #97FFFF;">n896_s/COUT</td>
</tr>
<tr>
<td>13.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[2][B]</td>
<td>n895_s/CIN</td>
</tr>
<tr>
<td>13.904</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[2][B]</td>
<td style=" background: #97FFFF;">n895_s/COUT</td>
</tr>
<tr>
<td>13.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C7[0][A]</td>
<td>n894_s/CIN</td>
</tr>
<tr>
<td>13.961</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td style=" background: #97FFFF;">n894_s/COUT</td>
</tr>
<tr>
<td>13.961</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C7[0][B]</td>
<td>n893_s/CIN</td>
</tr>
<tr>
<td>14.018</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C7[0][B]</td>
<td style=" background: #97FFFF;">n893_s/COUT</td>
</tr>
<tr>
<td>14.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C7[1][A]</td>
<td>n892_s/CIN</td>
</tr>
<tr>
<td>14.581</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td style=" background: #97FFFF;">n892_s/SUM</td>
</tr>
<tr>
<td>15.385</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[3][A]</td>
<td>n1585_s8/I0</td>
</tr>
<tr>
<td>16.207</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C8[3][A]</td>
<td style=" background: #97FFFF;">n1585_s8/F</td>
</tr>
<tr>
<td>17.346</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][B]</td>
<td>n1585_s7/I0</td>
</tr>
<tr>
<td>18.148</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C7[1][B]</td>
<td style=" background: #97FFFF;">n1585_s7/F</td>
</tr>
<tr>
<td>18.567</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>n1585_s6/I1</td>
</tr>
<tr>
<td>19.389</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td style=" background: #97FFFF;">n1585_s6/F</td>
</tr>
<tr>
<td>19.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td style=" font-weight:bold;">memaddr_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>memaddr_13_s1/CLK</td>
</tr>
<tr>
<td>10.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>memaddr_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.930, 49.165%; route: 8.775, 48.312%; tC2Q: 0.458, 2.523%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CHARaddr_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>h_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R5C13[2][B]</td>
<td style=" font-weight:bold;">h_count_2_s0/Q</td>
</tr>
<tr>
<td>3.484</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>n36_s3/I2</td>
</tr>
<tr>
<td>4.286</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">n36_s3/F</td>
</tr>
<tr>
<td>4.726</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>n36_s2/I0</td>
</tr>
<tr>
<td>5.352</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">n36_s2/F</td>
</tr>
<tr>
<td>6.386</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td>n362_s12/I3</td>
</tr>
<tr>
<td>7.012</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R3C10[2][B]</td>
<td style=" background: #97FFFF;">n362_s12/F</td>
</tr>
<tr>
<td>8.208</td>
<td>1.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][A]</td>
<td>n94_s3/I3</td>
</tr>
<tr>
<td>9.240</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C12[3][A]</td>
<td style=" background: #97FFFF;">n94_s3/F</td>
</tr>
<tr>
<td>9.251</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>n364_s15/I1</td>
</tr>
<tr>
<td>10.073</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">n364_s15/F</td>
</tr>
<tr>
<td>11.724</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>n1007_s20/I0</td>
</tr>
<tr>
<td>12.823</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" background: #97FFFF;">n1007_s20/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td>n1007_s16/I2</td>
</tr>
<tr>
<td>13.928</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C10[1][A]</td>
<td style=" background: #97FFFF;">n1007_s16/F</td>
</tr>
<tr>
<td>14.737</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td>n1007_s15/I0</td>
</tr>
<tr>
<td>15.559</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">n1007_s15/F</td>
</tr>
<tr>
<td>17.333</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[0][B]</td>
<td>n1017_s0/I1</td>
</tr>
<tr>
<td>17.883</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C2[0][B]</td>
<td style=" background: #97FFFF;">n1017_s0/COUT</td>
</tr>
<tr>
<td>17.883</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C2[1][A]</td>
<td>n1016_s0/CIN</td>
</tr>
<tr>
<td>17.940</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td style=" background: #97FFFF;">n1016_s0/COUT</td>
</tr>
<tr>
<td>17.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][B]</td>
<td>n1015_s0/CIN</td>
</tr>
<tr>
<td>17.997</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][B]</td>
<td style=" background: #97FFFF;">n1015_s0/COUT</td>
</tr>
<tr>
<td>17.997</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][A]</td>
<td>n1014_s0/CIN</td>
</tr>
<tr>
<td>18.054</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[2][A]</td>
<td style=" background: #97FFFF;">n1014_s0/COUT</td>
</tr>
<tr>
<td>18.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][B]</td>
<td>n1013_s0/CIN</td>
</tr>
<tr>
<td>18.111</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[2][B]</td>
<td style=" background: #97FFFF;">n1013_s0/COUT</td>
</tr>
<tr>
<td>18.111</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C3[0][A]</td>
<td>n1012_s/CIN</td>
</tr>
<tr>
<td>18.674</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" background: #97FFFF;">n1012_s/SUM</td>
</tr>
<tr>
<td>18.679</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[2][B]</td>
<td>n1484_s3/I2</td>
</tr>
<tr>
<td>19.305</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C3[2][B]</td>
<td style=" background: #97FFFF;">n1484_s3/F</td>
</tr>
<tr>
<td>19.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[2][B]</td>
<td style=" font-weight:bold;">CHARaddr_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[2][B]</td>
<td>CHARaddr_11_s0/CLK</td>
</tr>
<tr>
<td>10.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C3[2][B]</td>
<td>CHARaddr_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.895, 49.200%; route: 8.726, 48.265%; tC2Q: 0.458, 2.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>h_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R5C13[2][B]</td>
<td style=" font-weight:bold;">h_count_2_s0/Q</td>
</tr>
<tr>
<td>3.484</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>n36_s3/I2</td>
</tr>
<tr>
<td>4.286</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">n36_s3/F</td>
</tr>
<tr>
<td>4.726</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>n36_s2/I0</td>
</tr>
<tr>
<td>5.352</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">n36_s2/F</td>
</tr>
<tr>
<td>6.556</td>
<td>1.204</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[3][A]</td>
<td>disp_ena_s3/I3</td>
</tr>
<tr>
<td>7.588</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R3C12[3][A]</td>
<td style=" background: #97FFFF;">disp_ena_s3/F</td>
</tr>
<tr>
<td>8.414</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td>disp_ena_s2/I1</td>
</tr>
<tr>
<td>9.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C11[2][B]</td>
<td style=" background: #97FFFF;">disp_ena_s2/F</td>
</tr>
<tr>
<td>10.273</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[3][A]</td>
<td>n80_s1/I0</td>
</tr>
<tr>
<td>11.372</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R3C13[3][A]</td>
<td style=" background: #97FFFF;">n80_s1/F</td>
</tr>
<tr>
<td>12.688</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[1][A]</td>
<td>n898_s/I0</td>
</tr>
<tr>
<td>13.733</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" background: #97FFFF;">n898_s/COUT</td>
</tr>
<tr>
<td>13.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[1][B]</td>
<td>n897_s/CIN</td>
</tr>
<tr>
<td>13.790</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[1][B]</td>
<td style=" background: #97FFFF;">n897_s/COUT</td>
</tr>
<tr>
<td>13.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[2][A]</td>
<td>n896_s/CIN</td>
</tr>
<tr>
<td>13.847</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td style=" background: #97FFFF;">n896_s/COUT</td>
</tr>
<tr>
<td>13.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[2][B]</td>
<td>n895_s/CIN</td>
</tr>
<tr>
<td>13.904</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[2][B]</td>
<td style=" background: #97FFFF;">n895_s/COUT</td>
</tr>
<tr>
<td>13.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C7[0][A]</td>
<td>n894_s/CIN</td>
</tr>
<tr>
<td>14.467</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td style=" background: #97FFFF;">n894_s/SUM</td>
</tr>
<tr>
<td>15.288</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>n1587_s13/I0</td>
</tr>
<tr>
<td>16.314</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td style=" background: #97FFFF;">n1587_s13/F</td>
</tr>
<tr>
<td>16.733</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>n1587_s9/I2</td>
</tr>
<tr>
<td>17.555</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td style=" background: #97FFFF;">n1587_s9/F</td>
</tr>
<tr>
<td>17.560</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[2][A]</td>
<td>n1587_s7/I1</td>
</tr>
<tr>
<td>18.659</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C7[2][A]</td>
<td style=" background: #97FFFF;">n1587_s7/F</td>
</tr>
<tr>
<td>18.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[2][A]</td>
<td style=" font-weight:bold;">memaddr_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[2][A]</td>
<td>memaddr_11_s1/CLK</td>
</tr>
<tr>
<td>10.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C7[2][A]</td>
<td>memaddr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.317, 53.444%; route: 7.658, 43.927%; tC2Q: 0.458, 2.629%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>h_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R5C13[2][B]</td>
<td style=" font-weight:bold;">h_count_2_s0/Q</td>
</tr>
<tr>
<td>3.484</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>n36_s3/I2</td>
</tr>
<tr>
<td>4.286</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">n36_s3/F</td>
</tr>
<tr>
<td>4.726</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>n36_s2/I0</td>
</tr>
<tr>
<td>5.352</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">n36_s2/F</td>
</tr>
<tr>
<td>6.556</td>
<td>1.204</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[3][A]</td>
<td>disp_ena_s3/I3</td>
</tr>
<tr>
<td>7.588</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R3C12[3][A]</td>
<td style=" background: #97FFFF;">disp_ena_s3/F</td>
</tr>
<tr>
<td>8.414</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td>disp_ena_s2/I1</td>
</tr>
<tr>
<td>9.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C11[2][B]</td>
<td style=" background: #97FFFF;">disp_ena_s2/F</td>
</tr>
<tr>
<td>10.273</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[3][A]</td>
<td>n80_s1/I0</td>
</tr>
<tr>
<td>11.372</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R3C13[3][A]</td>
<td style=" background: #97FFFF;">n80_s1/F</td>
</tr>
<tr>
<td>12.688</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[1][A]</td>
<td>n898_s/I0</td>
</tr>
<tr>
<td>13.733</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" background: #97FFFF;">n898_s/COUT</td>
</tr>
<tr>
<td>13.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[1][B]</td>
<td>n897_s/CIN</td>
</tr>
<tr>
<td>13.790</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[1][B]</td>
<td style=" background: #97FFFF;">n897_s/COUT</td>
</tr>
<tr>
<td>13.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[2][A]</td>
<td>n896_s/CIN</td>
</tr>
<tr>
<td>13.847</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td style=" background: #97FFFF;">n896_s/COUT</td>
</tr>
<tr>
<td>13.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[2][B]</td>
<td>n895_s/CIN</td>
</tr>
<tr>
<td>14.375</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C6[2][B]</td>
<td style=" background: #97FFFF;">n895_s/SUM</td>
</tr>
<tr>
<td>14.794</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[3][B]</td>
<td>n1588_s12/I0</td>
</tr>
<tr>
<td>15.616</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C6[3][B]</td>
<td style=" background: #97FFFF;">n1588_s12/F</td>
</tr>
<tr>
<td>16.420</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>n1588_s8/I1</td>
</tr>
<tr>
<td>17.519</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" background: #97FFFF;">n1588_s8/F</td>
</tr>
<tr>
<td>18.009</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>n1588_s7/I0</td>
</tr>
<tr>
<td>18.635</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">n1588_s7/F</td>
</tr>
<tr>
<td>18.635</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" font-weight:bold;">memaddr_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>memaddr_10_s1/CLK</td>
</tr>
<tr>
<td>10.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>memaddr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.825, 50.691%; route: 8.126, 46.676%; tC2Q: 0.458, 2.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>h_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R5C13[2][B]</td>
<td style=" font-weight:bold;">h_count_2_s0/Q</td>
</tr>
<tr>
<td>3.484</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>n36_s3/I2</td>
</tr>
<tr>
<td>4.286</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">n36_s3/F</td>
</tr>
<tr>
<td>4.726</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>n36_s2/I0</td>
</tr>
<tr>
<td>5.352</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">n36_s2/F</td>
</tr>
<tr>
<td>6.556</td>
<td>1.204</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[3][A]</td>
<td>disp_ena_s3/I3</td>
</tr>
<tr>
<td>7.588</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R3C12[3][A]</td>
<td style=" background: #97FFFF;">disp_ena_s3/F</td>
</tr>
<tr>
<td>8.414</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td>disp_ena_s2/I1</td>
</tr>
<tr>
<td>9.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C11[2][B]</td>
<td style=" background: #97FFFF;">disp_ena_s2/F</td>
</tr>
<tr>
<td>10.273</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[3][A]</td>
<td>n80_s1/I0</td>
</tr>
<tr>
<td>11.372</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R3C13[3][A]</td>
<td style=" background: #97FFFF;">n80_s1/F</td>
</tr>
<tr>
<td>12.688</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[1][A]</td>
<td>n898_s/I0</td>
</tr>
<tr>
<td>13.733</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" background: #97FFFF;">n898_s/COUT</td>
</tr>
<tr>
<td>13.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[1][B]</td>
<td>n897_s/CIN</td>
</tr>
<tr>
<td>13.790</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[1][B]</td>
<td style=" background: #97FFFF;">n897_s/COUT</td>
</tr>
<tr>
<td>13.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[2][A]</td>
<td>n896_s/CIN</td>
</tr>
<tr>
<td>13.847</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td style=" background: #97FFFF;">n896_s/COUT</td>
</tr>
<tr>
<td>13.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[2][B]</td>
<td>n895_s/CIN</td>
</tr>
<tr>
<td>13.904</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[2][B]</td>
<td style=" background: #97FFFF;">n895_s/COUT</td>
</tr>
<tr>
<td>13.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C7[0][A]</td>
<td>n894_s/CIN</td>
</tr>
<tr>
<td>13.961</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td style=" background: #97FFFF;">n894_s/COUT</td>
</tr>
<tr>
<td>13.961</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C7[0][B]</td>
<td>n893_s/CIN</td>
</tr>
<tr>
<td>14.018</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C7[0][B]</td>
<td style=" background: #97FFFF;">n893_s/COUT</td>
</tr>
<tr>
<td>14.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C7[1][A]</td>
<td>n892_s/CIN</td>
</tr>
<tr>
<td>14.075</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td style=" background: #97FFFF;">n892_s/COUT</td>
</tr>
<tr>
<td>14.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C7[1][B]</td>
<td>n891_s/CIN</td>
</tr>
<tr>
<td>14.638</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C7[1][B]</td>
<td style=" background: #97FFFF;">n891_s/SUM</td>
</tr>
<tr>
<td>15.442</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[2][A]</td>
<td>n1584_s8/I0</td>
</tr>
<tr>
<td>16.474</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C8[2][A]</td>
<td style=" background: #97FFFF;">n1584_s8/F</td>
</tr>
<tr>
<td>17.944</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>n1584_s6/I1</td>
</tr>
<tr>
<td>18.570</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">n1584_s6/F</td>
</tr>
<tr>
<td>18.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td style=" font-weight:bold;">memaddr_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>memaddr_14_s1/CLK</td>
</tr>
<tr>
<td>10.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>memaddr_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.199, 47.272%; route: 8.687, 50.086%; tC2Q: 0.458, 2.643%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>h_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R5C13[2][B]</td>
<td style=" font-weight:bold;">h_count_2_s0/Q</td>
</tr>
<tr>
<td>3.484</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>n36_s3/I2</td>
</tr>
<tr>
<td>4.286</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">n36_s3/F</td>
</tr>
<tr>
<td>4.726</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>n36_s2/I0</td>
</tr>
<tr>
<td>5.352</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">n36_s2/F</td>
</tr>
<tr>
<td>6.556</td>
<td>1.204</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[3][A]</td>
<td>disp_ena_s3/I3</td>
</tr>
<tr>
<td>7.588</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R3C12[3][A]</td>
<td style=" background: #97FFFF;">disp_ena_s3/F</td>
</tr>
<tr>
<td>8.414</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td>disp_ena_s2/I1</td>
</tr>
<tr>
<td>9.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C11[2][B]</td>
<td style=" background: #97FFFF;">disp_ena_s2/F</td>
</tr>
<tr>
<td>10.277</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[2][B]</td>
<td>n274_s/I0</td>
</tr>
<tr>
<td>11.099</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R3C9[2][B]</td>
<td style=" background: #97FFFF;">n274_s/F</td>
</tr>
<tr>
<td>12.399</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[0][B]</td>
<td>n899_s/I0</td>
</tr>
<tr>
<td>13.444</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[0][B]</td>
<td style=" background: #97FFFF;">n899_s/COUT</td>
</tr>
<tr>
<td>13.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[1][A]</td>
<td>n898_s/CIN</td>
</tr>
<tr>
<td>13.972</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" background: #97FFFF;">n898_s/SUM</td>
</tr>
<tr>
<td>14.391</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td>n1591_s12/I0</td>
</tr>
<tr>
<td>15.017</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td style=" background: #97FFFF;">n1591_s12/F</td>
</tr>
<tr>
<td>15.507</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td>n1591_s9/I1</td>
</tr>
<tr>
<td>16.539</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td style=" background: #97FFFF;">n1591_s9/F</td>
</tr>
<tr>
<td>17.343</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>n1591_s7/I1</td>
</tr>
<tr>
<td>18.165</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td style=" background: #97FFFF;">n1591_s7/F</td>
</tr>
<tr>
<td>18.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td style=" font-weight:bold;">memaddr_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>memaddr_7_s1/CLK</td>
</tr>
<tr>
<td>10.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>memaddr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.367, 49.393%; route: 8.114, 47.901%; tC2Q: 0.458, 2.706%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CHARaddr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>h_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R5C13[2][B]</td>
<td style=" font-weight:bold;">h_count_2_s0/Q</td>
</tr>
<tr>
<td>3.484</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>n36_s3/I2</td>
</tr>
<tr>
<td>4.286</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">n36_s3/F</td>
</tr>
<tr>
<td>4.726</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>n36_s2/I0</td>
</tr>
<tr>
<td>5.352</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">n36_s2/F</td>
</tr>
<tr>
<td>6.386</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td>n362_s12/I3</td>
</tr>
<tr>
<td>7.012</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R3C10[2][B]</td>
<td style=" background: #97FFFF;">n362_s12/F</td>
</tr>
<tr>
<td>8.208</td>
<td>1.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][A]</td>
<td>n94_s3/I3</td>
</tr>
<tr>
<td>9.240</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C12[3][A]</td>
<td style=" background: #97FFFF;">n94_s3/F</td>
</tr>
<tr>
<td>9.251</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>n364_s15/I1</td>
</tr>
<tr>
<td>10.073</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">n364_s15/F</td>
</tr>
<tr>
<td>11.724</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>n1007_s20/I0</td>
</tr>
<tr>
<td>12.823</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" background: #97FFFF;">n1007_s20/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td>n1007_s16/I2</td>
</tr>
<tr>
<td>13.928</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C10[1][A]</td>
<td style=" background: #97FFFF;">n1007_s16/F</td>
</tr>
<tr>
<td>14.737</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td>n1007_s15/I0</td>
</tr>
<tr>
<td>15.559</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">n1007_s15/F</td>
</tr>
<tr>
<td>17.018</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][A]</td>
<td>n713_s1/I1</td>
</tr>
<tr>
<td>18.117</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][A]</td>
<td style=" background: #97FFFF;">n713_s1/F</td>
</tr>
<tr>
<td>18.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][A]</td>
<td style=" font-weight:bold;">CHARaddr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[2][A]</td>
<td>CHARaddr_4_s0/CLK</td>
</tr>
<tr>
<td>10.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C2[2][A]</td>
<td>CHARaddr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.027, 47.521%; route: 8.406, 49.766%; tC2Q: 0.458, 2.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.964</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CHARaddr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>h_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R5C13[2][B]</td>
<td style=" font-weight:bold;">h_count_2_s0/Q</td>
</tr>
<tr>
<td>3.484</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>n36_s3/I2</td>
</tr>
<tr>
<td>4.286</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">n36_s3/F</td>
</tr>
<tr>
<td>4.726</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>n36_s2/I0</td>
</tr>
<tr>
<td>5.352</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">n36_s2/F</td>
</tr>
<tr>
<td>6.556</td>
<td>1.204</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[3][A]</td>
<td>disp_ena_s3/I3</td>
</tr>
<tr>
<td>7.588</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R3C12[3][A]</td>
<td style=" background: #97FFFF;">disp_ena_s3/F</td>
</tr>
<tr>
<td>8.414</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td>disp_ena_s2/I1</td>
</tr>
<tr>
<td>9.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C11[2][B]</td>
<td style=" background: #97FFFF;">disp_ena_s2/F</td>
</tr>
<tr>
<td>10.273</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[3][A]</td>
<td>n80_s1/I0</td>
</tr>
<tr>
<td>11.372</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R3C13[3][A]</td>
<td style=" background: #97FFFF;">n80_s1/F</td>
</tr>
<tr>
<td>12.703</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>n365_s19/I2</td>
</tr>
<tr>
<td>13.802</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">n365_s19/F</td>
</tr>
<tr>
<td>14.781</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>n365_s18/I0</td>
</tr>
<tr>
<td>15.880</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">n365_s18/F</td>
</tr>
<tr>
<td>16.865</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[1][B]</td>
<td>n714_s1/I0</td>
</tr>
<tr>
<td>17.964</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C2[1][B]</td>
<td style=" background: #97FFFF;">n714_s1/F</td>
</tr>
<tr>
<td>17.964</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[1][B]</td>
<td style=" font-weight:bold;">CHARaddr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[1][B]</td>
<td>CHARaddr_3_s0/CLK</td>
</tr>
<tr>
<td>10.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C2[1][B]</td>
<td>CHARaddr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.888, 47.125%; route: 8.392, 50.137%; tC2Q: 0.458, 2.738%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.128</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.954</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>h_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R5C13[2][B]</td>
<td style=" font-weight:bold;">h_count_2_s0/Q</td>
</tr>
<tr>
<td>3.484</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>n36_s3/I2</td>
</tr>
<tr>
<td>4.286</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">n36_s3/F</td>
</tr>
<tr>
<td>4.726</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>n36_s2/I0</td>
</tr>
<tr>
<td>5.352</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">n36_s2/F</td>
</tr>
<tr>
<td>6.556</td>
<td>1.204</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[3][A]</td>
<td>disp_ena_s3/I3</td>
</tr>
<tr>
<td>7.588</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R3C12[3][A]</td>
<td style=" background: #97FFFF;">disp_ena_s3/F</td>
</tr>
<tr>
<td>8.414</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td>disp_ena_s2/I1</td>
</tr>
<tr>
<td>9.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C11[2][B]</td>
<td style=" background: #97FFFF;">disp_ena_s2/F</td>
</tr>
<tr>
<td>10.273</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[3][A]</td>
<td>n80_s1/I0</td>
</tr>
<tr>
<td>11.372</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R3C13[3][A]</td>
<td style=" background: #97FFFF;">n80_s1/F</td>
</tr>
<tr>
<td>12.688</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[1][A]</td>
<td>n898_s/I0</td>
</tr>
<tr>
<td>13.733</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" background: #97FFFF;">n898_s/COUT</td>
</tr>
<tr>
<td>13.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[1][B]</td>
<td>n897_s/CIN</td>
</tr>
<tr>
<td>13.790</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[1][B]</td>
<td style=" background: #97FFFF;">n897_s/COUT</td>
</tr>
<tr>
<td>13.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[2][A]</td>
<td>n896_s/CIN</td>
</tr>
<tr>
<td>13.847</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td style=" background: #97FFFF;">n896_s/COUT</td>
</tr>
<tr>
<td>13.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[2][B]</td>
<td>n895_s/CIN</td>
</tr>
<tr>
<td>13.904</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[2][B]</td>
<td style=" background: #97FFFF;">n895_s/COUT</td>
</tr>
<tr>
<td>13.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C7[0][A]</td>
<td>n894_s/CIN</td>
</tr>
<tr>
<td>13.961</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td style=" background: #97FFFF;">n894_s/COUT</td>
</tr>
<tr>
<td>13.961</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C7[0][B]</td>
<td>n893_s/CIN</td>
</tr>
<tr>
<td>14.524</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C7[0][B]</td>
<td style=" background: #97FFFF;">n893_s/SUM</td>
</tr>
<tr>
<td>15.659</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][A]</td>
<td>n1339_s12/I1</td>
</tr>
<tr>
<td>16.285</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][A]</td>
<td style=" background: #97FFFF;">n1339_s12/F</td>
</tr>
<tr>
<td>16.291</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][B]</td>
<td>n1339_s9/I0</td>
</tr>
<tr>
<td>16.917</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][B]</td>
<td style=" background: #97FFFF;">n1339_s9/F</td>
</tr>
<tr>
<td>16.922</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>n1339_s7/I2</td>
</tr>
<tr>
<td>17.954</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td style=" background: #97FFFF;">n1339_s7/F</td>
</tr>
<tr>
<td>17.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td style=" font-weight:bold;">memaddr_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>memaddr_12_s1/CLK</td>
</tr>
<tr>
<td>10.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>memaddr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.711, 52.074%; route: 7.559, 45.186%; tC2Q: 0.458, 2.740%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.861</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>h_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R5C13[2][B]</td>
<td style=" font-weight:bold;">h_count_2_s0/Q</td>
</tr>
<tr>
<td>3.484</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>n36_s3/I2</td>
</tr>
<tr>
<td>4.286</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">n36_s3/F</td>
</tr>
<tr>
<td>4.726</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>n36_s2/I0</td>
</tr>
<tr>
<td>5.352</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">n36_s2/F</td>
</tr>
<tr>
<td>6.556</td>
<td>1.204</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[3][A]</td>
<td>disp_ena_s3/I3</td>
</tr>
<tr>
<td>7.588</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R3C12[3][A]</td>
<td style=" background: #97FFFF;">disp_ena_s3/F</td>
</tr>
<tr>
<td>8.414</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td>disp_ena_s2/I1</td>
</tr>
<tr>
<td>9.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C11[2][B]</td>
<td style=" background: #97FFFF;">disp_ena_s2/F</td>
</tr>
<tr>
<td>10.273</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[3][A]</td>
<td>n80_s1/I0</td>
</tr>
<tr>
<td>11.372</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R3C13[3][A]</td>
<td style=" background: #97FFFF;">n80_s1/F</td>
</tr>
<tr>
<td>12.688</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[1][A]</td>
<td>n898_s/I0</td>
</tr>
<tr>
<td>13.733</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" background: #97FFFF;">n898_s/COUT</td>
</tr>
<tr>
<td>13.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[1][B]</td>
<td>n897_s/CIN</td>
</tr>
<tr>
<td>13.790</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[1][B]</td>
<td style=" background: #97FFFF;">n897_s/COUT</td>
</tr>
<tr>
<td>13.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[2][A]</td>
<td>n896_s/CIN</td>
</tr>
<tr>
<td>14.353</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td style=" background: #97FFFF;">n896_s/SUM</td>
</tr>
<tr>
<td>15.157</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>n1589_s8/I1</td>
</tr>
<tr>
<td>15.783</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" background: #97FFFF;">n1589_s8/F</td>
</tr>
<tr>
<td>16.588</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>n1589_s7/I0</td>
</tr>
<tr>
<td>17.687</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" background: #97FFFF;">n1589_s7/F</td>
</tr>
<tr>
<td>17.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">memaddr_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>memaddr_9_s1/CLK</td>
</tr>
<tr>
<td>10.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>memaddr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.981, 48.485%; route: 8.021, 48.731%; tC2Q: 0.458, 2.784%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.569</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.395</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>h_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R5C13[2][B]</td>
<td style=" font-weight:bold;">h_count_2_s0/Q</td>
</tr>
<tr>
<td>3.484</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>n36_s3/I2</td>
</tr>
<tr>
<td>4.286</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">n36_s3/F</td>
</tr>
<tr>
<td>4.726</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>n36_s2/I0</td>
</tr>
<tr>
<td>5.352</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">n36_s2/F</td>
</tr>
<tr>
<td>6.556</td>
<td>1.204</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[3][A]</td>
<td>disp_ena_s3/I3</td>
</tr>
<tr>
<td>7.588</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R3C12[3][A]</td>
<td style=" background: #97FFFF;">disp_ena_s3/F</td>
</tr>
<tr>
<td>8.414</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td>disp_ena_s2/I1</td>
</tr>
<tr>
<td>9.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C11[2][B]</td>
<td style=" background: #97FFFF;">disp_ena_s2/F</td>
</tr>
<tr>
<td>10.273</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[3][A]</td>
<td>n80_s1/I0</td>
</tr>
<tr>
<td>11.372</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R3C13[3][A]</td>
<td style=" background: #97FFFF;">n80_s1/F</td>
</tr>
<tr>
<td>12.688</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[1][A]</td>
<td>n898_s/I0</td>
</tr>
<tr>
<td>13.733</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" background: #97FFFF;">n898_s/COUT</td>
</tr>
<tr>
<td>13.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[1][B]</td>
<td>n897_s/CIN</td>
</tr>
<tr>
<td>14.296</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[1][B]</td>
<td style=" background: #97FFFF;">n897_s/SUM</td>
</tr>
<tr>
<td>15.100</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>n1590_s10/I0</td>
</tr>
<tr>
<td>15.726</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" background: #97FFFF;">n1590_s10/F</td>
</tr>
<tr>
<td>15.732</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td>n1590_s8/I1</td>
</tr>
<tr>
<td>16.358</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td style=" background: #97FFFF;">n1590_s8/F</td>
</tr>
<tr>
<td>16.363</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>n1590_s7/I0</td>
</tr>
<tr>
<td>17.395</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td style=" background: #97FFFF;">n1590_s7/F</td>
</tr>
<tr>
<td>17.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td style=" font-weight:bold;">memaddr_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>memaddr_8_s1/CLK</td>
</tr>
<tr>
<td>10.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>memaddr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.483, 52.463%; route: 7.228, 44.702%; tC2Q: 0.458, 2.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>txfontline_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>h_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R5C13[2][B]</td>
<td style=" font-weight:bold;">h_count_2_s0/Q</td>
</tr>
<tr>
<td>3.484</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>n36_s3/I2</td>
</tr>
<tr>
<td>4.286</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">n36_s3/F</td>
</tr>
<tr>
<td>4.726</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>n36_s2/I0</td>
</tr>
<tr>
<td>5.352</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">n36_s2/F</td>
</tr>
<tr>
<td>6.556</td>
<td>1.204</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[3][A]</td>
<td>disp_ena_s3/I3</td>
</tr>
<tr>
<td>7.588</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R3C12[3][A]</td>
<td style=" background: #97FFFF;">disp_ena_s3/F</td>
</tr>
<tr>
<td>8.414</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td>disp_ena_s2/I1</td>
</tr>
<tr>
<td>9.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C11[2][B]</td>
<td style=" background: #97FFFF;">disp_ena_s2/F</td>
</tr>
<tr>
<td>10.273</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[3][A]</td>
<td>n80_s1/I0</td>
</tr>
<tr>
<td>11.372</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R3C13[3][A]</td>
<td style=" background: #97FFFF;">n80_s1/F</td>
</tr>
<tr>
<td>12.703</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td>n1377_s6/I3</td>
</tr>
<tr>
<td>13.802</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td style=" background: #97FFFF;">n1377_s6/F</td>
</tr>
<tr>
<td>13.807</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td>n1377_s4/I1</td>
</tr>
<tr>
<td>14.833</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td style=" background: #97FFFF;">n1377_s4/F</td>
</tr>
<tr>
<td>15.252</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[3][B]</td>
<td>n1377_s1/I1</td>
</tr>
<tr>
<td>16.278</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C10[3][B]</td>
<td style=" background: #97FFFF;">n1377_s1/F</td>
</tr>
<tr>
<td>16.697</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td>n1377_s7/I0</td>
</tr>
<tr>
<td>17.323</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" background: #97FFFF;">n1377_s7/F</td>
</tr>
<tr>
<td>17.323</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" font-weight:bold;">txfontline_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td>txfontline_2_s0/CLK</td>
</tr>
<tr>
<td>10.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[2][B]</td>
<td>txfontline_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.368, 51.984%; route: 7.271, 45.168%; tC2Q: 0.458, 2.847%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.908</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>h_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R5C13[2][B]</td>
<td style=" font-weight:bold;">h_count_2_s0/Q</td>
</tr>
<tr>
<td>3.484</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>n36_s3/I2</td>
</tr>
<tr>
<td>4.286</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">n36_s3/F</td>
</tr>
<tr>
<td>4.726</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>n36_s2/I0</td>
</tr>
<tr>
<td>5.352</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">n36_s2/F</td>
</tr>
<tr>
<td>6.556</td>
<td>1.204</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[3][A]</td>
<td>disp_ena_s3/I3</td>
</tr>
<tr>
<td>7.588</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R3C12[3][A]</td>
<td style=" background: #97FFFF;">disp_ena_s3/F</td>
</tr>
<tr>
<td>8.414</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td>disp_ena_s2/I1</td>
</tr>
<tr>
<td>9.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C11[2][B]</td>
<td style=" background: #97FFFF;">disp_ena_s2/F</td>
</tr>
<tr>
<td>10.277</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[2][B]</td>
<td>n274_s/I0</td>
</tr>
<tr>
<td>11.099</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R3C9[2][B]</td>
<td style=" background: #97FFFF;">n274_s/F</td>
</tr>
<tr>
<td>12.399</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[0][B]</td>
<td>n899_s/I0</td>
</tr>
<tr>
<td>13.127</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C6[0][B]</td>
<td style=" background: #97FFFF;">n899_s/SUM</td>
</tr>
<tr>
<td>13.129</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[3][B]</td>
<td>n1592_s10/I0</td>
</tr>
<tr>
<td>14.228</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C6[3][B]</td>
<td style=" background: #97FFFF;">n1592_s10/F</td>
</tr>
<tr>
<td>15.049</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td>n1592_s8/I1</td>
</tr>
<tr>
<td>16.081</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td style=" background: #97FFFF;">n1592_s8/F</td>
</tr>
<tr>
<td>16.086</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>n1592_s7/I0</td>
</tr>
<tr>
<td>16.908</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" background: #97FFFF;">n1592_s7/F</td>
</tr>
<tr>
<td>16.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" font-weight:bold;">memaddr_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>memaddr_6_s1/CLK</td>
</tr>
<tr>
<td>10.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>memaddr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.995, 50.980%; route: 7.229, 46.098%; tC2Q: 0.458, 2.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>txfontline_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>h_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R5C13[2][B]</td>
<td style=" font-weight:bold;">h_count_2_s0/Q</td>
</tr>
<tr>
<td>3.484</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>n36_s3/I2</td>
</tr>
<tr>
<td>4.286</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">n36_s3/F</td>
</tr>
<tr>
<td>4.726</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>n36_s2/I0</td>
</tr>
<tr>
<td>5.352</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">n36_s2/F</td>
</tr>
<tr>
<td>6.386</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td>n362_s12/I3</td>
</tr>
<tr>
<td>7.012</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R3C10[2][B]</td>
<td style=" background: #97FFFF;">n362_s12/F</td>
</tr>
<tr>
<td>8.208</td>
<td>1.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][A]</td>
<td>n94_s3/I3</td>
</tr>
<tr>
<td>9.240</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C12[3][A]</td>
<td style=" background: #97FFFF;">n94_s3/F</td>
</tr>
<tr>
<td>9.251</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>n364_s15/I1</td>
</tr>
<tr>
<td>10.073</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">n364_s15/F</td>
</tr>
<tr>
<td>11.724</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>n1007_s20/I0</td>
</tr>
<tr>
<td>12.823</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" background: #97FFFF;">n1007_s20/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td>n1007_s16/I2</td>
</tr>
<tr>
<td>13.928</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C10[1][A]</td>
<td style=" background: #97FFFF;">n1007_s16/F</td>
</tr>
<tr>
<td>14.737</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>n1378_s1/I1</td>
</tr>
<tr>
<td>15.769</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">n1378_s1/F</td>
</tr>
<tr>
<td>15.775</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td>n1378_s0/I3</td>
</tr>
<tr>
<td>16.874</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" background: #97FFFF;">n1378_s0/F</td>
</tr>
<tr>
<td>16.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" font-weight:bold;">txfontline_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td>txfontline_1_s0/CLK</td>
</tr>
<tr>
<td>10.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[2][A]</td>
<td>txfontline_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.237, 52.639%; route: 6.953, 44.432%; tC2Q: 0.458, 2.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>membuf_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>h_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R5C13[2][B]</td>
<td style=" font-weight:bold;">h_count_2_s0/Q</td>
</tr>
<tr>
<td>3.484</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>n36_s3/I2</td>
</tr>
<tr>
<td>4.286</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">n36_s3/F</td>
</tr>
<tr>
<td>4.726</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>n8_s4/I3</td>
</tr>
<tr>
<td>5.825</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R7C10[1][A]</td>
<td style=" background: #97FFFF;">n8_s4/F</td>
</tr>
<tr>
<td>6.671</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>n84_s24/I3</td>
</tr>
<tr>
<td>7.732</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C12[1][A]</td>
<td style=" background: #97FFFF;">n84_s24/F</td>
</tr>
<tr>
<td>8.155</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[3][B]</td>
<td>txfontline_3_s4/I0</td>
</tr>
<tr>
<td>8.781</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R7C11[3][B]</td>
<td style=" background: #97FFFF;">txfontline_3_s4/F</td>
</tr>
<tr>
<td>8.809</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][A]</td>
<td>n2845_s5/I0</td>
</tr>
<tr>
<td>9.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C11[3][A]</td>
<td style=" background: #97FFFF;">n2845_s5/F</td>
</tr>
<tr>
<td>10.825</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>n2845_s6/I3</td>
</tr>
<tr>
<td>11.451</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">n2845_s6/F</td>
</tr>
<tr>
<td>12.762</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][B]</td>
<td>n1303_s2/I2</td>
</tr>
<tr>
<td>13.823</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C9[0][B]</td>
<td style=" background: #97FFFF;">n1303_s2/F</td>
</tr>
<tr>
<td>14.242</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td>n1303_s1/I0</td>
</tr>
<tr>
<td>15.064</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td style=" background: #97FFFF;">n1303_s1/F</td>
</tr>
<tr>
<td>16.203</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB7[A]</td>
<td style=" font-weight:bold;">membuf_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[A]</td>
<td>membuf_s0/CLK</td>
</tr>
<tr>
<td>10.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB7[A]</td>
<td>membuf_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.129, 47.598%; route: 7.390, 49.341%; tC2Q: 0.458, 3.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>h_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R5C13[2][B]</td>
<td style=" font-weight:bold;">h_count_2_s0/Q</td>
</tr>
<tr>
<td>3.484</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>n36_s3/I2</td>
</tr>
<tr>
<td>4.286</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">n36_s3/F</td>
</tr>
<tr>
<td>4.726</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>n8_s4/I3</td>
</tr>
<tr>
<td>5.825</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R7C10[1][A]</td>
<td style=" background: #97FFFF;">n8_s4/F</td>
</tr>
<tr>
<td>6.671</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>n84_s24/I3</td>
</tr>
<tr>
<td>7.732</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C12[1][A]</td>
<td style=" background: #97FFFF;">n84_s24/F</td>
</tr>
<tr>
<td>8.155</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[3][B]</td>
<td>txfontline_3_s4/I0</td>
</tr>
<tr>
<td>8.781</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R7C11[3][B]</td>
<td style=" background: #97FFFF;">txfontline_3_s4/F</td>
</tr>
<tr>
<td>10.126</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[1][B]</td>
<td>n1594_s17/I3</td>
</tr>
<tr>
<td>11.158</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C9[1][B]</td>
<td style=" background: #97FFFF;">n1594_s17/F</td>
</tr>
<tr>
<td>13.112</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[3][B]</td>
<td>n1594_s10/I2</td>
</tr>
<tr>
<td>13.934</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[3][B]</td>
<td style=" background: #97FFFF;">n1594_s10/F</td>
</tr>
<tr>
<td>13.939</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[3][A]</td>
<td>n1594_s8/I0</td>
</tr>
<tr>
<td>14.971</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[3][A]</td>
<td style=" background: #97FFFF;">n1594_s8/F</td>
</tr>
<tr>
<td>14.977</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td>n1594_s7/I0</td>
</tr>
<tr>
<td>15.799</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">n1594_s7/F</td>
</tr>
<tr>
<td>15.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" font-weight:bold;">memaddr_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td>memaddr_4_s1/CLK</td>
</tr>
<tr>
<td>10.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C5[2][B]</td>
<td>memaddr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.296, 50.066%; route: 6.819, 46.789%; tC2Q: 0.458, 3.145%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.861</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>txfontline_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>h_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R5C13[2][B]</td>
<td style=" font-weight:bold;">h_count_2_s0/Q</td>
</tr>
<tr>
<td>3.484</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>n36_s3/I2</td>
</tr>
<tr>
<td>4.286</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">n36_s3/F</td>
</tr>
<tr>
<td>4.726</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>n36_s2/I0</td>
</tr>
<tr>
<td>5.352</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">n36_s2/F</td>
</tr>
<tr>
<td>6.556</td>
<td>1.204</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[3][A]</td>
<td>disp_ena_s3/I3</td>
</tr>
<tr>
<td>7.588</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R3C12[3][A]</td>
<td style=" background: #97FFFF;">disp_ena_s3/F</td>
</tr>
<tr>
<td>8.414</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td>disp_ena_s2/I1</td>
</tr>
<tr>
<td>9.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C11[2][B]</td>
<td style=" background: #97FFFF;">disp_ena_s2/F</td>
</tr>
<tr>
<td>10.273</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[3][A]</td>
<td>n80_s1/I0</td>
</tr>
<tr>
<td>11.372</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R3C13[3][A]</td>
<td style=" background: #97FFFF;">n80_s1/F</td>
</tr>
<tr>
<td>12.540</td>
<td>1.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[2][A]</td>
<td>n1376_s6/I3</td>
</tr>
<tr>
<td>13.639</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[2][A]</td>
<td style=" background: #97FFFF;">n1376_s6/F</td>
</tr>
<tr>
<td>13.644</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td>n1376_s2/I2</td>
</tr>
<tr>
<td>14.446</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td style=" background: #97FFFF;">n1376_s2/F</td>
</tr>
<tr>
<td>14.865</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td>n1376_s0/I1</td>
</tr>
<tr>
<td>15.687</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td style=" background: #97FFFF;">n1376_s0/F</td>
</tr>
<tr>
<td>15.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td style=" font-weight:bold;">txfontline_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td>txfontline_3_s0/CLK</td>
</tr>
<tr>
<td>10.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C11[1][A]</td>
<td>txfontline_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.314, 50.576%; route: 6.689, 46.255%; tC2Q: 0.458, 3.169%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.816</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.998</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLTEXT_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>h_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R5C13[2][B]</td>
<td style=" font-weight:bold;">h_count_2_s0/Q</td>
</tr>
<tr>
<td>3.484</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>n36_s3/I2</td>
</tr>
<tr>
<td>4.286</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">n36_s3/F</td>
</tr>
<tr>
<td>4.726</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>n8_s4/I3</td>
</tr>
<tr>
<td>5.825</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R7C10[1][A]</td>
<td style=" background: #97FFFF;">n8_s4/F</td>
</tr>
<tr>
<td>6.671</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>n84_s24/I3</td>
</tr>
<tr>
<td>7.732</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C12[1][A]</td>
<td style=" background: #97FFFF;">n84_s24/F</td>
</tr>
<tr>
<td>8.155</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[3][B]</td>
<td>txfontline_3_s4/I0</td>
</tr>
<tr>
<td>8.781</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R7C11[3][B]</td>
<td style=" background: #97FFFF;">txfontline_3_s4/F</td>
</tr>
<tr>
<td>8.809</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][A]</td>
<td>n2845_s5/I0</td>
</tr>
<tr>
<td>9.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C11[3][A]</td>
<td style=" background: #97FFFF;">n2845_s5/F</td>
</tr>
<tr>
<td>10.825</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>n2845_s6/I3</td>
</tr>
<tr>
<td>11.451</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">n2845_s6/F</td>
</tr>
<tr>
<td>12.266</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>n2845_s0/I0</td>
</tr>
<tr>
<td>12.892</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">n2845_s0/F</td>
</tr>
<tr>
<td>14.213</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[3][B]</td>
<td>PXLTEXT_7_s3/I0</td>
</tr>
<tr>
<td>14.838</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R7C14[3][B]</td>
<td style=" background: #97FFFF;">PXLTEXT_7_s3/F</td>
</tr>
<tr>
<td>15.998</td>
<td>1.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td style=" font-weight:bold;">PXLTEXT_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>PXLTEXT_0_s0/CLK</td>
</tr>
<tr>
<td>11.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>PXLTEXT_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.497, 43.980%; route: 7.817, 52.917%; tC2Q: 0.458, 3.103%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.783</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLTEXT_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>h_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R5C13[2][B]</td>
<td style=" font-weight:bold;">h_count_2_s0/Q</td>
</tr>
<tr>
<td>3.484</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>n36_s3/I2</td>
</tr>
<tr>
<td>4.286</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">n36_s3/F</td>
</tr>
<tr>
<td>4.726</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>n8_s4/I3</td>
</tr>
<tr>
<td>5.825</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R7C10[1][A]</td>
<td style=" background: #97FFFF;">n8_s4/F</td>
</tr>
<tr>
<td>6.671</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>n84_s24/I3</td>
</tr>
<tr>
<td>7.732</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C12[1][A]</td>
<td style=" background: #97FFFF;">n84_s24/F</td>
</tr>
<tr>
<td>8.155</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[3][B]</td>
<td>txfontline_3_s4/I0</td>
</tr>
<tr>
<td>8.781</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R7C11[3][B]</td>
<td style=" background: #97FFFF;">txfontline_3_s4/F</td>
</tr>
<tr>
<td>8.809</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][A]</td>
<td>n2845_s5/I0</td>
</tr>
<tr>
<td>9.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C11[3][A]</td>
<td style=" background: #97FFFF;">n2845_s5/F</td>
</tr>
<tr>
<td>10.825</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>n2845_s6/I3</td>
</tr>
<tr>
<td>11.451</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">n2845_s6/F</td>
</tr>
<tr>
<td>12.266</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>n2845_s0/I0</td>
</tr>
<tr>
<td>12.892</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">n2845_s0/F</td>
</tr>
<tr>
<td>14.213</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[3][B]</td>
<td>PXLTEXT_7_s3/I0</td>
</tr>
<tr>
<td>14.838</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R7C14[3][B]</td>
<td style=" background: #97FFFF;">PXLTEXT_7_s3/F</td>
</tr>
<tr>
<td>15.965</td>
<td>1.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td style=" font-weight:bold;">PXLTEXT_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>PXLTEXT_2_s0/CLK</td>
</tr>
<tr>
<td>11.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>PXLTEXT_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.497, 44.079%; route: 7.784, 52.811%; tC2Q: 0.458, 3.110%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>READREGISTER_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>READREGISTER_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>READREGISTER_2_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C8[0][A]</td>
<td style=" font-weight:bold;">READREGISTER_2_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>n120_s0/I2</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td style=" background: #97FFFF;">n120_s0/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td style=" font-weight:bold;">READREGISTER_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>READREGISTER_2_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>READREGISTER_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>h_count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>h_count_5_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C10[0][A]</td>
<td style=" font-weight:bold;">h_count_5_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>n10_s3/I2</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td style=" background: #97FFFF;">n10_s3/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td style=" font-weight:bold;">h_count_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>h_count_5_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>h_count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>v_count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>v_count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>v_count_4_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">v_count_4_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>n22_s3/I0</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td style=" background: #97FFFF;">n22_s3/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">v_count_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>v_count_4_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>v_count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>READREGISTER2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>READREGISTER2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>READREGISTER2_1_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">READREGISTER2_1_s0/Q</td>
</tr>
<tr>
<td>1.367</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>n142_s0/I1</td>
</tr>
<tr>
<td>1.739</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" background: #97FFFF;">n142_s0/F</td>
</tr>
<tr>
<td>1.739</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">READREGISTER2_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>READREGISTER2_1_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>READREGISTER2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>READREGISTER_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>READREGISTER_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>READREGISTER_3_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">READREGISTER_3_s0/Q</td>
</tr>
<tr>
<td>1.367</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>n119_s0/I3</td>
</tr>
<tr>
<td>1.739</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" background: #97FFFF;">n119_s0/F</td>
</tr>
<tr>
<td>1.739</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">READREGISTER_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>READREGISTER_3_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>READREGISTER_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>h_count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>h_count_4_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">h_count_4_s0/Q</td>
</tr>
<tr>
<td>1.367</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>n11_s3/I0</td>
</tr>
<tr>
<td>1.739</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" background: #97FFFF;">n11_s3/F</td>
</tr>
<tr>
<td>1.739</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">h_count_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>h_count_4_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>h_count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CHARaddr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CHARaddr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>CHARaddr_7_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C3[0][A]</td>
<td style=" font-weight:bold;">CHARaddr_7_s0/Q</td>
</tr>
<tr>
<td>1.368</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>n710_s1/I1</td>
</tr>
<tr>
<td>1.740</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" background: #97FFFF;">n710_s1/F</td>
</tr>
<tr>
<td>1.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" font-weight:bold;">CHARaddr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>CHARaddr_7_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>CHARaddr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>v_count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>v_count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>v_count_8_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">v_count_8_s0/Q</td>
</tr>
<tr>
<td>1.368</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>n18_s4/I3</td>
</tr>
<tr>
<td>1.740</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td style=" background: #97FFFF;">n18_s4/F</td>
</tr>
<tr>
<td>1.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">v_count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>v_count_8_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>v_count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>h_count_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>h_count_9_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R8C11[0][A]</td>
<td style=" font-weight:bold;">h_count_9_s0/Q</td>
</tr>
<tr>
<td>1.368</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>n6_s2/I3</td>
</tr>
<tr>
<td>1.740</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">n6_s2/F</td>
</tr>
<tr>
<td>1.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" font-weight:bold;">h_count_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>h_count_9_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>h_count_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CHARaddr_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CHARaddr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>CHARaddr_10_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R8C2[0][A]</td>
<td style=" font-weight:bold;">CHARaddr_10_s0/Q</td>
</tr>
<tr>
<td>1.369</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>n707_s1/I2</td>
</tr>
<tr>
<td>1.741</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td style=" background: #97FFFF;">n707_s1/F</td>
</tr>
<tr>
<td>1.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td style=" font-weight:bold;">CHARaddr_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>CHARaddr_10_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>CHARaddr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>v_count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>v_count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>v_count_7_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R4C12[0][A]</td>
<td style=" font-weight:bold;">v_count_7_s0/Q</td>
</tr>
<tr>
<td>1.369</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>n19_s3/I0</td>
</tr>
<tr>
<td>1.741</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">n19_s3/F</td>
</tr>
<tr>
<td>1.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" font-weight:bold;">v_count_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>v_count_7_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>v_count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CHARaddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CHARaddr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td>CHARaddr_2_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R7C3[2][A]</td>
<td style=" font-weight:bold;">CHARaddr_2_s0/Q</td>
</tr>
<tr>
<td>1.367</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td>n1493_s3/I2</td>
</tr>
<tr>
<td>1.923</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td style=" background: #97FFFF;">n1493_s3/F</td>
</tr>
<tr>
<td>1.923</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td style=" font-weight:bold;">CHARaddr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td>CHARaddr_2_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C3[2][A]</td>
<td>CHARaddr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.189%; route: 0.005, 0.528%; tC2Q: 0.333, 37.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CHARaddr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CHARaddr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>CHARaddr_9_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R7C2[2][A]</td>
<td style=" font-weight:bold;">CHARaddr_9_s0/Q</td>
</tr>
<tr>
<td>1.367</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>n708_s1/I1</td>
</tr>
<tr>
<td>1.923</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td style=" background: #97FFFF;">n708_s1/F</td>
</tr>
<tr>
<td>1.923</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td style=" font-weight:bold;">CHARaddr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>CHARaddr_9_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>CHARaddr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.189%; route: 0.005, 0.528%; tC2Q: 0.333, 37.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>SETUPCHAR_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SETUPCHAR_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>SETUPCHAR_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R4C9[2][A]</td>
<td style=" font-weight:bold;">SETUPCHAR_0_s0/Q</td>
</tr>
<tr>
<td>1.368</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>n100_s2/I</td>
</tr>
<tr>
<td>1.924</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">n100_s2/O</td>
</tr>
<tr>
<td>1.924</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td style=" font-weight:bold;">SETUPCHAR_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>SETUPCHAR_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>SETUPCHAR_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.107%; route: 0.006, 0.659%; tC2Q: 0.333, 37.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>PXLBYTEnx_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLBYTE_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[1][B]</td>
<td>PXLBYTEnx_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C18[1][B]</td>
<td style=" font-weight:bold;">PXLBYTEnx_0_s0/Q</td>
</tr>
<tr>
<td>1.966</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[1][B]</td>
<td style=" font-weight:bold;">PXLBYTE_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[1][B]</td>
<td>PXLBYTE_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C17[1][B]</td>
<td>PXLBYTE_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>PXLBYTEnx_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLBYTE_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][B]</td>
<td>PXLBYTEnx_2_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C16[0][B]</td>
<td style=" font-weight:bold;">PXLBYTEnx_2_s0/Q</td>
</tr>
<tr>
<td>1.966</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[2][A]</td>
<td style=" font-weight:bold;">PXLBYTE_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[2][A]</td>
<td>PXLBYTE_2_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C17[2][A]</td>
<td>PXLBYTE_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>PXLBYTEnx_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLBYTE_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[1][B]</td>
<td>PXLBYTEnx_5_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C18[1][B]</td>
<td style=" font-weight:bold;">PXLBYTEnx_5_s0/Q</td>
</tr>
<tr>
<td>1.966</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[0][B]</td>
<td style=" font-weight:bold;">PXLBYTE_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[0][B]</td>
<td>PXLBYTE_5_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C18[0][B]</td>
<td>PXLBYTE_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>PXLBYTEnx_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLBYTE_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td>PXLBYTEnx_7_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td style=" font-weight:bold;">PXLBYTEnx_7_s0/Q</td>
</tr>
<tr>
<td>1.966</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[1][A]</td>
<td style=" font-weight:bold;">PXLBYTE_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[1][A]</td>
<td>PXLBYTE_7_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C17[1][A]</td>
<td>PXLBYTE_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>PXLTEXTnx_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLTEXT_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>PXLTEXTnx_1_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td style=" font-weight:bold;">PXLTEXTnx_1_s0/Q</td>
</tr>
<tr>
<td>1.966</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][A]</td>
<td style=" font-weight:bold;">PXLTEXT_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[2][A]</td>
<td>PXLTEXT_1_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C15[2][A]</td>
<td>PXLTEXT_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>PXLTEXTnx_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLTEXT_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td>PXLTEXTnx_4_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td style=" font-weight:bold;">PXLTEXTnx_4_s0/Q</td>
</tr>
<tr>
<td>1.966</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[0][B]</td>
<td style=" font-weight:bold;">PXLTEXT_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][B]</td>
<td>PXLTEXT_4_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C18[0][B]</td>
<td>PXLTEXT_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>PXLTEXTnx_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLTEXT_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>PXLTEXTnx_7_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td style=" font-weight:bold;">PXLTEXTnx_7_s0/Q</td>
</tr>
<tr>
<td>1.966</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" font-weight:bold;">PXLTEXT_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td>PXLTEXT_7_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C17[0][B]</td>
<td>PXLTEXT_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>PXLFOREnx_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLFORE_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][B]</td>
<td>PXLFOREnx_3_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][B]</td>
<td style=" font-weight:bold;">PXLFOREnx_3_s0/Q</td>
</tr>
<tr>
<td>1.599</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td>n243_s0/I0</td>
</tr>
<tr>
<td>1.971</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td style=" background: #97FFFF;">n243_s0/F</td>
</tr>
<tr>
<td>1.971</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td style=" font-weight:bold;">PXLFORE_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td>PXLFORE_3_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C15[1][B]</td>
<td>PXLFORE_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.502%; route: 0.236, 25.102%; tC2Q: 0.333, 35.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONFIGREG_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLBACK_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[2][B]</td>
<td>CONFIGREG_6_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C15[2][B]</td>
<td style=" font-weight:bold;">CONFIGREG_6_s0/Q</td>
</tr>
<tr>
<td>1.599</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>n256_s0/I1</td>
</tr>
<tr>
<td>1.971</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td style=" background: #97FFFF;">n256_s0/F</td>
</tr>
<tr>
<td>1.971</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td style=" font-weight:bold;">PXLBACK_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>PXLBACK_2_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>PXLBACK_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.502%; route: 0.236, 25.102%; tC2Q: 0.333, 35.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>PXLBYTEnx_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLBYTE_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td>PXLBYTEnx_1_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td style=" font-weight:bold;">PXLBYTEnx_1_s0/Q</td>
</tr>
<tr>
<td>1.984</td>
<td>0.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][B]</td>
<td style=" font-weight:bold;">PXLBYTE_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][B]</td>
<td>PXLBYTE_1_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C18[0][B]</td>
<td>PXLBYTE_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.621, 65.086%; tC2Q: 0.333, 34.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>PXLBYTEnx_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLBYTE_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][B]</td>
<td>PXLBYTEnx_3_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][B]</td>
<td style=" font-weight:bold;">PXLBYTEnx_3_s0/Q</td>
</tr>
<tr>
<td>1.984</td>
<td>0.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[2][B]</td>
<td style=" font-weight:bold;">PXLBYTE_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>147</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[2][B]</td>
<td>PXLBYTE_3_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C17[2][B]</td>
<td>PXLBYTE_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.621, 65.086%; tC2Q: 0.333, 34.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>h_count_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>6.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>h_count_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>h_count_9_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>h_count_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>6.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>h_count_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>h_count_7_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>h_count_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>6.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>h_count_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>h_count_3_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>v_count_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>6.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>v_count_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>v_count_4_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>READREGISTER_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>6.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>READREGISTER_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>READREGISTER_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>txfontline_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>6.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>txfontline_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>txfontline_0_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>PXLBACK_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>6.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>PXLBACK_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>PXLBACK_0_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>PXLBACK_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>6.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>PXLBACK_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>PXLBACK_1_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>txfontline_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>6.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>txfontline_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>txfontline_1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>PXLBACK_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>6.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>PXLBACK_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>PXLBACK_2_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>147</td>
<td>pixel_clk_d</td>
<td>-11.331</td>
<td>0.262</td>
</tr>
<tr>
<td>40</td>
<td>vidset[0]</td>
<td>0.831</td>
<td>2.187</td>
</tr>
<tr>
<td>38</td>
<td>vidset[1]</td>
<td>0.271</td>
<td>2.163</td>
</tr>
<tr>
<td>32</td>
<td>n36_6</td>
<td>-11.331</td>
<td>1.527</td>
</tr>
<tr>
<td>31</td>
<td>RSTRT</td>
<td>-0.010</td>
<td>2.795</td>
</tr>
<tr>
<td>29</td>
<td>n261_39</td>
<td>-2.803</td>
<td>2.168</td>
</tr>
<tr>
<td>24</td>
<td>h_count[1]</td>
<td>-11.164</td>
<td>1.809</td>
</tr>
<tr>
<td>17</td>
<td>h_count[2]</td>
<td>-11.331</td>
<td>1.800</td>
</tr>
<tr>
<td>15</td>
<td>n362_21</td>
<td>-11.331</td>
<td>1.197</td>
</tr>
<tr>
<td>14</td>
<td>h_count[0]</td>
<td>-10.785</td>
<td>1.964</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R5C13</td>
<td>61.11%</td>
</tr>
<tr>
<td>R3C9</td>
<td>58.33%</td>
</tr>
<tr>
<td>R4C9</td>
<td>56.94%</td>
</tr>
<tr>
<td>R3C10</td>
<td>55.56%</td>
</tr>
<tr>
<td>R4C12</td>
<td>54.17%</td>
</tr>
<tr>
<td>R7C14</td>
<td>52.78%</td>
</tr>
<tr>
<td>R3C11</td>
<td>52.78%</td>
</tr>
<tr>
<td>R7C11</td>
<td>50.00%</td>
</tr>
<tr>
<td>R4C10</td>
<td>50.00%</td>
</tr>
<tr>
<td>R7C13</td>
<td>47.22%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
