Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_image_filter_top_0_wrapper_xst.prj"
Verilog Include Directory          : {"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/" "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/cf_lib/edk/pcores/" "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc7z020clg484-1
Output File Name                   : "../implementation/system_image_filter_top_0_wrapper.ngc"

---- Source Options
Top Module Name                    : system_image_filter_top_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/AXIvideo2Mat_32_1080_1920_32_s.v" into library image_filter_top_v1_08_a
Parsing module <AXIvideo2Mat_32_1080_1920_32_s>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/Erode_32_32_1080_1920_s_k_buf_0_val_0.v" into library image_filter_top_v1_08_a
Parsing module <Erode_32_32_1080_1920_s_k_buf_0_val_0_ram>.
Parsing module <Erode_32_32_1080_1920_s_k_buf_0_val_0>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/Erode_32_32_1080_1920_s.v" into library image_filter_top_v1_08_a
Parsing module <Erode_32_32_1080_1920_s>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_0_cols_V.v" into library image_filter_top_v1_08_a
Parsing module <FIFO_image_filter_img_0_cols_V_shiftReg>.
Parsing module <FIFO_image_filter_img_0_cols_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_0_cols_V_channel6.v" into library image_filter_top_v1_08_a
Parsing module <FIFO_image_filter_img_0_cols_V_channel6_shiftReg>.
Parsing module <FIFO_image_filter_img_0_cols_V_channel6>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_0_data_stream_0_V.v" into library image_filter_top_v1_08_a
Parsing module <FIFO_image_filter_img_0_data_stream_0_V_shiftReg>.
Parsing module <FIFO_image_filter_img_0_data_stream_0_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_0_data_stream_1_V.v" into library image_filter_top_v1_08_a
Parsing module <FIFO_image_filter_img_0_data_stream_1_V_shiftReg>.
Parsing module <FIFO_image_filter_img_0_data_stream_1_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_0_data_stream_2_V.v" into library image_filter_top_v1_08_a
Parsing module <FIFO_image_filter_img_0_data_stream_2_V_shiftReg>.
Parsing module <FIFO_image_filter_img_0_data_stream_2_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_0_rows_V.v" into library image_filter_top_v1_08_a
Parsing module <FIFO_image_filter_img_0_rows_V_shiftReg>.
Parsing module <FIFO_image_filter_img_0_rows_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_0_rows_V_channel5.v" into library image_filter_top_v1_08_a
Parsing module <FIFO_image_filter_img_0_rows_V_channel5_shiftReg>.
Parsing module <FIFO_image_filter_img_0_rows_V_channel5>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_1_cols_V.v" into library image_filter_top_v1_08_a
Parsing module <FIFO_image_filter_img_1_cols_V_shiftReg>.
Parsing module <FIFO_image_filter_img_1_cols_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_1_data_stream_0_V.v" into library image_filter_top_v1_08_a
Parsing module <FIFO_image_filter_img_1_data_stream_0_V_shiftReg>.
Parsing module <FIFO_image_filter_img_1_data_stream_0_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_1_data_stream_1_V.v" into library image_filter_top_v1_08_a
Parsing module <FIFO_image_filter_img_1_data_stream_1_V_shiftReg>.
Parsing module <FIFO_image_filter_img_1_data_stream_1_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_1_data_stream_2_V.v" into library image_filter_top_v1_08_a
Parsing module <FIFO_image_filter_img_1_data_stream_2_V_shiftReg>.
Parsing module <FIFO_image_filter_img_1_data_stream_2_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_1_rows_V.v" into library image_filter_top_v1_08_a
Parsing module <FIFO_image_filter_img_1_rows_V_shiftReg>.
Parsing module <FIFO_image_filter_img_1_rows_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/init.v" into library image_filter_top_v1_08_a
Parsing module <init>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/init_1.v" into library image_filter_top_v1_08_a
Parsing module <init_1>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/Mat2AXIvideo_32_1080_1920_32_s.v" into library image_filter_top_v1_08_a
Parsing module <Mat2AXIvideo_32_1080_1920_32_s>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/image_filter.v" into library image_filter_top_v1_08_a
Parsing module <image_filter>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/image_filter_ap_rst_if.v" into library image_filter_top_v1_08_a
Parsing module <image_filter_ap_rst_if>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/image_filter_CONTROL_BUS_if.v" into library image_filter_top_v1_08_a
Parsing module <image_filter_CONTROL_BUS_if>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/image_filter_INPUT_STREAM_if.v" into library image_filter_top_v1_08_a
Parsing module <image_filter_INPUT_STREAM_if>.
Parsing module <image_filter_INPUT_STREAM_fifo>.
Parsing module <image_filter_INPUT_STREAM_reg_slice>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/image_filter_OUTPUT_STREAM_if.v" into library image_filter_top_v1_08_a
Parsing module <image_filter_OUTPUT_STREAM_if>.
Parsing module <image_filter_OUTPUT_STREAM_fifo>.
Parsing module <image_filter_OUTPUT_STREAM_reg_slice>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/image_filter_top.v" into library image_filter_top_v1_08_a
Parsing module <image_filter_top>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/hdl/system_image_filter_top_0_wrapper.v" into library work
Parsing module <system_image_filter_top_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <system_image_filter_top_0_wrapper>.

Elaborating module <image_filter_top(C_S_AXI_CONTROL_BUS_ADDR_WIDTH=5,C_S_AXI_CONTROL_BUS_DATA_WIDTH=32)>.

Elaborating module <image_filter>.

Elaborating module <init>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/init.v" Line 213: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <init_1>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/init_1.v" Line 161: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/AXIvideo2Mat_32_1080_1920_32_s.v" Line 500: Result of 32-bit expression is truncated to fit in 3-bit target.

Elaborating module <Erode_32_32_1080_1920_s>.

Elaborating module <Erode_32_32_1080_1920_s_k_buf_0_val_0(DataWidth=8,AddressRange=1920,AddressWidth=11)>.

Elaborating module <Erode_32_32_1080_1920_s_k_buf_0_val_0_ram>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/Erode_32_32_1080_1920_s.v" Line 857: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/Erode_32_32_1080_1920_s.v" Line 858: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/Erode_32_32_1080_1920_s.v" Line 859: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/Erode_32_32_1080_1920_s.v" Line 860: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/Erode_32_32_1080_1920_s.v" Line 861: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/Erode_32_32_1080_1920_s.v" Line 862: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/Erode_32_32_1080_1920_s.v" Line 863: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/Erode_32_32_1080_1920_s.v" Line 864: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/Erode_32_32_1080_1920_s.v" Line 865: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/Erode_32_32_1080_1920_s.v" Line 1768: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/Erode_32_32_1080_1920_s.v" Line 1820: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/Erode_32_32_1080_1920_s.v" Line 1823: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/Erode_32_32_1080_1920_s.v" Line 1826: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/Erode_32_32_1080_1920_s.v" Line 1829: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/Erode_32_32_1080_1920_s.v" Line 1832: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/Erode_32_32_1080_1920_s.v" Line 1835: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/Erode_32_32_1080_1920_s.v" Line 1838: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/Erode_32_32_1080_1920_s.v" Line 1841: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/Erode_32_32_1080_1920_s.v" Line 1844: Result of 64-bit expression is truncated to fit in 11-bit target.

Elaborating module <Mat2AXIvideo_32_1080_1920_32_s>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/Mat2AXIvideo_32_1080_1920_32_s.v" Line 350: Result of 32-bit expression is truncated to fit in 2-bit target.

Elaborating module <FIFO_image_filter_img_0_rows_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_0_rows_V.v" Line 94: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_0_rows_V.v" Line 102: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <FIFO_image_filter_img_0_rows_V_shiftReg(DATA_WIDTH=32'b01100,ADDR_WIDTH=32'b010,DEPTH=32'b011)>.

Elaborating module <FIFO_image_filter_img_0_rows_V_channel5>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_0_rows_V_channel5.v" Line 94: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_0_rows_V_channel5.v" Line 102: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <FIFO_image_filter_img_0_rows_V_channel5_shiftReg(DATA_WIDTH=32'b01100,ADDR_WIDTH=32'b010,DEPTH=32'b011)>.

Elaborating module <FIFO_image_filter_img_0_cols_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_0_cols_V.v" Line 94: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_0_cols_V.v" Line 102: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <FIFO_image_filter_img_0_cols_V_shiftReg(DATA_WIDTH=32'b01100,ADDR_WIDTH=32'b010,DEPTH=32'b011)>.

Elaborating module <FIFO_image_filter_img_0_cols_V_channel6>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_0_cols_V_channel6.v" Line 94: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_0_cols_V_channel6.v" Line 102: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <FIFO_image_filter_img_0_cols_V_channel6_shiftReg(DATA_WIDTH=32'b01100,ADDR_WIDTH=32'b010,DEPTH=32'b011)>.

Elaborating module <FIFO_image_filter_img_1_rows_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_1_rows_V.v" Line 94: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_1_rows_V.v" Line 102: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <FIFO_image_filter_img_1_rows_V_shiftReg(DATA_WIDTH=32'b01100,ADDR_WIDTH=32'b010,DEPTH=32'b011)>.

Elaborating module <FIFO_image_filter_img_1_cols_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_1_cols_V.v" Line 94: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_1_cols_V.v" Line 102: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <FIFO_image_filter_img_1_cols_V_shiftReg(DATA_WIDTH=32'b01100,ADDR_WIDTH=32'b010,DEPTH=32'b011)>.

Elaborating module <FIFO_image_filter_img_0_data_stream_0_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_0_data_stream_0_V.v" Line 94: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_0_data_stream_0_V.v" Line 102: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <FIFO_image_filter_img_0_data_stream_0_V_shiftReg(DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01,DEPTH=32'b010)>.

Elaborating module <FIFO_image_filter_img_0_data_stream_1_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_0_data_stream_1_V.v" Line 94: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_0_data_stream_1_V.v" Line 102: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <FIFO_image_filter_img_0_data_stream_1_V_shiftReg(DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01,DEPTH=32'b010)>.

Elaborating module <FIFO_image_filter_img_0_data_stream_2_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_0_data_stream_2_V.v" Line 94: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_0_data_stream_2_V.v" Line 102: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <FIFO_image_filter_img_0_data_stream_2_V_shiftReg(DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01,DEPTH=32'b010)>.

Elaborating module <FIFO_image_filter_img_1_data_stream_0_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_1_data_stream_0_V.v" Line 94: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_1_data_stream_0_V.v" Line 102: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <FIFO_image_filter_img_1_data_stream_0_V_shiftReg(DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01,DEPTH=32'b010)>.

Elaborating module <FIFO_image_filter_img_1_data_stream_1_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_1_data_stream_1_V.v" Line 94: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_1_data_stream_1_V.v" Line 102: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <FIFO_image_filter_img_1_data_stream_1_V_shiftReg(DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01,DEPTH=32'b010)>.

Elaborating module <FIFO_image_filter_img_1_data_stream_2_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_1_data_stream_2_V.v" Line 94: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_1_data_stream_2_V.v" Line 102: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <FIFO_image_filter_img_1_data_stream_2_V_shiftReg(DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01,DEPTH=32'b010)>.
WARNING:HDLCompiler:1127 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/image_filter.v" Line 667: Assignment to ap_reg_procdone_AXIvideo2Mat_32_1080_1920_32_U0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/image_filter.v" Line 681: Assignment to ap_reg_procdone_Erode_32_32_1080_1920_U0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/image_filter.v" Line 709: Assignment to ap_reg_procdone_init_1_U0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/image_filter.v" Line 723: Assignment to ap_reg_procdone_init_U0 ignored, since the identifier is never used

Elaborating module <image_filter_CONTROL_BUS_if(C_ADDR_WIDTH=5,C_DATA_WIDTH=32)>.

Elaborating module <image_filter_INPUT_STREAM_if>.

Elaborating module <image_filter_INPUT_STREAM_reg_slice(N=44)>.

Elaborating module <image_filter_INPUT_STREAM_fifo(DATA_BITS=32,DEPTH_BITS=4)>.

Elaborating module <image_filter_INPUT_STREAM_fifo(DATA_BITS=4,DEPTH_BITS=4)>.

Elaborating module <image_filter_INPUT_STREAM_fifo(DATA_BITS=1,DEPTH_BITS=4)>.

Elaborating module <image_filter_OUTPUT_STREAM_if>.

Elaborating module <image_filter_OUTPUT_STREAM_reg_slice(N=44)>.

Elaborating module <image_filter_OUTPUT_STREAM_fifo(DATA_BITS=32,DEPTH_BITS=4)>.

Elaborating module <image_filter_OUTPUT_STREAM_fifo(DATA_BITS=4,DEPTH_BITS=4)>.

Elaborating module <image_filter_OUTPUT_STREAM_fifo(DATA_BITS=1,DEPTH_BITS=4)>.

Elaborating module <image_filter_ap_rst_if(RESET_ACTIVE_LOW=1)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_image_filter_top_0_wrapper>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/hdl/system_image_filter_top_0_wrapper.v".
    Summary:
	no macro.
Unit <system_image_filter_top_0_wrapper> synthesized.

Synthesizing Unit <image_filter_top>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/image_filter_top.v".
        C_S_AXI_CONTROL_BUS_ADDR_WIDTH = 5
        C_S_AXI_CONTROL_BUS_DATA_WIDTH = 32
        RESET_ACTIVE_LOW = 1
    Summary:
	no macro.
Unit <image_filter_top> synthesized.

Synthesizing Unit <image_filter>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/image_filter.v".
        ap_const_logic_0 = 1'b0
        ap_const_lv32_0 = 32'b00000000000000000000000000000000
        ap_const_lv4_0 = 4'b0000
        ap_const_lv1_0 = 1'b0
        ap_const_logic_1 = 1'b1
        ap_true = 1'b1
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/image_filter.v" line 394: Output port <ap_done> of the instance <AXIvideo2Mat_32_1080_1920_32_U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/image_filter.v" line 436: Output port <ap_done> of the instance <Erode_32_32_1080_1920_U0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <ap_reg_procdone_Mat2AXIvideo_32_1080_1920_32_U0>.
    Found 1-bit register for signal <ap_reg_ready_AXIvideo2Mat_32_1080_1920_32_U0_ap_ready>.
    Found 1-bit register for signal <ap_reg_ready_img_0_cols_V_channel6_full_n>.
    Found 1-bit register for signal <ap_reg_ready_img_0_cols_V_full_n>.
    Found 1-bit register for signal <ap_reg_ready_img_0_rows_V_channel5_full_n>.
    Found 1-bit register for signal <ap_reg_ready_img_0_rows_V_full_n>.
    Found 1-bit register for signal <ap_reg_ready_img_1_cols_V_full_n>.
    Found 1-bit register for signal <ap_reg_ready_img_1_rows_V_full_n>.
    Found 1-bit register for signal <ap_reg_ready_init_1_U0_ap_ready>.
    Found 1-bit register for signal <ap_reg_ready_init_U0_ap_ready>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred  15 Multiplexer(s).
Unit <image_filter> synthesized.

Synthesizing Unit <init>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/init.v".
        ap_const_logic_1 = 1'b1
        ap_const_logic_0 = 1'b0
        ap_ST_st1_fsm_0 = 1'b0
        ap_const_lv12_0 = 12'b000000000000
        ap_true = 1'b1
WARNING:Xst:647 - Input <p_rows<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p_cols<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ap_done_reg>.
    Found 12-bit register for signal <ap_return_0_preg>.
    Found 12-bit register for signal <ap_return_1_preg>.
    Found 12-bit register for signal <ap_return_2_preg>.
    Found 12-bit register for signal <ap_return_3_preg>.
    WARNING:Xst:2404 -  FFs/Latches <ap_CS_fsm<0><0:0>> (without init value) have a constant value of 0 in block <init>.
    Summary:
	inferred  49 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <init> synthesized.

Synthesizing Unit <init_1>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/init_1.v".
        ap_const_logic_1 = 1'b1
        ap_const_logic_0 = 1'b0
        ap_ST_st1_fsm_0 = 1'b0
        ap_const_lv12_0 = 12'b000000000000
        ap_true = 1'b1
WARNING:Xst:647 - Input <p_rows<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p_cols<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ap_done_reg>.
    Found 12-bit register for signal <ap_return_0_preg>.
    Found 12-bit register for signal <ap_return_1_preg>.
    WARNING:Xst:2404 -  FFs/Latches <ap_CS_fsm<0><0:0>> (without init value) have a constant value of 0 in block <init_1>.
    Summary:
	inferred  25 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <init_1> synthesized.

Synthesizing Unit <AXIvideo2Mat_32_1080_1920_32_s>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/AXIvideo2Mat_32_1080_1920_32_s.v".
        ap_const_logic_1 = 1'b1
        ap_const_logic_0 = 1'b0
        ap_ST_st1_fsm_0 = 3'b000
        ap_ST_st2_fsm_1 = 3'b001
        ap_ST_st3_fsm_2 = 3'b010
        ap_ST_st4_fsm_3 = 3'b011
        ap_ST_pp1_stg0_fsm_4 = 3'b100
        ap_ST_st7_fsm_5 = 3'b101
        ap_ST_st8_fsm_6 = 3'b110
        ap_const_lv1_0 = 1'b0
        ap_const_lv12_0 = 12'b000000000000
        ap_const_lv1_1 = 1'b1
        ap_const_lv12_1 = 12'b000000000001
        ap_const_lv32_8 = 32'b00000000000000000000000000001000
        ap_const_lv32_F = 32'b00000000000000000000000000001111
        ap_const_lv32_10 = 32'b00000000000000000000000000010000
        ap_const_lv32_17 = 32'b00000000000000000000000000010111
        ap_const_lv32_1 = 32'b00000000000000000000000000000001
        ap_true = 1'b1
WARNING:Xst:647 - Input <AXI_video_strm_V_keep_V_dout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AXI_video_strm_V_strb_V_dout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AXI_video_strm_V_id_V_dout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AXI_video_strm_V_dest_V_dout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ap_reg_ppiten_pp1_it0>.
    Found 1-bit register for signal <ap_reg_ppiten_pp1_it1>.
    Found 32-bit register for signal <axi_0_1_reg_211>.
    Found 32-bit register for signal <axi_0_2_reg_255>.
    Found 32-bit register for signal <axi_0_4_reg_314>.
    Found 1-bit register for signal <axi_4_1_reg_200>.
    Found 1-bit register for signal <axi_4_4_reg_302>.
    Found 1-bit register for signal <eol_1_reg_244>.
    Found 1-bit register for signal <eol_3_reg_326>.
    Found 1-bit register for signal <eol_reg_266>.
    Found 12-bit register for signal <p_1_reg_233>.
    Found 12-bit register for signal <p_s_reg_222>.
    Found 1-bit register for signal <sof_1_fu_110>.
    Found 1-bit register for signal <sof_reg_189>.
    Found 1-bit register for signal <axi_4_reg_165>.
    Found 32-bit register for signal <axi_reg_177>.
    Found 1-bit register for signal <exitcond2_reg_473>.
    Found 12-bit register for signal <i_V_reg_468>.
    Found 3-bit register for signal <ap_CS_fsm>.
    Found finite state machine <FSM_0> for signal <ap_CS_fsm>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 14                                             |
    | Inputs             | 14                                             |
    | Outputs            | 7                                              |
    | Clock              | ap_clk (rising_edge)                           |
    | Reset              | ap_rst (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <i_V_fu_367_p2> created at line 545.
    Found 12-bit adder for signal <j_V_fu_378_p2> created at line 549.
    Found 12-bit comparator equal for signal <exitcond1_fu_362_p2> created at line 543
    Found 12-bit comparator equal for signal <exitcond2_fu_373_p2> created at line 544
    WARNING:Xst:2404 -  FFs/Latches <ap_done_reg<0:0>> (without init value) have a constant value of 0 in block <AXIvideo2Mat_32_1080_1920_32_s>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 175 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <AXIvideo2Mat_32_1080_1920_32_s> synthesized.

Synthesizing Unit <Erode_32_32_1080_1920_s>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/Erode_32_32_1080_1920_s.v".
        ap_const_logic_1 = 1'b1
        ap_const_logic_0 = 1'b0
        ap_ST_st1_fsm_0 = 2'b00
        ap_ST_st2_fsm_1 = 2'b01
        ap_ST_pp0_stg0_fsm_2 = 2'b10
        ap_ST_st6_fsm_3 = 2'b11
        ap_const_lv1_0 = 1'b0
        ap_const_lv12_0 = 12'b000000000000
        ap_const_lv2_1 = 2'b01
        ap_const_lv2_0 = 2'b00
        ap_const_lv1_1 = 1'b1
        ap_const_lv13_5 = 13'b0000000000101
        ap_const_lv13_2 = 13'b0000000000010
        ap_const_lv13_1FFD = 13'b1111111111101
        ap_const_lv2_3 = 2'b11
        ap_const_lv13_1FFF = 13'b1111111111111
        ap_const_lv12_1 = 12'b000000000001
        ap_const_lv12_4 = 12'b000000000100
        ap_const_lv13_1FFC = 13'b1111111111100
        ap_const_lv32_1 = 32'b00000000000000000000000000000001
        ap_const_lv32_C = 32'b00000000000000000000000000001100
        ap_const_lv2_2 = 2'b10
        ap_const_lv13_0 = 13'b0000000000000
        ap_const_lv13_1FFB = 13'b1111111111011
        ap_const_lv13_1FFA = 13'b1111111111010
        ap_const_lv32_B = 32'b00000000000000000000000000001011
        ap_const_lv11_0 = 11'b00000000000
        ap_const_lv8_1 = 8'b00000001
        ap_true = 1'b1
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it0>.
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it2>.
    Found 1-bit register for signal <ap_reg_phiprechg_tmp_42_0_pr1_reg_578pp0_it1>.
    Found 1-bit register for signal <ap_reg_phiprechg_tmp_42_1_pr1_reg_633pp0_it1>.
    Found 1-bit register for signal <ap_reg_phiprechg_tmp_42_2_pr1_reg_688pp0_it1>.
    Found 12-bit register for signal <p_012_0_i_i_reg_534>.
    Found 12-bit register for signal <p_025_0_i_i_reg_545>.
    Found 8-bit register for signal <src_kernel_win_0_val_0_1_fu_120>.
    Found 8-bit register for signal <src_kernel_win_0_val_1_1_fu_136>.
    Found 8-bit register for signal <src_kernel_win_0_val_2_1_fu_132>.
    Found 8-bit register for signal <src_kernel_win_1_val_0_1_fu_156>.
    Found 8-bit register for signal <src_kernel_win_1_val_1_1_fu_172>.
    Found 8-bit register for signal <src_kernel_win_1_val_2_1_fu_168>.
    Found 8-bit register for signal <src_kernel_win_2_val_0_1_fu_192>.
    Found 8-bit register for signal <src_kernel_win_2_val_1_1_fu_208>.
    Found 8-bit register for signal <src_kernel_win_2_val_2_1_fu_204>.
    Found 1-bit register for signal <ap_reg_ppstg_or_cond217_i_i_reg_2659_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_6_reg_2650_pp0_it1>.
    Found 1-bit register for signal <brmerge_reg_2710>.
    Found 11-bit register for signal <k_buf_0_val_0_addr_reg_2692>.
    Found 11-bit register for signal <k_buf_0_val_1_addr_reg_2698>.
    Found 11-bit register for signal <k_buf_0_val_2_addr_reg_2704>.
    Found 11-bit register for signal <k_buf_1_val_0_addr_reg_2725>.
    Found 11-bit register for signal <k_buf_1_val_1_addr_reg_2731>.
    Found 11-bit register for signal <k_buf_1_val_2_addr_reg_2737>.
    Found 11-bit register for signal <k_buf_2_val_0_addr_reg_2754>.
    Found 11-bit register for signal <k_buf_2_val_1_addr_reg_2760>.
    Found 11-bit register for signal <k_buf_2_val_2_addr_reg_2766>.
    Found 1-bit register for signal <or_cond217_i_i_reg_2659>.
    Found 1-bit register for signal <or_cond_i_reg_2677>.
    Found 2-bit register for signal <tmp_26_reg_2663>.
    Found 1-bit register for signal <tmp_28_reg_2681>.
    Found 2-bit register for signal <tmp_29_reg_2685>.
    Found 1-bit register for signal <tmp_i_reg_2673>.
    Found 2-bit register for signal <col_assign_1_reg_2750>.
    Found 2-bit register for signal <col_assign_reg_2721>.
    Found 2-bit register for signal <col_assign_s_reg_2779>.
    Found 8-bit register for signal <col_buf_0_val_0_0_1_fu_240>.
    Found 8-bit register for signal <col_buf_0_val_0_0_2_fu_244>.
    Found 8-bit register for signal <col_buf_0_val_0_0_3_fu_248>.
    Found 8-bit register for signal <col_buf_1_val_0_0_1_fu_200>.
    Found 8-bit register for signal <col_buf_1_val_0_0_2_fu_216>.
    Found 8-bit register for signal <col_buf_1_val_0_0_3_fu_224>.
    Found 8-bit register for signal <col_buf_2_val_0_0_1_fu_128>.
    Found 8-bit register for signal <col_buf_2_val_0_0_2_fu_144>.
    Found 8-bit register for signal <col_buf_2_val_0_0_3_fu_152>.
    Found 1-bit register for signal <cols_cast1_reg_2529<11>>.
    Found 1-bit register for signal <cols_cast1_reg_2529<10>>.
    Found 1-bit register for signal <cols_cast1_reg_2529<9>>.
    Found 1-bit register for signal <cols_cast1_reg_2529<8>>.
    Found 1-bit register for signal <cols_cast1_reg_2529<7>>.
    Found 1-bit register for signal <cols_cast1_reg_2529<6>>.
    Found 1-bit register for signal <cols_cast1_reg_2529<5>>.
    Found 1-bit register for signal <cols_cast1_reg_2529<4>>.
    Found 1-bit register for signal <cols_cast1_reg_2529<3>>.
    Found 1-bit register for signal <cols_cast1_reg_2529<2>>.
    Found 1-bit register for signal <cols_cast1_reg_2529<1>>.
    Found 1-bit register for signal <cols_cast1_reg_2529<0>>.
    Found 13-bit register for signal <heightloop_reg_2534>.
    Found 1-bit register for signal <len_cast1_i7_reg_2585<11>>.
    Found 1-bit register for signal <len_cast1_i7_reg_2585<10>>.
    Found 1-bit register for signal <len_cast1_i7_reg_2585<9>>.
    Found 1-bit register for signal <len_cast1_i7_reg_2585<8>>.
    Found 1-bit register for signal <len_cast1_i7_reg_2585<7>>.
    Found 1-bit register for signal <len_cast1_i7_reg_2585<6>>.
    Found 1-bit register for signal <len_cast1_i7_reg_2585<5>>.
    Found 1-bit register for signal <len_cast1_i7_reg_2585<4>>.
    Found 1-bit register for signal <len_cast1_i7_reg_2585<3>>.
    Found 1-bit register for signal <len_cast1_i7_reg_2585<2>>.
    Found 1-bit register for signal <len_cast1_i7_reg_2585<1>>.
    Found 1-bit register for signal <len_cast1_i7_reg_2585<0>>.
    Found 2-bit register for signal <p_neg218_i_i_cast_reg_2551>.
    Found 13-bit register for signal <ref_reg_2567>.
    Found 1-bit register for signal <rows_cast_reg_2524<11>>.
    Found 1-bit register for signal <rows_cast_reg_2524<10>>.
    Found 1-bit register for signal <rows_cast_reg_2524<9>>.
    Found 1-bit register for signal <rows_cast_reg_2524<8>>.
    Found 1-bit register for signal <rows_cast_reg_2524<7>>.
    Found 1-bit register for signal <rows_cast_reg_2524<6>>.
    Found 1-bit register for signal <rows_cast_reg_2524<5>>.
    Found 1-bit register for signal <rows_cast_reg_2524<4>>.
    Found 1-bit register for signal <rows_cast_reg_2524<3>>.
    Found 1-bit register for signal <rows_cast_reg_2524<2>>.
    Found 1-bit register for signal <rows_cast_reg_2524<1>>.
    Found 1-bit register for signal <rows_cast_reg_2524<0>>.
    Found 2-bit register for signal <tmp_11_reg_2580>.
    Found 13-bit register for signal <tmp_2_i_reg_2575>.
    Found 13-bit register for signal <tmp_7_reg_2544>.
    Found 13-bit register for signal <widthloop_reg_2539>.
    Found 12-bit register for signal <i_V_reg_2594>.
    Found 2-bit register for signal <locy_2_2_reg_2646>.
    Found 1-bit register for signal <or_cond_2_reg_2609>.
    Found 1-bit register for signal <sel_tmp2_reg_2625>.
    Found 1-bit register for signal <sel_tmp3_reg_2632>.
    Found 1-bit register for signal <sel_tmp4_reg_2639>.
    Found 1-bit register for signal <sel_tmp_reg_2618>.
    Found 1-bit register for signal <tmp_13_reg_2614>.
    Found 1-bit register for signal <tmp_2_reg_2604>.
    Found 1-bit register for signal <tmp_s_reg_2599>.
    Found 8-bit register for signal <right_border_buf_0_val_0_0_fu_300>.
    Found 8-bit register for signal <right_border_buf_0_val_0_1_fu_304>.
    Found 8-bit register for signal <right_border_buf_0_val_0_2_fu_308>.
    Found 8-bit register for signal <right_border_buf_0_val_1_2_1_fu_232>.
    Found 8-bit register for signal <right_border_buf_0_val_1_2_2_fu_236>.
    Found 8-bit register for signal <right_border_buf_0_val_1_2_fu_228>.
    Found 8-bit register for signal <right_border_buf_1_val_0_0_fu_312>.
    Found 8-bit register for signal <right_border_buf_1_val_0_1_fu_316>.
    Found 8-bit register for signal <right_border_buf_1_val_0_2_fu_320>.
    Found 8-bit register for signal <right_border_buf_1_val_1_2_1_fu_256>.
    Found 8-bit register for signal <right_border_buf_1_val_1_2_2_fu_260>.
    Found 8-bit register for signal <right_border_buf_1_val_1_2_fu_252>.
    Found 8-bit register for signal <right_border_buf_2_val_0_0_fu_324>.
    Found 8-bit register for signal <right_border_buf_2_val_0_1_fu_328>.
    Found 8-bit register for signal <right_border_buf_2_val_0_2_fu_332>.
    Found 8-bit register for signal <right_border_buf_2_val_1_2_1_fu_180>.
    Found 8-bit register for signal <right_border_buf_2_val_1_2_2_fu_188>.
    Found 8-bit register for signal <right_border_buf_2_val_1_2_fu_164>.
    Found 8-bit register for signal <src_kernel_win_0_val_0_1_6_reg_2783>.
    Found 8-bit register for signal <src_kernel_win_0_val_1_1_6_reg_2797>.
    Found 8-bit register for signal <src_kernel_win_0_val_2_1_9_reg_2790>.
    Found 8-bit register for signal <src_kernel_win_1_val_0_1_6_reg_2804>.
    Found 8-bit register for signal <src_kernel_win_1_val_1_1_6_reg_2818>.
    Found 8-bit register for signal <src_kernel_win_1_val_2_1_9_reg_2811>.
    Found 8-bit register for signal <src_kernel_win_2_val_0_1_6_reg_2825>.
    Found 8-bit register for signal <src_kernel_win_2_val_1_1_6_reg_2839>.
    Found 8-bit register for signal <src_kernel_win_2_val_2_1_9_reg_2832>.
    Found 8-bit register for signal <src_kernel_win_0_val_0_2_fu_124>.
    Found 8-bit register for signal <src_kernel_win_0_val_1_2_fu_140>.
    Found 8-bit register for signal <src_kernel_win_0_val_2_2_fu_148>.
    Found 8-bit register for signal <src_kernel_win_1_val_0_2_fu_160>.
    Found 8-bit register for signal <src_kernel_win_1_val_1_2_fu_176>.
    Found 8-bit register for signal <src_kernel_win_1_val_2_2_fu_184>.
    Found 8-bit register for signal <src_kernel_win_2_val_0_2_fu_196>.
    Found 8-bit register for signal <src_kernel_win_2_val_1_2_fu_212>.
    Found 8-bit register for signal <src_kernel_win_2_val_2_2_fu_220>.
    Found 1-bit register for signal <tmp_1_reg_2714>.
    Found 1-bit register for signal <tmp_42_1_reg_2743>.
    Found 1-bit register for signal <tmp_42_2_reg_2772>.
    Found 1-bit register for signal <tmp_6_reg_2650>.
    Found 2-bit register for signal <ap_CS_fsm>.
    Found finite state machine <FSM_1> for signal <ap_CS_fsm>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | ap_clk (rising_edge)                           |
    | Reset              | ap_rst (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit subtractor for signal <locy_2_1_fu_1080_p2> created at line 1848.
    Found 2-bit subtractor for signal <locy_2_2_fu_1160_p2> created at line 1849.
    Found 2-bit subtractor for signal <locy_2_fu_1000_p2> created at line 1850.
    Found 13-bit adder for signal <ImagLoc_x_fu_1202_p2> created at line 1771.
    Found 13-bit adder for signal <ImagLoc_y_fu_902_p2> created at line 1772.
    Found 2-bit adder for signal <col_assign_3_fu_1459_p2> created at line 1804.
    Found 2-bit adder for signal <col_assign_4_fu_1502_p2> created at line 1810.
    Found 2-bit adder for signal <col_assign_fu_1290_p2> created at line 1811.
    Found 13-bit adder for signal <heightloop_fu_833_p2> created at line 1815.
    Found 12-bit adder for signal <i_V_fu_890_p2> created at line 1816.
    Found 12-bit adder for signal <j_V_fu_1175_p2> created at line 1819.
    Found 13-bit adder for signal <ref_fu_861_p2> created at line 1870.
    Found 13-bit adder for signal <tmp_2_i_fu_867_p2> created at line 1932.
    Found 13-bit adder for signal <tmp_7_fu_845_p2> created at line 1941.
    Found 13-bit adder for signal <widthloop_fu_839_p2> created at line 1977.
    Found 13-bit adder for signal <y_1_2_1_fu_1098_p2> created at line 1978.
    Found 13-bit adder for signal <y_1_2_fu_1018_p2> created at line 1979.
    Found 12-bit comparator greater for signal <icmp_fu_924_p2> created at line 1818
    Found 2-bit comparator equal for signal <sel_tmp3_fu_1086_p2> created at line 1878
    Found 2-bit comparator equal for signal <sel_tmp_fu_1006_p2> created at line 1885
    Found 13-bit comparator greater for signal <tmp_1_fu_1285_p2> created at line 1920
    Found 13-bit comparator greater for signal <tmp_2_fu_908_p2> created at line 1931
    Found 13-bit comparator greater for signal <tmp_34_2_fu_930_p2> created at line 1933
    Found 13-bit comparator greater for signal <tmp_6_fu_1170_p2> created at line 1940
    Found 8-bit comparator greater for signal <tmp_91_0_0_1_fu_1810_p2> created at line 1943
    Found 8-bit comparator greater for signal <tmp_91_0_0_2_fu_1822_p2> created at line 1944
    Found 8-bit comparator greater for signal <tmp_91_0_1_1_fu_1850_p2> created at line 1945
    Found 8-bit comparator greater for signal <tmp_91_0_1_2_fu_1862_p2> created at line 1946
    Found 8-bit comparator greater for signal <tmp_91_0_1_fu_1836_p2> created at line 1947
    Found 8-bit comparator greater for signal <tmp_91_0_2_1_fu_1890_p2> created at line 1948
    Found 8-bit comparator greater for signal <tmp_91_0_2_2_fu_1902_p2> created at line 1949
    Found 8-bit comparator greater for signal <tmp_91_0_2_fu_1876_p2> created at line 1950
    Found 8-bit comparator greater for signal <tmp_91_1_0_1_fu_1935_p2> created at line 1951
    Found 8-bit comparator greater for signal <tmp_91_1_0_2_fu_1947_p2> created at line 1952
    Found 8-bit comparator greater for signal <tmp_91_1_1_1_fu_1975_p2> created at line 1953
    Found 8-bit comparator greater for signal <tmp_91_1_1_2_fu_1987_p2> created at line 1954
    Found 8-bit comparator greater for signal <tmp_91_1_1_fu_1961_p2> created at line 1955
    Found 8-bit comparator greater for signal <tmp_91_1_2_1_fu_2015_p2> created at line 1956
    Found 8-bit comparator greater for signal <tmp_91_1_2_2_fu_2027_p2> created at line 1957
    Found 8-bit comparator greater for signal <tmp_91_1_2_fu_2001_p2> created at line 1958
    Found 8-bit comparator greater for signal <tmp_91_2_0_1_fu_2060_p2> created at line 1959
    Found 8-bit comparator greater for signal <tmp_91_2_0_2_fu_2072_p2> created at line 1960
    Found 8-bit comparator greater for signal <tmp_91_2_1_1_fu_2100_p2> created at line 1961
    Found 8-bit comparator greater for signal <tmp_91_2_1_2_fu_2112_p2> created at line 1962
    Found 8-bit comparator greater for signal <tmp_91_2_1_fu_2086_p2> created at line 1963
    Found 8-bit comparator greater for signal <tmp_91_2_2_1_fu_2140_p2> created at line 1964
    Found 8-bit comparator greater for signal <tmp_91_2_2_2_fu_2152_p2> created at line 1965
    Found 8-bit comparator greater for signal <tmp_91_2_2_fu_2126_p2> created at line 1966
    Found 13-bit comparator greater for signal <tmp_9_fu_885_p2> created at line 1967
    Found 13-bit comparator greater for signal <tmp_i7_fu_962_p2> created at line 1969
    Found 14-bit comparator greater for signal <tmp_i8_fu_1042_p2> created at line 1971
    Found 14-bit comparator greater for signal <tmp_i9_fu_1122_p2> created at line 1973
    Found 14-bit comparator greater for signal <tmp_i_fu_1230_p2> created at line 1975
    Found 12-bit comparator greater for signal <tmp_s_fu_896_p2> created at line 1976
    WARNING:Xst:2404 -  FFs/Latches <rows_cast_reg_2524<12><0:0>> (without init value) have a constant value of 0 in block <Erode_32_32_1080_1920_s>.
    WARNING:Xst:2404 -  FFs/Latches <cols_cast1_reg_2529<13><12:12>> (without init value) have a constant value of 0 in block <Erode_32_32_1080_1920_s>.
    WARNING:Xst:2404 -  FFs/Latches <cols_cast1_reg_2529<12><13:13>> (without init value) have a constant value of 0 in block <Erode_32_32_1080_1920_s>.
    WARNING:Xst:2404 -  FFs/Latches <len_cast1_i7_reg_2585<13><12:12>> (without init value) have a constant value of 0 in block <Erode_32_32_1080_1920_s>.
    WARNING:Xst:2404 -  FFs/Latches <len_cast1_i7_reg_2585<12><13:13>> (without init value) have a constant value of 0 in block <Erode_32_32_1080_1920_s>.
    WARNING:Xst:2404 -  FFs/Latches <ap_done_reg<12:12>> (without init value) have a constant value of 0 in block <Erode_32_32_1080_1920_s>.
    Summary:
	inferred  17 Adder/Subtractor(s).
	inferred 709 D-type flip-flop(s).
	inferred  37 Comparator(s).
	inferred  92 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Erode_32_32_1080_1920_s> synthesized.

Synthesizing Unit <Erode_32_32_1080_1920_s_k_buf_0_val_0>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/Erode_32_32_1080_1920_s_k_buf_0_val_0.v".
        DataWidth = 8
        AddressRange = 1920
        AddressWidth = 11
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Erode_32_32_1080_1920_s_k_buf_0_val_0> synthesized.

Synthesizing Unit <Erode_32_32_1080_1920_s_k_buf_0_val_0_ram>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/Erode_32_32_1080_1920_s_k_buf_0_val_0.v".
        DWIDTH = 8
        AWIDTH = 11
        MEM_SIZE = 1920
    Set property "ram_style = block" for signal <ram>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <ram>, simulation mismatch.
    Found 1920x8-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 8-bit register for signal <q0>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <Erode_32_32_1080_1920_s_k_buf_0_val_0_ram> synthesized.

Synthesizing Unit <Mat2AXIvideo_32_1080_1920_32_s>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/Mat2AXIvideo_32_1080_1920_32_s.v".
        ap_const_logic_1 = 1'b1
        ap_const_logic_0 = 1'b0
        ap_ST_st1_fsm_0 = 2'b00
        ap_ST_st2_fsm_1 = 2'b01
        ap_ST_pp0_stg0_fsm_2 = 2'b10
        ap_ST_st5_fsm_3 = 2'b11
        ap_const_lv1_0 = 1'b0
        ap_const_lv12_0 = 12'b000000000000
        ap_const_lv4_F = 4'b1111
        ap_const_lv4_0 = 4'b0000
        ap_const_lv1_1 = 1'b1
        ap_const_lv13_1FFF = 13'b1111111111111
        ap_const_lv12_1 = 12'b000000000001
        ap_const_lv8_FF = 8'b11111111
        ap_true = 1'b1
    Found 1-bit register for signal <ap_done_reg>.
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it0>.
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it1>.
    Found 12-bit register for signal <p_3_reg_178>.
    Found 12-bit register for signal <p_s_reg_167>.
    Found 1-bit register for signal <tmp_user_V_fu_104>.
    Found 1-bit register for signal <axi_last_V_reg_297>.
    Found 1-bit register for signal <exitcond4_reg_288>.
    Found 12-bit register for signal <i_V_reg_283>.
    Found 13-bit register for signal <op2_assign_reg_275>.
    Found 2-bit register for signal <ap_CS_fsm>.
    Found finite state machine <FSM_2> for signal <ap_CS_fsm>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | ap_clk (rising_edge)                           |
    | Reset              | ap_rst (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <i_V_fu_210_p2> created at line 383.
    Found 12-bit adder for signal <j_V_fu_221_p2> created at line 384.
    Found 13-bit adder for signal <op2_assign_fu_194_p2> created at line 385.
    Found 13-bit comparator equal for signal <axi_last_V_fu_231_p2> created at line 380
    Found 12-bit comparator equal for signal <exitcond3_fu_205_p2> created at line 381
    Found 12-bit comparator equal for signal <exitcond4_fu_216_p2> created at line 382
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  55 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   1 Finite State Machine(s).
Unit <Mat2AXIvideo_32_1080_1920_32_s> synthesized.

Synthesizing Unit <FIFO_image_filter_img_0_rows_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_0_rows_V.v".
        MEM_STYLE = "shiftreg"
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 3-bit register for signal <mOutPtr>.
    Found 3-bit adder for signal <mOutPtr[2]_GND_11_o_add_18_OUT> created at line 102.
    Found 3-bit subtractor for signal <GND_11_o_GND_11_o_sub_11_OUT<2:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_filter_img_0_rows_V> synthesized.

Synthesizing Unit <FIFO_image_filter_img_0_rows_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_0_rows_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 36-bit register for signal <n0006[35:0]>.
    Found 12-bit 3-to-1 multiplexer for signal <q> created at line 41.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_filter_img_0_rows_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_image_filter_img_0_rows_V_channel5>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_0_rows_V_channel5.v".
        MEM_STYLE = "shiftreg"
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 3-bit register for signal <mOutPtr>.
    Found 3-bit adder for signal <mOutPtr[2]_GND_13_o_add_18_OUT> created at line 102.
    Found 3-bit subtractor for signal <GND_13_o_GND_13_o_sub_11_OUT<2:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_filter_img_0_rows_V_channel5> synthesized.

Synthesizing Unit <FIFO_image_filter_img_0_rows_V_channel5_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_0_rows_V_channel5.v".
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 36-bit register for signal <n0006[35:0]>.
    Found 12-bit 3-to-1 multiplexer for signal <q> created at line 41.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_filter_img_0_rows_V_channel5_shiftReg> synthesized.

Synthesizing Unit <FIFO_image_filter_img_0_cols_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_0_cols_V.v".
        MEM_STYLE = "shiftreg"
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 3-bit register for signal <mOutPtr>.
    Found 3-bit adder for signal <mOutPtr[2]_GND_15_o_add_18_OUT> created at line 102.
    Found 3-bit subtractor for signal <GND_15_o_GND_15_o_sub_11_OUT<2:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_filter_img_0_cols_V> synthesized.

Synthesizing Unit <FIFO_image_filter_img_0_cols_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_0_cols_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 36-bit register for signal <n0006[35:0]>.
    Found 12-bit 3-to-1 multiplexer for signal <q> created at line 41.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_filter_img_0_cols_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_image_filter_img_0_cols_V_channel6>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_0_cols_V_channel6.v".
        MEM_STYLE = "shiftreg"
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 3-bit register for signal <mOutPtr>.
    Found 3-bit adder for signal <mOutPtr[2]_GND_17_o_add_18_OUT> created at line 102.
    Found 3-bit subtractor for signal <GND_17_o_GND_17_o_sub_11_OUT<2:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_filter_img_0_cols_V_channel6> synthesized.

Synthesizing Unit <FIFO_image_filter_img_0_cols_V_channel6_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_0_cols_V_channel6.v".
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 36-bit register for signal <n0006[35:0]>.
    Found 12-bit 3-to-1 multiplexer for signal <q> created at line 41.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_filter_img_0_cols_V_channel6_shiftReg> synthesized.

Synthesizing Unit <FIFO_image_filter_img_1_rows_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_1_rows_V.v".
        MEM_STYLE = "shiftreg"
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 3-bit register for signal <mOutPtr>.
    Found 3-bit adder for signal <mOutPtr[2]_GND_19_o_add_18_OUT> created at line 102.
    Found 3-bit subtractor for signal <GND_19_o_GND_19_o_sub_11_OUT<2:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_filter_img_1_rows_V> synthesized.

Synthesizing Unit <FIFO_image_filter_img_1_rows_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_1_rows_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 36-bit register for signal <n0006[35:0]>.
    Found 12-bit 3-to-1 multiplexer for signal <q> created at line 41.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_filter_img_1_rows_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_image_filter_img_1_cols_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_1_cols_V.v".
        MEM_STYLE = "shiftreg"
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 3-bit register for signal <mOutPtr>.
    Found 3-bit adder for signal <mOutPtr[2]_GND_21_o_add_18_OUT> created at line 102.
    Found 3-bit subtractor for signal <GND_21_o_GND_21_o_sub_11_OUT<2:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_filter_img_1_cols_V> synthesized.

Synthesizing Unit <FIFO_image_filter_img_1_cols_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_1_cols_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 36-bit register for signal <n0006[35:0]>.
    Found 12-bit 3-to-1 multiplexer for signal <q> created at line 41.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_filter_img_1_cols_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_image_filter_img_0_data_stream_0_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_0_data_stream_0_V.v".
        MEM_STYLE = "auto"
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 2-bit register for signal <mOutPtr>.
    Found 2-bit adder for signal <mOutPtr[1]_GND_23_o_add_18_OUT> created at line 102.
    Found 2-bit subtractor for signal <GND_23_o_GND_23_o_sub_11_OUT<1:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_filter_img_0_data_stream_0_V> synthesized.

Synthesizing Unit <FIFO_image_filter_img_0_data_stream_0_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_0_data_stream_0_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 16-bit register for signal <n0006[15:0]>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_filter_img_0_data_stream_0_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_image_filter_img_0_data_stream_1_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_0_data_stream_1_V.v".
        MEM_STYLE = "auto"
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 2-bit register for signal <mOutPtr>.
    Found 2-bit adder for signal <mOutPtr[1]_GND_25_o_add_18_OUT> created at line 102.
    Found 2-bit subtractor for signal <GND_25_o_GND_25_o_sub_11_OUT<1:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_filter_img_0_data_stream_1_V> synthesized.

Synthesizing Unit <FIFO_image_filter_img_0_data_stream_1_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_0_data_stream_1_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 16-bit register for signal <n0006[15:0]>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_filter_img_0_data_stream_1_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_image_filter_img_0_data_stream_2_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_0_data_stream_2_V.v".
        MEM_STYLE = "auto"
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 2-bit register for signal <mOutPtr>.
    Found 2-bit adder for signal <mOutPtr[1]_GND_27_o_add_18_OUT> created at line 102.
    Found 2-bit subtractor for signal <GND_27_o_GND_27_o_sub_11_OUT<1:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_filter_img_0_data_stream_2_V> synthesized.

Synthesizing Unit <FIFO_image_filter_img_0_data_stream_2_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_0_data_stream_2_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 16-bit register for signal <n0006[15:0]>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_filter_img_0_data_stream_2_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_image_filter_img_1_data_stream_0_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_1_data_stream_0_V.v".
        MEM_STYLE = "auto"
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 2-bit register for signal <mOutPtr>.
    Found 2-bit adder for signal <mOutPtr[1]_GND_29_o_add_18_OUT> created at line 102.
    Found 2-bit subtractor for signal <GND_29_o_GND_29_o_sub_11_OUT<1:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_filter_img_1_data_stream_0_V> synthesized.

Synthesizing Unit <FIFO_image_filter_img_1_data_stream_0_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_1_data_stream_0_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 16-bit register for signal <n0006[15:0]>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_filter_img_1_data_stream_0_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_image_filter_img_1_data_stream_1_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_1_data_stream_1_V.v".
        MEM_STYLE = "auto"
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 2-bit register for signal <mOutPtr>.
    Found 2-bit adder for signal <mOutPtr[1]_GND_31_o_add_18_OUT> created at line 102.
    Found 2-bit subtractor for signal <GND_31_o_GND_31_o_sub_11_OUT<1:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_filter_img_1_data_stream_1_V> synthesized.

Synthesizing Unit <FIFO_image_filter_img_1_data_stream_1_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_1_data_stream_1_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 16-bit register for signal <n0006[15:0]>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_filter_img_1_data_stream_1_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_image_filter_img_1_data_stream_2_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_1_data_stream_2_V.v".
        MEM_STYLE = "auto"
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 2-bit register for signal <mOutPtr>.
    Found 2-bit adder for signal <mOutPtr[1]_GND_33_o_add_18_OUT> created at line 102.
    Found 2-bit subtractor for signal <GND_33_o_GND_33_o_sub_11_OUT<1:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_filter_img_1_data_stream_2_V> synthesized.

Synthesizing Unit <FIFO_image_filter_img_1_data_stream_2_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/FIFO_image_filter_img_1_data_stream_2_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 16-bit register for signal <n0006[15:0]>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_filter_img_1_data_stream_2_V_shiftReg> synthesized.

Synthesizing Unit <image_filter_CONTROL_BUS_if>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/image_filter_CONTROL_BUS_if.v".
        C_ADDR_WIDTH = 5
        C_DATA_WIDTH = 32
    Found 5-bit register for signal <waddr>.
    Found 2-bit register for signal <rstate>.
    Found 32-bit register for signal <rdata>.
    Found 1-bit register for signal <ap_start>.
    Found 1-bit register for signal <ap_done>.
    Found 1-bit register for signal <auto_restart>.
    Found 1-bit register for signal <gie>.
    Found 2-bit register for signal <ier>.
    Found 1-bit register for signal <isr<0>>.
    Found 1-bit register for signal <isr<1>>.
    Found 32-bit register for signal <_rows>.
    Found 32-bit register for signal <_cols>.
    Found 2-bit register for signal <wstate>.
    Found finite state machine <FSM_3> for signal <rstate>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 4                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | ACLK (rising_edge)                             |
    | Reset              | ARESETN_INV_765_o (positive)                   |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <wstate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | ACLK (rising_edge)                             |
    | Reset              | ARESETN_INV_765_o (positive)                   |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit 8-to-1 multiplexer for signal <_n0174> created at line 209.
    Summary:
	inferred 109 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <image_filter_CONTROL_BUS_if> synthesized.

Synthesizing Unit <image_filter_INPUT_STREAM_if>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/image_filter_INPUT_STREAM_if.v".
    Summary:
	no macro.
Unit <image_filter_INPUT_STREAM_if> synthesized.

Synthesizing Unit <image_filter_INPUT_STREAM_reg_slice>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/image_filter_INPUT_STREAM_if.v".
        N = 44
    Found 44-bit register for signal <data_p2>.
    Found 1-bit register for signal <s_ready_t>.
    Found 2-bit register for signal <state>.
    Found 44-bit register for signal <data_p1>.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (negative)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 10                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit 4-to-1 multiplexer for signal <next> created at line 379.
    Summary:
	inferred  89 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <image_filter_INPUT_STREAM_reg_slice> synthesized.

Synthesizing Unit <image_filter_INPUT_STREAM_fifo_1>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/image_filter_INPUT_STREAM_if.v".
        DATA_BITS = 32
        DEPTH_BITS = 4
    Found 1-bit register for signal <empty>.
    Found 4-bit register for signal <index>.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <mem<0><31>>.
    Found 1-bit register for signal <mem<0><30>>.
    Found 1-bit register for signal <mem<0><29>>.
    Found 1-bit register for signal <mem<0><28>>.
    Found 1-bit register for signal <mem<0><27>>.
    Found 1-bit register for signal <mem<0><26>>.
    Found 1-bit register for signal <mem<0><25>>.
    Found 1-bit register for signal <mem<0><24>>.
    Found 1-bit register for signal <mem<0><23>>.
    Found 1-bit register for signal <mem<0><22>>.
    Found 1-bit register for signal <mem<0><21>>.
    Found 1-bit register for signal <mem<0><20>>.
    Found 1-bit register for signal <mem<0><19>>.
    Found 1-bit register for signal <mem<0><18>>.
    Found 1-bit register for signal <mem<0><17>>.
    Found 1-bit register for signal <mem<0><16>>.
    Found 1-bit register for signal <mem<0><15>>.
    Found 1-bit register for signal <mem<0><14>>.
    Found 1-bit register for signal <mem<0><13>>.
    Found 1-bit register for signal <mem<0><12>>.
    Found 1-bit register for signal <mem<0><11>>.
    Found 1-bit register for signal <mem<0><10>>.
    Found 1-bit register for signal <mem<0><9>>.
    Found 1-bit register for signal <mem<0><8>>.
    Found 1-bit register for signal <mem<0><7>>.
    Found 1-bit register for signal <mem<0><6>>.
    Found 1-bit register for signal <mem<0><5>>.
    Found 1-bit register for signal <mem<0><4>>.
    Found 1-bit register for signal <mem<0><3>>.
    Found 1-bit register for signal <mem<0><2>>.
    Found 1-bit register for signal <mem<0><1>>.
    Found 1-bit register for signal <mem<0><0>>.
    Found 1-bit register for signal <mem<1><31>>.
    Found 1-bit register for signal <mem<1><30>>.
    Found 1-bit register for signal <mem<1><29>>.
    Found 1-bit register for signal <mem<1><28>>.
    Found 1-bit register for signal <mem<1><27>>.
    Found 1-bit register for signal <mem<1><26>>.
    Found 1-bit register for signal <mem<1><25>>.
    Found 1-bit register for signal <mem<1><24>>.
    Found 1-bit register for signal <mem<1><23>>.
    Found 1-bit register for signal <mem<1><22>>.
    Found 1-bit register for signal <mem<1><21>>.
    Found 1-bit register for signal <mem<1><20>>.
    Found 1-bit register for signal <mem<1><19>>.
    Found 1-bit register for signal <mem<1><18>>.
    Found 1-bit register for signal <mem<1><17>>.
    Found 1-bit register for signal <mem<1><16>>.
    Found 1-bit register for signal <mem<1><15>>.
    Found 1-bit register for signal <mem<1><14>>.
    Found 1-bit register for signal <mem<1><13>>.
    Found 1-bit register for signal <mem<1><12>>.
    Found 1-bit register for signal <mem<1><11>>.
    Found 1-bit register for signal <mem<1><10>>.
    Found 1-bit register for signal <mem<1><9>>.
    Found 1-bit register for signal <mem<1><8>>.
    Found 1-bit register for signal <mem<1><7>>.
    Found 1-bit register for signal <mem<1><6>>.
    Found 1-bit register for signal <mem<1><5>>.
    Found 1-bit register for signal <mem<1><4>>.
    Found 1-bit register for signal <mem<1><3>>.
    Found 1-bit register for signal <mem<1><2>>.
    Found 1-bit register for signal <mem<1><1>>.
    Found 1-bit register for signal <mem<1><0>>.
    Found 1-bit register for signal <mem<2><31>>.
    Found 1-bit register for signal <mem<2><30>>.
    Found 1-bit register for signal <mem<2><29>>.
    Found 1-bit register for signal <mem<2><28>>.
    Found 1-bit register for signal <mem<2><27>>.
    Found 1-bit register for signal <mem<2><26>>.
    Found 1-bit register for signal <mem<2><25>>.
    Found 1-bit register for signal <mem<2><24>>.
    Found 1-bit register for signal <mem<2><23>>.
    Found 1-bit register for signal <mem<2><22>>.
    Found 1-bit register for signal <mem<2><21>>.
    Found 1-bit register for signal <mem<2><20>>.
    Found 1-bit register for signal <mem<2><19>>.
    Found 1-bit register for signal <mem<2><18>>.
    Found 1-bit register for signal <mem<2><17>>.
    Found 1-bit register for signal <mem<2><16>>.
    Found 1-bit register for signal <mem<2><15>>.
    Found 1-bit register for signal <mem<2><14>>.
    Found 1-bit register for signal <mem<2><13>>.
    Found 1-bit register for signal <mem<2><12>>.
    Found 1-bit register for signal <mem<2><11>>.
    Found 1-bit register for signal <mem<2><10>>.
    Found 1-bit register for signal <mem<2><9>>.
    Found 1-bit register for signal <mem<2><8>>.
    Found 1-bit register for signal <mem<2><7>>.
    Found 1-bit register for signal <mem<2><6>>.
    Found 1-bit register for signal <mem<2><5>>.
    Found 1-bit register for signal <mem<2><4>>.
    Found 1-bit register for signal <mem<2><3>>.
    Found 1-bit register for signal <mem<2><2>>.
    Found 1-bit register for signal <mem<2><1>>.
    Found 1-bit register for signal <mem<2><0>>.
    Found 1-bit register for signal <mem<3><31>>.
    Found 1-bit register for signal <mem<3><30>>.
    Found 1-bit register for signal <mem<3><29>>.
    Found 1-bit register for signal <mem<3><28>>.
    Found 1-bit register for signal <mem<3><27>>.
    Found 1-bit register for signal <mem<3><26>>.
    Found 1-bit register for signal <mem<3><25>>.
    Found 1-bit register for signal <mem<3><24>>.
    Found 1-bit register for signal <mem<3><23>>.
    Found 1-bit register for signal <mem<3><22>>.
    Found 1-bit register for signal <mem<3><21>>.
    Found 1-bit register for signal <mem<3><20>>.
    Found 1-bit register for signal <mem<3><19>>.
    Found 1-bit register for signal <mem<3><18>>.
    Found 1-bit register for signal <mem<3><17>>.
    Found 1-bit register for signal <mem<3><16>>.
    Found 1-bit register for signal <mem<3><15>>.
    Found 1-bit register for signal <mem<3><14>>.
    Found 1-bit register for signal <mem<3><13>>.
    Found 1-bit register for signal <mem<3><12>>.
    Found 1-bit register for signal <mem<3><11>>.
    Found 1-bit register for signal <mem<3><10>>.
    Found 1-bit register for signal <mem<3><9>>.
    Found 1-bit register for signal <mem<3><8>>.
    Found 1-bit register for signal <mem<3><7>>.
    Found 1-bit register for signal <mem<3><6>>.
    Found 1-bit register for signal <mem<3><5>>.
    Found 1-bit register for signal <mem<3><4>>.
    Found 1-bit register for signal <mem<3><3>>.
    Found 1-bit register for signal <mem<3><2>>.
    Found 1-bit register for signal <mem<3><1>>.
    Found 1-bit register for signal <mem<3><0>>.
    Found 1-bit register for signal <mem<4><31>>.
    Found 1-bit register for signal <mem<4><30>>.
    Found 1-bit register for signal <mem<4><29>>.
    Found 1-bit register for signal <mem<4><28>>.
    Found 1-bit register for signal <mem<4><27>>.
    Found 1-bit register for signal <mem<4><26>>.
    Found 1-bit register for signal <mem<4><25>>.
    Found 1-bit register for signal <mem<4><24>>.
    Found 1-bit register for signal <mem<4><23>>.
    Found 1-bit register for signal <mem<4><22>>.
    Found 1-bit register for signal <mem<4><21>>.
    Found 1-bit register for signal <mem<4><20>>.
    Found 1-bit register for signal <mem<4><19>>.
    Found 1-bit register for signal <mem<4><18>>.
    Found 1-bit register for signal <mem<4><17>>.
    Found 1-bit register for signal <mem<4><16>>.
    Found 1-bit register for signal <mem<4><15>>.
    Found 1-bit register for signal <mem<4><14>>.
    Found 1-bit register for signal <mem<4><13>>.
    Found 1-bit register for signal <mem<4><12>>.
    Found 1-bit register for signal <mem<4><11>>.
    Found 1-bit register for signal <mem<4><10>>.
    Found 1-bit register for signal <mem<4><9>>.
    Found 1-bit register for signal <mem<4><8>>.
    Found 1-bit register for signal <mem<4><7>>.
    Found 1-bit register for signal <mem<4><6>>.
    Found 1-bit register for signal <mem<4><5>>.
    Found 1-bit register for signal <mem<4><4>>.
    Found 1-bit register for signal <mem<4><3>>.
    Found 1-bit register for signal <mem<4><2>>.
    Found 1-bit register for signal <mem<4><1>>.
    Found 1-bit register for signal <mem<4><0>>.
    Found 1-bit register for signal <mem<5><31>>.
    Found 1-bit register for signal <mem<5><30>>.
    Found 1-bit register for signal <mem<5><29>>.
    Found 1-bit register for signal <mem<5><28>>.
    Found 1-bit register for signal <mem<5><27>>.
    Found 1-bit register for signal <mem<5><26>>.
    Found 1-bit register for signal <mem<5><25>>.
    Found 1-bit register for signal <mem<5><24>>.
    Found 1-bit register for signal <mem<5><23>>.
    Found 1-bit register for signal <mem<5><22>>.
    Found 1-bit register for signal <mem<5><21>>.
    Found 1-bit register for signal <mem<5><20>>.
    Found 1-bit register for signal <mem<5><19>>.
    Found 1-bit register for signal <mem<5><18>>.
    Found 1-bit register for signal <mem<5><17>>.
    Found 1-bit register for signal <mem<5><16>>.
    Found 1-bit register for signal <mem<5><15>>.
    Found 1-bit register for signal <mem<5><14>>.
    Found 1-bit register for signal <mem<5><13>>.
    Found 1-bit register for signal <mem<5><12>>.
    Found 1-bit register for signal <mem<5><11>>.
    Found 1-bit register for signal <mem<5><10>>.
    Found 1-bit register for signal <mem<5><9>>.
    Found 1-bit register for signal <mem<5><8>>.
    Found 1-bit register for signal <mem<5><7>>.
    Found 1-bit register for signal <mem<5><6>>.
    Found 1-bit register for signal <mem<5><5>>.
    Found 1-bit register for signal <mem<5><4>>.
    Found 1-bit register for signal <mem<5><3>>.
    Found 1-bit register for signal <mem<5><2>>.
    Found 1-bit register for signal <mem<5><1>>.
    Found 1-bit register for signal <mem<5><0>>.
    Found 1-bit register for signal <mem<6><31>>.
    Found 1-bit register for signal <mem<6><30>>.
    Found 1-bit register for signal <mem<6><29>>.
    Found 1-bit register for signal <mem<6><28>>.
    Found 1-bit register for signal <mem<6><27>>.
    Found 1-bit register for signal <mem<6><26>>.
    Found 1-bit register for signal <mem<6><25>>.
    Found 1-bit register for signal <mem<6><24>>.
    Found 1-bit register for signal <mem<6><23>>.
    Found 1-bit register for signal <mem<6><22>>.
    Found 1-bit register for signal <mem<6><21>>.
    Found 1-bit register for signal <mem<6><20>>.
    Found 1-bit register for signal <mem<6><19>>.
    Found 1-bit register for signal <mem<6><18>>.
    Found 1-bit register for signal <mem<6><17>>.
    Found 1-bit register for signal <mem<6><16>>.
    Found 1-bit register for signal <mem<6><15>>.
    Found 1-bit register for signal <mem<6><14>>.
    Found 1-bit register for signal <mem<6><13>>.
    Found 1-bit register for signal <mem<6><12>>.
    Found 1-bit register for signal <mem<6><11>>.
    Found 1-bit register for signal <mem<6><10>>.
    Found 1-bit register for signal <mem<6><9>>.
    Found 1-bit register for signal <mem<6><8>>.
    Found 1-bit register for signal <mem<6><7>>.
    Found 1-bit register for signal <mem<6><6>>.
    Found 1-bit register for signal <mem<6><5>>.
    Found 1-bit register for signal <mem<6><4>>.
    Found 1-bit register for signal <mem<6><3>>.
    Found 1-bit register for signal <mem<6><2>>.
    Found 1-bit register for signal <mem<6><1>>.
    Found 1-bit register for signal <mem<6><0>>.
    Found 1-bit register for signal <mem<7><31>>.
    Found 1-bit register for signal <mem<7><30>>.
    Found 1-bit register for signal <mem<7><29>>.
    Found 1-bit register for signal <mem<7><28>>.
    Found 1-bit register for signal <mem<7><27>>.
    Found 1-bit register for signal <mem<7><26>>.
    Found 1-bit register for signal <mem<7><25>>.
    Found 1-bit register for signal <mem<7><24>>.
    Found 1-bit register for signal <mem<7><23>>.
    Found 1-bit register for signal <mem<7><22>>.
    Found 1-bit register for signal <mem<7><21>>.
    Found 1-bit register for signal <mem<7><20>>.
    Found 1-bit register for signal <mem<7><19>>.
    Found 1-bit register for signal <mem<7><18>>.
    Found 1-bit register for signal <mem<7><17>>.
    Found 1-bit register for signal <mem<7><16>>.
    Found 1-bit register for signal <mem<7><15>>.
    Found 1-bit register for signal <mem<7><14>>.
    Found 1-bit register for signal <mem<7><13>>.
    Found 1-bit register for signal <mem<7><12>>.
    Found 1-bit register for signal <mem<7><11>>.
    Found 1-bit register for signal <mem<7><10>>.
    Found 1-bit register for signal <mem<7><9>>.
    Found 1-bit register for signal <mem<7><8>>.
    Found 1-bit register for signal <mem<7><7>>.
    Found 1-bit register for signal <mem<7><6>>.
    Found 1-bit register for signal <mem<7><5>>.
    Found 1-bit register for signal <mem<7><4>>.
    Found 1-bit register for signal <mem<7><3>>.
    Found 1-bit register for signal <mem<7><2>>.
    Found 1-bit register for signal <mem<7><1>>.
    Found 1-bit register for signal <mem<7><0>>.
    Found 1-bit register for signal <mem<8><31>>.
    Found 1-bit register for signal <mem<8><30>>.
    Found 1-bit register for signal <mem<8><29>>.
    Found 1-bit register for signal <mem<8><28>>.
    Found 1-bit register for signal <mem<8><27>>.
    Found 1-bit register for signal <mem<8><26>>.
    Found 1-bit register for signal <mem<8><25>>.
    Found 1-bit register for signal <mem<8><24>>.
    Found 1-bit register for signal <mem<8><23>>.
    Found 1-bit register for signal <mem<8><22>>.
    Found 1-bit register for signal <mem<8><21>>.
    Found 1-bit register for signal <mem<8><20>>.
    Found 1-bit register for signal <mem<8><19>>.
    Found 1-bit register for signal <mem<8><18>>.
    Found 1-bit register for signal <mem<8><17>>.
    Found 1-bit register for signal <mem<8><16>>.
    Found 1-bit register for signal <mem<8><15>>.
    Found 1-bit register for signal <mem<8><14>>.
    Found 1-bit register for signal <mem<8><13>>.
    Found 1-bit register for signal <mem<8><12>>.
    Found 1-bit register for signal <mem<8><11>>.
    Found 1-bit register for signal <mem<8><10>>.
    Found 1-bit register for signal <mem<8><9>>.
    Found 1-bit register for signal <mem<8><8>>.
    Found 1-bit register for signal <mem<8><7>>.
    Found 1-bit register for signal <mem<8><6>>.
    Found 1-bit register for signal <mem<8><5>>.
    Found 1-bit register for signal <mem<8><4>>.
    Found 1-bit register for signal <mem<8><3>>.
    Found 1-bit register for signal <mem<8><2>>.
    Found 1-bit register for signal <mem<8><1>>.
    Found 1-bit register for signal <mem<8><0>>.
    Found 1-bit register for signal <mem<9><31>>.
    Found 1-bit register for signal <mem<9><30>>.
    Found 1-bit register for signal <mem<9><29>>.
    Found 1-bit register for signal <mem<9><28>>.
    Found 1-bit register for signal <mem<9><27>>.
    Found 1-bit register for signal <mem<9><26>>.
    Found 1-bit register for signal <mem<9><25>>.
    Found 1-bit register for signal <mem<9><24>>.
    Found 1-bit register for signal <mem<9><23>>.
    Found 1-bit register for signal <mem<9><22>>.
    Found 1-bit register for signal <mem<9><21>>.
    Found 1-bit register for signal <mem<9><20>>.
    Found 1-bit register for signal <mem<9><19>>.
    Found 1-bit register for signal <mem<9><18>>.
    Found 1-bit register for signal <mem<9><17>>.
    Found 1-bit register for signal <mem<9><16>>.
    Found 1-bit register for signal <mem<9><15>>.
    Found 1-bit register for signal <mem<9><14>>.
    Found 1-bit register for signal <mem<9><13>>.
    Found 1-bit register for signal <mem<9><12>>.
    Found 1-bit register for signal <mem<9><11>>.
    Found 1-bit register for signal <mem<9><10>>.
    Found 1-bit register for signal <mem<9><9>>.
    Found 1-bit register for signal <mem<9><8>>.
    Found 1-bit register for signal <mem<9><7>>.
    Found 1-bit register for signal <mem<9><6>>.
    Found 1-bit register for signal <mem<9><5>>.
    Found 1-bit register for signal <mem<9><4>>.
    Found 1-bit register for signal <mem<9><3>>.
    Found 1-bit register for signal <mem<9><2>>.
    Found 1-bit register for signal <mem<9><1>>.
    Found 1-bit register for signal <mem<9><0>>.
    Found 1-bit register for signal <mem<10><31>>.
    Found 1-bit register for signal <mem<10><30>>.
    Found 1-bit register for signal <mem<10><29>>.
    Found 1-bit register for signal <mem<10><28>>.
    Found 1-bit register for signal <mem<10><27>>.
    Found 1-bit register for signal <mem<10><26>>.
    Found 1-bit register for signal <mem<10><25>>.
    Found 1-bit register for signal <mem<10><24>>.
    Found 1-bit register for signal <mem<10><23>>.
    Found 1-bit register for signal <mem<10><22>>.
    Found 1-bit register for signal <mem<10><21>>.
    Found 1-bit register for signal <mem<10><20>>.
    Found 1-bit register for signal <mem<10><19>>.
    Found 1-bit register for signal <mem<10><18>>.
    Found 1-bit register for signal <mem<10><17>>.
    Found 1-bit register for signal <mem<10><16>>.
    Found 1-bit register for signal <mem<10><15>>.
    Found 1-bit register for signal <mem<10><14>>.
    Found 1-bit register for signal <mem<10><13>>.
    Found 1-bit register for signal <mem<10><12>>.
    Found 1-bit register for signal <mem<10><11>>.
    Found 1-bit register for signal <mem<10><10>>.
    Found 1-bit register for signal <mem<10><9>>.
    Found 1-bit register for signal <mem<10><8>>.
    Found 1-bit register for signal <mem<10><7>>.
    Found 1-bit register for signal <mem<10><6>>.
    Found 1-bit register for signal <mem<10><5>>.
    Found 1-bit register for signal <mem<10><4>>.
    Found 1-bit register for signal <mem<10><3>>.
    Found 1-bit register for signal <mem<10><2>>.
    Found 1-bit register for signal <mem<10><1>>.
    Found 1-bit register for signal <mem<10><0>>.
    Found 1-bit register for signal <mem<11><31>>.
    Found 1-bit register for signal <mem<11><30>>.
    Found 1-bit register for signal <mem<11><29>>.
    Found 1-bit register for signal <mem<11><28>>.
    Found 1-bit register for signal <mem<11><27>>.
    Found 1-bit register for signal <mem<11><26>>.
    Found 1-bit register for signal <mem<11><25>>.
    Found 1-bit register for signal <mem<11><24>>.
    Found 1-bit register for signal <mem<11><23>>.
    Found 1-bit register for signal <mem<11><22>>.
    Found 1-bit register for signal <mem<11><21>>.
    Found 1-bit register for signal <mem<11><20>>.
    Found 1-bit register for signal <mem<11><19>>.
    Found 1-bit register for signal <mem<11><18>>.
    Found 1-bit register for signal <mem<11><17>>.
    Found 1-bit register for signal <mem<11><16>>.
    Found 1-bit register for signal <mem<11><15>>.
    Found 1-bit register for signal <mem<11><14>>.
    Found 1-bit register for signal <mem<11><13>>.
    Found 1-bit register for signal <mem<11><12>>.
    Found 1-bit register for signal <mem<11><11>>.
    Found 1-bit register for signal <mem<11><10>>.
    Found 1-bit register for signal <mem<11><9>>.
    Found 1-bit register for signal <mem<11><8>>.
    Found 1-bit register for signal <mem<11><7>>.
    Found 1-bit register for signal <mem<11><6>>.
    Found 1-bit register for signal <mem<11><5>>.
    Found 1-bit register for signal <mem<11><4>>.
    Found 1-bit register for signal <mem<11><3>>.
    Found 1-bit register for signal <mem<11><2>>.
    Found 1-bit register for signal <mem<11><1>>.
    Found 1-bit register for signal <mem<11><0>>.
    Found 1-bit register for signal <mem<12><31>>.
    Found 1-bit register for signal <mem<12><30>>.
    Found 1-bit register for signal <mem<12><29>>.
    Found 1-bit register for signal <mem<12><28>>.
    Found 1-bit register for signal <mem<12><27>>.
    Found 1-bit register for signal <mem<12><26>>.
    Found 1-bit register for signal <mem<12><25>>.
    Found 1-bit register for signal <mem<12><24>>.
    Found 1-bit register for signal <mem<12><23>>.
    Found 1-bit register for signal <mem<12><22>>.
    Found 1-bit register for signal <mem<12><21>>.
    Found 1-bit register for signal <mem<12><20>>.
    Found 1-bit register for signal <mem<12><19>>.
    Found 1-bit register for signal <mem<12><18>>.
    Found 1-bit register for signal <mem<12><17>>.
    Found 1-bit register for signal <mem<12><16>>.
    Found 1-bit register for signal <mem<12><15>>.
    Found 1-bit register for signal <mem<12><14>>.
    Found 1-bit register for signal <mem<12><13>>.
    Found 1-bit register for signal <mem<12><12>>.
    Found 1-bit register for signal <mem<12><11>>.
    Found 1-bit register for signal <mem<12><10>>.
    Found 1-bit register for signal <mem<12><9>>.
    Found 1-bit register for signal <mem<12><8>>.
    Found 1-bit register for signal <mem<12><7>>.
    Found 1-bit register for signal <mem<12><6>>.
    Found 1-bit register for signal <mem<12><5>>.
    Found 1-bit register for signal <mem<12><4>>.
    Found 1-bit register for signal <mem<12><3>>.
    Found 1-bit register for signal <mem<12><2>>.
    Found 1-bit register for signal <mem<12><1>>.
    Found 1-bit register for signal <mem<12><0>>.
    Found 1-bit register for signal <mem<13><31>>.
    Found 1-bit register for signal <mem<13><30>>.
    Found 1-bit register for signal <mem<13><29>>.
    Found 1-bit register for signal <mem<13><28>>.
    Found 1-bit register for signal <mem<13><27>>.
    Found 1-bit register for signal <mem<13><26>>.
    Found 1-bit register for signal <mem<13><25>>.
    Found 1-bit register for signal <mem<13><24>>.
    Found 1-bit register for signal <mem<13><23>>.
    Found 1-bit register for signal <mem<13><22>>.
    Found 1-bit register for signal <mem<13><21>>.
    Found 1-bit register for signal <mem<13><20>>.
    Found 1-bit register for signal <mem<13><19>>.
    Found 1-bit register for signal <mem<13><18>>.
    Found 1-bit register for signal <mem<13><17>>.
    Found 1-bit register for signal <mem<13><16>>.
    Found 1-bit register for signal <mem<13><15>>.
    Found 1-bit register for signal <mem<13><14>>.
    Found 1-bit register for signal <mem<13><13>>.
    Found 1-bit register for signal <mem<13><12>>.
    Found 1-bit register for signal <mem<13><11>>.
    Found 1-bit register for signal <mem<13><10>>.
    Found 1-bit register for signal <mem<13><9>>.
    Found 1-bit register for signal <mem<13><8>>.
    Found 1-bit register for signal <mem<13><7>>.
    Found 1-bit register for signal <mem<13><6>>.
    Found 1-bit register for signal <mem<13><5>>.
    Found 1-bit register for signal <mem<13><4>>.
    Found 1-bit register for signal <mem<13><3>>.
    Found 1-bit register for signal <mem<13><2>>.
    Found 1-bit register for signal <mem<13><1>>.
    Found 1-bit register for signal <mem<13><0>>.
    Found 1-bit register for signal <mem<14><31>>.
    Found 1-bit register for signal <mem<14><30>>.
    Found 1-bit register for signal <mem<14><29>>.
    Found 1-bit register for signal <mem<14><28>>.
    Found 1-bit register for signal <mem<14><27>>.
    Found 1-bit register for signal <mem<14><26>>.
    Found 1-bit register for signal <mem<14><25>>.
    Found 1-bit register for signal <mem<14><24>>.
    Found 1-bit register for signal <mem<14><23>>.
    Found 1-bit register for signal <mem<14><22>>.
    Found 1-bit register for signal <mem<14><21>>.
    Found 1-bit register for signal <mem<14><20>>.
    Found 1-bit register for signal <mem<14><19>>.
    Found 1-bit register for signal <mem<14><18>>.
    Found 1-bit register for signal <mem<14><17>>.
    Found 1-bit register for signal <mem<14><16>>.
    Found 1-bit register for signal <mem<14><15>>.
    Found 1-bit register for signal <mem<14><14>>.
    Found 1-bit register for signal <mem<14><13>>.
    Found 1-bit register for signal <mem<14><12>>.
    Found 1-bit register for signal <mem<14><11>>.
    Found 1-bit register for signal <mem<14><10>>.
    Found 1-bit register for signal <mem<14><9>>.
    Found 1-bit register for signal <mem<14><8>>.
    Found 1-bit register for signal <mem<14><7>>.
    Found 1-bit register for signal <mem<14><6>>.
    Found 1-bit register for signal <mem<14><5>>.
    Found 1-bit register for signal <mem<14><4>>.
    Found 1-bit register for signal <mem<14><3>>.
    Found 1-bit register for signal <mem<14><2>>.
    Found 1-bit register for signal <mem<14><1>>.
    Found 1-bit register for signal <mem<14><0>>.
    Found 1-bit register for signal <mem<15><31>>.
    Found 1-bit register for signal <mem<15><30>>.
    Found 1-bit register for signal <mem<15><29>>.
    Found 1-bit register for signal <mem<15><28>>.
    Found 1-bit register for signal <mem<15><27>>.
    Found 1-bit register for signal <mem<15><26>>.
    Found 1-bit register for signal <mem<15><25>>.
    Found 1-bit register for signal <mem<15><24>>.
    Found 1-bit register for signal <mem<15><23>>.
    Found 1-bit register for signal <mem<15><22>>.
    Found 1-bit register for signal <mem<15><21>>.
    Found 1-bit register for signal <mem<15><20>>.
    Found 1-bit register for signal <mem<15><19>>.
    Found 1-bit register for signal <mem<15><18>>.
    Found 1-bit register for signal <mem<15><17>>.
    Found 1-bit register for signal <mem<15><16>>.
    Found 1-bit register for signal <mem<15><15>>.
    Found 1-bit register for signal <mem<15><14>>.
    Found 1-bit register for signal <mem<15><13>>.
    Found 1-bit register for signal <mem<15><12>>.
    Found 1-bit register for signal <mem<15><11>>.
    Found 1-bit register for signal <mem<15><10>>.
    Found 1-bit register for signal <mem<15><9>>.
    Found 1-bit register for signal <mem<15><8>>.
    Found 1-bit register for signal <mem<15><7>>.
    Found 1-bit register for signal <mem<15><6>>.
    Found 1-bit register for signal <mem<15><5>>.
    Found 1-bit register for signal <mem<15><4>>.
    Found 1-bit register for signal <mem<15><3>>.
    Found 1-bit register for signal <mem<15><2>>.
    Found 1-bit register for signal <mem<15><1>>.
    Found 1-bit register for signal <mem<15><0>>.
    Found 4-bit subtractor for signal <index[3]_GND_38_o_sub_4_OUT> created at line 277.
    Found 4-bit adder for signal <index[3]_GND_38_o_add_4_OUT> created at line 279.
    Found 32-bit 16-to-1 multiplexer for signal <dout> created at line 250.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 518 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <image_filter_INPUT_STREAM_fifo_1> synthesized.

Synthesizing Unit <image_filter_INPUT_STREAM_fifo_2>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/image_filter_INPUT_STREAM_if.v".
        DATA_BITS = 4
        DEPTH_BITS = 4
    Found 1-bit register for signal <empty>.
    Found 4-bit register for signal <index>.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <mem<0><3>>.
    Found 1-bit register for signal <mem<0><2>>.
    Found 1-bit register for signal <mem<0><1>>.
    Found 1-bit register for signal <mem<0><0>>.
    Found 1-bit register for signal <mem<1><3>>.
    Found 1-bit register for signal <mem<1><2>>.
    Found 1-bit register for signal <mem<1><1>>.
    Found 1-bit register for signal <mem<1><0>>.
    Found 1-bit register for signal <mem<2><3>>.
    Found 1-bit register for signal <mem<2><2>>.
    Found 1-bit register for signal <mem<2><1>>.
    Found 1-bit register for signal <mem<2><0>>.
    Found 1-bit register for signal <mem<3><3>>.
    Found 1-bit register for signal <mem<3><2>>.
    Found 1-bit register for signal <mem<3><1>>.
    Found 1-bit register for signal <mem<3><0>>.
    Found 1-bit register for signal <mem<4><3>>.
    Found 1-bit register for signal <mem<4><2>>.
    Found 1-bit register for signal <mem<4><1>>.
    Found 1-bit register for signal <mem<4><0>>.
    Found 1-bit register for signal <mem<5><3>>.
    Found 1-bit register for signal <mem<5><2>>.
    Found 1-bit register for signal <mem<5><1>>.
    Found 1-bit register for signal <mem<5><0>>.
    Found 1-bit register for signal <mem<6><3>>.
    Found 1-bit register for signal <mem<6><2>>.
    Found 1-bit register for signal <mem<6><1>>.
    Found 1-bit register for signal <mem<6><0>>.
    Found 1-bit register for signal <mem<7><3>>.
    Found 1-bit register for signal <mem<7><2>>.
    Found 1-bit register for signal <mem<7><1>>.
    Found 1-bit register for signal <mem<7><0>>.
    Found 1-bit register for signal <mem<8><3>>.
    Found 1-bit register for signal <mem<8><2>>.
    Found 1-bit register for signal <mem<8><1>>.
    Found 1-bit register for signal <mem<8><0>>.
    Found 1-bit register for signal <mem<9><3>>.
    Found 1-bit register for signal <mem<9><2>>.
    Found 1-bit register for signal <mem<9><1>>.
    Found 1-bit register for signal <mem<9><0>>.
    Found 1-bit register for signal <mem<10><3>>.
    Found 1-bit register for signal <mem<10><2>>.
    Found 1-bit register for signal <mem<10><1>>.
    Found 1-bit register for signal <mem<10><0>>.
    Found 1-bit register for signal <mem<11><3>>.
    Found 1-bit register for signal <mem<11><2>>.
    Found 1-bit register for signal <mem<11><1>>.
    Found 1-bit register for signal <mem<11><0>>.
    Found 1-bit register for signal <mem<12><3>>.
    Found 1-bit register for signal <mem<12><2>>.
    Found 1-bit register for signal <mem<12><1>>.
    Found 1-bit register for signal <mem<12><0>>.
    Found 1-bit register for signal <mem<13><3>>.
    Found 1-bit register for signal <mem<13><2>>.
    Found 1-bit register for signal <mem<13><1>>.
    Found 1-bit register for signal <mem<13><0>>.
    Found 1-bit register for signal <mem<14><3>>.
    Found 1-bit register for signal <mem<14><2>>.
    Found 1-bit register for signal <mem<14><1>>.
    Found 1-bit register for signal <mem<14><0>>.
    Found 1-bit register for signal <mem<15><3>>.
    Found 1-bit register for signal <mem<15><2>>.
    Found 1-bit register for signal <mem<15><1>>.
    Found 1-bit register for signal <mem<15><0>>.
    Found 4-bit subtractor for signal <index[3]_GND_40_o_sub_4_OUT> created at line 277.
    Found 4-bit adder for signal <index[3]_GND_40_o_add_4_OUT> created at line 279.
    Found 4-bit 16-to-1 multiplexer for signal <dout> created at line 250.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  70 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <image_filter_INPUT_STREAM_fifo_2> synthesized.

Synthesizing Unit <image_filter_INPUT_STREAM_fifo_3>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/image_filter_INPUT_STREAM_if.v".
        DATA_BITS = 1
        DEPTH_BITS = 4
    Found 1-bit register for signal <empty>.
    Found 4-bit register for signal <index>.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <mem<0>>.
    Found 1-bit register for signal <mem<1>>.
    Found 1-bit register for signal <mem<2>>.
    Found 1-bit register for signal <mem<3>>.
    Found 1-bit register for signal <mem<4>>.
    Found 1-bit register for signal <mem<5>>.
    Found 1-bit register for signal <mem<6>>.
    Found 1-bit register for signal <mem<7>>.
    Found 1-bit register for signal <mem<8>>.
    Found 1-bit register for signal <mem<9>>.
    Found 1-bit register for signal <mem<10>>.
    Found 1-bit register for signal <mem<11>>.
    Found 1-bit register for signal <mem<12>>.
    Found 1-bit register for signal <mem<13>>.
    Found 1-bit register for signal <mem<14>>.
    Found 1-bit register for signal <mem<15>>.
    Found 4-bit subtractor for signal <index[3]_GND_42_o_sub_4_OUT> created at line 277.
    Found 4-bit adder for signal <index[3]_GND_42_o_add_4_OUT> created at line 279.
    Found 1-bit 16-to-1 multiplexer for signal <dout> created at line 250.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <image_filter_INPUT_STREAM_fifo_3> synthesized.

Synthesizing Unit <image_filter_OUTPUT_STREAM_if>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/image_filter_OUTPUT_STREAM_if.v".
    Summary:
	no macro.
Unit <image_filter_OUTPUT_STREAM_if> synthesized.

Synthesizing Unit <image_filter_OUTPUT_STREAM_reg_slice>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/image_filter_OUTPUT_STREAM_if.v".
        N = 44
    Found 44-bit register for signal <data_p2>.
    Found 1-bit register for signal <s_ready_t>.
    Found 2-bit register for signal <state>.
    Found 44-bit register for signal <data_p1>.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (negative)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 10                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit 4-to-1 multiplexer for signal <next> created at line 379.
    Summary:
	inferred  89 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <image_filter_OUTPUT_STREAM_reg_slice> synthesized.

Synthesizing Unit <image_filter_OUTPUT_STREAM_fifo_1>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/image_filter_OUTPUT_STREAM_if.v".
        DATA_BITS = 32
        DEPTH_BITS = 4
    Found 1-bit register for signal <empty>.
    Found 4-bit register for signal <index>.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <mem<0><31>>.
    Found 1-bit register for signal <mem<0><30>>.
    Found 1-bit register for signal <mem<0><29>>.
    Found 1-bit register for signal <mem<0><28>>.
    Found 1-bit register for signal <mem<0><27>>.
    Found 1-bit register for signal <mem<0><26>>.
    Found 1-bit register for signal <mem<0><25>>.
    Found 1-bit register for signal <mem<0><24>>.
    Found 1-bit register for signal <mem<0><23>>.
    Found 1-bit register for signal <mem<0><22>>.
    Found 1-bit register for signal <mem<0><21>>.
    Found 1-bit register for signal <mem<0><20>>.
    Found 1-bit register for signal <mem<0><19>>.
    Found 1-bit register for signal <mem<0><18>>.
    Found 1-bit register for signal <mem<0><17>>.
    Found 1-bit register for signal <mem<0><16>>.
    Found 1-bit register for signal <mem<0><15>>.
    Found 1-bit register for signal <mem<0><14>>.
    Found 1-bit register for signal <mem<0><13>>.
    Found 1-bit register for signal <mem<0><12>>.
    Found 1-bit register for signal <mem<0><11>>.
    Found 1-bit register for signal <mem<0><10>>.
    Found 1-bit register for signal <mem<0><9>>.
    Found 1-bit register for signal <mem<0><8>>.
    Found 1-bit register for signal <mem<0><7>>.
    Found 1-bit register for signal <mem<0><6>>.
    Found 1-bit register for signal <mem<0><5>>.
    Found 1-bit register for signal <mem<0><4>>.
    Found 1-bit register for signal <mem<0><3>>.
    Found 1-bit register for signal <mem<0><2>>.
    Found 1-bit register for signal <mem<0><1>>.
    Found 1-bit register for signal <mem<0><0>>.
    Found 1-bit register for signal <mem<1><31>>.
    Found 1-bit register for signal <mem<1><30>>.
    Found 1-bit register for signal <mem<1><29>>.
    Found 1-bit register for signal <mem<1><28>>.
    Found 1-bit register for signal <mem<1><27>>.
    Found 1-bit register for signal <mem<1><26>>.
    Found 1-bit register for signal <mem<1><25>>.
    Found 1-bit register for signal <mem<1><24>>.
    Found 1-bit register for signal <mem<1><23>>.
    Found 1-bit register for signal <mem<1><22>>.
    Found 1-bit register for signal <mem<1><21>>.
    Found 1-bit register for signal <mem<1><20>>.
    Found 1-bit register for signal <mem<1><19>>.
    Found 1-bit register for signal <mem<1><18>>.
    Found 1-bit register for signal <mem<1><17>>.
    Found 1-bit register for signal <mem<1><16>>.
    Found 1-bit register for signal <mem<1><15>>.
    Found 1-bit register for signal <mem<1><14>>.
    Found 1-bit register for signal <mem<1><13>>.
    Found 1-bit register for signal <mem<1><12>>.
    Found 1-bit register for signal <mem<1><11>>.
    Found 1-bit register for signal <mem<1><10>>.
    Found 1-bit register for signal <mem<1><9>>.
    Found 1-bit register for signal <mem<1><8>>.
    Found 1-bit register for signal <mem<1><7>>.
    Found 1-bit register for signal <mem<1><6>>.
    Found 1-bit register for signal <mem<1><5>>.
    Found 1-bit register for signal <mem<1><4>>.
    Found 1-bit register for signal <mem<1><3>>.
    Found 1-bit register for signal <mem<1><2>>.
    Found 1-bit register for signal <mem<1><1>>.
    Found 1-bit register for signal <mem<1><0>>.
    Found 1-bit register for signal <mem<2><31>>.
    Found 1-bit register for signal <mem<2><30>>.
    Found 1-bit register for signal <mem<2><29>>.
    Found 1-bit register for signal <mem<2><28>>.
    Found 1-bit register for signal <mem<2><27>>.
    Found 1-bit register for signal <mem<2><26>>.
    Found 1-bit register for signal <mem<2><25>>.
    Found 1-bit register for signal <mem<2><24>>.
    Found 1-bit register for signal <mem<2><23>>.
    Found 1-bit register for signal <mem<2><22>>.
    Found 1-bit register for signal <mem<2><21>>.
    Found 1-bit register for signal <mem<2><20>>.
    Found 1-bit register for signal <mem<2><19>>.
    Found 1-bit register for signal <mem<2><18>>.
    Found 1-bit register for signal <mem<2><17>>.
    Found 1-bit register for signal <mem<2><16>>.
    Found 1-bit register for signal <mem<2><15>>.
    Found 1-bit register for signal <mem<2><14>>.
    Found 1-bit register for signal <mem<2><13>>.
    Found 1-bit register for signal <mem<2><12>>.
    Found 1-bit register for signal <mem<2><11>>.
    Found 1-bit register for signal <mem<2><10>>.
    Found 1-bit register for signal <mem<2><9>>.
    Found 1-bit register for signal <mem<2><8>>.
    Found 1-bit register for signal <mem<2><7>>.
    Found 1-bit register for signal <mem<2><6>>.
    Found 1-bit register for signal <mem<2><5>>.
    Found 1-bit register for signal <mem<2><4>>.
    Found 1-bit register for signal <mem<2><3>>.
    Found 1-bit register for signal <mem<2><2>>.
    Found 1-bit register for signal <mem<2><1>>.
    Found 1-bit register for signal <mem<2><0>>.
    Found 1-bit register for signal <mem<3><31>>.
    Found 1-bit register for signal <mem<3><30>>.
    Found 1-bit register for signal <mem<3><29>>.
    Found 1-bit register for signal <mem<3><28>>.
    Found 1-bit register for signal <mem<3><27>>.
    Found 1-bit register for signal <mem<3><26>>.
    Found 1-bit register for signal <mem<3><25>>.
    Found 1-bit register for signal <mem<3><24>>.
    Found 1-bit register for signal <mem<3><23>>.
    Found 1-bit register for signal <mem<3><22>>.
    Found 1-bit register for signal <mem<3><21>>.
    Found 1-bit register for signal <mem<3><20>>.
    Found 1-bit register for signal <mem<3><19>>.
    Found 1-bit register for signal <mem<3><18>>.
    Found 1-bit register for signal <mem<3><17>>.
    Found 1-bit register for signal <mem<3><16>>.
    Found 1-bit register for signal <mem<3><15>>.
    Found 1-bit register for signal <mem<3><14>>.
    Found 1-bit register for signal <mem<3><13>>.
    Found 1-bit register for signal <mem<3><12>>.
    Found 1-bit register for signal <mem<3><11>>.
    Found 1-bit register for signal <mem<3><10>>.
    Found 1-bit register for signal <mem<3><9>>.
    Found 1-bit register for signal <mem<3><8>>.
    Found 1-bit register for signal <mem<3><7>>.
    Found 1-bit register for signal <mem<3><6>>.
    Found 1-bit register for signal <mem<3><5>>.
    Found 1-bit register for signal <mem<3><4>>.
    Found 1-bit register for signal <mem<3><3>>.
    Found 1-bit register for signal <mem<3><2>>.
    Found 1-bit register for signal <mem<3><1>>.
    Found 1-bit register for signal <mem<3><0>>.
    Found 1-bit register for signal <mem<4><31>>.
    Found 1-bit register for signal <mem<4><30>>.
    Found 1-bit register for signal <mem<4><29>>.
    Found 1-bit register for signal <mem<4><28>>.
    Found 1-bit register for signal <mem<4><27>>.
    Found 1-bit register for signal <mem<4><26>>.
    Found 1-bit register for signal <mem<4><25>>.
    Found 1-bit register for signal <mem<4><24>>.
    Found 1-bit register for signal <mem<4><23>>.
    Found 1-bit register for signal <mem<4><22>>.
    Found 1-bit register for signal <mem<4><21>>.
    Found 1-bit register for signal <mem<4><20>>.
    Found 1-bit register for signal <mem<4><19>>.
    Found 1-bit register for signal <mem<4><18>>.
    Found 1-bit register for signal <mem<4><17>>.
    Found 1-bit register for signal <mem<4><16>>.
    Found 1-bit register for signal <mem<4><15>>.
    Found 1-bit register for signal <mem<4><14>>.
    Found 1-bit register for signal <mem<4><13>>.
    Found 1-bit register for signal <mem<4><12>>.
    Found 1-bit register for signal <mem<4><11>>.
    Found 1-bit register for signal <mem<4><10>>.
    Found 1-bit register for signal <mem<4><9>>.
    Found 1-bit register for signal <mem<4><8>>.
    Found 1-bit register for signal <mem<4><7>>.
    Found 1-bit register for signal <mem<4><6>>.
    Found 1-bit register for signal <mem<4><5>>.
    Found 1-bit register for signal <mem<4><4>>.
    Found 1-bit register for signal <mem<4><3>>.
    Found 1-bit register for signal <mem<4><2>>.
    Found 1-bit register for signal <mem<4><1>>.
    Found 1-bit register for signal <mem<4><0>>.
    Found 1-bit register for signal <mem<5><31>>.
    Found 1-bit register for signal <mem<5><30>>.
    Found 1-bit register for signal <mem<5><29>>.
    Found 1-bit register for signal <mem<5><28>>.
    Found 1-bit register for signal <mem<5><27>>.
    Found 1-bit register for signal <mem<5><26>>.
    Found 1-bit register for signal <mem<5><25>>.
    Found 1-bit register for signal <mem<5><24>>.
    Found 1-bit register for signal <mem<5><23>>.
    Found 1-bit register for signal <mem<5><22>>.
    Found 1-bit register for signal <mem<5><21>>.
    Found 1-bit register for signal <mem<5><20>>.
    Found 1-bit register for signal <mem<5><19>>.
    Found 1-bit register for signal <mem<5><18>>.
    Found 1-bit register for signal <mem<5><17>>.
    Found 1-bit register for signal <mem<5><16>>.
    Found 1-bit register for signal <mem<5><15>>.
    Found 1-bit register for signal <mem<5><14>>.
    Found 1-bit register for signal <mem<5><13>>.
    Found 1-bit register for signal <mem<5><12>>.
    Found 1-bit register for signal <mem<5><11>>.
    Found 1-bit register for signal <mem<5><10>>.
    Found 1-bit register for signal <mem<5><9>>.
    Found 1-bit register for signal <mem<5><8>>.
    Found 1-bit register for signal <mem<5><7>>.
    Found 1-bit register for signal <mem<5><6>>.
    Found 1-bit register for signal <mem<5><5>>.
    Found 1-bit register for signal <mem<5><4>>.
    Found 1-bit register for signal <mem<5><3>>.
    Found 1-bit register for signal <mem<5><2>>.
    Found 1-bit register for signal <mem<5><1>>.
    Found 1-bit register for signal <mem<5><0>>.
    Found 1-bit register for signal <mem<6><31>>.
    Found 1-bit register for signal <mem<6><30>>.
    Found 1-bit register for signal <mem<6><29>>.
    Found 1-bit register for signal <mem<6><28>>.
    Found 1-bit register for signal <mem<6><27>>.
    Found 1-bit register for signal <mem<6><26>>.
    Found 1-bit register for signal <mem<6><25>>.
    Found 1-bit register for signal <mem<6><24>>.
    Found 1-bit register for signal <mem<6><23>>.
    Found 1-bit register for signal <mem<6><22>>.
    Found 1-bit register for signal <mem<6><21>>.
    Found 1-bit register for signal <mem<6><20>>.
    Found 1-bit register for signal <mem<6><19>>.
    Found 1-bit register for signal <mem<6><18>>.
    Found 1-bit register for signal <mem<6><17>>.
    Found 1-bit register for signal <mem<6><16>>.
    Found 1-bit register for signal <mem<6><15>>.
    Found 1-bit register for signal <mem<6><14>>.
    Found 1-bit register for signal <mem<6><13>>.
    Found 1-bit register for signal <mem<6><12>>.
    Found 1-bit register for signal <mem<6><11>>.
    Found 1-bit register for signal <mem<6><10>>.
    Found 1-bit register for signal <mem<6><9>>.
    Found 1-bit register for signal <mem<6><8>>.
    Found 1-bit register for signal <mem<6><7>>.
    Found 1-bit register for signal <mem<6><6>>.
    Found 1-bit register for signal <mem<6><5>>.
    Found 1-bit register for signal <mem<6><4>>.
    Found 1-bit register for signal <mem<6><3>>.
    Found 1-bit register for signal <mem<6><2>>.
    Found 1-bit register for signal <mem<6><1>>.
    Found 1-bit register for signal <mem<6><0>>.
    Found 1-bit register for signal <mem<7><31>>.
    Found 1-bit register for signal <mem<7><30>>.
    Found 1-bit register for signal <mem<7><29>>.
    Found 1-bit register for signal <mem<7><28>>.
    Found 1-bit register for signal <mem<7><27>>.
    Found 1-bit register for signal <mem<7><26>>.
    Found 1-bit register for signal <mem<7><25>>.
    Found 1-bit register for signal <mem<7><24>>.
    Found 1-bit register for signal <mem<7><23>>.
    Found 1-bit register for signal <mem<7><22>>.
    Found 1-bit register for signal <mem<7><21>>.
    Found 1-bit register for signal <mem<7><20>>.
    Found 1-bit register for signal <mem<7><19>>.
    Found 1-bit register for signal <mem<7><18>>.
    Found 1-bit register for signal <mem<7><17>>.
    Found 1-bit register for signal <mem<7><16>>.
    Found 1-bit register for signal <mem<7><15>>.
    Found 1-bit register for signal <mem<7><14>>.
    Found 1-bit register for signal <mem<7><13>>.
    Found 1-bit register for signal <mem<7><12>>.
    Found 1-bit register for signal <mem<7><11>>.
    Found 1-bit register for signal <mem<7><10>>.
    Found 1-bit register for signal <mem<7><9>>.
    Found 1-bit register for signal <mem<7><8>>.
    Found 1-bit register for signal <mem<7><7>>.
    Found 1-bit register for signal <mem<7><6>>.
    Found 1-bit register for signal <mem<7><5>>.
    Found 1-bit register for signal <mem<7><4>>.
    Found 1-bit register for signal <mem<7><3>>.
    Found 1-bit register for signal <mem<7><2>>.
    Found 1-bit register for signal <mem<7><1>>.
    Found 1-bit register for signal <mem<7><0>>.
    Found 1-bit register for signal <mem<8><31>>.
    Found 1-bit register for signal <mem<8><30>>.
    Found 1-bit register for signal <mem<8><29>>.
    Found 1-bit register for signal <mem<8><28>>.
    Found 1-bit register for signal <mem<8><27>>.
    Found 1-bit register for signal <mem<8><26>>.
    Found 1-bit register for signal <mem<8><25>>.
    Found 1-bit register for signal <mem<8><24>>.
    Found 1-bit register for signal <mem<8><23>>.
    Found 1-bit register for signal <mem<8><22>>.
    Found 1-bit register for signal <mem<8><21>>.
    Found 1-bit register for signal <mem<8><20>>.
    Found 1-bit register for signal <mem<8><19>>.
    Found 1-bit register for signal <mem<8><18>>.
    Found 1-bit register for signal <mem<8><17>>.
    Found 1-bit register for signal <mem<8><16>>.
    Found 1-bit register for signal <mem<8><15>>.
    Found 1-bit register for signal <mem<8><14>>.
    Found 1-bit register for signal <mem<8><13>>.
    Found 1-bit register for signal <mem<8><12>>.
    Found 1-bit register for signal <mem<8><11>>.
    Found 1-bit register for signal <mem<8><10>>.
    Found 1-bit register for signal <mem<8><9>>.
    Found 1-bit register for signal <mem<8><8>>.
    Found 1-bit register for signal <mem<8><7>>.
    Found 1-bit register for signal <mem<8><6>>.
    Found 1-bit register for signal <mem<8><5>>.
    Found 1-bit register for signal <mem<8><4>>.
    Found 1-bit register for signal <mem<8><3>>.
    Found 1-bit register for signal <mem<8><2>>.
    Found 1-bit register for signal <mem<8><1>>.
    Found 1-bit register for signal <mem<8><0>>.
    Found 1-bit register for signal <mem<9><31>>.
    Found 1-bit register for signal <mem<9><30>>.
    Found 1-bit register for signal <mem<9><29>>.
    Found 1-bit register for signal <mem<9><28>>.
    Found 1-bit register for signal <mem<9><27>>.
    Found 1-bit register for signal <mem<9><26>>.
    Found 1-bit register for signal <mem<9><25>>.
    Found 1-bit register for signal <mem<9><24>>.
    Found 1-bit register for signal <mem<9><23>>.
    Found 1-bit register for signal <mem<9><22>>.
    Found 1-bit register for signal <mem<9><21>>.
    Found 1-bit register for signal <mem<9><20>>.
    Found 1-bit register for signal <mem<9><19>>.
    Found 1-bit register for signal <mem<9><18>>.
    Found 1-bit register for signal <mem<9><17>>.
    Found 1-bit register for signal <mem<9><16>>.
    Found 1-bit register for signal <mem<9><15>>.
    Found 1-bit register for signal <mem<9><14>>.
    Found 1-bit register for signal <mem<9><13>>.
    Found 1-bit register for signal <mem<9><12>>.
    Found 1-bit register for signal <mem<9><11>>.
    Found 1-bit register for signal <mem<9><10>>.
    Found 1-bit register for signal <mem<9><9>>.
    Found 1-bit register for signal <mem<9><8>>.
    Found 1-bit register for signal <mem<9><7>>.
    Found 1-bit register for signal <mem<9><6>>.
    Found 1-bit register for signal <mem<9><5>>.
    Found 1-bit register for signal <mem<9><4>>.
    Found 1-bit register for signal <mem<9><3>>.
    Found 1-bit register for signal <mem<9><2>>.
    Found 1-bit register for signal <mem<9><1>>.
    Found 1-bit register for signal <mem<9><0>>.
    Found 1-bit register for signal <mem<10><31>>.
    Found 1-bit register for signal <mem<10><30>>.
    Found 1-bit register for signal <mem<10><29>>.
    Found 1-bit register for signal <mem<10><28>>.
    Found 1-bit register for signal <mem<10><27>>.
    Found 1-bit register for signal <mem<10><26>>.
    Found 1-bit register for signal <mem<10><25>>.
    Found 1-bit register for signal <mem<10><24>>.
    Found 1-bit register for signal <mem<10><23>>.
    Found 1-bit register for signal <mem<10><22>>.
    Found 1-bit register for signal <mem<10><21>>.
    Found 1-bit register for signal <mem<10><20>>.
    Found 1-bit register for signal <mem<10><19>>.
    Found 1-bit register for signal <mem<10><18>>.
    Found 1-bit register for signal <mem<10><17>>.
    Found 1-bit register for signal <mem<10><16>>.
    Found 1-bit register for signal <mem<10><15>>.
    Found 1-bit register for signal <mem<10><14>>.
    Found 1-bit register for signal <mem<10><13>>.
    Found 1-bit register for signal <mem<10><12>>.
    Found 1-bit register for signal <mem<10><11>>.
    Found 1-bit register for signal <mem<10><10>>.
    Found 1-bit register for signal <mem<10><9>>.
    Found 1-bit register for signal <mem<10><8>>.
    Found 1-bit register for signal <mem<10><7>>.
    Found 1-bit register for signal <mem<10><6>>.
    Found 1-bit register for signal <mem<10><5>>.
    Found 1-bit register for signal <mem<10><4>>.
    Found 1-bit register for signal <mem<10><3>>.
    Found 1-bit register for signal <mem<10><2>>.
    Found 1-bit register for signal <mem<10><1>>.
    Found 1-bit register for signal <mem<10><0>>.
    Found 1-bit register for signal <mem<11><31>>.
    Found 1-bit register for signal <mem<11><30>>.
    Found 1-bit register for signal <mem<11><29>>.
    Found 1-bit register for signal <mem<11><28>>.
    Found 1-bit register for signal <mem<11><27>>.
    Found 1-bit register for signal <mem<11><26>>.
    Found 1-bit register for signal <mem<11><25>>.
    Found 1-bit register for signal <mem<11><24>>.
    Found 1-bit register for signal <mem<11><23>>.
    Found 1-bit register for signal <mem<11><22>>.
    Found 1-bit register for signal <mem<11><21>>.
    Found 1-bit register for signal <mem<11><20>>.
    Found 1-bit register for signal <mem<11><19>>.
    Found 1-bit register for signal <mem<11><18>>.
    Found 1-bit register for signal <mem<11><17>>.
    Found 1-bit register for signal <mem<11><16>>.
    Found 1-bit register for signal <mem<11><15>>.
    Found 1-bit register for signal <mem<11><14>>.
    Found 1-bit register for signal <mem<11><13>>.
    Found 1-bit register for signal <mem<11><12>>.
    Found 1-bit register for signal <mem<11><11>>.
    Found 1-bit register for signal <mem<11><10>>.
    Found 1-bit register for signal <mem<11><9>>.
    Found 1-bit register for signal <mem<11><8>>.
    Found 1-bit register for signal <mem<11><7>>.
    Found 1-bit register for signal <mem<11><6>>.
    Found 1-bit register for signal <mem<11><5>>.
    Found 1-bit register for signal <mem<11><4>>.
    Found 1-bit register for signal <mem<11><3>>.
    Found 1-bit register for signal <mem<11><2>>.
    Found 1-bit register for signal <mem<11><1>>.
    Found 1-bit register for signal <mem<11><0>>.
    Found 1-bit register for signal <mem<12><31>>.
    Found 1-bit register for signal <mem<12><30>>.
    Found 1-bit register for signal <mem<12><29>>.
    Found 1-bit register for signal <mem<12><28>>.
    Found 1-bit register for signal <mem<12><27>>.
    Found 1-bit register for signal <mem<12><26>>.
    Found 1-bit register for signal <mem<12><25>>.
    Found 1-bit register for signal <mem<12><24>>.
    Found 1-bit register for signal <mem<12><23>>.
    Found 1-bit register for signal <mem<12><22>>.
    Found 1-bit register for signal <mem<12><21>>.
    Found 1-bit register for signal <mem<12><20>>.
    Found 1-bit register for signal <mem<12><19>>.
    Found 1-bit register for signal <mem<12><18>>.
    Found 1-bit register for signal <mem<12><17>>.
    Found 1-bit register for signal <mem<12><16>>.
    Found 1-bit register for signal <mem<12><15>>.
    Found 1-bit register for signal <mem<12><14>>.
    Found 1-bit register for signal <mem<12><13>>.
    Found 1-bit register for signal <mem<12><12>>.
    Found 1-bit register for signal <mem<12><11>>.
    Found 1-bit register for signal <mem<12><10>>.
    Found 1-bit register for signal <mem<12><9>>.
    Found 1-bit register for signal <mem<12><8>>.
    Found 1-bit register for signal <mem<12><7>>.
    Found 1-bit register for signal <mem<12><6>>.
    Found 1-bit register for signal <mem<12><5>>.
    Found 1-bit register for signal <mem<12><4>>.
    Found 1-bit register for signal <mem<12><3>>.
    Found 1-bit register for signal <mem<12><2>>.
    Found 1-bit register for signal <mem<12><1>>.
    Found 1-bit register for signal <mem<12><0>>.
    Found 1-bit register for signal <mem<13><31>>.
    Found 1-bit register for signal <mem<13><30>>.
    Found 1-bit register for signal <mem<13><29>>.
    Found 1-bit register for signal <mem<13><28>>.
    Found 1-bit register for signal <mem<13><27>>.
    Found 1-bit register for signal <mem<13><26>>.
    Found 1-bit register for signal <mem<13><25>>.
    Found 1-bit register for signal <mem<13><24>>.
    Found 1-bit register for signal <mem<13><23>>.
    Found 1-bit register for signal <mem<13><22>>.
    Found 1-bit register for signal <mem<13><21>>.
    Found 1-bit register for signal <mem<13><20>>.
    Found 1-bit register for signal <mem<13><19>>.
    Found 1-bit register for signal <mem<13><18>>.
    Found 1-bit register for signal <mem<13><17>>.
    Found 1-bit register for signal <mem<13><16>>.
    Found 1-bit register for signal <mem<13><15>>.
    Found 1-bit register for signal <mem<13><14>>.
    Found 1-bit register for signal <mem<13><13>>.
    Found 1-bit register for signal <mem<13><12>>.
    Found 1-bit register for signal <mem<13><11>>.
    Found 1-bit register for signal <mem<13><10>>.
    Found 1-bit register for signal <mem<13><9>>.
    Found 1-bit register for signal <mem<13><8>>.
    Found 1-bit register for signal <mem<13><7>>.
    Found 1-bit register for signal <mem<13><6>>.
    Found 1-bit register for signal <mem<13><5>>.
    Found 1-bit register for signal <mem<13><4>>.
    Found 1-bit register for signal <mem<13><3>>.
    Found 1-bit register for signal <mem<13><2>>.
    Found 1-bit register for signal <mem<13><1>>.
    Found 1-bit register for signal <mem<13><0>>.
    Found 1-bit register for signal <mem<14><31>>.
    Found 1-bit register for signal <mem<14><30>>.
    Found 1-bit register for signal <mem<14><29>>.
    Found 1-bit register for signal <mem<14><28>>.
    Found 1-bit register for signal <mem<14><27>>.
    Found 1-bit register for signal <mem<14><26>>.
    Found 1-bit register for signal <mem<14><25>>.
    Found 1-bit register for signal <mem<14><24>>.
    Found 1-bit register for signal <mem<14><23>>.
    Found 1-bit register for signal <mem<14><22>>.
    Found 1-bit register for signal <mem<14><21>>.
    Found 1-bit register for signal <mem<14><20>>.
    Found 1-bit register for signal <mem<14><19>>.
    Found 1-bit register for signal <mem<14><18>>.
    Found 1-bit register for signal <mem<14><17>>.
    Found 1-bit register for signal <mem<14><16>>.
    Found 1-bit register for signal <mem<14><15>>.
    Found 1-bit register for signal <mem<14><14>>.
    Found 1-bit register for signal <mem<14><13>>.
    Found 1-bit register for signal <mem<14><12>>.
    Found 1-bit register for signal <mem<14><11>>.
    Found 1-bit register for signal <mem<14><10>>.
    Found 1-bit register for signal <mem<14><9>>.
    Found 1-bit register for signal <mem<14><8>>.
    Found 1-bit register for signal <mem<14><7>>.
    Found 1-bit register for signal <mem<14><6>>.
    Found 1-bit register for signal <mem<14><5>>.
    Found 1-bit register for signal <mem<14><4>>.
    Found 1-bit register for signal <mem<14><3>>.
    Found 1-bit register for signal <mem<14><2>>.
    Found 1-bit register for signal <mem<14><1>>.
    Found 1-bit register for signal <mem<14><0>>.
    Found 1-bit register for signal <mem<15><31>>.
    Found 1-bit register for signal <mem<15><30>>.
    Found 1-bit register for signal <mem<15><29>>.
    Found 1-bit register for signal <mem<15><28>>.
    Found 1-bit register for signal <mem<15><27>>.
    Found 1-bit register for signal <mem<15><26>>.
    Found 1-bit register for signal <mem<15><25>>.
    Found 1-bit register for signal <mem<15><24>>.
    Found 1-bit register for signal <mem<15><23>>.
    Found 1-bit register for signal <mem<15><22>>.
    Found 1-bit register for signal <mem<15><21>>.
    Found 1-bit register for signal <mem<15><20>>.
    Found 1-bit register for signal <mem<15><19>>.
    Found 1-bit register for signal <mem<15><18>>.
    Found 1-bit register for signal <mem<15><17>>.
    Found 1-bit register for signal <mem<15><16>>.
    Found 1-bit register for signal <mem<15><15>>.
    Found 1-bit register for signal <mem<15><14>>.
    Found 1-bit register for signal <mem<15><13>>.
    Found 1-bit register for signal <mem<15><12>>.
    Found 1-bit register for signal <mem<15><11>>.
    Found 1-bit register for signal <mem<15><10>>.
    Found 1-bit register for signal <mem<15><9>>.
    Found 1-bit register for signal <mem<15><8>>.
    Found 1-bit register for signal <mem<15><7>>.
    Found 1-bit register for signal <mem<15><6>>.
    Found 1-bit register for signal <mem<15><5>>.
    Found 1-bit register for signal <mem<15><4>>.
    Found 1-bit register for signal <mem<15><3>>.
    Found 1-bit register for signal <mem<15><2>>.
    Found 1-bit register for signal <mem<15><1>>.
    Found 1-bit register for signal <mem<15><0>>.
    Found 4-bit subtractor for signal <index[3]_GND_46_o_sub_4_OUT> created at line 277.
    Found 4-bit adder for signal <index[3]_GND_46_o_add_4_OUT> created at line 279.
    Found 32-bit 16-to-1 multiplexer for signal <dout> created at line 250.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 518 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <image_filter_OUTPUT_STREAM_fifo_1> synthesized.

Synthesizing Unit <image_filter_OUTPUT_STREAM_fifo_2>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/image_filter_OUTPUT_STREAM_if.v".
        DATA_BITS = 4
        DEPTH_BITS = 4
    Found 1-bit register for signal <empty>.
    Found 4-bit register for signal <index>.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <mem<0><3>>.
    Found 1-bit register for signal <mem<0><2>>.
    Found 1-bit register for signal <mem<0><1>>.
    Found 1-bit register for signal <mem<0><0>>.
    Found 1-bit register for signal <mem<1><3>>.
    Found 1-bit register for signal <mem<1><2>>.
    Found 1-bit register for signal <mem<1><1>>.
    Found 1-bit register for signal <mem<1><0>>.
    Found 1-bit register for signal <mem<2><3>>.
    Found 1-bit register for signal <mem<2><2>>.
    Found 1-bit register for signal <mem<2><1>>.
    Found 1-bit register for signal <mem<2><0>>.
    Found 1-bit register for signal <mem<3><3>>.
    Found 1-bit register for signal <mem<3><2>>.
    Found 1-bit register for signal <mem<3><1>>.
    Found 1-bit register for signal <mem<3><0>>.
    Found 1-bit register for signal <mem<4><3>>.
    Found 1-bit register for signal <mem<4><2>>.
    Found 1-bit register for signal <mem<4><1>>.
    Found 1-bit register for signal <mem<4><0>>.
    Found 1-bit register for signal <mem<5><3>>.
    Found 1-bit register for signal <mem<5><2>>.
    Found 1-bit register for signal <mem<5><1>>.
    Found 1-bit register for signal <mem<5><0>>.
    Found 1-bit register for signal <mem<6><3>>.
    Found 1-bit register for signal <mem<6><2>>.
    Found 1-bit register for signal <mem<6><1>>.
    Found 1-bit register for signal <mem<6><0>>.
    Found 1-bit register for signal <mem<7><3>>.
    Found 1-bit register for signal <mem<7><2>>.
    Found 1-bit register for signal <mem<7><1>>.
    Found 1-bit register for signal <mem<7><0>>.
    Found 1-bit register for signal <mem<8><3>>.
    Found 1-bit register for signal <mem<8><2>>.
    Found 1-bit register for signal <mem<8><1>>.
    Found 1-bit register for signal <mem<8><0>>.
    Found 1-bit register for signal <mem<9><3>>.
    Found 1-bit register for signal <mem<9><2>>.
    Found 1-bit register for signal <mem<9><1>>.
    Found 1-bit register for signal <mem<9><0>>.
    Found 1-bit register for signal <mem<10><3>>.
    Found 1-bit register for signal <mem<10><2>>.
    Found 1-bit register for signal <mem<10><1>>.
    Found 1-bit register for signal <mem<10><0>>.
    Found 1-bit register for signal <mem<11><3>>.
    Found 1-bit register for signal <mem<11><2>>.
    Found 1-bit register for signal <mem<11><1>>.
    Found 1-bit register for signal <mem<11><0>>.
    Found 1-bit register for signal <mem<12><3>>.
    Found 1-bit register for signal <mem<12><2>>.
    Found 1-bit register for signal <mem<12><1>>.
    Found 1-bit register for signal <mem<12><0>>.
    Found 1-bit register for signal <mem<13><3>>.
    Found 1-bit register for signal <mem<13><2>>.
    Found 1-bit register for signal <mem<13><1>>.
    Found 1-bit register for signal <mem<13><0>>.
    Found 1-bit register for signal <mem<14><3>>.
    Found 1-bit register for signal <mem<14><2>>.
    Found 1-bit register for signal <mem<14><1>>.
    Found 1-bit register for signal <mem<14><0>>.
    Found 1-bit register for signal <mem<15><3>>.
    Found 1-bit register for signal <mem<15><2>>.
    Found 1-bit register for signal <mem<15><1>>.
    Found 1-bit register for signal <mem<15><0>>.
    Found 4-bit subtractor for signal <index[3]_GND_48_o_sub_4_OUT> created at line 277.
    Found 4-bit adder for signal <index[3]_GND_48_o_add_4_OUT> created at line 279.
    Found 4-bit 16-to-1 multiplexer for signal <dout> created at line 250.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  70 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <image_filter_OUTPUT_STREAM_fifo_2> synthesized.

Synthesizing Unit <image_filter_OUTPUT_STREAM_fifo_3>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/image_filter_OUTPUT_STREAM_if.v".
        DATA_BITS = 1
        DEPTH_BITS = 4
    Found 1-bit register for signal <empty>.
    Found 4-bit register for signal <index>.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <mem<0>>.
    Found 1-bit register for signal <mem<1>>.
    Found 1-bit register for signal <mem<2>>.
    Found 1-bit register for signal <mem<3>>.
    Found 1-bit register for signal <mem<4>>.
    Found 1-bit register for signal <mem<5>>.
    Found 1-bit register for signal <mem<6>>.
    Found 1-bit register for signal <mem<7>>.
    Found 1-bit register for signal <mem<8>>.
    Found 1-bit register for signal <mem<9>>.
    Found 1-bit register for signal <mem<10>>.
    Found 1-bit register for signal <mem<11>>.
    Found 1-bit register for signal <mem<12>>.
    Found 1-bit register for signal <mem<13>>.
    Found 1-bit register for signal <mem<14>>.
    Found 1-bit register for signal <mem<15>>.
    Found 4-bit subtractor for signal <index[3]_GND_50_o_sub_4_OUT> created at line 277.
    Found 4-bit adder for signal <index[3]_GND_50_o_add_4_OUT> created at line 279.
    Found 1-bit 16-to-1 multiplexer for signal <dout> created at line 250.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <image_filter_OUTPUT_STREAM_fifo_3> synthesized.

Synthesizing Unit <image_filter_ap_rst_if>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/dualCore_SOGRER_slow/videoProcessing_prj/pcores/image_filter_top_v1_08_a/synhdl/verilog/image_filter_ap_rst_if.v".
        RESET_ACTIVE_LOW = 1
    Summary:
	no macro.
Unit <image_filter_ap_rst_if> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 9
 1920x8-bit dual-port RAM                              : 9
# Adders/Subtractors                                   : 48
 12-bit adder                                          : 6
 13-bit adder                                          : 10
 2-bit adder                                           : 3
 2-bit addsub                                          : 6
 2-bit subtractor                                      : 3
 3-bit addsub                                          : 6
 4-bit addsub                                          : 14
# Registers                                            : 526
 1-bit register                                        : 278
 11-bit register                                       : 9
 12-bit register                                       : 15
 13-bit register                                       : 6
 16-bit register                                       : 6
 2-bit register                                        : 15
 3-bit register                                        : 6
 32-bit register                                       : 39
 36-bit register                                       : 6
 4-bit register                                        : 78
 44-bit register                                       : 4
 5-bit register                                        : 1
 8-bit register                                        : 63
# Comparators                                          : 42
 12-bit comparator equal                               : 4
 12-bit comparator greater                             : 2
 13-bit comparator equal                               : 1
 13-bit comparator greater                             : 6
 14-bit comparator greater                             : 3
 2-bit comparator equal                                : 2
 8-bit comparator greater                              : 24
# Multiplexers                                         : 183
 1-bit 16-to-1 multiplexer                             : 8
 1-bit 2-to-1 multiplexer                              : 48
 12-bit 2-to-1 multiplexer                             : 6
 12-bit 3-to-1 multiplexer                             : 6
 13-bit 2-to-1 multiplexer                             : 8
 2-bit 2-to-1 multiplexer                              : 9
 2-bit 4-to-1 multiplexer                              : 2
 32-bit 16-to-1 multiplexer                            : 2
 32-bit 2-to-1 multiplexer                             : 6
 32-bit 8-to-1 multiplexer                             : 1
 4-bit 16-to-1 multiplexer                             : 4
 44-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 81
# FSMs                                                 : 7
# Xors                                                 : 3
 1-bit xor2                                            : 2
 2-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <AXIvideo2Mat_32_1080_1920_32_s>.
The following registers are absorbed into counter <p_1_reg_233>: 1 register on signal <p_1_reg_233>.
Unit <AXIvideo2Mat_32_1080_1920_32_s> synthesized (advanced).

Synthesizing (advanced) Unit <Erode_32_32_1080_1920_s>.
The following registers are absorbed into counter <p_025_0_i_i_reg_545>: 1 register on signal <p_025_0_i_i_reg_545>.
INFO:Xst:3226 - The RAM <k_buf_0_val_2_U/Erode_32_32_1080_1920_s_k_buf_0_val_0_ram_U/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <k_buf_0_val_2_U/Erode_32_32_1080_1920_s_k_buf_0_val_0_ram_U/q0>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1920-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <ap_clk>        | rise     |
    |     weA            | connected to signal <k_buf_0_val_0_U/Erode_32_32_1080_1920_s_k_buf_0_val_0_ram_U/we1_0> | high     |
    |     addrA          | connected to signal <k_buf_0_val_2_addr_reg_2704> |          |
    |     diA            | connected to signal <k_buf_0_val_1_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1920-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <ap_clk>        | rise     |
    |     enB            | connected to signal <k_buf_0_val_0_ce0> | high     |
    |     addrB          | connected to signal <p_assign_1_i_fu_1256_p3> |          |
    |     doB            | connected to signal <k_buf_0_val_2_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <k_buf_1_val_2_U/Erode_32_32_1080_1920_s_k_buf_0_val_0_ram_U/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <k_buf_1_val_2_U/Erode_32_32_1080_1920_s_k_buf_0_val_0_ram_U/q0>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1920-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <ap_clk>        | rise     |
    |     weA            | connected to signal <k_buf_0_val_0_U/Erode_32_32_1080_1920_s_k_buf_0_val_0_ram_U/we1_0> | high     |
    |     addrA          | connected to signal <k_buf_1_val_2_addr_reg_2737> |          |
    |     diA            | connected to signal <k_buf_1_val_1_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1920-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <ap_clk>        | rise     |
    |     enB            | connected to signal <k_buf_0_val_0_ce0> | high     |
    |     addrB          | connected to signal <p_assign_1_i_fu_1256_p3> |          |
    |     doB            | connected to signal <k_buf_1_val_2_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <k_buf_2_val_2_U/Erode_32_32_1080_1920_s_k_buf_0_val_0_ram_U/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <k_buf_2_val_2_U/Erode_32_32_1080_1920_s_k_buf_0_val_0_ram_U/q0>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1920-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <ap_clk>        | rise     |
    |     weA            | connected to signal <k_buf_0_val_0_U/Erode_32_32_1080_1920_s_k_buf_0_val_0_ram_U/we1_0> | high     |
    |     addrA          | connected to signal <k_buf_2_val_2_addr_reg_2766> |          |
    |     diA            | connected to signal <k_buf_2_val_1_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1920-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <ap_clk>        | rise     |
    |     enB            | connected to signal <k_buf_0_val_0_ce0> | high     |
    |     addrB          | connected to signal <p_assign_1_i_fu_1256_p3> |          |
    |     doB            | connected to signal <k_buf_2_val_2_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <k_buf_0_val_1_U/Erode_32_32_1080_1920_s_k_buf_0_val_0_ram_U/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <k_buf_0_val_1_U/Erode_32_32_1080_1920_s_k_buf_0_val_0_ram_U/q0>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1920-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <ap_clk>        | rise     |
    |     weA            | connected to signal <k_buf_0_val_0_U/Erode_32_32_1080_1920_s_k_buf_0_val_0_ram_U/we1_0> | high     |
    |     addrA          | connected to signal <k_buf_0_val_1_addr_reg_2698> |          |
    |     diA            | connected to signal <k_buf_0_val_0_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1920-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <ap_clk>        | rise     |
    |     enB            | connected to signal <k_buf_0_val_0_ce0> | high     |
    |     addrB          | connected to signal <p_assign_1_i_fu_1256_p3> |          |
    |     doB            | connected to signal <k_buf_0_val_1_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <k_buf_1_val_1_U/Erode_32_32_1080_1920_s_k_buf_0_val_0_ram_U/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <k_buf_1_val_1_U/Erode_32_32_1080_1920_s_k_buf_0_val_0_ram_U/q0>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1920-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <ap_clk>        | rise     |
    |     weA            | connected to signal <k_buf_0_val_0_U/Erode_32_32_1080_1920_s_k_buf_0_val_0_ram_U/we1_0> | high     |
    |     addrA          | connected to signal <k_buf_1_val_1_addr_reg_2731> |          |
    |     diA            | connected to signal <k_buf_1_val_0_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1920-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <ap_clk>        | rise     |
    |     enB            | connected to signal <k_buf_0_val_0_ce0> | high     |
    |     addrB          | connected to signal <p_assign_1_i_fu_1256_p3> |          |
    |     doB            | connected to signal <k_buf_1_val_1_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <k_buf_2_val_1_U/Erode_32_32_1080_1920_s_k_buf_0_val_0_ram_U/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <k_buf_2_val_1_U/Erode_32_32_1080_1920_s_k_buf_0_val_0_ram_U/q0>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1920-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <ap_clk>        | rise     |
    |     weA            | connected to signal <k_buf_0_val_0_U/Erode_32_32_1080_1920_s_k_buf_0_val_0_ram_U/we1_0> | high     |
    |     addrA          | connected to signal <k_buf_2_val_1_addr_reg_2760> |          |
    |     diA            | connected to signal <k_buf_2_val_0_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1920-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <ap_clk>        | rise     |
    |     enB            | connected to signal <k_buf_0_val_0_ce0> | high     |
    |     addrB          | connected to signal <p_assign_1_i_fu_1256_p3> |          |
    |     doB            | connected to signal <k_buf_2_val_1_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <k_buf_0_val_0_U/Erode_32_32_1080_1920_s_k_buf_0_val_0_ram_U/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <k_buf_0_val_0_U/Erode_32_32_1080_1920_s_k_buf_0_val_0_ram_U/q0>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1920-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <ap_clk>        | rise     |
    |     weA            | connected to signal <k_buf_0_val_0_U/Erode_32_32_1080_1920_s_k_buf_0_val_0_ram_U/we1_0> | high     |
    |     addrA          | connected to signal <k_buf_0_val_0_addr_reg_2692> |          |
    |     diA            | connected to signal <p_src_data_stream_0_V_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1920-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <ap_clk>        | rise     |
    |     enB            | connected to signal <k_buf_0_val_0_ce0> | high     |
    |     addrB          | connected to signal <p_assign_1_i_fu_1256_p3> |          |
    |     doB            | connected to signal <k_buf_0_val_0_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <k_buf_1_val_0_U/Erode_32_32_1080_1920_s_k_buf_0_val_0_ram_U/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <k_buf_1_val_0_U/Erode_32_32_1080_1920_s_k_buf_0_val_0_ram_U/q0>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1920-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <ap_clk>        | rise     |
    |     weA            | connected to signal <k_buf_0_val_0_U/Erode_32_32_1080_1920_s_k_buf_0_val_0_ram_U/we1_0> | high     |
    |     addrA          | connected to signal <k_buf_1_val_0_addr_reg_2725> |          |
    |     diA            | connected to signal <p_src_data_stream_1_V_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1920-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <ap_clk>        | rise     |
    |     enB            | connected to signal <k_buf_0_val_0_ce0> | high     |
    |     addrB          | connected to signal <p_assign_1_i_fu_1256_p3> |          |
    |     doB            | connected to signal <k_buf_1_val_0_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <k_buf_2_val_0_U/Erode_32_32_1080_1920_s_k_buf_0_val_0_ram_U/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <k_buf_2_val_0_U/Erode_32_32_1080_1920_s_k_buf_0_val_0_ram_U/q0>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1920-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <ap_clk>        | rise     |
    |     weA            | connected to signal <k_buf_0_val_0_U/Erode_32_32_1080_1920_s_k_buf_0_val_0_ram_U/we1_0> | high     |
    |     addrA          | connected to signal <k_buf_2_val_0_addr_reg_2754> |          |
    |     diA            | connected to signal <p_src_data_stream_2_V_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1920-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <ap_clk>        | rise     |
    |     enB            | connected to signal <k_buf_0_val_0_ce0> | high     |
    |     addrB          | connected to signal <p_assign_1_i_fu_1256_p3> |          |
    |     doB            | connected to signal <k_buf_2_val_0_q0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <Erode_32_32_1080_1920_s> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_0_cols_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_filter_img_0_cols_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_0_cols_V_channel6>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_filter_img_0_cols_V_channel6> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_0_data_stream_0_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_filter_img_0_data_stream_0_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_0_data_stream_1_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_filter_img_0_data_stream_1_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_0_data_stream_2_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_filter_img_0_data_stream_2_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_0_rows_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_filter_img_0_rows_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_0_rows_V_channel5>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_filter_img_0_rows_V_channel5> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_1_cols_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_filter_img_1_cols_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_1_data_stream_0_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_filter_img_1_data_stream_0_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_1_data_stream_1_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_filter_img_1_data_stream_1_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_1_data_stream_2_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_filter_img_1_data_stream_2_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_1_rows_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_filter_img_1_rows_V> synthesized (advanced).

Synthesizing (advanced) Unit <Mat2AXIvideo_32_1080_1920_32_s>.
The following registers are absorbed into counter <p_3_reg_178>: 1 register on signal <p_3_reg_178>.
Unit <Mat2AXIvideo_32_1080_1920_32_s> synthesized (advanced).

Synthesizing (advanced) Unit <image_filter_INPUT_STREAM_fifo_1>.
The following registers are absorbed into counter <index>: 1 register on signal <index>.
Unit <image_filter_INPUT_STREAM_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <image_filter_INPUT_STREAM_fifo_2>.
The following registers are absorbed into counter <index>: 1 register on signal <index>.
Unit <image_filter_INPUT_STREAM_fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <image_filter_INPUT_STREAM_fifo_3>.
The following registers are absorbed into counter <index>: 1 register on signal <index>.
Unit <image_filter_INPUT_STREAM_fifo_3> synthesized (advanced).

Synthesizing (advanced) Unit <image_filter_OUTPUT_STREAM_fifo_1>.
The following registers are absorbed into counter <index>: 1 register on signal <index>.
Unit <image_filter_OUTPUT_STREAM_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <image_filter_OUTPUT_STREAM_fifo_2>.
The following registers are absorbed into counter <index>: 1 register on signal <index>.
Unit <image_filter_OUTPUT_STREAM_fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <image_filter_OUTPUT_STREAM_fifo_3>.
The following registers are absorbed into counter <index>: 1 register on signal <index>.
Unit <image_filter_OUTPUT_STREAM_fifo_3> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_0_cols_V_channel6_shiftReg>.
	Found 3-bit dynamic shift register for signal <q<0>>.
	Found 3-bit dynamic shift register for signal <q<1>>.
	Found 3-bit dynamic shift register for signal <q<2>>.
	Found 3-bit dynamic shift register for signal <q<3>>.
	Found 3-bit dynamic shift register for signal <q<4>>.
	Found 3-bit dynamic shift register for signal <q<5>>.
	Found 3-bit dynamic shift register for signal <q<6>>.
	Found 3-bit dynamic shift register for signal <q<7>>.
	Found 3-bit dynamic shift register for signal <q<8>>.
	Found 3-bit dynamic shift register for signal <q<9>>.
	Found 3-bit dynamic shift register for signal <q<10>>.
	Found 3-bit dynamic shift register for signal <q<11>>.
Unit <FIFO_image_filter_img_0_cols_V_channel6_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_0_cols_V_shiftReg>.
	Found 3-bit dynamic shift register for signal <q<0>>.
	Found 3-bit dynamic shift register for signal <q<1>>.
	Found 3-bit dynamic shift register for signal <q<2>>.
	Found 3-bit dynamic shift register for signal <q<3>>.
	Found 3-bit dynamic shift register for signal <q<4>>.
	Found 3-bit dynamic shift register for signal <q<5>>.
	Found 3-bit dynamic shift register for signal <q<6>>.
	Found 3-bit dynamic shift register for signal <q<7>>.
	Found 3-bit dynamic shift register for signal <q<8>>.
	Found 3-bit dynamic shift register for signal <q<9>>.
	Found 3-bit dynamic shift register for signal <q<10>>.
	Found 3-bit dynamic shift register for signal <q<11>>.
Unit <FIFO_image_filter_img_0_cols_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_0_data_stream_0_V_shiftReg>.
	Found 2-bit dynamic shift register for signal <q<0>>.
	Found 2-bit dynamic shift register for signal <q<1>>.
	Found 2-bit dynamic shift register for signal <q<2>>.
	Found 2-bit dynamic shift register for signal <q<3>>.
	Found 2-bit dynamic shift register for signal <q<4>>.
	Found 2-bit dynamic shift register for signal <q<5>>.
	Found 2-bit dynamic shift register for signal <q<6>>.
	Found 2-bit dynamic shift register for signal <q<7>>.
Unit <FIFO_image_filter_img_0_data_stream_0_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_0_data_stream_1_V_shiftReg>.
	Found 2-bit dynamic shift register for signal <q<0>>.
	Found 2-bit dynamic shift register for signal <q<1>>.
	Found 2-bit dynamic shift register for signal <q<2>>.
	Found 2-bit dynamic shift register for signal <q<3>>.
	Found 2-bit dynamic shift register for signal <q<4>>.
	Found 2-bit dynamic shift register for signal <q<5>>.
	Found 2-bit dynamic shift register for signal <q<6>>.
	Found 2-bit dynamic shift register for signal <q<7>>.
Unit <FIFO_image_filter_img_0_data_stream_1_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_0_data_stream_2_V_shiftReg>.
	Found 2-bit dynamic shift register for signal <q<0>>.
	Found 2-bit dynamic shift register for signal <q<1>>.
	Found 2-bit dynamic shift register for signal <q<2>>.
	Found 2-bit dynamic shift register for signal <q<3>>.
	Found 2-bit dynamic shift register for signal <q<4>>.
	Found 2-bit dynamic shift register for signal <q<5>>.
	Found 2-bit dynamic shift register for signal <q<6>>.
	Found 2-bit dynamic shift register for signal <q<7>>.
Unit <FIFO_image_filter_img_0_data_stream_2_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_0_rows_V_channel5_shiftReg>.
	Found 3-bit dynamic shift register for signal <q<0>>.
	Found 3-bit dynamic shift register for signal <q<1>>.
	Found 3-bit dynamic shift register for signal <q<2>>.
	Found 3-bit dynamic shift register for signal <q<3>>.
	Found 3-bit dynamic shift register for signal <q<4>>.
	Found 3-bit dynamic shift register for signal <q<5>>.
	Found 3-bit dynamic shift register for signal <q<6>>.
	Found 3-bit dynamic shift register for signal <q<7>>.
	Found 3-bit dynamic shift register for signal <q<8>>.
	Found 3-bit dynamic shift register for signal <q<9>>.
	Found 3-bit dynamic shift register for signal <q<10>>.
	Found 3-bit dynamic shift register for signal <q<11>>.
Unit <FIFO_image_filter_img_0_rows_V_channel5_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_0_rows_V_shiftReg>.
	Found 3-bit dynamic shift register for signal <q<0>>.
	Found 3-bit dynamic shift register for signal <q<1>>.
	Found 3-bit dynamic shift register for signal <q<2>>.
	Found 3-bit dynamic shift register for signal <q<3>>.
	Found 3-bit dynamic shift register for signal <q<4>>.
	Found 3-bit dynamic shift register for signal <q<5>>.
	Found 3-bit dynamic shift register for signal <q<6>>.
	Found 3-bit dynamic shift register for signal <q<7>>.
	Found 3-bit dynamic shift register for signal <q<8>>.
	Found 3-bit dynamic shift register for signal <q<9>>.
	Found 3-bit dynamic shift register for signal <q<10>>.
	Found 3-bit dynamic shift register for signal <q<11>>.
Unit <FIFO_image_filter_img_0_rows_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_1_cols_V_shiftReg>.
	Found 3-bit dynamic shift register for signal <q<0>>.
	Found 3-bit dynamic shift register for signal <q<1>>.
	Found 3-bit dynamic shift register for signal <q<2>>.
	Found 3-bit dynamic shift register for signal <q<3>>.
	Found 3-bit dynamic shift register for signal <q<4>>.
	Found 3-bit dynamic shift register for signal <q<5>>.
	Found 3-bit dynamic shift register for signal <q<6>>.
	Found 3-bit dynamic shift register for signal <q<7>>.
	Found 3-bit dynamic shift register for signal <q<8>>.
	Found 3-bit dynamic shift register for signal <q<9>>.
	Found 3-bit dynamic shift register for signal <q<10>>.
	Found 3-bit dynamic shift register for signal <q<11>>.
Unit <FIFO_image_filter_img_1_cols_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_1_data_stream_0_V_shiftReg>.
	Found 2-bit dynamic shift register for signal <q<0>>.
	Found 2-bit dynamic shift register for signal <q<1>>.
	Found 2-bit dynamic shift register for signal <q<2>>.
	Found 2-bit dynamic shift register for signal <q<3>>.
	Found 2-bit dynamic shift register for signal <q<4>>.
	Found 2-bit dynamic shift register for signal <q<5>>.
	Found 2-bit dynamic shift register for signal <q<6>>.
	Found 2-bit dynamic shift register for signal <q<7>>.
Unit <FIFO_image_filter_img_1_data_stream_0_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_1_data_stream_1_V_shiftReg>.
	Found 2-bit dynamic shift register for signal <q<0>>.
	Found 2-bit dynamic shift register for signal <q<1>>.
	Found 2-bit dynamic shift register for signal <q<2>>.
	Found 2-bit dynamic shift register for signal <q<3>>.
	Found 2-bit dynamic shift register for signal <q<4>>.
	Found 2-bit dynamic shift register for signal <q<5>>.
	Found 2-bit dynamic shift register for signal <q<6>>.
	Found 2-bit dynamic shift register for signal <q<7>>.
Unit <FIFO_image_filter_img_1_data_stream_1_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_1_data_stream_2_V_shiftReg>.
	Found 2-bit dynamic shift register for signal <q<0>>.
	Found 2-bit dynamic shift register for signal <q<1>>.
	Found 2-bit dynamic shift register for signal <q<2>>.
	Found 2-bit dynamic shift register for signal <q<3>>.
	Found 2-bit dynamic shift register for signal <q<4>>.
	Found 2-bit dynamic shift register for signal <q<5>>.
	Found 2-bit dynamic shift register for signal <q<6>>.
	Found 2-bit dynamic shift register for signal <q<7>>.
Unit <FIFO_image_filter_img_1_data_stream_2_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_1_rows_V_shiftReg>.
	Found 3-bit dynamic shift register for signal <q<0>>.
	Found 3-bit dynamic shift register for signal <q<1>>.
	Found 3-bit dynamic shift register for signal <q<2>>.
	Found 3-bit dynamic shift register for signal <q<3>>.
	Found 3-bit dynamic shift register for signal <q<4>>.
	Found 3-bit dynamic shift register for signal <q<5>>.
	Found 3-bit dynamic shift register for signal <q<6>>.
	Found 3-bit dynamic shift register for signal <q<7>>.
	Found 3-bit dynamic shift register for signal <q<8>>.
	Found 3-bit dynamic shift register for signal <q<9>>.
	Found 3-bit dynamic shift register for signal <q<10>>.
	Found 3-bit dynamic shift register for signal <q<11>>.
Unit <FIFO_image_filter_img_1_rows_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <image_filter_INPUT_STREAM_fifo_1>.
	Found 16-bit dynamic shift register for signal <dout<0>>.
	Found 16-bit dynamic shift register for signal <dout<1>>.
	Found 16-bit dynamic shift register for signal <dout<2>>.
	Found 16-bit dynamic shift register for signal <dout<3>>.
	Found 16-bit dynamic shift register for signal <dout<4>>.
	Found 16-bit dynamic shift register for signal <dout<5>>.
	Found 16-bit dynamic shift register for signal <dout<6>>.
	Found 16-bit dynamic shift register for signal <dout<7>>.
	Found 16-bit dynamic shift register for signal <dout<8>>.
	Found 16-bit dynamic shift register for signal <dout<9>>.
	Found 16-bit dynamic shift register for signal <dout<10>>.
	Found 16-bit dynamic shift register for signal <dout<11>>.
	Found 16-bit dynamic shift register for signal <dout<12>>.
	Found 16-bit dynamic shift register for signal <dout<13>>.
	Found 16-bit dynamic shift register for signal <dout<14>>.
	Found 16-bit dynamic shift register for signal <dout<15>>.
	Found 16-bit dynamic shift register for signal <dout<16>>.
	Found 16-bit dynamic shift register for signal <dout<17>>.
	Found 16-bit dynamic shift register for signal <dout<18>>.
	Found 16-bit dynamic shift register for signal <dout<19>>.
	Found 16-bit dynamic shift register for signal <dout<20>>.
	Found 16-bit dynamic shift register for signal <dout<21>>.
	Found 16-bit dynamic shift register for signal <dout<22>>.
	Found 16-bit dynamic shift register for signal <dout<23>>.
	Found 16-bit dynamic shift register for signal <dout<24>>.
	Found 16-bit dynamic shift register for signal <dout<25>>.
	Found 16-bit dynamic shift register for signal <dout<26>>.
	Found 16-bit dynamic shift register for signal <dout<27>>.
	Found 16-bit dynamic shift register for signal <dout<28>>.
	Found 16-bit dynamic shift register for signal <dout<29>>.
	Found 16-bit dynamic shift register for signal <dout<30>>.
	Found 16-bit dynamic shift register for signal <dout<31>>.
Unit <image_filter_INPUT_STREAM_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <image_filter_INPUT_STREAM_fifo_2>.
	Found 16-bit dynamic shift register for signal <dout<0>>.
	Found 16-bit dynamic shift register for signal <dout<1>>.
	Found 16-bit dynamic shift register for signal <dout<2>>.
	Found 16-bit dynamic shift register for signal <dout<3>>.
Unit <image_filter_INPUT_STREAM_fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <image_filter_INPUT_STREAM_fifo_3>.
	Found 16-bit dynamic shift register for signal <dout>.
Unit <image_filter_INPUT_STREAM_fifo_3> synthesized (advanced).

Synthesizing (advanced) Unit <image_filter_OUTPUT_STREAM_fifo_1>.
	Found 16-bit dynamic shift register for signal <dout<0>>.
	Found 16-bit dynamic shift register for signal <dout<1>>.
	Found 16-bit dynamic shift register for signal <dout<2>>.
	Found 16-bit dynamic shift register for signal <dout<3>>.
	Found 16-bit dynamic shift register for signal <dout<4>>.
	Found 16-bit dynamic shift register for signal <dout<5>>.
	Found 16-bit dynamic shift register for signal <dout<6>>.
	Found 16-bit dynamic shift register for signal <dout<7>>.
	Found 16-bit dynamic shift register for signal <dout<8>>.
	Found 16-bit dynamic shift register for signal <dout<9>>.
	Found 16-bit dynamic shift register for signal <dout<10>>.
	Found 16-bit dynamic shift register for signal <dout<11>>.
	Found 16-bit dynamic shift register for signal <dout<12>>.
	Found 16-bit dynamic shift register for signal <dout<13>>.
	Found 16-bit dynamic shift register for signal <dout<14>>.
	Found 16-bit dynamic shift register for signal <dout<15>>.
	Found 16-bit dynamic shift register for signal <dout<16>>.
	Found 16-bit dynamic shift register for signal <dout<17>>.
	Found 16-bit dynamic shift register for signal <dout<18>>.
	Found 16-bit dynamic shift register for signal <dout<19>>.
	Found 16-bit dynamic shift register for signal <dout<20>>.
	Found 16-bit dynamic shift register for signal <dout<21>>.
	Found 16-bit dynamic shift register for signal <dout<22>>.
	Found 16-bit dynamic shift register for signal <dout<23>>.
	Found 16-bit dynamic shift register for signal <dout<24>>.
	Found 16-bit dynamic shift register for signal <dout<25>>.
	Found 16-bit dynamic shift register for signal <dout<26>>.
	Found 16-bit dynamic shift register for signal <dout<27>>.
	Found 16-bit dynamic shift register for signal <dout<28>>.
	Found 16-bit dynamic shift register for signal <dout<29>>.
	Found 16-bit dynamic shift register for signal <dout<30>>.
	Found 16-bit dynamic shift register for signal <dout<31>>.
Unit <image_filter_OUTPUT_STREAM_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <image_filter_OUTPUT_STREAM_fifo_2>.
	Found 16-bit dynamic shift register for signal <dout<0>>.
	Found 16-bit dynamic shift register for signal <dout<1>>.
	Found 16-bit dynamic shift register for signal <dout<2>>.
	Found 16-bit dynamic shift register for signal <dout<3>>.
Unit <image_filter_OUTPUT_STREAM_fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <image_filter_OUTPUT_STREAM_fifo_3>.
	Found 16-bit dynamic shift register for signal <dout>.
Unit <image_filter_OUTPUT_STREAM_fifo_3> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 9
 1920x8-bit dual-port block RAM                        : 9
# Adders/Subtractors                                   : 19
 12-bit adder                                          : 3
 13-bit adder                                          : 10
 2-bit adder                                           : 3
 2-bit subtractor                                      : 3
# Counters                                             : 29
 12-bit up counter                                     : 3
 2-bit updown counter                                  : 6
 3-bit updown counter                                  : 6
 4-bit updown counter                                  : 14
# Registers                                            : 1326
 Flip-Flops                                            : 1326
# Shift Registers                                      : 208
 16-bit dynamic shift register                         : 88
 2-bit dynamic shift register                          : 48
 3-bit dynamic shift register                          : 72
# Comparators                                          : 42
 12-bit comparator equal                               : 4
 12-bit comparator greater                             : 2
 13-bit comparator equal                               : 1
 13-bit comparator greater                             : 6
 14-bit comparator greater                             : 3
 2-bit comparator equal                                : 2
 8-bit comparator greater                              : 24
# Multiplexers                                         : 258
 1-bit 2-to-1 multiplexer                              : 166
 12-bit 2-to-1 multiplexer                             : 6
 13-bit 2-to-1 multiplexer                             : 8
 2-bit 2-to-1 multiplexer                              : 3
 2-bit 4-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 4
 32-bit 8-to-1 multiplexer                             : 1
 44-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 66
# FSMs                                                 : 7
# Xors                                                 : 3
 1-bit xor2                                            : 2
 2-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <k_buf_0_val_0_addr_reg_2692_10> in Unit <Erode_32_32_1080_1920_s> is equivalent to the following 8 FFs/Latches, which will be removed : <k_buf_0_val_1_addr_reg_2698_10> <k_buf_0_val_2_addr_reg_2704_10> <k_buf_1_val_0_addr_reg_2725_10> <k_buf_1_val_1_addr_reg_2731_10> <k_buf_1_val_2_addr_reg_2737_10> <k_buf_2_val_2_addr_reg_2766_10> <k_buf_2_val_0_addr_reg_2754_10> <k_buf_2_val_1_addr_reg_2760_10> 
INFO:Xst:2261 - The FF/Latch <ref_reg_2567_0> in Unit <Erode_32_32_1080_1920_s> is equivalent to the following FF/Latch, which will be removed : <tmp_11_reg_2580_0> 
INFO:Xst:2261 - The FF/Latch <ref_reg_2567_1> in Unit <Erode_32_32_1080_1920_s> is equivalent to the following FF/Latch, which will be removed : <tmp_11_reg_2580_1> 
INFO:Xst:2261 - The FF/Latch <len_cast1_i7_reg_2585_0> in Unit <Erode_32_32_1080_1920_s> is equivalent to the following FF/Latch, which will be removed : <rows_cast_reg_2524_0> 
INFO:Xst:2261 - The FF/Latch <len_cast1_i7_reg_2585_1> in Unit <Erode_32_32_1080_1920_s> is equivalent to the following FF/Latch, which will be removed : <rows_cast_reg_2524_1> 
INFO:Xst:2261 - The FF/Latch <tmp_1_reg_2714_0> in Unit <Erode_32_32_1080_1920_s> is equivalent to the following 2 FFs/Latches, which will be removed : <tmp_42_1_reg_2743_0> <tmp_42_2_reg_2772_0> 
INFO:Xst:2261 - The FF/Latch <len_cast1_i7_reg_2585_2> in Unit <Erode_32_32_1080_1920_s> is equivalent to the following FF/Latch, which will be removed : <rows_cast_reg_2524_2> 
INFO:Xst:2261 - The FF/Latch <len_cast1_i7_reg_2585_3> in Unit <Erode_32_32_1080_1920_s> is equivalent to the following FF/Latch, which will be removed : <rows_cast_reg_2524_3> 
INFO:Xst:2261 - The FF/Latch <len_cast1_i7_reg_2585_4> in Unit <Erode_32_32_1080_1920_s> is equivalent to the following FF/Latch, which will be removed : <rows_cast_reg_2524_4> 
INFO:Xst:2261 - The FF/Latch <len_cast1_i7_reg_2585_5> in Unit <Erode_32_32_1080_1920_s> is equivalent to the following FF/Latch, which will be removed : <rows_cast_reg_2524_5> 
INFO:Xst:2261 - The FF/Latch <len_cast1_i7_reg_2585_6> in Unit <Erode_32_32_1080_1920_s> is equivalent to the following FF/Latch, which will be removed : <rows_cast_reg_2524_6> 
INFO:Xst:2261 - The FF/Latch <len_cast1_i7_reg_2585_10> in Unit <Erode_32_32_1080_1920_s> is equivalent to the following FF/Latch, which will be removed : <rows_cast_reg_2524_10> 
INFO:Xst:2261 - The FF/Latch <len_cast1_i7_reg_2585_7> in Unit <Erode_32_32_1080_1920_s> is equivalent to the following FF/Latch, which will be removed : <rows_cast_reg_2524_7> 
INFO:Xst:2261 - The FF/Latch <len_cast1_i7_reg_2585_11> in Unit <Erode_32_32_1080_1920_s> is equivalent to the following FF/Latch, which will be removed : <rows_cast_reg_2524_11> 
INFO:Xst:2261 - The FF/Latch <len_cast1_i7_reg_2585_8> in Unit <Erode_32_32_1080_1920_s> is equivalent to the following FF/Latch, which will be removed : <rows_cast_reg_2524_8> 
INFO:Xst:2261 - The FF/Latch <len_cast1_i7_reg_2585_9> in Unit <Erode_32_32_1080_1920_s> is equivalent to the following FF/Latch, which will be removed : <rows_cast_reg_2524_9> 
INFO:Xst:2261 - The FF/Latch <ap_reg_phiprechg_tmp_42_0_pr1_reg_578pp0_it1_0> in Unit <Erode_32_32_1080_1920_s> is equivalent to the following 2 FFs/Latches, which will be removed : <ap_reg_phiprechg_tmp_42_1_pr1_reg_633pp0_it1_0> <ap_reg_phiprechg_tmp_42_2_pr1_reg_688pp0_it1_0> 
INFO:Xst:2261 - The FF/Latch <col_assign_s_reg_2779_0> in Unit <Erode_32_32_1080_1920_s> is equivalent to the following 2 FFs/Latches, which will be removed : <col_assign_1_reg_2750_0> <col_assign_reg_2721_0> 
INFO:Xst:2261 - The FF/Latch <col_assign_s_reg_2779_1> in Unit <Erode_32_32_1080_1920_s> is equivalent to the following 2 FFs/Latches, which will be removed : <col_assign_1_reg_2750_1> <col_assign_reg_2721_1> 
INFO:Xst:2261 - The FF/Latch <k_buf_0_val_0_addr_reg_2692_0> in Unit <Erode_32_32_1080_1920_s> is equivalent to the following 9 FFs/Latches, which will be removed : <k_buf_0_val_1_addr_reg_2698_0> <k_buf_0_val_2_addr_reg_2704_0> <k_buf_1_val_0_addr_reg_2725_0> <k_buf_1_val_1_addr_reg_2731_0> <k_buf_1_val_2_addr_reg_2737_0> <k_buf_2_val_2_addr_reg_2766_0> <k_buf_2_val_0_addr_reg_2754_0> <k_buf_2_val_1_addr_reg_2760_0> <tmp_29_reg_2685_0> 
INFO:Xst:2261 - The FF/Latch <k_buf_0_val_0_addr_reg_2692_1> in Unit <Erode_32_32_1080_1920_s> is equivalent to the following 9 FFs/Latches, which will be removed : <k_buf_0_val_1_addr_reg_2698_1> <k_buf_0_val_2_addr_reg_2704_1> <k_buf_1_val_0_addr_reg_2725_1> <k_buf_1_val_1_addr_reg_2731_1> <k_buf_1_val_2_addr_reg_2737_1> <k_buf_2_val_2_addr_reg_2766_1> <k_buf_2_val_0_addr_reg_2754_1> <k_buf_2_val_1_addr_reg_2760_1> <tmp_29_reg_2685_1> 
INFO:Xst:2261 - The FF/Latch <k_buf_0_val_0_addr_reg_2692_2> in Unit <Erode_32_32_1080_1920_s> is equivalent to the following 8 FFs/Latches, which will be removed : <k_buf_0_val_1_addr_reg_2698_2> <k_buf_0_val_2_addr_reg_2704_2> <k_buf_1_val_0_addr_reg_2725_2> <k_buf_1_val_1_addr_reg_2731_2> <k_buf_1_val_2_addr_reg_2737_2> <k_buf_2_val_2_addr_reg_2766_2> <k_buf_2_val_0_addr_reg_2754_2> <k_buf_2_val_1_addr_reg_2760_2> 
INFO:Xst:2261 - The FF/Latch <k_buf_0_val_0_addr_reg_2692_3> in Unit <Erode_32_32_1080_1920_s> is equivalent to the following 8 FFs/Latches, which will be removed : <k_buf_0_val_1_addr_reg_2698_3> <k_buf_0_val_2_addr_reg_2704_3> <k_buf_1_val_0_addr_reg_2725_3> <k_buf_1_val_1_addr_reg_2731_3> <k_buf_1_val_2_addr_reg_2737_3> <k_buf_2_val_2_addr_reg_2766_3> <k_buf_2_val_0_addr_reg_2754_3> <k_buf_2_val_1_addr_reg_2760_3> 
INFO:Xst:2261 - The FF/Latch <k_buf_0_val_0_addr_reg_2692_4> in Unit <Erode_32_32_1080_1920_s> is equivalent to the following 8 FFs/Latches, which will be removed : <k_buf_0_val_1_addr_reg_2698_4> <k_buf_0_val_2_addr_reg_2704_4> <k_buf_1_val_0_addr_reg_2725_4> <k_buf_1_val_1_addr_reg_2731_4> <k_buf_1_val_2_addr_reg_2737_4> <k_buf_2_val_2_addr_reg_2766_4> <k_buf_2_val_0_addr_reg_2754_4> <k_buf_2_val_1_addr_reg_2760_4> 
INFO:Xst:2261 - The FF/Latch <k_buf_0_val_0_addr_reg_2692_5> in Unit <Erode_32_32_1080_1920_s> is equivalent to the following 8 FFs/Latches, which will be removed : <k_buf_0_val_1_addr_reg_2698_5> <k_buf_0_val_2_addr_reg_2704_5> <k_buf_1_val_0_addr_reg_2725_5> <k_buf_1_val_1_addr_reg_2731_5> <k_buf_1_val_2_addr_reg_2737_5> <k_buf_2_val_2_addr_reg_2766_5> <k_buf_2_val_0_addr_reg_2754_5> <k_buf_2_val_1_addr_reg_2760_5> 
INFO:Xst:2261 - The FF/Latch <k_buf_0_val_0_addr_reg_2692_6> in Unit <Erode_32_32_1080_1920_s> is equivalent to the following 8 FFs/Latches, which will be removed : <k_buf_0_val_1_addr_reg_2698_6> <k_buf_0_val_2_addr_reg_2704_6> <k_buf_1_val_0_addr_reg_2725_6> <k_buf_1_val_1_addr_reg_2731_6> <k_buf_1_val_2_addr_reg_2737_6> <k_buf_2_val_2_addr_reg_2766_6> <k_buf_2_val_0_addr_reg_2754_6> <k_buf_2_val_1_addr_reg_2760_6> 
INFO:Xst:2261 - The FF/Latch <k_buf_0_val_0_addr_reg_2692_7> in Unit <Erode_32_32_1080_1920_s> is equivalent to the following 8 FFs/Latches, which will be removed : <k_buf_0_val_1_addr_reg_2698_7> <k_buf_0_val_2_addr_reg_2704_7> <k_buf_1_val_0_addr_reg_2725_7> <k_buf_1_val_1_addr_reg_2731_7> <k_buf_1_val_2_addr_reg_2737_7> <k_buf_2_val_2_addr_reg_2766_7> <k_buf_2_val_0_addr_reg_2754_7> <k_buf_2_val_1_addr_reg_2760_7> 
INFO:Xst:2261 - The FF/Latch <k_buf_0_val_0_addr_reg_2692_8> in Unit <Erode_32_32_1080_1920_s> is equivalent to the following 8 FFs/Latches, which will be removed : <k_buf_0_val_1_addr_reg_2698_8> <k_buf_0_val_2_addr_reg_2704_8> <k_buf_1_val_0_addr_reg_2725_8> <k_buf_1_val_1_addr_reg_2731_8> <k_buf_1_val_2_addr_reg_2737_8> <k_buf_2_val_2_addr_reg_2766_8> <k_buf_2_val_0_addr_reg_2754_8> <k_buf_2_val_1_addr_reg_2760_8> 
INFO:Xst:2261 - The FF/Latch <k_buf_0_val_0_addr_reg_2692_9> in Unit <Erode_32_32_1080_1920_s> is equivalent to the following 8 FFs/Latches, which will be removed : <k_buf_0_val_1_addr_reg_2698_9> <k_buf_0_val_2_addr_reg_2704_9> <k_buf_1_val_0_addr_reg_2725_9> <k_buf_1_val_1_addr_reg_2731_9> <k_buf_1_val_2_addr_reg_2737_9> <k_buf_2_val_2_addr_reg_2766_9> <k_buf_2_val_0_addr_reg_2754_9> <k_buf_2_val_1_addr_reg_2760_9> 
WARNING:Xst:1293 - FF/Latch <ap_done_reg> has a constant value of 0 in block <Mat2AXIvideo_32_1080_1920_32_s>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <image_filter_top_0/image_filter_CONTROL_BUS_if_U/FSM_3> on signal <rstate[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 0
 01    | 1
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <image_filter_top_0/image_filter_CONTROL_BUS_if_U/FSM_4> on signal <wstate[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <image_filter_top_0/image_filter_INPUT_STREAM_if_U/rs/FSM_5> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 10    | 10
 01    | 01
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <image_filter_top_0/image_filter_OUTPUT_STREAM_if_U/rs/FSM_6> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 10    | 10
 01    | 01
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <image_filter_top_0/image_filter_U/AXIvideo2Mat_32_1080_1920_32_U0/FSM_0> on signal <ap_CS_fsm[1:7]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 0000001
 001   | 0000010
 010   | 0000100
 011   | 0001000
 100   | 0010000
 101   | 0100000
 110   | 1000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <image_filter_top_0/image_filter_U/Mat2AXIvideo_32_1080_1920_32_U0/FSM_2> on signal <ap_CS_fsm[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <image_filter_top_0/image_filter_U/Erode_32_32_1080_1920_U0/FSM_1> on signal <ap_CS_fsm[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
WARNING:Xst:2677 - Node <axi_reg_177_24> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_reg_177_25> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_reg_177_26> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_reg_177_27> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_reg_177_28> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_reg_177_29> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_reg_177_30> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_reg_177_31> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_4_reg_314_24> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_4_reg_314_25> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_4_reg_314_26> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_4_reg_314_27> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_4_reg_314_28> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_4_reg_314_29> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_4_reg_314_30> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_4_reg_314_31> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_1_reg_211_24> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_1_reg_211_25> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_1_reg_211_26> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_1_reg_211_27> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_1_reg_211_28> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_1_reg_211_29> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_1_reg_211_30> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_1_reg_211_31> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_2_reg_255_24> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_2_reg_255_25> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_2_reg_255_26> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_2_reg_255_27> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_2_reg_255_28> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_2_reg_255_29> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_2_reg_255_30> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_2_reg_255_31> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <tmp_2_i_reg_2575_11> of sequential type is unconnected in block <Erode_32_32_1080_1920_s>.
WARNING:Xst:2677 - Node <tmp_2_i_reg_2575_12> of sequential type is unconnected in block <Erode_32_32_1080_1920_s>.
INFO:Xst:2261 - The FF/Latch <p_neg218_i_i_cast_reg_2551_1> in Unit <Erode_32_32_1080_1920_s> is equivalent to the following FF/Latch, which will be removed : <widthloop_reg_2539_1> 
INFO:Xst:2261 - The FF/Latch <cols_cast1_reg_2529_0> in Unit <Erode_32_32_1080_1920_s> is equivalent to the following FF/Latch, which will be removed : <widthloop_reg_2539_0> 

Optimizing unit <FIFO_image_filter_img_0_rows_V_shiftReg> ...

Optimizing unit <FIFO_image_filter_img_0_rows_V_channel5_shiftReg> ...

Optimizing unit <FIFO_image_filter_img_0_cols_V_shiftReg> ...

Optimizing unit <FIFO_image_filter_img_0_cols_V_channel6_shiftReg> ...

Optimizing unit <FIFO_image_filter_img_1_rows_V_shiftReg> ...

Optimizing unit <FIFO_image_filter_img_1_cols_V_shiftReg> ...

Optimizing unit <FIFO_image_filter_img_0_data_stream_0_V_shiftReg> ...

Optimizing unit <FIFO_image_filter_img_0_data_stream_1_V_shiftReg> ...

Optimizing unit <FIFO_image_filter_img_0_data_stream_2_V_shiftReg> ...

Optimizing unit <FIFO_image_filter_img_1_data_stream_0_V_shiftReg> ...

Optimizing unit <FIFO_image_filter_img_1_data_stream_1_V_shiftReg> ...

Optimizing unit <FIFO_image_filter_img_1_data_stream_2_V_shiftReg> ...

Optimizing unit <system_image_filter_top_0_wrapper> ...

Optimizing unit <image_filter_CONTROL_BUS_if> ...

Optimizing unit <image_filter_INPUT_STREAM_if> ...

Optimizing unit <image_filter_INPUT_STREAM_reg_slice> ...

Optimizing unit <image_filter_INPUT_STREAM_fifo_1> ...

Optimizing unit <image_filter_INPUT_STREAM_fifo_2> ...

Optimizing unit <image_filter_INPUT_STREAM_fifo_3> ...

Optimizing unit <image_filter_OUTPUT_STREAM_if> ...

Optimizing unit <image_filter_OUTPUT_STREAM_fifo_1> ...

Optimizing unit <image_filter_OUTPUT_STREAM_fifo_2> ...

Optimizing unit <image_filter_OUTPUT_STREAM_fifo_3> ...

Optimizing unit <image_filter_OUTPUT_STREAM_reg_slice> ...

Optimizing unit <image_filter> ...
WARNING:Xst:1293 - FF/Latch <ap_reg_procdone_Mat2AXIvideo_32_1080_1920_32_U0> has a constant value of 0 in block <image_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ap_reg_procdone_Mat2AXIvideo_32_1080_1920_32_U0> has a constant value of 0 in block <image_filter>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <AXIvideo2Mat_32_1080_1920_32_s> ...

Optimizing unit <init> ...

Optimizing unit <init_1> ...

Optimizing unit <Mat2AXIvideo_32_1080_1920_32_s> ...

Optimizing unit <Erode_32_32_1080_1920_s> ...

Optimizing unit <FIFO_image_filter_img_0_rows_V> ...

Optimizing unit <FIFO_image_filter_img_0_rows_V_channel5> ...

Optimizing unit <FIFO_image_filter_img_0_cols_V> ...

Optimizing unit <FIFO_image_filter_img_0_cols_V_channel6> ...

Optimizing unit <FIFO_image_filter_img_1_rows_V> ...

Optimizing unit <FIFO_image_filter_img_1_cols_V> ...

Optimizing unit <FIFO_image_filter_img_0_data_stream_0_V> ...

Optimizing unit <FIFO_image_filter_img_0_data_stream_1_V> ...

Optimizing unit <FIFO_image_filter_img_0_data_stream_2_V> ...

Optimizing unit <FIFO_image_filter_img_1_data_stream_0_V> ...

Optimizing unit <FIFO_image_filter_img_1_data_stream_1_V> ...

Optimizing unit <FIFO_image_filter_img_1_data_stream_2_V> ...
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/rs/data_p1_43> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/rs/data_p1_42> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/rs/data_p1_39> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/rs/data_p1_38> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/rs/data_p1_37> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/rs/data_p1_36> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/rs/data_p1_35> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/rs/data_p1_34> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/rs/data_p1_33> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/rs/data_p1_32> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/rs/data_p1_31> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/rs/data_p1_30> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/rs/data_p1_29> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/rs/data_p1_28> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/rs/data_p1_27> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/rs/data_p1_26> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/rs/data_p1_25> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/rs/data_p1_24> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/rs/data_p2_43> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/rs/data_p2_42> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/rs/data_p2_39> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/rs/data_p2_38> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/rs/data_p2_37> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/rs/data_p2_36> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/rs/data_p2_35> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/rs/data_p2_34> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/rs/data_p2_33> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/rs/data_p2_32> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/rs/data_p2_31> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/rs/data_p2_30> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/rs/data_p2_29> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/rs/data_p2_28> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/rs/data_p2_27> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/rs/data_p2_26> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/rs/data_p2_25> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/rs/data_p2_24> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_data_V_fifo/Mshreg_dout_31_0> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_data_V_fifo/Mshreg_dout_30_0> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_data_V_fifo/Mshreg_dout_29_0> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_data_V_fifo/Mshreg_dout_28_0> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_data_V_fifo/Mshreg_dout_27_0> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_data_V_fifo/Mshreg_dout_26_0> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_data_V_fifo/Mshreg_dout_25_0> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_data_V_fifo/Mshreg_dout_24_0> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_strb_V_fifo/Mshreg_dout_3_0> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_strb_V_fifo/Mshreg_dout_1_0> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_strb_V_fifo/Mshreg_dout_0_0> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_strb_V_fifo/Mshreg_dout_2_0> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_keep_V_fifo/Mshreg_dout_3_0> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_keep_V_fifo/Mshreg_dout_1_0> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_keep_V_fifo/Mshreg_dout_0_0> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_keep_V_fifo/Mshreg_dout_2_0> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_dest_V_fifo/Mshreg_dout_0> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_id_V_fifo/Mshreg_dout_0> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:1293 - FF/Latch <image_filter_top_0/image_filter_U/ap_reg_ready_img_1_rows_V_full_n> has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/ap_reg_ready_img_1_cols_V_full_n> has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/Erode_32_32_1080_1920_U0/ref_reg_2567_0> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/Erode_32_32_1080_1920_U0/heightloop_reg_2534_0> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/ap_reg_ready_img_0_rows_V_channel5_full_n> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/ap_reg_ready_img_0_cols_V_channel6_full_n> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_1_data_stream_0_V_U/mOutPtr_0> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_filter_top_0/image_filter_U/img_1_data_stream_1_V_U/mOutPtr_0> <image_filter_top_0/image_filter_U/img_1_data_stream_2_V_U/mOutPtr_0> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_1_data_stream_0_V_U/mOutPtr_1> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_filter_top_0/image_filter_U/img_1_data_stream_1_V_U/mOutPtr_1> <image_filter_top_0/image_filter_U/img_1_data_stream_2_V_U/mOutPtr_1> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_OUTPUT_STREAM_if_U/output_V_data_V_fifo/index_0> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <image_filter_top_0/image_filter_OUTPUT_STREAM_if_U/output_V_strb_V_fifo/index_0> <image_filter_top_0/image_filter_OUTPUT_STREAM_if_U/output_V_keep_V_fifo/index_0> <image_filter_top_0/image_filter_OUTPUT_STREAM_if_U/output_V_dest_V_fifo/index_0> <image_filter_top_0/image_filter_OUTPUT_STREAM_if_U/output_V_id_V_fifo/index_0> <image_filter_top_0/image_filter_OUTPUT_STREAM_if_U/output_V_last_V_fifo/index_0> <image_filter_top_0/image_filter_OUTPUT_STREAM_if_U/output_V_user_V_fifo/index_0> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_3_preg_10> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_2_preg_10> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_OUTPUT_STREAM_if_U/output_V_data_V_fifo/index_1> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <image_filter_top_0/image_filter_OUTPUT_STREAM_if_U/output_V_strb_V_fifo/index_1> <image_filter_top_0/image_filter_OUTPUT_STREAM_if_U/output_V_keep_V_fifo/index_1> <image_filter_top_0/image_filter_OUTPUT_STREAM_if_U/output_V_dest_V_fifo/index_1> <image_filter_top_0/image_filter_OUTPUT_STREAM_if_U/output_V_id_V_fifo/index_1> <image_filter_top_0/image_filter_OUTPUT_STREAM_if_U/output_V_last_V_fifo/index_1> <image_filter_top_0/image_filter_OUTPUT_STREAM_if_U/output_V_user_V_fifo/index_1> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_3_preg_11> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_2_preg_11> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_OUTPUT_STREAM_if_U/output_V_data_V_fifo/index_2> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <image_filter_top_0/image_filter_OUTPUT_STREAM_if_U/output_V_strb_V_fifo/index_2> <image_filter_top_0/image_filter_OUTPUT_STREAM_if_U/output_V_keep_V_fifo/index_2> <image_filter_top_0/image_filter_OUTPUT_STREAM_if_U/output_V_dest_V_fifo/index_2> <image_filter_top_0/image_filter_OUTPUT_STREAM_if_U/output_V_id_V_fifo/index_2> <image_filter_top_0/image_filter_OUTPUT_STREAM_if_U/output_V_last_V_fifo/index_2> <image_filter_top_0/image_filter_OUTPUT_STREAM_if_U/output_V_user_V_fifo/index_2> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_1_rows_V_U/internal_full_n> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/img_1_cols_V_U/internal_full_n> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_OUTPUT_STREAM_if_U/output_V_data_V_fifo/index_3> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <image_filter_top_0/image_filter_OUTPUT_STREAM_if_U/output_V_strb_V_fifo/index_3> <image_filter_top_0/image_filter_OUTPUT_STREAM_if_U/output_V_keep_V_fifo/index_3> <image_filter_top_0/image_filter_OUTPUT_STREAM_if_U/output_V_dest_V_fifo/index_3> <image_filter_top_0/image_filter_OUTPUT_STREAM_if_U/output_V_id_V_fifo/index_3> <image_filter_top_0/image_filter_OUTPUT_STREAM_if_U/output_V_last_V_fifo/index_3> <image_filter_top_0/image_filter_OUTPUT_STREAM_if_U/output_V_user_V_fifo/index_3> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_OUTPUT_STREAM_if_U/output_V_data_V_fifo/empty> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <image_filter_top_0/image_filter_OUTPUT_STREAM_if_U/output_V_strb_V_fifo/empty> <image_filter_top_0/image_filter_OUTPUT_STREAM_if_U/output_V_keep_V_fifo/empty> <image_filter_top_0/image_filter_OUTPUT_STREAM_if_U/output_V_dest_V_fifo/empty> <image_filter_top_0/image_filter_OUTPUT_STREAM_if_U/output_V_id_V_fifo/empty> <image_filter_top_0/image_filter_OUTPUT_STREAM_if_U/output_V_last_V_fifo/empty> <image_filter_top_0/image_filter_OUTPUT_STREAM_if_U/output_V_user_V_fifo/empty> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_OUTPUT_STREAM_if_U/output_V_data_V_fifo/full> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <image_filter_top_0/image_filter_OUTPUT_STREAM_if_U/output_V_strb_V_fifo/full> <image_filter_top_0/image_filter_OUTPUT_STREAM_if_U/output_V_keep_V_fifo/full> <image_filter_top_0/image_filter_OUTPUT_STREAM_if_U/output_V_dest_V_fifo/full> <image_filter_top_0/image_filter_OUTPUT_STREAM_if_U/output_V_id_V_fifo/full> <image_filter_top_0/image_filter_OUTPUT_STREAM_if_U/output_V_last_V_fifo/full> <image_filter_top_0/image_filter_OUTPUT_STREAM_if_U/output_V_user_V_fifo/full> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_1_preg_10> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_0_preg_10> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_1_preg_11> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_0_preg_11> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/Erode_32_32_1080_1920_U0/tmp_2_i_reg_2575_0> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_filter_top_0/image_filter_U/Erode_32_32_1080_1920_U0/tmp_7_reg_2544_0> <image_filter_top_0/image_filter_U/Erode_32_32_1080_1920_U0/p_neg218_i_i_cast_reg_2551_0> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_data_V_fifo/full> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_strb_V_fifo/full> <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_keep_V_fifo/full> <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_dest_V_fifo/full> <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_id_V_fifo/full> <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_last_V_fifo/full> <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_user_V_fifo/full> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_data_V_fifo/index_0> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_strb_V_fifo/index_0> <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_keep_V_fifo/index_0> <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_dest_V_fifo/index_0> <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_id_V_fifo/index_0> <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_last_V_fifo/index_0> <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_user_V_fifo/index_0> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_data_V_fifo/index_1> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_strb_V_fifo/index_1> <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_keep_V_fifo/index_1> <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_dest_V_fifo/index_1> <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_id_V_fifo/index_1> <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_last_V_fifo/index_1> <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_user_V_fifo/index_1> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_data_V_fifo/index_2> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_strb_V_fifo/index_2> <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_keep_V_fifo/index_2> <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_dest_V_fifo/index_2> <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_id_V_fifo/index_2> <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_last_V_fifo/index_2> <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_user_V_fifo/index_2> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_data_V_fifo/index_3> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_strb_V_fifo/index_3> <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_keep_V_fifo/index_3> <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_dest_V_fifo/index_3> <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_id_V_fifo/index_3> <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_last_V_fifo/index_3> <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_user_V_fifo/index_3> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_3_preg_0> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_2_preg_0> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_3_preg_1> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_2_preg_1> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_3_preg_2> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_2_preg_2> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_3_preg_3> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_2_preg_3> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_3_preg_4> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_2_preg_4> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_0_rows_V_channel5_U/internal_full_n> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/img_0_cols_V_channel6_U/internal_full_n> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_3_preg_5> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_2_preg_5> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_3_preg_6> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_2_preg_6> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_3_preg_7> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_2_preg_7> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_3_preg_8> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_2_preg_8> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_3_preg_9> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_2_preg_9> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_0_rows_V_U/internal_empty_n> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/img_0_cols_V_U/internal_empty_n> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_0_rows_V_channel5_U/mOutPtr_0> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/img_0_cols_V_channel6_U/mOutPtr_0> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_0_rows_V_channel5_U/mOutPtr_1> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/img_0_cols_V_channel6_U/mOutPtr_1> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_0_rows_V_channel5_U/mOutPtr_2> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/img_0_cols_V_channel6_U/mOutPtr_2> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/ap_reg_ready_img_0_rows_V_full_n> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/ap_reg_ready_img_0_cols_V_full_n> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_1_rows_V_U/mOutPtr_0> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/img_1_cols_V_U/mOutPtr_0> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_1_rows_V_U/mOutPtr_1> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/img_1_cols_V_U/mOutPtr_1> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_1_rows_V_U/mOutPtr_2> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/img_1_cols_V_U/mOutPtr_2> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_0_rows_V_U/internal_full_n> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/img_0_cols_V_U/internal_full_n> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_0_data_stream_0_V_U/internal_empty_n> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_filter_top_0/image_filter_U/img_0_data_stream_1_V_U/internal_empty_n> <image_filter_top_0/image_filter_U/img_0_data_stream_2_V_U/internal_empty_n> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_0_rows_V_channel5_U/internal_empty_n> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/img_0_cols_V_channel6_U/internal_empty_n> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_1_preg_0> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_0_preg_0> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_1_preg_1> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_0_preg_1> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_1_preg_2> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_0_preg_2> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_1_preg_3> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_0_preg_3> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_1_preg_4> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_0_preg_4> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_1_preg_5> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_0_preg_5> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_1_preg_6> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_0_preg_6> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_1_preg_7> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_0_preg_7> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_1_preg_8> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_0_preg_8> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_1_preg_9> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_0_preg_9> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_1_data_stream_0_V_U/internal_full_n> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_filter_top_0/image_filter_U/img_1_data_stream_1_V_U/internal_full_n> <image_filter_top_0/image_filter_U/img_1_data_stream_2_V_U/internal_full_n> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_0_data_stream_0_V_U/mOutPtr_0> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_filter_top_0/image_filter_U/img_0_data_stream_1_V_U/mOutPtr_0> <image_filter_top_0/image_filter_U/img_0_data_stream_2_V_U/mOutPtr_0> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_0_data_stream_0_V_U/mOutPtr_1> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_filter_top_0/image_filter_U/img_0_data_stream_1_V_U/mOutPtr_1> <image_filter_top_0/image_filter_U/img_0_data_stream_2_V_U/mOutPtr_1> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_1_data_stream_0_V_U/internal_empty_n> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_filter_top_0/image_filter_U/img_1_data_stream_1_V_U/internal_empty_n> <image_filter_top_0/image_filter_U/img_1_data_stream_2_V_U/internal_empty_n> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_0_rows_V_U/mOutPtr_0> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/img_0_cols_V_U/mOutPtr_0> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_0_rows_V_U/mOutPtr_1> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/img_0_cols_V_U/mOutPtr_1> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_0_rows_V_U/mOutPtr_2> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/img_0_cols_V_U/mOutPtr_2> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_0_data_stream_0_V_U/internal_full_n> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_filter_top_0/image_filter_U/img_0_data_stream_1_V_U/internal_full_n> <image_filter_top_0/image_filter_U/img_0_data_stream_2_V_U/internal_full_n> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_data_V_fifo/empty> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_strb_V_fifo/empty> <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_keep_V_fifo/empty> <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_dest_V_fifo/empty> <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_id_V_fifo/empty> <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_last_V_fifo/empty> <image_filter_top_0/image_filter_INPUT_STREAM_if_U/input_V_user_V_fifo/empty> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_1_rows_V_U/internal_empty_n> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/img_1_cols_V_U/internal_empty_n> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system_image_filter_top_0_wrapper, actual ratio is 4.
FlipFlop image_filter_top_0/image_filter_U/Erode_32_32_1080_1920_U0/src_kernel_win_0_val_2_1_9_reg_2790_7 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1147
 Flip-Flops                                            : 1147

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_image_filter_top_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2166
#      GND                         : 1
#      INV                         : 90
#      LUT1                        : 67
#      LUT2                        : 107
#      LUT3                        : 215
#      LUT4                        : 266
#      LUT5                        : 346
#      LUT6                        : 659
#      MUXCY                       : 195
#      MUXF7                       : 61
#      VCC                         : 1
#      XORCY                       : 158
# FlipFlops/Latches                : 1147
#      FD                          : 17
#      FDC                         : 2
#      FDE                         : 908
#      FDP                         : 2
#      FDPE                        : 8
#      FDR                         : 87
#      FDRE                        : 107
#      FDS                         : 3
#      FDSE                        : 13
# RAMS                             : 9
#      RAMB18E1                    : 9
# Shift Registers                  : 190
#      SRLC16E                     : 190

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1147  out of  106400     1%  
 Number of Slice LUTs:                 1940  out of  53200     3%  
    Number used as Logic:              1750  out of  53200     3%  
    Number used as Memory:              190  out of  17400     1%  
       Number used as SRL:              190

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2381
   Number with an unused Flip Flop:    1234  out of   2381    51%  
   Number with an unused LUT:           441  out of   2381    18%  
   Number of fully used LUT-FF pairs:   706  out of   2381    29%  
   Number of unique control sets:        52

IO Utilization: 
 Number of IOs:                         187
 Number of bonded IOBs:                   0  out of    200     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                5  out of    140     3%  
    Number using Block RAM only:          5

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                 | Load  |
-----------------------------------+-----------------------------------------------------------------------+-------+
aclk                               | NONE(image_filter_top_0/image_filter_CONTROL_BUS_if_U/wstate_FSM_FFd2)| 1346  |
-----------------------------------+-----------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                | Buffer(FF name)                                                                                                                      | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------+
image_filter_top_0/image_filter_U/Erode_32_32_1080_1920_U0_p_src_data_stream_0_V_read(image_filter_top_0/image_filter_U/Erode_32_32_1080_1920_U0/p_src_data_stream_0_V_read:O)| NONE(image_filter_top_0/image_filter_U/Erode_32_32_1080_1920_U0/k_buf_0_val_1_U/Erode_32_32_1080_1920_s_k_buf_0_val_0_ram_U/Mram_ram)| 18    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 10.526ns (Maximum Frequency: 95.003MHz)
   Minimum input arrival time before clock: 1.648ns
   Maximum output required time after clock: 0.951ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'aclk'
  Clock period: 10.526ns (frequency: 95.003MHz)
  Total number of paths / destination ports: 10752872 / 3386
-------------------------------------------------------------------------
Delay:               10.526ns (Levels of Logic = 18)
  Source:            image_filter_top_0/image_filter_U/Erode_32_32_1080_1920_U0/src_kernel_win_0_val_2_2_fu_148_4 (FF)
  Destination:       image_filter_top_0/image_filter_U/img_1_data_stream_0_V_U/U_FIFO_image_filter_img_1_data_stream_0_V_ram/Mshreg_q_2_0 (FF)
  Source Clock:      aclk rising
  Destination Clock: aclk rising

  Data Path: image_filter_top_0/image_filter_U/Erode_32_32_1080_1920_U0/src_kernel_win_0_val_2_2_fu_148_4 to image_filter_top_0/image_filter_U/img_1_data_stream_0_V_U/U_FIFO_image_filter_img_1_data_stream_0_V_ram/Mshreg_q_2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.282   0.668  image_filter_top_0/image_filter_U/Erode_32_32_1080_1920_U0/src_kernel_win_0_val_2_2_fu_148_4 (image_filter_top_0/image_filter_U/Erode_32_32_1080_1920_U0/src_kernel_win_0_val_2_2_fu_148_4)
     LUT4:I0->O            2   0.053   0.731  image_filter_top_0/image_filter_U/Erode_32_32_1080_1920_U0/tmp_91_0_0_1_fu_1810_p21_SW0 (N171)
     LUT5:I0->O           12   0.053   0.485  image_filter_top_0/image_filter_U/Erode_32_32_1080_1920_U0/tmp_91_0_0_1_fu_1810_p221 (image_filter_top_0/image_filter_U/Erode_32_32_1080_1920_U0/tmp_91_0_0_1_fu_1810_p2)
     LUT6:I5->O            1   0.053   0.602  image_filter_top_0/image_filter_U/Erode_32_32_1080_1920_U0/tmp_91_0_0_2_fu_1822_p21_SW0 (N168)
     LUT5:I2->O            2   0.053   0.419  image_filter_top_0/image_filter_U/Erode_32_32_1080_1920_U0/tmp_91_0_0_2_fu_1822_p21 (image_filter_top_0/image_filter_U/Erode_32_32_1080_1920_U0/tmp_91_0_0_2_fu_1822_p22)
     LUT6:I5->O           11   0.053   0.479  image_filter_top_0/image_filter_U/Erode_32_32_1080_1920_U0/tmp_91_0_0_2_fu_1822_p221 (image_filter_top_0/image_filter_U/Erode_32_32_1080_1920_U0/tmp_91_0_0_2_fu_1822_p2)
     LUT5:I4->O            1   0.053   0.485  image_filter_top_0/image_filter_U/Erode_32_32_1080_1920_U0/tmp_91_0_1_fu_1836_p224_SW0 (N619)
     LUT6:I4->O            1   0.053   0.602  image_filter_top_0/image_filter_U/Erode_32_32_1080_1920_U0/tmp_91_0_1_1_fu_1850_p23 (image_filter_top_0/image_filter_U/Erode_32_32_1080_1920_U0/tmp_91_0_1_1_fu_1850_p21)
     LUT5:I2->O            2   0.053   0.419  image_filter_top_0/image_filter_U/Erode_32_32_1080_1920_U0/tmp_91_0_1_1_fu_1850_p21 (image_filter_top_0/image_filter_U/Erode_32_32_1080_1920_U0/tmp_91_0_1_1_fu_1850_p22)
     LUT6:I5->O           13   0.053   0.493  image_filter_top_0/image_filter_U/Erode_32_32_1080_1920_U0/tmp_91_0_1_1_fu_1850_p22 (image_filter_top_0/image_filter_U/Erode_32_32_1080_1920_U0/tmp_91_0_1_1_fu_1850_p2)
     LUT5:I4->O            1   0.053   0.485  image_filter_top_0/image_filter_U/Erode_32_32_1080_1920_U0/tmp_91_0_1_2_fu_1862_p224_SW0 (N447)
     LUT6:I4->O            1   0.053   0.602  image_filter_top_0/image_filter_U/Erode_32_32_1080_1920_U0/tmp_91_0_2_fu_1876_p23 (image_filter_top_0/image_filter_U/Erode_32_32_1080_1920_U0/tmp_91_0_2_fu_1876_p21)
     LUT5:I2->O            8   0.053   0.445  image_filter_top_0/image_filter_U/Erode_32_32_1080_1920_U0/tmp_91_0_2_fu_1876_p21 (image_filter_top_0/image_filter_U/Erode_32_32_1080_1920_U0/tmp_91_0_2_fu_1876_p22)
     MUXF7:S->O            4   0.280   0.419  image_filter_top_0/image_filter_U/Erode_32_32_1080_1920_U0/mux24121 (image_filter_top_0/image_filter_U/Erode_32_32_1080_1920_U0/temp_0_i_i_i_057_i_i_1_0_2_fu_1882_p3<2>)
     MUXF7:S->O            4   0.280   0.433  image_filter_top_0/image_filter_U/Erode_32_32_1080_1920_U0/tmp_91_0_2_1_fu_1890_p221_SW4 (N796)
     LUT6:I5->O            1   0.053   0.000  image_filter_top_0/image_filter_U/Erode_32_32_1080_1920_U0/tmp_91_0_2_1_fu_1890_p21_SW3_G (N1132)
     MUXF7:I1->O           1   0.217   0.485  image_filter_top_0/image_filter_U/Erode_32_32_1080_1920_U0/tmp_91_0_2_1_fu_1890_p21_SW3 (N1012)
     LUT6:I4->O            1   0.053   0.413  image_filter_top_0/image_filter_U/Erode_32_32_1080_1920_U0/tmp_91_0_2_2_fu_1902_p224_SW0 (N626)
     LUT6:I5->O            1   0.053   0.000  image_filter_top_0/image_filter_U/Erode_32_32_1080_1920_U0/Mmux_p_dst_data_stream_0_V_din31 (image_filter_top_0/image_filter_U/Erode_32_32_1080_1920_U0_p_dst_data_stream_0_V_din<2>)
     SRLC16E:D                 0.007          image_filter_top_0/image_filter_U/img_1_data_stream_0_V_U/U_FIFO_image_filter_img_1_data_stream_0_V_ram/Mshreg_q_2_0
    ----------------------------------------
    Total                     10.526ns (1.861ns logic, 8.665ns route)
                                       (17.7% logic, 82.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'aclk'
  Total number of paths / destination ports: 747 / 526
-------------------------------------------------------------------------
Offset:              1.648ns (Levels of Logic = 3)
  Source:            s_axi_CONTROL_BUS_ARADDR<3> (PAD)
  Destination:       image_filter_top_0/image_filter_CONTROL_BUS_if_U/rdata_2 (FF)
  Destination Clock: aclk rising

  Data Path: s_axi_CONTROL_BUS_ARADDR<3> to image_filter_top_0/image_filter_CONTROL_BUS_if_U/rdata_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I1->O            1   0.053   0.739  image_filter_top_0/image_filter_CONTROL_BUS_if_U/_n0174<30>2 (image_filter_top_0/image_filter_CONTROL_BUS_if_U/_n0174<30>2)
     LUT6:I0->O            1   0.053   0.413  image_filter_top_0/image_filter_CONTROL_BUS_if_U/_n0174<30>3 (image_filter_top_0/image_filter_CONTROL_BUS_if_U/_n0174<30>3)
     LUT6:I5->O            1   0.053   0.000  image_filter_top_0/image_filter_CONTROL_BUS_if_U/_n0174<30>4 (image_filter_top_0/image_filter_CONTROL_BUS_if_U/_n0174<30>)
     FDRE:D                    0.011          image_filter_top_0/image_filter_CONTROL_BUS_if_U/rdata_2
    ----------------------------------------
    Total                      1.648ns (0.496ns logic, 1.152ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'aclk'
  Total number of paths / destination ports: 87 / 84
-------------------------------------------------------------------------
Offset:              0.951ns (Levels of Logic = 1)
  Source:            image_filter_top_0/image_filter_CONTROL_BUS_if_U/gie (FF)
  Destination:       interrupt (PAD)
  Source Clock:      aclk rising

  Data Path: image_filter_top_0/image_filter_CONTROL_BUS_if_U/gie to interrupt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.282   0.616  image_filter_top_0/image_filter_CONTROL_BUS_if_U/gie (image_filter_top_0/image_filter_CONTROL_BUS_if_U/gie)
     LUT3:I0->O            0   0.053   0.000  image_filter_top_0/image_filter_CONTROL_BUS_if_U/interrupt1 (interrupt)
    ----------------------------------------
    Total                      0.951ns (0.335ns logic, 0.616ns route)
                                       (35.2% logic, 64.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock aclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
aclk           |   10.526|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 19.99 secs
 
--> 


Total memory usage is 529012 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  163 (   0 filtered)
Number of infos    :  106 (   0 filtered)

