<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangconsole_step2\impl\gwsynthesis\tangconsole_step1.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangconsole_step2\src\tangconsole.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AT-LV60PG484AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AT-60</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Jun 12 07:08:05 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>76</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>107</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>257.939(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>6.123</td>
<td>ff_count_5_s0/Q</td>
<td>ff_led_1_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.009</td>
<td>3.575</td>
</tr>
<tr>
<td>2</td>
<td>6.123</td>
<td>ff_count_5_s0/Q</td>
<td>ff_led_2_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.009</td>
<td>3.575</td>
</tr>
<tr>
<td>3</td>
<td>6.123</td>
<td>ff_count_5_s0/Q</td>
<td>ff_led_3_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.009</td>
<td>3.575</td>
</tr>
<tr>
<td>4</td>
<td>6.123</td>
<td>ff_count_5_s0/Q</td>
<td>ff_led_4_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.009</td>
<td>3.575</td>
</tr>
<tr>
<td>5</td>
<td>6.123</td>
<td>ff_count_5_s0/Q</td>
<td>ff_led_5_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.009</td>
<td>3.575</td>
</tr>
<tr>
<td>6</td>
<td>6.123</td>
<td>ff_count_5_s0/Q</td>
<td>ff_led_6_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.009</td>
<td>3.575</td>
</tr>
<tr>
<td>7</td>
<td>6.128</td>
<td>ff_count_5_s0/Q</td>
<td>ff_led_0_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.009</td>
<td>3.570</td>
</tr>
<tr>
<td>8</td>
<td>6.295</td>
<td>ff_count_5_s0/Q</td>
<td>ff_led_7_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.394</td>
</tr>
<tr>
<td>9</td>
<td>6.342</td>
<td>ff_count_5_s0/Q</td>
<td>ff_count_1_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.285</td>
</tr>
<tr>
<td>10</td>
<td>6.342</td>
<td>ff_count_5_s0/Q</td>
<td>ff_count_2_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.285</td>
</tr>
<tr>
<td>11</td>
<td>6.342</td>
<td>ff_count_5_s0/Q</td>
<td>ff_count_3_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.285</td>
</tr>
<tr>
<td>12</td>
<td>6.342</td>
<td>ff_count_5_s0/Q</td>
<td>ff_count_4_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.285</td>
</tr>
<tr>
<td>13</td>
<td>6.342</td>
<td>ff_count_5_s0/Q</td>
<td>ff_count_5_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.285</td>
</tr>
<tr>
<td>14</td>
<td>6.342</td>
<td>ff_count_5_s0/Q</td>
<td>ff_count_6_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.285</td>
</tr>
<tr>
<td>15</td>
<td>6.529</td>
<td>ff_count_5_s0/Q</td>
<td>ff_count_24_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.009</td>
<td>3.107</td>
</tr>
<tr>
<td>16</td>
<td>6.529</td>
<td>ff_count_5_s0/Q</td>
<td>ff_count_19_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.009</td>
<td>3.107</td>
</tr>
<tr>
<td>17</td>
<td>6.529</td>
<td>ff_count_5_s0/Q</td>
<td>ff_count_20_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.009</td>
<td>3.107</td>
</tr>
<tr>
<td>18</td>
<td>6.529</td>
<td>ff_count_5_s0/Q</td>
<td>ff_count_21_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.009</td>
<td>3.107</td>
</tr>
<tr>
<td>19</td>
<td>6.529</td>
<td>ff_count_5_s0/Q</td>
<td>ff_count_22_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.009</td>
<td>3.107</td>
</tr>
<tr>
<td>20</td>
<td>6.529</td>
<td>ff_count_5_s0/Q</td>
<td>ff_count_23_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.009</td>
<td>3.107</td>
</tr>
<tr>
<td>21</td>
<td>6.706</td>
<td>ff_count_5_s0/Q</td>
<td>ff_count_7_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.009</td>
<td>2.912</td>
</tr>
<tr>
<td>22</td>
<td>6.706</td>
<td>ff_count_5_s0/Q</td>
<td>ff_count_8_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.009</td>
<td>2.912</td>
</tr>
<tr>
<td>23</td>
<td>6.706</td>
<td>ff_count_5_s0/Q</td>
<td>ff_count_9_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.009</td>
<td>2.912</td>
</tr>
<tr>
<td>24</td>
<td>6.706</td>
<td>ff_count_5_s0/Q</td>
<td>ff_count_10_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.009</td>
<td>2.912</td>
</tr>
<tr>
<td>25</td>
<td>6.706</td>
<td>ff_count_5_s0/Q</td>
<td>ff_count_11_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.009</td>
<td>2.912</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.275</td>
<td>ff_led_0_s0/Q</td>
<td>ff_led_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>2</td>
<td>0.275</td>
<td>ff_count_0_s0/Q</td>
<td>ff_count_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>3</td>
<td>0.394</td>
<td>ff_led_3_s0/Q</td>
<td>ff_led_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.407</td>
</tr>
<tr>
<td>4</td>
<td>0.394</td>
<td>ff_led_7_s0/Q</td>
<td>ff_led_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.407</td>
</tr>
<tr>
<td>5</td>
<td>0.394</td>
<td>ff_count_3_s0/Q</td>
<td>ff_count_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.407</td>
</tr>
<tr>
<td>6</td>
<td>0.394</td>
<td>ff_count_7_s0/Q</td>
<td>ff_count_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.407</td>
</tr>
<tr>
<td>7</td>
<td>0.394</td>
<td>ff_count_9_s0/Q</td>
<td>ff_count_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.407</td>
</tr>
<tr>
<td>8</td>
<td>0.394</td>
<td>ff_count_15_s0/Q</td>
<td>ff_count_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.407</td>
</tr>
<tr>
<td>9</td>
<td>0.394</td>
<td>ff_count_19_s0/Q</td>
<td>ff_count_19_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.407</td>
</tr>
<tr>
<td>10</td>
<td>0.394</td>
<td>ff_count_21_s0/Q</td>
<td>ff_count_21_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.407</td>
</tr>
<tr>
<td>11</td>
<td>0.433</td>
<td>ff_led_1_s0/Q</td>
<td>ff_led_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.458</td>
</tr>
<tr>
<td>12</td>
<td>0.433</td>
<td>ff_count_1_s0/Q</td>
<td>ff_count_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.458</td>
</tr>
<tr>
<td>13</td>
<td>0.442</td>
<td>ff_led_3_s0/Q</td>
<td>ff_led_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.467</td>
</tr>
<tr>
<td>14</td>
<td>0.442</td>
<td>ff_count_3_s0/Q</td>
<td>ff_count_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.467</td>
</tr>
<tr>
<td>15</td>
<td>0.442</td>
<td>ff_count_9_s0/Q</td>
<td>ff_count_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.467</td>
</tr>
<tr>
<td>16</td>
<td>0.442</td>
<td>ff_count_15_s0/Q</td>
<td>ff_count_17_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.467</td>
</tr>
<tr>
<td>17</td>
<td>0.442</td>
<td>ff_count_21_s0/Q</td>
<td>ff_count_23_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.467</td>
</tr>
<tr>
<td>18</td>
<td>0.447</td>
<td>ff_led_3_s0/Q</td>
<td>ff_led_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.472</td>
</tr>
<tr>
<td>19</td>
<td>0.447</td>
<td>ff_count_7_s0/Q</td>
<td>ff_count_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.472</td>
</tr>
<tr>
<td>20</td>
<td>0.447</td>
<td>ff_count_9_s0/Q</td>
<td>ff_count_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.472</td>
</tr>
<tr>
<td>21</td>
<td>0.447</td>
<td>ff_count_19_s0/Q</td>
<td>ff_count_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.472</td>
</tr>
<tr>
<td>22</td>
<td>0.447</td>
<td>ff_count_21_s0/Q</td>
<td>ff_count_22_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.472</td>
</tr>
<tr>
<td>23</td>
<td>0.447</td>
<td>ff_count_3_s0/Q</td>
<td>ff_count_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.472</td>
</tr>
<tr>
<td>24</td>
<td>0.447</td>
<td>ff_count_15_s0/Q</td>
<td>ff_count_16_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.472</td>
</tr>
<tr>
<td>25</td>
<td>0.457</td>
<td>ff_count_24_s0/Q</td>
<td>ff_count_24_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.470</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.664</td>
<td>2.914</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ff_count_0_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.806</td>
<td>3.056</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>ff_count_0_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.962</td>
<td>3.212</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ff_led_4_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.962</td>
<td>3.212</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ff_led_2_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.962</td>
<td>3.212</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ff_led_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.962</td>
<td>3.212</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ff_led_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.962</td>
<td>3.212</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ff_count_21_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.962</td>
<td>3.212</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ff_led_6_s0</td>
</tr>
<tr>
<td>9</td>
<td>2.962</td>
<td>3.212</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ff_led_5_s0</td>
</tr>
<tr>
<td>10</td>
<td>2.962</td>
<td>3.212</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ff_count_23_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.428</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.551</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_led_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[2][A]</td>
<td>ff_count_5_s0/CLK</td>
</tr>
<tr>
<td>4.236</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R37C75[2][A]</td>
<td style=" font-weight:bold;">ff_count_5_s0/Q</td>
</tr>
<tr>
<td>4.376</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td>n12_s4/I3</td>
</tr>
<tr>
<td>4.897</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td style=" background: #97FFFF;">n12_s4/F</td>
</tr>
<tr>
<td>5.244</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td>n12_s1/I1</td>
</tr>
<tr>
<td>5.766</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td style=" background: #97FFFF;">n12_s1/F</td>
</tr>
<tr>
<td>5.958</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][A]</td>
<td>n12_s0/I2</td>
</tr>
<tr>
<td>6.456</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R37C75[3][A]</td>
<td style=" background: #97FFFF;">n12_s0/F</td>
</tr>
<tr>
<td>7.428</td>
<td>0.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C73[0][A]</td>
<td style=" font-weight:bold;">ff_led_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.863</td>
<td>3.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C73[0][A]</td>
<td>ff_led_1_s0/CLK</td>
</tr>
<tr>
<td>13.551</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C73[0][A]</td>
<td>ff_led_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.540, 43.077%; route: 1.652, 46.224%; tC2Q: 0.382, 10.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.670%; route: 3.180, 82.330%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.428</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.551</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_led_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[2][A]</td>
<td>ff_count_5_s0/CLK</td>
</tr>
<tr>
<td>4.236</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R37C75[2][A]</td>
<td style=" font-weight:bold;">ff_count_5_s0/Q</td>
</tr>
<tr>
<td>4.376</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td>n12_s4/I3</td>
</tr>
<tr>
<td>4.897</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td style=" background: #97FFFF;">n12_s4/F</td>
</tr>
<tr>
<td>5.244</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td>n12_s1/I1</td>
</tr>
<tr>
<td>5.766</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td style=" background: #97FFFF;">n12_s1/F</td>
</tr>
<tr>
<td>5.958</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][A]</td>
<td>n12_s0/I2</td>
</tr>
<tr>
<td>6.456</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R37C75[3][A]</td>
<td style=" background: #97FFFF;">n12_s0/F</td>
</tr>
<tr>
<td>7.428</td>
<td>0.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C73[0][B]</td>
<td style=" font-weight:bold;">ff_led_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.863</td>
<td>3.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C73[0][B]</td>
<td>ff_led_2_s0/CLK</td>
</tr>
<tr>
<td>13.551</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C73[0][B]</td>
<td>ff_led_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.540, 43.077%; route: 1.652, 46.224%; tC2Q: 0.382, 10.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.670%; route: 3.180, 82.330%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.428</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.551</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_led_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[2][A]</td>
<td>ff_count_5_s0/CLK</td>
</tr>
<tr>
<td>4.236</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R37C75[2][A]</td>
<td style=" font-weight:bold;">ff_count_5_s0/Q</td>
</tr>
<tr>
<td>4.376</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td>n12_s4/I3</td>
</tr>
<tr>
<td>4.897</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td style=" background: #97FFFF;">n12_s4/F</td>
</tr>
<tr>
<td>5.244</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td>n12_s1/I1</td>
</tr>
<tr>
<td>5.766</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td style=" background: #97FFFF;">n12_s1/F</td>
</tr>
<tr>
<td>5.958</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][A]</td>
<td>n12_s0/I2</td>
</tr>
<tr>
<td>6.456</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R37C75[3][A]</td>
<td style=" background: #97FFFF;">n12_s0/F</td>
</tr>
<tr>
<td>7.428</td>
<td>0.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C73[1][A]</td>
<td style=" font-weight:bold;">ff_led_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.863</td>
<td>3.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C73[1][A]</td>
<td>ff_led_3_s0/CLK</td>
</tr>
<tr>
<td>13.551</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C73[1][A]</td>
<td>ff_led_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.540, 43.077%; route: 1.652, 46.224%; tC2Q: 0.382, 10.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.670%; route: 3.180, 82.330%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.428</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.551</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_led_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[2][A]</td>
<td>ff_count_5_s0/CLK</td>
</tr>
<tr>
<td>4.236</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R37C75[2][A]</td>
<td style=" font-weight:bold;">ff_count_5_s0/Q</td>
</tr>
<tr>
<td>4.376</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td>n12_s4/I3</td>
</tr>
<tr>
<td>4.897</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td style=" background: #97FFFF;">n12_s4/F</td>
</tr>
<tr>
<td>5.244</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td>n12_s1/I1</td>
</tr>
<tr>
<td>5.766</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td style=" background: #97FFFF;">n12_s1/F</td>
</tr>
<tr>
<td>5.958</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][A]</td>
<td>n12_s0/I2</td>
</tr>
<tr>
<td>6.456</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R37C75[3][A]</td>
<td style=" background: #97FFFF;">n12_s0/F</td>
</tr>
<tr>
<td>7.428</td>
<td>0.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C73[1][B]</td>
<td style=" font-weight:bold;">ff_led_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.863</td>
<td>3.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C73[1][B]</td>
<td>ff_led_4_s0/CLK</td>
</tr>
<tr>
<td>13.551</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C73[1][B]</td>
<td>ff_led_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.540, 43.077%; route: 1.652, 46.224%; tC2Q: 0.382, 10.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.670%; route: 3.180, 82.330%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.428</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.551</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_led_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[2][A]</td>
<td>ff_count_5_s0/CLK</td>
</tr>
<tr>
<td>4.236</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R37C75[2][A]</td>
<td style=" font-weight:bold;">ff_count_5_s0/Q</td>
</tr>
<tr>
<td>4.376</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td>n12_s4/I3</td>
</tr>
<tr>
<td>4.897</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td style=" background: #97FFFF;">n12_s4/F</td>
</tr>
<tr>
<td>5.244</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td>n12_s1/I1</td>
</tr>
<tr>
<td>5.766</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td style=" background: #97FFFF;">n12_s1/F</td>
</tr>
<tr>
<td>5.958</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][A]</td>
<td>n12_s0/I2</td>
</tr>
<tr>
<td>6.456</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R37C75[3][A]</td>
<td style=" background: #97FFFF;">n12_s0/F</td>
</tr>
<tr>
<td>7.428</td>
<td>0.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C73[2][A]</td>
<td style=" font-weight:bold;">ff_led_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.863</td>
<td>3.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C73[2][A]</td>
<td>ff_led_5_s0/CLK</td>
</tr>
<tr>
<td>13.551</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C73[2][A]</td>
<td>ff_led_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.540, 43.077%; route: 1.652, 46.224%; tC2Q: 0.382, 10.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.670%; route: 3.180, 82.330%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.428</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.551</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_led_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[2][A]</td>
<td>ff_count_5_s0/CLK</td>
</tr>
<tr>
<td>4.236</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R37C75[2][A]</td>
<td style=" font-weight:bold;">ff_count_5_s0/Q</td>
</tr>
<tr>
<td>4.376</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td>n12_s4/I3</td>
</tr>
<tr>
<td>4.897</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td style=" background: #97FFFF;">n12_s4/F</td>
</tr>
<tr>
<td>5.244</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td>n12_s1/I1</td>
</tr>
<tr>
<td>5.766</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td style=" background: #97FFFF;">n12_s1/F</td>
</tr>
<tr>
<td>5.958</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][A]</td>
<td>n12_s0/I2</td>
</tr>
<tr>
<td>6.456</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R37C75[3][A]</td>
<td style=" background: #97FFFF;">n12_s0/F</td>
</tr>
<tr>
<td>7.428</td>
<td>0.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C73[2][B]</td>
<td style=" font-weight:bold;">ff_led_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.863</td>
<td>3.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C73[2][B]</td>
<td>ff_led_6_s0/CLK</td>
</tr>
<tr>
<td>13.551</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C73[2][B]</td>
<td>ff_led_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.540, 43.077%; route: 1.652, 46.224%; tC2Q: 0.382, 10.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.670%; route: 3.180, 82.330%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.128</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.551</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_led_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[2][A]</td>
<td>ff_count_5_s0/CLK</td>
</tr>
<tr>
<td>4.236</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R37C75[2][A]</td>
<td style=" font-weight:bold;">ff_count_5_s0/Q</td>
</tr>
<tr>
<td>4.376</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td>n12_s4/I3</td>
</tr>
<tr>
<td>4.897</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td style=" background: #97FFFF;">n12_s4/F</td>
</tr>
<tr>
<td>5.244</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td>n12_s1/I1</td>
</tr>
<tr>
<td>5.766</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td style=" background: #97FFFF;">n12_s1/F</td>
</tr>
<tr>
<td>5.958</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][A]</td>
<td>n12_s0/I2</td>
</tr>
<tr>
<td>6.456</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R37C75[3][A]</td>
<td style=" background: #97FFFF;">n12_s0/F</td>
</tr>
<tr>
<td>7.423</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C73[0][A]</td>
<td style=" font-weight:bold;">ff_led_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.863</td>
<td>3.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C73[0][A]</td>
<td>ff_led_0_s0/CLK</td>
</tr>
<tr>
<td>13.551</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C73[0][A]</td>
<td>ff_led_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.540, 43.137%; route: 1.647, 46.148%; tC2Q: 0.382, 10.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.670%; route: 3.180, 82.330%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.542</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_led_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[2][A]</td>
<td>ff_count_5_s0/CLK</td>
</tr>
<tr>
<td>4.236</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R37C75[2][A]</td>
<td style=" font-weight:bold;">ff_count_5_s0/Q</td>
</tr>
<tr>
<td>4.376</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td>n12_s4/I3</td>
</tr>
<tr>
<td>4.897</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td style=" background: #97FFFF;">n12_s4/F</td>
</tr>
<tr>
<td>5.244</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td>n12_s1/I1</td>
</tr>
<tr>
<td>5.766</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td style=" background: #97FFFF;">n12_s1/F</td>
</tr>
<tr>
<td>5.958</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][A]</td>
<td>n12_s0/I2</td>
</tr>
<tr>
<td>6.456</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R37C75[3][A]</td>
<td style=" background: #97FFFF;">n12_s0/F</td>
</tr>
<tr>
<td>7.247</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C75[0][A]</td>
<td style=" font-weight:bold;">ff_led_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C75[0][A]</td>
<td>ff_led_7_s0/CLK</td>
</tr>
<tr>
<td>13.542</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C75[0][A]</td>
<td>ff_led_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.540, 45.378%; route: 1.471, 43.352%; tC2Q: 0.382, 11.271%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.481</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[2][A]</td>
<td>ff_count_5_s0/CLK</td>
</tr>
<tr>
<td>4.236</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R37C75[2][A]</td>
<td style=" font-weight:bold;">ff_count_5_s0/Q</td>
</tr>
<tr>
<td>4.376</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td>n12_s4/I3</td>
</tr>
<tr>
<td>4.897</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td style=" background: #97FFFF;">n12_s4/F</td>
</tr>
<tr>
<td>5.244</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td>n12_s1/I1</td>
</tr>
<tr>
<td>5.766</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td style=" background: #97FFFF;">n12_s1/F</td>
</tr>
<tr>
<td>5.958</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][A]</td>
<td>n12_s0/I2</td>
</tr>
<tr>
<td>6.456</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R37C75[3][A]</td>
<td style=" background: #97FFFF;">n12_s0/F</td>
</tr>
<tr>
<td>7.138</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[0][A]</td>
<td style=" font-weight:bold;">ff_count_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[0][A]</td>
<td>ff_count_1_s0/CLK</td>
</tr>
<tr>
<td>13.481</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C75[0][A]</td>
<td>ff_count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.540, 46.880%; route: 1.362, 41.476%; tC2Q: 0.382, 11.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.481</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[2][A]</td>
<td>ff_count_5_s0/CLK</td>
</tr>
<tr>
<td>4.236</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R37C75[2][A]</td>
<td style=" font-weight:bold;">ff_count_5_s0/Q</td>
</tr>
<tr>
<td>4.376</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td>n12_s4/I3</td>
</tr>
<tr>
<td>4.897</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td style=" background: #97FFFF;">n12_s4/F</td>
</tr>
<tr>
<td>5.244</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td>n12_s1/I1</td>
</tr>
<tr>
<td>5.766</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td style=" background: #97FFFF;">n12_s1/F</td>
</tr>
<tr>
<td>5.958</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][A]</td>
<td>n12_s0/I2</td>
</tr>
<tr>
<td>6.456</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R37C75[3][A]</td>
<td style=" background: #97FFFF;">n12_s0/F</td>
</tr>
<tr>
<td>7.138</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[0][B]</td>
<td style=" font-weight:bold;">ff_count_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[0][B]</td>
<td>ff_count_2_s0/CLK</td>
</tr>
<tr>
<td>13.481</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C75[0][B]</td>
<td>ff_count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.540, 46.880%; route: 1.362, 41.476%; tC2Q: 0.382, 11.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.481</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[2][A]</td>
<td>ff_count_5_s0/CLK</td>
</tr>
<tr>
<td>4.236</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R37C75[2][A]</td>
<td style=" font-weight:bold;">ff_count_5_s0/Q</td>
</tr>
<tr>
<td>4.376</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td>n12_s4/I3</td>
</tr>
<tr>
<td>4.897</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td style=" background: #97FFFF;">n12_s4/F</td>
</tr>
<tr>
<td>5.244</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td>n12_s1/I1</td>
</tr>
<tr>
<td>5.766</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td style=" background: #97FFFF;">n12_s1/F</td>
</tr>
<tr>
<td>5.958</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][A]</td>
<td>n12_s0/I2</td>
</tr>
<tr>
<td>6.456</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R37C75[3][A]</td>
<td style=" background: #97FFFF;">n12_s0/F</td>
</tr>
<tr>
<td>7.138</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[1][A]</td>
<td style=" font-weight:bold;">ff_count_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[1][A]</td>
<td>ff_count_3_s0/CLK</td>
</tr>
<tr>
<td>13.481</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C75[1][A]</td>
<td>ff_count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.540, 46.880%; route: 1.362, 41.476%; tC2Q: 0.382, 11.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.481</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[2][A]</td>
<td>ff_count_5_s0/CLK</td>
</tr>
<tr>
<td>4.236</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R37C75[2][A]</td>
<td style=" font-weight:bold;">ff_count_5_s0/Q</td>
</tr>
<tr>
<td>4.376</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td>n12_s4/I3</td>
</tr>
<tr>
<td>4.897</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td style=" background: #97FFFF;">n12_s4/F</td>
</tr>
<tr>
<td>5.244</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td>n12_s1/I1</td>
</tr>
<tr>
<td>5.766</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td style=" background: #97FFFF;">n12_s1/F</td>
</tr>
<tr>
<td>5.958</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][A]</td>
<td>n12_s0/I2</td>
</tr>
<tr>
<td>6.456</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R37C75[3][A]</td>
<td style=" background: #97FFFF;">n12_s0/F</td>
</tr>
<tr>
<td>7.138</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[1][B]</td>
<td style=" font-weight:bold;">ff_count_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[1][B]</td>
<td>ff_count_4_s0/CLK</td>
</tr>
<tr>
<td>13.481</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C75[1][B]</td>
<td>ff_count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.540, 46.880%; route: 1.362, 41.476%; tC2Q: 0.382, 11.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.481</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[2][A]</td>
<td>ff_count_5_s0/CLK</td>
</tr>
<tr>
<td>4.236</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R37C75[2][A]</td>
<td style=" font-weight:bold;">ff_count_5_s0/Q</td>
</tr>
<tr>
<td>4.376</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td>n12_s4/I3</td>
</tr>
<tr>
<td>4.897</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td style=" background: #97FFFF;">n12_s4/F</td>
</tr>
<tr>
<td>5.244</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td>n12_s1/I1</td>
</tr>
<tr>
<td>5.766</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td style=" background: #97FFFF;">n12_s1/F</td>
</tr>
<tr>
<td>5.958</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][A]</td>
<td>n12_s0/I2</td>
</tr>
<tr>
<td>6.456</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R37C75[3][A]</td>
<td style=" background: #97FFFF;">n12_s0/F</td>
</tr>
<tr>
<td>7.138</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[2][A]</td>
<td style=" font-weight:bold;">ff_count_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[2][A]</td>
<td>ff_count_5_s0/CLK</td>
</tr>
<tr>
<td>13.481</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C75[2][A]</td>
<td>ff_count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.540, 46.880%; route: 1.362, 41.476%; tC2Q: 0.382, 11.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.481</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[2][A]</td>
<td>ff_count_5_s0/CLK</td>
</tr>
<tr>
<td>4.236</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R37C75[2][A]</td>
<td style=" font-weight:bold;">ff_count_5_s0/Q</td>
</tr>
<tr>
<td>4.376</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td>n12_s4/I3</td>
</tr>
<tr>
<td>4.897</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td style=" background: #97FFFF;">n12_s4/F</td>
</tr>
<tr>
<td>5.244</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td>n12_s1/I1</td>
</tr>
<tr>
<td>5.766</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td style=" background: #97FFFF;">n12_s1/F</td>
</tr>
<tr>
<td>5.958</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][A]</td>
<td>n12_s0/I2</td>
</tr>
<tr>
<td>6.456</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R37C75[3][A]</td>
<td style=" background: #97FFFF;">n12_s0/F</td>
</tr>
<tr>
<td>7.138</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[2][B]</td>
<td style=" font-weight:bold;">ff_count_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[2][B]</td>
<td>ff_count_6_s0/CLK</td>
</tr>
<tr>
<td>13.481</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C75[2][B]</td>
<td>ff_count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.540, 46.880%; route: 1.362, 41.476%; tC2Q: 0.382, 11.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.490</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_count_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[2][A]</td>
<td>ff_count_5_s0/CLK</td>
</tr>
<tr>
<td>4.236</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R37C75[2][A]</td>
<td style=" font-weight:bold;">ff_count_5_s0/Q</td>
</tr>
<tr>
<td>4.376</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td>n12_s4/I3</td>
</tr>
<tr>
<td>4.897</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td style=" background: #97FFFF;">n12_s4/F</td>
</tr>
<tr>
<td>5.244</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td>n12_s1/I1</td>
</tr>
<tr>
<td>5.766</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td style=" background: #97FFFF;">n12_s1/F</td>
</tr>
<tr>
<td>5.958</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][A]</td>
<td>n12_s0/I2</td>
</tr>
<tr>
<td>6.456</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R37C75[3][A]</td>
<td style=" background: #97FFFF;">n12_s0/F</td>
</tr>
<tr>
<td>6.961</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C78[2][B]</td>
<td style=" font-weight:bold;">ff_count_24_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.863</td>
<td>3.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C78[2][B]</td>
<td>ff_count_24_s0/CLK</td>
</tr>
<tr>
<td>13.490</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C78[2][B]</td>
<td>ff_count_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.540, 49.558%; route: 1.185, 38.134%; tC2Q: 0.382, 12.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.670%; route: 3.180, 82.330%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.490</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_count_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[2][A]</td>
<td>ff_count_5_s0/CLK</td>
</tr>
<tr>
<td>4.236</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R37C75[2][A]</td>
<td style=" font-weight:bold;">ff_count_5_s0/Q</td>
</tr>
<tr>
<td>4.376</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td>n12_s4/I3</td>
</tr>
<tr>
<td>4.897</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td style=" background: #97FFFF;">n12_s4/F</td>
</tr>
<tr>
<td>5.244</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td>n12_s1/I1</td>
</tr>
<tr>
<td>5.766</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td style=" background: #97FFFF;">n12_s1/F</td>
</tr>
<tr>
<td>5.958</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][A]</td>
<td>n12_s0/I2</td>
</tr>
<tr>
<td>6.456</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R37C75[3][A]</td>
<td style=" background: #97FFFF;">n12_s0/F</td>
</tr>
<tr>
<td>6.961</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C78[0][A]</td>
<td style=" font-weight:bold;">ff_count_19_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.863</td>
<td>3.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C78[0][A]</td>
<td>ff_count_19_s0/CLK</td>
</tr>
<tr>
<td>13.490</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C78[0][A]</td>
<td>ff_count_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.540, 49.558%; route: 1.185, 38.134%; tC2Q: 0.382, 12.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.670%; route: 3.180, 82.330%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.490</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_count_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[2][A]</td>
<td>ff_count_5_s0/CLK</td>
</tr>
<tr>
<td>4.236</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R37C75[2][A]</td>
<td style=" font-weight:bold;">ff_count_5_s0/Q</td>
</tr>
<tr>
<td>4.376</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td>n12_s4/I3</td>
</tr>
<tr>
<td>4.897</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td style=" background: #97FFFF;">n12_s4/F</td>
</tr>
<tr>
<td>5.244</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td>n12_s1/I1</td>
</tr>
<tr>
<td>5.766</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td style=" background: #97FFFF;">n12_s1/F</td>
</tr>
<tr>
<td>5.958</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][A]</td>
<td>n12_s0/I2</td>
</tr>
<tr>
<td>6.456</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R37C75[3][A]</td>
<td style=" background: #97FFFF;">n12_s0/F</td>
</tr>
<tr>
<td>6.961</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C78[0][B]</td>
<td style=" font-weight:bold;">ff_count_20_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.863</td>
<td>3.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C78[0][B]</td>
<td>ff_count_20_s0/CLK</td>
</tr>
<tr>
<td>13.490</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C78[0][B]</td>
<td>ff_count_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.540, 49.558%; route: 1.185, 38.134%; tC2Q: 0.382, 12.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.670%; route: 3.180, 82.330%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.490</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_count_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[2][A]</td>
<td>ff_count_5_s0/CLK</td>
</tr>
<tr>
<td>4.236</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R37C75[2][A]</td>
<td style=" font-weight:bold;">ff_count_5_s0/Q</td>
</tr>
<tr>
<td>4.376</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td>n12_s4/I3</td>
</tr>
<tr>
<td>4.897</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td style=" background: #97FFFF;">n12_s4/F</td>
</tr>
<tr>
<td>5.244</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td>n12_s1/I1</td>
</tr>
<tr>
<td>5.766</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td style=" background: #97FFFF;">n12_s1/F</td>
</tr>
<tr>
<td>5.958</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][A]</td>
<td>n12_s0/I2</td>
</tr>
<tr>
<td>6.456</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R37C75[3][A]</td>
<td style=" background: #97FFFF;">n12_s0/F</td>
</tr>
<tr>
<td>6.961</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C78[1][A]</td>
<td style=" font-weight:bold;">ff_count_21_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.863</td>
<td>3.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C78[1][A]</td>
<td>ff_count_21_s0/CLK</td>
</tr>
<tr>
<td>13.490</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C78[1][A]</td>
<td>ff_count_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.540, 49.558%; route: 1.185, 38.134%; tC2Q: 0.382, 12.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.670%; route: 3.180, 82.330%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.490</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_count_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[2][A]</td>
<td>ff_count_5_s0/CLK</td>
</tr>
<tr>
<td>4.236</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R37C75[2][A]</td>
<td style=" font-weight:bold;">ff_count_5_s0/Q</td>
</tr>
<tr>
<td>4.376</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td>n12_s4/I3</td>
</tr>
<tr>
<td>4.897</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td style=" background: #97FFFF;">n12_s4/F</td>
</tr>
<tr>
<td>5.244</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td>n12_s1/I1</td>
</tr>
<tr>
<td>5.766</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td style=" background: #97FFFF;">n12_s1/F</td>
</tr>
<tr>
<td>5.958</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][A]</td>
<td>n12_s0/I2</td>
</tr>
<tr>
<td>6.456</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R37C75[3][A]</td>
<td style=" background: #97FFFF;">n12_s0/F</td>
</tr>
<tr>
<td>6.961</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C78[1][B]</td>
<td style=" font-weight:bold;">ff_count_22_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.863</td>
<td>3.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C78[1][B]</td>
<td>ff_count_22_s0/CLK</td>
</tr>
<tr>
<td>13.490</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C78[1][B]</td>
<td>ff_count_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.540, 49.558%; route: 1.185, 38.134%; tC2Q: 0.382, 12.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.670%; route: 3.180, 82.330%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.490</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_count_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[2][A]</td>
<td>ff_count_5_s0/CLK</td>
</tr>
<tr>
<td>4.236</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R37C75[2][A]</td>
<td style=" font-weight:bold;">ff_count_5_s0/Q</td>
</tr>
<tr>
<td>4.376</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td>n12_s4/I3</td>
</tr>
<tr>
<td>4.897</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td style=" background: #97FFFF;">n12_s4/F</td>
</tr>
<tr>
<td>5.244</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td>n12_s1/I1</td>
</tr>
<tr>
<td>5.766</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td style=" background: #97FFFF;">n12_s1/F</td>
</tr>
<tr>
<td>5.958</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][A]</td>
<td>n12_s0/I2</td>
</tr>
<tr>
<td>6.456</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R37C75[3][A]</td>
<td style=" background: #97FFFF;">n12_s0/F</td>
</tr>
<tr>
<td>6.961</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C78[2][A]</td>
<td style=" font-weight:bold;">ff_count_23_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.863</td>
<td>3.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C78[2][A]</td>
<td>ff_count_23_s0/CLK</td>
</tr>
<tr>
<td>13.490</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C78[2][A]</td>
<td>ff_count_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.540, 49.558%; route: 1.185, 38.134%; tC2Q: 0.382, 12.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.670%; route: 3.180, 82.330%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[2][A]</td>
<td>ff_count_5_s0/CLK</td>
</tr>
<tr>
<td>4.236</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R37C75[2][A]</td>
<td style=" font-weight:bold;">ff_count_5_s0/Q</td>
</tr>
<tr>
<td>4.376</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td>n12_s4/I3</td>
</tr>
<tr>
<td>4.897</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td style=" background: #97FFFF;">n12_s4/F</td>
</tr>
<tr>
<td>5.244</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td>n12_s1/I1</td>
</tr>
<tr>
<td>5.766</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td style=" background: #97FFFF;">n12_s1/F</td>
</tr>
<tr>
<td>5.958</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][A]</td>
<td>n12_s0/I2</td>
</tr>
<tr>
<td>6.456</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R37C75[3][A]</td>
<td style=" background: #97FFFF;">n12_s0/F</td>
</tr>
<tr>
<td>6.766</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C76[0][A]</td>
<td style=" font-weight:bold;">ff_count_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.844</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C76[0][A]</td>
<td>ff_count_7_s0/CLK</td>
</tr>
<tr>
<td>13.471</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C76[0][A]</td>
<td>ff_count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.540, 52.876%; route: 0.990, 33.991%; tC2Q: 0.382, 13.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.756%; route: 3.161, 82.244%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[2][A]</td>
<td>ff_count_5_s0/CLK</td>
</tr>
<tr>
<td>4.236</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R37C75[2][A]</td>
<td style=" font-weight:bold;">ff_count_5_s0/Q</td>
</tr>
<tr>
<td>4.376</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td>n12_s4/I3</td>
</tr>
<tr>
<td>4.897</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td style=" background: #97FFFF;">n12_s4/F</td>
</tr>
<tr>
<td>5.244</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td>n12_s1/I1</td>
</tr>
<tr>
<td>5.766</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td style=" background: #97FFFF;">n12_s1/F</td>
</tr>
<tr>
<td>5.958</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][A]</td>
<td>n12_s0/I2</td>
</tr>
<tr>
<td>6.456</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R37C75[3][A]</td>
<td style=" background: #97FFFF;">n12_s0/F</td>
</tr>
<tr>
<td>6.766</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C76[0][B]</td>
<td style=" font-weight:bold;">ff_count_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.844</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C76[0][B]</td>
<td>ff_count_8_s0/CLK</td>
</tr>
<tr>
<td>13.471</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C76[0][B]</td>
<td>ff_count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.540, 52.876%; route: 0.990, 33.991%; tC2Q: 0.382, 13.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.756%; route: 3.161, 82.244%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_count_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[2][A]</td>
<td>ff_count_5_s0/CLK</td>
</tr>
<tr>
<td>4.236</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R37C75[2][A]</td>
<td style=" font-weight:bold;">ff_count_5_s0/Q</td>
</tr>
<tr>
<td>4.376</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td>n12_s4/I3</td>
</tr>
<tr>
<td>4.897</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td style=" background: #97FFFF;">n12_s4/F</td>
</tr>
<tr>
<td>5.244</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td>n12_s1/I1</td>
</tr>
<tr>
<td>5.766</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td style=" background: #97FFFF;">n12_s1/F</td>
</tr>
<tr>
<td>5.958</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][A]</td>
<td>n12_s0/I2</td>
</tr>
<tr>
<td>6.456</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R37C75[3][A]</td>
<td style=" background: #97FFFF;">n12_s0/F</td>
</tr>
<tr>
<td>6.766</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C76[1][A]</td>
<td style=" font-weight:bold;">ff_count_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.844</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C76[1][A]</td>
<td>ff_count_9_s0/CLK</td>
</tr>
<tr>
<td>13.471</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C76[1][A]</td>
<td>ff_count_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.540, 52.876%; route: 0.990, 33.991%; tC2Q: 0.382, 13.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.756%; route: 3.161, 82.244%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_count_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[2][A]</td>
<td>ff_count_5_s0/CLK</td>
</tr>
<tr>
<td>4.236</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R37C75[2][A]</td>
<td style=" font-weight:bold;">ff_count_5_s0/Q</td>
</tr>
<tr>
<td>4.376</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td>n12_s4/I3</td>
</tr>
<tr>
<td>4.897</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td style=" background: #97FFFF;">n12_s4/F</td>
</tr>
<tr>
<td>5.244</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td>n12_s1/I1</td>
</tr>
<tr>
<td>5.766</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td style=" background: #97FFFF;">n12_s1/F</td>
</tr>
<tr>
<td>5.958</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][A]</td>
<td>n12_s0/I2</td>
</tr>
<tr>
<td>6.456</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R37C75[3][A]</td>
<td style=" background: #97FFFF;">n12_s0/F</td>
</tr>
<tr>
<td>6.766</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C76[1][B]</td>
<td style=" font-weight:bold;">ff_count_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.844</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C76[1][B]</td>
<td>ff_count_10_s0/CLK</td>
</tr>
<tr>
<td>13.471</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C76[1][B]</td>
<td>ff_count_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.540, 52.876%; route: 0.990, 33.991%; tC2Q: 0.382, 13.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.756%; route: 3.161, 82.244%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_count_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.853</td>
<td>3.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[2][A]</td>
<td>ff_count_5_s0/CLK</td>
</tr>
<tr>
<td>4.236</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R37C75[2][A]</td>
<td style=" font-weight:bold;">ff_count_5_s0/Q</td>
</tr>
<tr>
<td>4.376</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td>n12_s4/I3</td>
</tr>
<tr>
<td>4.897</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td style=" background: #97FFFF;">n12_s4/F</td>
</tr>
<tr>
<td>5.244</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td>n12_s1/I1</td>
</tr>
<tr>
<td>5.766</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C77[3][B]</td>
<td style=" background: #97FFFF;">n12_s1/F</td>
</tr>
<tr>
<td>5.958</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][A]</td>
<td>n12_s0/I2</td>
</tr>
<tr>
<td>6.456</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R37C75[3][A]</td>
<td style=" background: #97FFFF;">n12_s0/F</td>
</tr>
<tr>
<td>6.766</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C76[2][A]</td>
<td style=" font-weight:bold;">ff_count_11_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.844</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C76[2][A]</td>
<td>ff_count_11_s0/CLK</td>
</tr>
<tr>
<td>13.471</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C76[2][A]</td>
<td>ff_count_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 17.713%; route: 3.171, 82.287%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.540, 52.876%; route: 0.990, 33.991%; tC2Q: 0.382, 13.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 17.756%; route: 3.161, 82.244%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_led_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_led_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.054</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C73[0][A]</td>
<td>ff_led_0_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R39C73[0][A]</td>
<td style=" font-weight:bold;">ff_led_0_s0/Q</td>
</tr>
<tr>
<td>2.201</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C73[0][A]</td>
<td>n106_s2/I0</td>
</tr>
<tr>
<td>2.354</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C73[0][A]</td>
<td style=" background: #97FFFF;">n106_s2/F</td>
</tr>
<tr>
<td>2.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C73[0][A]</td>
<td style=" font-weight:bold;">ff_led_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.054</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C73[0][A]</td>
<td>ff_led_0_s0/CLK</td>
</tr>
<tr>
<td>2.079</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C73[0][A]</td>
<td>ff_led_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.879%; route: 1.379, 67.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.879%; route: 1.379, 67.121%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.552</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.276</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.251</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C73[0][A]</td>
<td>ff_count_0_s0/CLK</td>
</tr>
<tr>
<td>2.392</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R37C73[0][A]</td>
<td style=" font-weight:bold;">ff_count_0_s0/Q</td>
</tr>
<tr>
<td>2.398</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C73[0][A]</td>
<td>n38_s2/I0</td>
</tr>
<tr>
<td>2.551</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C73[0][A]</td>
<td style=" background: #97FFFF;">n38_s2/F</td>
</tr>
<tr>
<td>2.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C73[0][A]</td>
<td style=" font-weight:bold;">ff_count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.251</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C73[0][A]</td>
<td>ff_count_0_s0/CLK</td>
</tr>
<tr>
<td>2.276</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C73[0][A]</td>
<td>ff_count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 30.002%; route: 1.576, 69.998%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 30.002%; route: 1.576, 69.998%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_led_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_led_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.054</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C73[1][A]</td>
<td>ff_led_3_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R40C73[1][A]</td>
<td style=" font-weight:bold;">ff_led_3_s0/Q</td>
</tr>
<tr>
<td>2.201</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C73[1][A]</td>
<td>n103_s/I1</td>
</tr>
<tr>
<td>2.461</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C73[1][A]</td>
<td style=" background: #97FFFF;">n103_s/SUM</td>
</tr>
<tr>
<td>2.461</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C73[1][A]</td>
<td style=" font-weight:bold;">ff_led_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.054</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C73[1][A]</td>
<td>ff_led_3_s0/CLK</td>
</tr>
<tr>
<td>2.067</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C73[1][A]</td>
<td>ff_led_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.879%; route: 1.379, 67.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 63.882%; route: 0.006, 1.474%; tC2Q: 0.141, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.879%; route: 1.379, 67.121%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.063</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_led_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_led_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C75[0][A]</td>
<td>ff_led_7_s0/CLK</td>
</tr>
<tr>
<td>2.191</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R40C75[0][A]</td>
<td style=" font-weight:bold;">ff_led_7_s0/Q</td>
</tr>
<tr>
<td>2.197</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C75[0][A]</td>
<td>n99_s/I1</td>
</tr>
<tr>
<td>2.457</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C75[0][A]</td>
<td style=" background: #97FFFF;">n99_s/SUM</td>
</tr>
<tr>
<td>2.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C75[0][A]</td>
<td style=" font-weight:bold;">ff_led_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C75[0][A]</td>
<td>ff_led_7_s0/CLK</td>
</tr>
<tr>
<td>2.063</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C75[0][A]</td>
<td>ff_led_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 63.882%; route: 0.006, 1.474%; tC2Q: 0.141, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.063</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[1][A]</td>
<td>ff_count_3_s0/CLK</td>
</tr>
<tr>
<td>2.191</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R37C75[1][A]</td>
<td style=" font-weight:bold;">ff_count_3_s0/Q</td>
</tr>
<tr>
<td>2.197</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C75[1][A]</td>
<td>n35_s/I1</td>
</tr>
<tr>
<td>2.457</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R37C75[1][A]</td>
<td style=" background: #97FFFF;">n35_s/SUM</td>
</tr>
<tr>
<td>2.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[1][A]</td>
<td style=" font-weight:bold;">ff_count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[1][A]</td>
<td>ff_count_3_s0/CLK</td>
</tr>
<tr>
<td>2.063</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C75[1][A]</td>
<td>ff_count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 63.882%; route: 0.006, 1.474%; tC2Q: 0.141, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C76[0][A]</td>
<td>ff_count_7_s0/CLK</td>
</tr>
<tr>
<td>2.188</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R37C76[0][A]</td>
<td style=" font-weight:bold;">ff_count_7_s0/Q</td>
</tr>
<tr>
<td>2.194</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C76[0][A]</td>
<td>n31_s/I1</td>
</tr>
<tr>
<td>2.454</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R37C76[0][A]</td>
<td style=" background: #97FFFF;">n31_s/SUM</td>
</tr>
<tr>
<td>2.454</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C76[0][A]</td>
<td style=" font-weight:bold;">ff_count_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C76[0][A]</td>
<td>ff_count_7_s0/CLK</td>
</tr>
<tr>
<td>2.059</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C76[0][A]</td>
<td>ff_count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 33.008%; route: 1.371, 66.992%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 63.882%; route: 0.006, 1.474%; tC2Q: 0.141, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.008%; route: 1.371, 66.992%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_count_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C76[1][A]</td>
<td>ff_count_9_s0/CLK</td>
</tr>
<tr>
<td>2.188</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R37C76[1][A]</td>
<td style=" font-weight:bold;">ff_count_9_s0/Q</td>
</tr>
<tr>
<td>2.194</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C76[1][A]</td>
<td>n29_s/I1</td>
</tr>
<tr>
<td>2.454</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R37C76[1][A]</td>
<td style=" background: #97FFFF;">n29_s/SUM</td>
</tr>
<tr>
<td>2.454</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C76[1][A]</td>
<td style=" font-weight:bold;">ff_count_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C76[1][A]</td>
<td>ff_count_9_s0/CLK</td>
</tr>
<tr>
<td>2.059</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C76[1][A]</td>
<td>ff_count_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 33.008%; route: 1.371, 66.992%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 63.882%; route: 0.006, 1.474%; tC2Q: 0.141, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.008%; route: 1.371, 66.992%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.063</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_count_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C77[1][A]</td>
<td>ff_count_15_s0/CLK</td>
</tr>
<tr>
<td>2.191</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R37C77[1][A]</td>
<td style=" font-weight:bold;">ff_count_15_s0/Q</td>
</tr>
<tr>
<td>2.197</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C77[1][A]</td>
<td>n23_s/I1</td>
</tr>
<tr>
<td>2.457</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R37C77[1][A]</td>
<td style=" background: #97FFFF;">n23_s/SUM</td>
</tr>
<tr>
<td>2.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C77[1][A]</td>
<td style=" font-weight:bold;">ff_count_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C77[1][A]</td>
<td>ff_count_15_s0/CLK</td>
</tr>
<tr>
<td>2.063</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C77[1][A]</td>
<td>ff_count_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 63.882%; route: 0.006, 1.474%; tC2Q: 0.141, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_count_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.054</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C78[0][A]</td>
<td>ff_count_19_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R37C78[0][A]</td>
<td style=" font-weight:bold;">ff_count_19_s0/Q</td>
</tr>
<tr>
<td>2.201</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C78[0][A]</td>
<td>n19_s/I1</td>
</tr>
<tr>
<td>2.461</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R37C78[0][A]</td>
<td style=" background: #97FFFF;">n19_s/SUM</td>
</tr>
<tr>
<td>2.461</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C78[0][A]</td>
<td style=" font-weight:bold;">ff_count_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.054</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C78[0][A]</td>
<td>ff_count_19_s0/CLK</td>
</tr>
<tr>
<td>2.067</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C78[0][A]</td>
<td>ff_count_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.879%; route: 1.379, 67.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 63.882%; route: 0.006, 1.474%; tC2Q: 0.141, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.879%; route: 1.379, 67.121%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_count_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.054</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C78[1][A]</td>
<td>ff_count_21_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R37C78[1][A]</td>
<td style=" font-weight:bold;">ff_count_21_s0/Q</td>
</tr>
<tr>
<td>2.201</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C78[1][A]</td>
<td>n17_s/I1</td>
</tr>
<tr>
<td>2.461</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R37C78[1][A]</td>
<td style=" background: #97FFFF;">n17_s/SUM</td>
</tr>
<tr>
<td>2.461</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C78[1][A]</td>
<td style=" font-weight:bold;">ff_count_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.054</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C78[1][A]</td>
<td>ff_count_21_s0/CLK</td>
</tr>
<tr>
<td>2.067</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C78[1][A]</td>
<td>ff_count_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.879%; route: 1.379, 67.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 63.882%; route: 0.006, 1.474%; tC2Q: 0.141, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.879%; route: 1.379, 67.121%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_led_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_led_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.054</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C73[0][A]</td>
<td>ff_led_1_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R40C73[0][A]</td>
<td style=" font-weight:bold;">ff_led_1_s0/Q</td>
</tr>
<tr>
<td>2.264</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C73[0][A]</td>
<td>n105_s/I0</td>
</tr>
<tr>
<td>2.512</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C73[0][A]</td>
<td style=" background: #97FFFF;">n105_s/SUM</td>
</tr>
<tr>
<td>2.512</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C73[0][A]</td>
<td style=" font-weight:bold;">ff_led_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.054</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C73[0][A]</td>
<td>ff_led_1_s0/CLK</td>
</tr>
<tr>
<td>2.079</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C73[0][A]</td>
<td>ff_led_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.879%; route: 1.379, 67.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 54.148%; route: 0.069, 15.066%; tC2Q: 0.141, 30.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.879%; route: 1.379, 67.121%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.509</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[0][A]</td>
<td>ff_count_1_s0/CLK</td>
</tr>
<tr>
<td>2.191</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R37C75[0][A]</td>
<td style=" font-weight:bold;">ff_count_1_s0/Q</td>
</tr>
<tr>
<td>2.260</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C75[0][A]</td>
<td>n37_s/I0</td>
</tr>
<tr>
<td>2.508</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C75[0][A]</td>
<td style=" background: #97FFFF;">n37_s/SUM</td>
</tr>
<tr>
<td>2.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C75[0][A]</td>
<td style=" font-weight:bold;">ff_count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[0][A]</td>
<td>ff_count_1_s0/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C75[0][A]</td>
<td>ff_count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 54.148%; route: 0.069, 15.066%; tC2Q: 0.141, 30.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_led_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_led_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.054</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C73[1][A]</td>
<td>ff_led_3_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R40C73[1][A]</td>
<td style=" font-weight:bold;">ff_led_3_s0/Q</td>
</tr>
<tr>
<td>2.201</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C73[1][A]</td>
<td>n103_s/I1</td>
</tr>
<tr>
<td>2.396</td>
<td>0.195</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C73[1][A]</td>
<td style=" background: #97FFFF;">n103_s/COUT</td>
</tr>
<tr>
<td>2.396</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C73[1][B]</td>
<td>n102_s/CIN</td>
</tr>
<tr>
<td>2.416</td>
<td>0.020</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C73[1][B]</td>
<td style=" background: #97FFFF;">n102_s/COUT</td>
</tr>
<tr>
<td>2.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C73[2][A]</td>
<td>n101_s/CIN</td>
</tr>
<tr>
<td>2.521</td>
<td>0.105</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C73[2][A]</td>
<td style=" background: #97FFFF;">n101_s/SUM</td>
</tr>
<tr>
<td>2.521</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C73[2][A]</td>
<td style=" font-weight:bold;">ff_led_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.054</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C73[2][A]</td>
<td>ff_led_5_s0/CLK</td>
</tr>
<tr>
<td>2.079</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C73[2][A]</td>
<td>ff_led_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.879%; route: 1.379, 67.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.320, 68.522%; route: 0.006, 1.285%; tC2Q: 0.141, 30.193%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.879%; route: 1.379, 67.121%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[1][A]</td>
<td>ff_count_3_s0/CLK</td>
</tr>
<tr>
<td>2.191</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R37C75[1][A]</td>
<td style=" font-weight:bold;">ff_count_3_s0/Q</td>
</tr>
<tr>
<td>2.197</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C75[1][A]</td>
<td>n35_s/I1</td>
</tr>
<tr>
<td>2.392</td>
<td>0.195</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C75[1][A]</td>
<td style=" background: #97FFFF;">n35_s/COUT</td>
</tr>
<tr>
<td>2.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C75[1][B]</td>
<td>n34_s/CIN</td>
</tr>
<tr>
<td>2.412</td>
<td>0.020</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R37C75[1][B]</td>
<td style=" background: #97FFFF;">n34_s/COUT</td>
</tr>
<tr>
<td>2.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R37C75[2][A]</td>
<td>n33_s/CIN</td>
</tr>
<tr>
<td>2.517</td>
<td>0.105</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R37C75[2][A]</td>
<td style=" background: #97FFFF;">n33_s/SUM</td>
</tr>
<tr>
<td>2.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C75[2][A]</td>
<td style=" font-weight:bold;">ff_count_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[2][A]</td>
<td>ff_count_5_s0/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C75[2][A]</td>
<td>ff_count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.320, 68.522%; route: 0.006, 1.285%; tC2Q: 0.141, 30.193%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.072</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_count_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C76[1][A]</td>
<td>ff_count_9_s0/CLK</td>
</tr>
<tr>
<td>2.188</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R37C76[1][A]</td>
<td style=" font-weight:bold;">ff_count_9_s0/Q</td>
</tr>
<tr>
<td>2.194</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C76[1][A]</td>
<td>n29_s/I1</td>
</tr>
<tr>
<td>2.388</td>
<td>0.195</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C76[1][A]</td>
<td style=" background: #97FFFF;">n29_s/COUT</td>
</tr>
<tr>
<td>2.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C76[1][B]</td>
<td>n28_s/CIN</td>
</tr>
<tr>
<td>2.408</td>
<td>0.020</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R37C76[1][B]</td>
<td style=" background: #97FFFF;">n28_s/COUT</td>
</tr>
<tr>
<td>2.408</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R37C76[2][A]</td>
<td>n27_s/CIN</td>
</tr>
<tr>
<td>2.513</td>
<td>0.105</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R37C76[2][A]</td>
<td style=" background: #97FFFF;">n27_s/SUM</td>
</tr>
<tr>
<td>2.513</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C76[2][A]</td>
<td style=" font-weight:bold;">ff_count_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C76[2][A]</td>
<td>ff_count_11_s0/CLK</td>
</tr>
<tr>
<td>2.072</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C76[2][A]</td>
<td>ff_count_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 33.008%; route: 1.371, 66.992%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.320, 68.522%; route: 0.006, 1.285%; tC2Q: 0.141, 30.193%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.008%; route: 1.371, 66.992%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_count_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C77[1][A]</td>
<td>ff_count_15_s0/CLK</td>
</tr>
<tr>
<td>2.191</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R37C77[1][A]</td>
<td style=" font-weight:bold;">ff_count_15_s0/Q</td>
</tr>
<tr>
<td>2.197</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C77[1][A]</td>
<td>n23_s/I1</td>
</tr>
<tr>
<td>2.392</td>
<td>0.195</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C77[1][A]</td>
<td style=" background: #97FFFF;">n23_s/COUT</td>
</tr>
<tr>
<td>2.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C77[1][B]</td>
<td>n22_s/CIN</td>
</tr>
<tr>
<td>2.412</td>
<td>0.020</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R37C77[1][B]</td>
<td style=" background: #97FFFF;">n22_s/COUT</td>
</tr>
<tr>
<td>2.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R37C77[2][A]</td>
<td>n21_s/CIN</td>
</tr>
<tr>
<td>2.517</td>
<td>0.105</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R37C77[2][A]</td>
<td style=" background: #97FFFF;">n21_s/SUM</td>
</tr>
<tr>
<td>2.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C77[2][A]</td>
<td style=" font-weight:bold;">ff_count_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C77[2][A]</td>
<td>ff_count_17_s0/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C77[2][A]</td>
<td>ff_count_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.320, 68.522%; route: 0.006, 1.285%; tC2Q: 0.141, 30.193%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_count_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.054</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C78[1][A]</td>
<td>ff_count_21_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R37C78[1][A]</td>
<td style=" font-weight:bold;">ff_count_21_s0/Q</td>
</tr>
<tr>
<td>2.201</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C78[1][A]</td>
<td>n17_s/I1</td>
</tr>
<tr>
<td>2.396</td>
<td>0.195</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C78[1][A]</td>
<td style=" background: #97FFFF;">n17_s/COUT</td>
</tr>
<tr>
<td>2.396</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C78[1][B]</td>
<td>n16_s/CIN</td>
</tr>
<tr>
<td>2.416</td>
<td>0.020</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R37C78[1][B]</td>
<td style=" background: #97FFFF;">n16_s/COUT</td>
</tr>
<tr>
<td>2.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R37C78[2][A]</td>
<td>n15_s/CIN</td>
</tr>
<tr>
<td>2.521</td>
<td>0.105</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R37C78[2][A]</td>
<td style=" background: #97FFFF;">n15_s/SUM</td>
</tr>
<tr>
<td>2.521</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C78[2][A]</td>
<td style=" font-weight:bold;">ff_count_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.054</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C78[2][A]</td>
<td>ff_count_23_s0/CLK</td>
</tr>
<tr>
<td>2.079</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C78[2][A]</td>
<td>ff_count_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.879%; route: 1.379, 67.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.320, 68.522%; route: 0.006, 1.285%; tC2Q: 0.141, 30.193%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.879%; route: 1.379, 67.121%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_led_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_led_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.054</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C73[1][A]</td>
<td>ff_led_3_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R40C73[1][A]</td>
<td style=" font-weight:bold;">ff_led_3_s0/Q</td>
</tr>
<tr>
<td>2.201</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C73[1][A]</td>
<td>n103_s/I1</td>
</tr>
<tr>
<td>2.396</td>
<td>0.195</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C73[1][A]</td>
<td style=" background: #97FFFF;">n103_s/COUT</td>
</tr>
<tr>
<td>2.396</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C73[1][B]</td>
<td>n102_s/CIN</td>
</tr>
<tr>
<td>2.526</td>
<td>0.130</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C73[1][B]</td>
<td style=" background: #97FFFF;">n102_s/SUM</td>
</tr>
<tr>
<td>2.526</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C73[1][B]</td>
<td style=" font-weight:bold;">ff_led_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.054</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C73[1][B]</td>
<td>ff_led_4_s0/CLK</td>
</tr>
<tr>
<td>2.079</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C73[1][B]</td>
<td>ff_led_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.879%; route: 1.379, 67.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 68.856%; route: 0.006, 1.271%; tC2Q: 0.141, 29.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.879%; route: 1.379, 67.121%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.072</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C76[0][A]</td>
<td>ff_count_7_s0/CLK</td>
</tr>
<tr>
<td>2.188</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R37C76[0][A]</td>
<td style=" font-weight:bold;">ff_count_7_s0/Q</td>
</tr>
<tr>
<td>2.194</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C76[0][A]</td>
<td>n31_s/I1</td>
</tr>
<tr>
<td>2.388</td>
<td>0.195</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C76[0][A]</td>
<td style=" background: #97FFFF;">n31_s/COUT</td>
</tr>
<tr>
<td>2.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C76[0][B]</td>
<td>n30_s/CIN</td>
</tr>
<tr>
<td>2.518</td>
<td>0.130</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C76[0][B]</td>
<td style=" background: #97FFFF;">n30_s/SUM</td>
</tr>
<tr>
<td>2.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C76[0][B]</td>
<td style=" font-weight:bold;">ff_count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C76[0][B]</td>
<td>ff_count_8_s0/CLK</td>
</tr>
<tr>
<td>2.072</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C76[0][B]</td>
<td>ff_count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 33.008%; route: 1.371, 66.992%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 68.856%; route: 0.006, 1.271%; tC2Q: 0.141, 29.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.008%; route: 1.371, 66.992%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.072</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_count_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C76[1][A]</td>
<td>ff_count_9_s0/CLK</td>
</tr>
<tr>
<td>2.188</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R37C76[1][A]</td>
<td style=" font-weight:bold;">ff_count_9_s0/Q</td>
</tr>
<tr>
<td>2.194</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C76[1][A]</td>
<td>n29_s/I1</td>
</tr>
<tr>
<td>2.388</td>
<td>0.195</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C76[1][A]</td>
<td style=" background: #97FFFF;">n29_s/COUT</td>
</tr>
<tr>
<td>2.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C76[1][B]</td>
<td>n28_s/CIN</td>
</tr>
<tr>
<td>2.518</td>
<td>0.130</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C76[1][B]</td>
<td style=" background: #97FFFF;">n28_s/SUM</td>
</tr>
<tr>
<td>2.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C76[1][B]</td>
<td style=" font-weight:bold;">ff_count_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.046</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C76[1][B]</td>
<td>ff_count_10_s0/CLK</td>
</tr>
<tr>
<td>2.072</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C76[1][B]</td>
<td>ff_count_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 33.008%; route: 1.371, 66.992%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 68.856%; route: 0.006, 1.271%; tC2Q: 0.141, 29.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.008%; route: 1.371, 66.992%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_count_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.054</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C78[0][A]</td>
<td>ff_count_19_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R37C78[0][A]</td>
<td style=" font-weight:bold;">ff_count_19_s0/Q</td>
</tr>
<tr>
<td>2.201</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C78[0][A]</td>
<td>n19_s/I1</td>
</tr>
<tr>
<td>2.396</td>
<td>0.195</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C78[0][A]</td>
<td style=" background: #97FFFF;">n19_s/COUT</td>
</tr>
<tr>
<td>2.396</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C78[0][B]</td>
<td>n18_s/CIN</td>
</tr>
<tr>
<td>2.526</td>
<td>0.130</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C78[0][B]</td>
<td style=" background: #97FFFF;">n18_s/SUM</td>
</tr>
<tr>
<td>2.526</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C78[0][B]</td>
<td style=" font-weight:bold;">ff_count_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.054</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C78[0][B]</td>
<td>ff_count_20_s0/CLK</td>
</tr>
<tr>
<td>2.079</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C78[0][B]</td>
<td>ff_count_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.879%; route: 1.379, 67.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 68.856%; route: 0.006, 1.271%; tC2Q: 0.141, 29.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.879%; route: 1.379, 67.121%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_count_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.054</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C78[1][A]</td>
<td>ff_count_21_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R37C78[1][A]</td>
<td style=" font-weight:bold;">ff_count_21_s0/Q</td>
</tr>
<tr>
<td>2.201</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C78[1][A]</td>
<td>n17_s/I1</td>
</tr>
<tr>
<td>2.396</td>
<td>0.195</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C78[1][A]</td>
<td style=" background: #97FFFF;">n17_s/COUT</td>
</tr>
<tr>
<td>2.396</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C78[1][B]</td>
<td>n16_s/CIN</td>
</tr>
<tr>
<td>2.526</td>
<td>0.130</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C78[1][B]</td>
<td style=" background: #97FFFF;">n16_s/SUM</td>
</tr>
<tr>
<td>2.526</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C78[1][B]</td>
<td style=" font-weight:bold;">ff_count_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.054</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C78[1][B]</td>
<td>ff_count_22_s0/CLK</td>
</tr>
<tr>
<td>2.079</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C78[1][B]</td>
<td>ff_count_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.879%; route: 1.379, 67.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 68.856%; route: 0.006, 1.271%; tC2Q: 0.141, 29.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.879%; route: 1.379, 67.121%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[1][A]</td>
<td>ff_count_3_s0/CLK</td>
</tr>
<tr>
<td>2.191</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R37C75[1][A]</td>
<td style=" font-weight:bold;">ff_count_3_s0/Q</td>
</tr>
<tr>
<td>2.197</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C75[1][A]</td>
<td>n35_s/I1</td>
</tr>
<tr>
<td>2.392</td>
<td>0.195</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C75[1][A]</td>
<td style=" background: #97FFFF;">n35_s/COUT</td>
</tr>
<tr>
<td>2.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C75[1][B]</td>
<td>n34_s/CIN</td>
</tr>
<tr>
<td>2.523</td>
<td>0.130</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C75[1][B]</td>
<td style=" background: #97FFFF;">n34_s/SUM</td>
</tr>
<tr>
<td>2.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C75[1][B]</td>
<td style=" font-weight:bold;">ff_count_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[1][B]</td>
<td>ff_count_4_s0/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C75[1][B]</td>
<td>ff_count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 68.856%; route: 0.006, 1.271%; tC2Q: 0.141, 29.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_count_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C77[1][A]</td>
<td>ff_count_15_s0/CLK</td>
</tr>
<tr>
<td>2.191</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R37C77[1][A]</td>
<td style=" font-weight:bold;">ff_count_15_s0/Q</td>
</tr>
<tr>
<td>2.197</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C77[1][A]</td>
<td>n23_s/I1</td>
</tr>
<tr>
<td>2.392</td>
<td>0.195</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C77[1][A]</td>
<td style=" background: #97FFFF;">n23_s/COUT</td>
</tr>
<tr>
<td>2.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C77[1][B]</td>
<td>n22_s/CIN</td>
</tr>
<tr>
<td>2.523</td>
<td>0.130</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C77[1][B]</td>
<td style=" background: #97FFFF;">n22_s/SUM</td>
</tr>
<tr>
<td>2.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C77[1][B]</td>
<td style=" font-weight:bold;">ff_count_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.050</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C77[1][B]</td>
<td>ff_count_16_s0/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C77[1][B]</td>
<td>ff_count_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 68.856%; route: 0.006, 1.271%; tC2Q: 0.141, 29.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.943%; route: 1.375, 67.057%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.457</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_count_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_count_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.054</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C78[2][B]</td>
<td>ff_count_24_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R37C78[2][B]</td>
<td style=" font-weight:bold;">ff_count_24_s0/Q</td>
</tr>
<tr>
<td>2.264</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C78[2][B]</td>
<td>n14_s/I1</td>
</tr>
<tr>
<td>2.524</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R37C78[2][B]</td>
<td style=" background: #97FFFF;">n14_s/SUM</td>
</tr>
<tr>
<td>2.524</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C78[2][B]</td>
<td style=" font-weight:bold;">ff_count_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOB117[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.054</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C78[2][B]</td>
<td>ff_count_24_s0/CLK</td>
</tr>
<tr>
<td>2.067</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C78[2][B]</td>
<td>ff_count_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.879%; route: 1.379, 67.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 55.319%; route: 0.069, 14.681%; tC2Q: 0.141, 30.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.879%; route: 1.379, 67.121%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ff_count_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.337</td>
<td>3.650</td>
<td>tNET</td>
<td>FF</td>
<td>ff_count_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.252</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>ff_count_0_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.806</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.056</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ff_count_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.358</td>
<td>3.675</td>
<td>tNET</td>
<td>RR</td>
<td>ff_count_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.413</td>
<td>1.736</td>
<td>tNET</td>
<td>FF</td>
<td>ff_count_0_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.962</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.212</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ff_led_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.843</td>
<td>3.155</td>
<td>tNET</td>
<td>FF</td>
<td>ff_led_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.054</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>ff_led_4_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.962</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.212</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ff_led_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.843</td>
<td>3.155</td>
<td>tNET</td>
<td>FF</td>
<td>ff_led_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.054</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>ff_led_2_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.962</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.212</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ff_led_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.843</td>
<td>3.155</td>
<td>tNET</td>
<td>FF</td>
<td>ff_led_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.054</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>ff_led_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.962</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.212</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ff_led_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.843</td>
<td>3.155</td>
<td>tNET</td>
<td>FF</td>
<td>ff_led_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.054</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>ff_led_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.962</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.212</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ff_count_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.843</td>
<td>3.155</td>
<td>tNET</td>
<td>FF</td>
<td>ff_count_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.054</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>ff_count_21_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.962</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.212</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ff_led_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.843</td>
<td>3.155</td>
<td>tNET</td>
<td>FF</td>
<td>ff_led_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.054</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>ff_led_6_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.962</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.212</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ff_led_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.843</td>
<td>3.155</td>
<td>tNET</td>
<td>FF</td>
<td>ff_led_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.054</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>ff_led_5_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.962</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.212</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ff_count_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.843</td>
<td>3.155</td>
<td>tNET</td>
<td>FF</td>
<td>ff_count_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.054</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>ff_count_23_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>33</td>
<td>clk_d</td>
<td>6.123</td>
<td>3.675</td>
</tr>
<tr>
<td>33</td>
<td>n12_4</td>
<td>6.123</td>
<td>0.972</td>
</tr>
<tr>
<td>3</td>
<td>led_d[0]</td>
<td>8.402</td>
<td>3.285</td>
</tr>
<tr>
<td>3</td>
<td>ff_count[0]</td>
<td>6.987</td>
<td>0.182</td>
</tr>
<tr>
<td>2</td>
<td>led_d[4]</td>
<td>8.555</td>
<td>3.511</td>
</tr>
<tr>
<td>2</td>
<td>led_d[5]</td>
<td>8.625</td>
<td>3.557</td>
</tr>
<tr>
<td>2</td>
<td>led_d[6]</td>
<td>8.844</td>
<td>0.954</td>
</tr>
<tr>
<td>2</td>
<td>led_d[7]</td>
<td>8.979</td>
<td>1.189</td>
</tr>
<tr>
<td>2</td>
<td>led_d[3]</td>
<td>8.660</td>
<td>2.520</td>
</tr>
<tr>
<td>2</td>
<td>ff_count[13]</td>
<td>6.423</td>
<td>0.160</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C75</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C77</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C79</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C80</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C96</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C128</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C120</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C104</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C144</td>
<td>100.00%</td>
</tr>
<tr>
<td>R17C80</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
