Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Mon Nov  2 18:46:01 2020
| Host              : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file uart_test_timing_summary_routed.rpt -pb uart_test_timing_summary_routed.pb -rpx uart_test_timing_summary_routed.rpx -warn_on_violation
| Design            : uart_test
| Device            : xczu2cg-sfvc784
| Speed File        : -1  PRODUCTION 1.27 02-28-2020
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     37.371        0.000                      0                  190        0.022        0.000                      0                  190       19.725        0.000                       0                   124  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            37.371        0.000                      0                  190        0.022        0.000                      0                  190       19.725        0.000                       0                   124  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       37.371ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.371ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_rx_inst/rx_data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk rise@40.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.677ns (27.678%)  route 1.769ns (72.322%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 42.657 - 40.000 ) 
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.858ns (routing 0.865ns, distribution 0.993ns)
  Clock Net Delay (Destination): 1.631ns (routing 0.786ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.858     3.376    uart_rx_inst/CLK
    SLICE_X19Y125        FDCE                                         r  uart_rx_inst/cycle_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y125        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     3.471 f  uart_rx_inst/cycle_cnt_reg[5]/Q
                         net (fo=6, routed)           0.420     3.891    uart_rx_inst/cycle_cnt[5]
    SLICE_X19Y125        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     4.005 f  uart_rx_inst/FSM_onehot_state[4]_i_4/O
                         net (fo=3, routed)           0.185     4.190    uart_rx_inst/FSM_onehot_state[4]_i_4_n_0
    SLICE_X19Y126        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.151     4.341 f  uart_rx_inst/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           0.184     4.525    uart_rx_inst/FSM_onehot_state[4]_i_3_n_0
    SLICE_X19Y123        LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.169     4.694 r  uart_rx_inst/cycle_cnt[15]_i_3/O
                         net (fo=18, routed)          0.255     4.949    uart_rx_inst/cycle_cnt[15]_i_3_n_0
    SLICE_X19Y123        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     5.097 r  uart_rx_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.725     5.822    uart_rx_inst/rx_data_valid01_out
    SLICE_X18Y120        FDCE                                         r  uart_rx_inst/rx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   40.000    40.000 r  
    AB11                                              0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.631    42.657    uart_rx_inst/CLK
    SLICE_X18Y120        FDCE                                         r  uart_rx_inst/rx_data_reg[6]/C
                         clock pessimism              0.614    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X18Y120        FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.042    43.193    uart_rx_inst/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         43.193    
                         arrival time                          -5.822    
  -------------------------------------------------------------------
                         slack                                 37.371    

Slack (MET) :             37.482ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_rx_inst/rx_data_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk rise@40.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 0.677ns (29.006%)  route 1.657ns (70.994%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 42.657 - 40.000 ) 
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.858ns (routing 0.865ns, distribution 0.993ns)
  Clock Net Delay (Destination): 1.631ns (routing 0.786ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.858     3.376    uart_rx_inst/CLK
    SLICE_X19Y125        FDCE                                         r  uart_rx_inst/cycle_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y125        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     3.471 f  uart_rx_inst/cycle_cnt_reg[5]/Q
                         net (fo=6, routed)           0.420     3.891    uart_rx_inst/cycle_cnt[5]
    SLICE_X19Y125        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     4.005 f  uart_rx_inst/FSM_onehot_state[4]_i_4/O
                         net (fo=3, routed)           0.185     4.190    uart_rx_inst/FSM_onehot_state[4]_i_4_n_0
    SLICE_X19Y126        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.151     4.341 f  uart_rx_inst/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           0.184     4.525    uart_rx_inst/FSM_onehot_state[4]_i_3_n_0
    SLICE_X19Y123        LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.169     4.694 r  uart_rx_inst/cycle_cnt[15]_i_3/O
                         net (fo=18, routed)          0.255     4.949    uart_rx_inst/cycle_cnt[15]_i_3_n_0
    SLICE_X19Y123        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     5.097 r  uart_rx_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.613     5.710    uart_rx_inst/rx_data_valid01_out
    SLICE_X17Y120        FDCE                                         r  uart_rx_inst/rx_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   40.000    40.000 r  
    AB11                                              0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.631    42.657    uart_rx_inst/CLK
    SLICE_X17Y120        FDCE                                         r  uart_rx_inst/rx_data_reg[7]/C
                         clock pessimism              0.614    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X17Y120        FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043    43.192    uart_rx_inst/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         43.192    
                         arrival time                          -5.710    
  -------------------------------------------------------------------
                         slack                                 37.482    

Slack (MET) :             37.643ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_rx_inst/rx_data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk rise@40.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.178ns  (logic 0.677ns (31.084%)  route 1.501ns (68.916%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 42.661 - 40.000 ) 
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.858ns (routing 0.865ns, distribution 0.993ns)
  Clock Net Delay (Destination): 1.635ns (routing 0.786ns, distribution 0.849ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.858     3.376    uart_rx_inst/CLK
    SLICE_X19Y125        FDCE                                         r  uart_rx_inst/cycle_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y125        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     3.471 f  uart_rx_inst/cycle_cnt_reg[5]/Q
                         net (fo=6, routed)           0.420     3.891    uart_rx_inst/cycle_cnt[5]
    SLICE_X19Y125        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     4.005 f  uart_rx_inst/FSM_onehot_state[4]_i_4/O
                         net (fo=3, routed)           0.185     4.190    uart_rx_inst/FSM_onehot_state[4]_i_4_n_0
    SLICE_X19Y126        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.151     4.341 f  uart_rx_inst/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           0.184     4.525    uart_rx_inst/FSM_onehot_state[4]_i_3_n_0
    SLICE_X19Y123        LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.169     4.694 r  uart_rx_inst/cycle_cnt[15]_i_3/O
                         net (fo=18, routed)          0.255     4.949    uart_rx_inst/cycle_cnt[15]_i_3_n_0
    SLICE_X19Y123        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     5.097 r  uart_rx_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.457     5.554    uart_rx_inst/rx_data_valid01_out
    SLICE_X18Y120        FDCE                                         r  uart_rx_inst/rx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   40.000    40.000 r  
    AB11                                              0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.635    42.661    uart_rx_inst/CLK
    SLICE_X18Y120        FDCE                                         r  uart_rx_inst/rx_data_reg[3]/C
                         clock pessimism              0.614    43.275    
                         clock uncertainty           -0.035    43.239    
    SLICE_X18Y120        FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.042    43.197    uart_rx_inst/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         43.197    
                         arrival time                          -5.554    
  -------------------------------------------------------------------
                         slack                                 37.643    

Slack (MET) :             37.715ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_rx_inst/rx_data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk rise@40.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.677ns (32.146%)  route 1.429ns (67.854%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 42.661 - 40.000 ) 
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.858ns (routing 0.865ns, distribution 0.993ns)
  Clock Net Delay (Destination): 1.635ns (routing 0.786ns, distribution 0.849ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.858     3.376    uart_rx_inst/CLK
    SLICE_X19Y125        FDCE                                         r  uart_rx_inst/cycle_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y125        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     3.471 f  uart_rx_inst/cycle_cnt_reg[5]/Q
                         net (fo=6, routed)           0.420     3.891    uart_rx_inst/cycle_cnt[5]
    SLICE_X19Y125        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     4.005 f  uart_rx_inst/FSM_onehot_state[4]_i_4/O
                         net (fo=3, routed)           0.185     4.190    uart_rx_inst/FSM_onehot_state[4]_i_4_n_0
    SLICE_X19Y126        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.151     4.341 f  uart_rx_inst/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           0.184     4.525    uart_rx_inst/FSM_onehot_state[4]_i_3_n_0
    SLICE_X19Y123        LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.169     4.694 r  uart_rx_inst/cycle_cnt[15]_i_3/O
                         net (fo=18, routed)          0.255     4.949    uart_rx_inst/cycle_cnt[15]_i_3_n_0
    SLICE_X19Y123        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     5.097 r  uart_rx_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.385     5.482    uart_rx_inst/rx_data_valid01_out
    SLICE_X18Y122        FDCE                                         r  uart_rx_inst/rx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   40.000    40.000 r  
    AB11                                              0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.635    42.661    uart_rx_inst/CLK
    SLICE_X18Y122        FDCE                                         r  uart_rx_inst/rx_data_reg[2]/C
                         clock pessimism              0.614    43.275    
                         clock uncertainty           -0.035    43.239    
    SLICE_X18Y122        FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.042    43.197    uart_rx_inst/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         43.197    
                         arrival time                          -5.482    
  -------------------------------------------------------------------
                         slack                                 37.715    

Slack (MET) :             37.776ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_rx_inst/rx_data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk rise@40.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.677ns (33.105%)  route 1.368ns (66.895%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 42.661 - 40.000 ) 
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.858ns (routing 0.865ns, distribution 0.993ns)
  Clock Net Delay (Destination): 1.635ns (routing 0.786ns, distribution 0.849ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.858     3.376    uart_rx_inst/CLK
    SLICE_X19Y125        FDCE                                         r  uart_rx_inst/cycle_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y125        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     3.471 f  uart_rx_inst/cycle_cnt_reg[5]/Q
                         net (fo=6, routed)           0.420     3.891    uart_rx_inst/cycle_cnt[5]
    SLICE_X19Y125        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     4.005 f  uart_rx_inst/FSM_onehot_state[4]_i_4/O
                         net (fo=3, routed)           0.185     4.190    uart_rx_inst/FSM_onehot_state[4]_i_4_n_0
    SLICE_X19Y126        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.151     4.341 f  uart_rx_inst/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           0.184     4.525    uart_rx_inst/FSM_onehot_state[4]_i_3_n_0
    SLICE_X19Y123        LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.169     4.694 r  uart_rx_inst/cycle_cnt[15]_i_3/O
                         net (fo=18, routed)          0.255     4.949    uart_rx_inst/cycle_cnt[15]_i_3_n_0
    SLICE_X19Y123        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     5.097 r  uart_rx_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.324     5.421    uart_rx_inst/rx_data_valid01_out
    SLICE_X18Y123        FDCE                                         r  uart_rx_inst/rx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   40.000    40.000 r  
    AB11                                              0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.635    42.661    uart_rx_inst/CLK
    SLICE_X18Y123        FDCE                                         r  uart_rx_inst/rx_data_reg[5]/C
                         clock pessimism              0.614    43.275    
                         clock uncertainty           -0.035    43.239    
    SLICE_X18Y123        FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.042    43.197    uart_rx_inst/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         43.197    
                         arrival time                          -5.421    
  -------------------------------------------------------------------
                         slack                                 37.776    

Slack (MET) :             37.915ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_rx_inst/rx_data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk rise@40.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.677ns (34.261%)  route 1.299ns (65.739%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 42.667 - 40.000 ) 
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.679ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.858ns (routing 0.865ns, distribution 0.993ns)
  Clock Net Delay (Destination): 1.641ns (routing 0.786ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.858     3.376    uart_rx_inst/CLK
    SLICE_X19Y125        FDCE                                         r  uart_rx_inst/cycle_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y125        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     3.471 f  uart_rx_inst/cycle_cnt_reg[5]/Q
                         net (fo=6, routed)           0.420     3.891    uart_rx_inst/cycle_cnt[5]
    SLICE_X19Y125        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     4.005 f  uart_rx_inst/FSM_onehot_state[4]_i_4/O
                         net (fo=3, routed)           0.185     4.190    uart_rx_inst/FSM_onehot_state[4]_i_4_n_0
    SLICE_X19Y126        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.151     4.341 f  uart_rx_inst/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           0.184     4.525    uart_rx_inst/FSM_onehot_state[4]_i_3_n_0
    SLICE_X19Y123        LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.169     4.694 r  uart_rx_inst/cycle_cnt[15]_i_3/O
                         net (fo=18, routed)          0.255     4.949    uart_rx_inst/cycle_cnt[15]_i_3_n_0
    SLICE_X19Y123        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     5.097 r  uart_rx_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.255     5.352    uart_rx_inst/rx_data_valid01_out
    SLICE_X19Y123        FDCE                                         r  uart_rx_inst/rx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   40.000    40.000 r  
    AB11                                              0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.641    42.667    uart_rx_inst/CLK
    SLICE_X19Y123        FDCE                                         r  uart_rx_inst/rx_data_reg[0]/C
                         clock pessimism              0.679    43.345    
                         clock uncertainty           -0.035    43.310    
    SLICE_X19Y123        FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.043    43.267    uart_rx_inst/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         43.267    
                         arrival time                          -5.352    
  -------------------------------------------------------------------
                         slack                                 37.915    

Slack (MET) :             37.924ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_rx_inst/cycle_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk rise@40.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.658ns (33.469%)  route 1.308ns (66.531%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 42.661 - 40.000 ) 
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.858ns (routing 0.865ns, distribution 0.993ns)
  Clock Net Delay (Destination): 1.635ns (routing 0.786ns, distribution 0.849ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.858     3.376    uart_rx_inst/CLK
    SLICE_X19Y125        FDCE                                         r  uart_rx_inst/cycle_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y125        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     3.471 r  uart_rx_inst/cycle_cnt_reg[5]/Q
                         net (fo=6, routed)           0.420     3.891    uart_rx_inst/cycle_cnt[5]
    SLICE_X19Y125        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.136     4.027 f  uart_rx_inst/FSM_onehot_state[1]_i_5/O
                         net (fo=2, routed)           0.271     4.298    uart_rx_inst/FSM_onehot_state[1]_i_5_n_0
    SLICE_X18Y126        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.148     4.446 r  uart_rx_inst/FSM_onehot_state[1]_i_1/O
                         net (fo=3, routed)           0.230     4.676    uart_rx_inst/FSM_onehot_state[1]_i_1_n_0
    SLICE_X19Y123        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.100     4.776 r  uart_rx_inst/cycle_cnt[15]_i_4/O
                         net (fo=17, routed)          0.327     5.103    uart_rx_inst/cycle_cnt[15]_i_4_n_0
    SLICE_X18Y125        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     5.282 r  uart_rx_inst/cycle_cnt[7]_i_1/O
                         net (fo=1, routed)           0.060     5.342    uart_rx_inst/cycle_cnt[7]_i_1_n_0
    SLICE_X18Y125        FDCE                                         r  uart_rx_inst/cycle_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   40.000    40.000 r  
    AB11                                              0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.635    42.661    uart_rx_inst/CLK
    SLICE_X18Y125        FDCE                                         r  uart_rx_inst/cycle_cnt_reg[7]/C
                         clock pessimism              0.614    43.275    
                         clock uncertainty           -0.035    43.239    
    SLICE_X18Y125        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.027    43.266    uart_rx_inst/cycle_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         43.266    
                         arrival time                          -5.342    
  -------------------------------------------------------------------
                         slack                                 37.924    

Slack (MET) :             37.946ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_rx_inst/rx_data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk rise@40.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 0.677ns (34.807%)  route 1.268ns (65.193%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 42.667 - 40.000 ) 
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.679ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.858ns (routing 0.865ns, distribution 0.993ns)
  Clock Net Delay (Destination): 1.641ns (routing 0.786ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.858     3.376    uart_rx_inst/CLK
    SLICE_X19Y125        FDCE                                         r  uart_rx_inst/cycle_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y125        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     3.471 f  uart_rx_inst/cycle_cnt_reg[5]/Q
                         net (fo=6, routed)           0.420     3.891    uart_rx_inst/cycle_cnt[5]
    SLICE_X19Y125        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     4.005 f  uart_rx_inst/FSM_onehot_state[4]_i_4/O
                         net (fo=3, routed)           0.185     4.190    uart_rx_inst/FSM_onehot_state[4]_i_4_n_0
    SLICE_X19Y126        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.151     4.341 f  uart_rx_inst/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           0.184     4.525    uart_rx_inst/FSM_onehot_state[4]_i_3_n_0
    SLICE_X19Y123        LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.169     4.694 r  uart_rx_inst/cycle_cnt[15]_i_3/O
                         net (fo=18, routed)          0.255     4.949    uart_rx_inst/cycle_cnt[15]_i_3_n_0
    SLICE_X19Y123        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     5.097 r  uart_rx_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.224     5.321    uart_rx_inst/rx_data_valid01_out
    SLICE_X19Y121        FDCE                                         r  uart_rx_inst/rx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   40.000    40.000 r  
    AB11                                              0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.641    42.667    uart_rx_inst/CLK
    SLICE_X19Y121        FDCE                                         r  uart_rx_inst/rx_data_reg[1]/C
                         clock pessimism              0.679    43.345    
                         clock uncertainty           -0.035    43.310    
    SLICE_X19Y121        FDCE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.043    43.267    uart_rx_inst/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         43.267    
                         arrival time                          -5.321    
  -------------------------------------------------------------------
                         slack                                 37.946    

Slack (MET) :             37.949ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_rx_inst/rx_data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk rise@40.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.677ns (34.843%)  route 1.266ns (65.157%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 42.667 - 40.000 ) 
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.679ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.858ns (routing 0.865ns, distribution 0.993ns)
  Clock Net Delay (Destination): 1.641ns (routing 0.786ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.858     3.376    uart_rx_inst/CLK
    SLICE_X19Y125        FDCE                                         r  uart_rx_inst/cycle_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y125        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     3.471 f  uart_rx_inst/cycle_cnt_reg[5]/Q
                         net (fo=6, routed)           0.420     3.891    uart_rx_inst/cycle_cnt[5]
    SLICE_X19Y125        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     4.005 f  uart_rx_inst/FSM_onehot_state[4]_i_4/O
                         net (fo=3, routed)           0.185     4.190    uart_rx_inst/FSM_onehot_state[4]_i_4_n_0
    SLICE_X19Y126        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.151     4.341 f  uart_rx_inst/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           0.184     4.525    uart_rx_inst/FSM_onehot_state[4]_i_3_n_0
    SLICE_X19Y123        LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.169     4.694 r  uart_rx_inst/cycle_cnt[15]_i_3/O
                         net (fo=18, routed)          0.255     4.949    uart_rx_inst/cycle_cnt[15]_i_3_n_0
    SLICE_X19Y123        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     5.097 r  uart_rx_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.222     5.319    uart_rx_inst/rx_data_valid01_out
    SLICE_X19Y121        FDCE                                         r  uart_rx_inst/rx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   40.000    40.000 r  
    AB11                                              0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.641    42.667    uart_rx_inst/CLK
    SLICE_X19Y121        FDCE                                         r  uart_rx_inst/rx_data_reg[4]/C
                         clock pessimism              0.679    43.345    
                         clock uncertainty           -0.035    43.310    
    SLICE_X19Y121        FDCE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.042    43.268    uart_rx_inst/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         43.268    
                         arrival time                          -5.319    
  -------------------------------------------------------------------
                         slack                                 37.949    

Slack (MET) :             37.956ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_rx_inst/cycle_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk rise@40.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.639ns (33.040%)  route 1.295ns (66.960%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 42.661 - 40.000 ) 
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.858ns (routing 0.865ns, distribution 0.993ns)
  Clock Net Delay (Destination): 1.635ns (routing 0.786ns, distribution 0.849ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.858     3.376    uart_rx_inst/CLK
    SLICE_X19Y125        FDCE                                         r  uart_rx_inst/cycle_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y125        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     3.471 r  uart_rx_inst/cycle_cnt_reg[5]/Q
                         net (fo=6, routed)           0.420     3.891    uart_rx_inst/cycle_cnt[5]
    SLICE_X19Y125        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     4.005 r  uart_rx_inst/FSM_onehot_state[4]_i_4/O
                         net (fo=3, routed)           0.185     4.190    uart_rx_inst/FSM_onehot_state[4]_i_4_n_0
    SLICE_X19Y126        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.151     4.341 r  uart_rx_inst/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           0.195     4.536    uart_rx_inst/FSM_onehot_state[4]_i_3_n_0
    SLICE_X19Y123        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.100     4.636 f  uart_rx_inst/cycle_cnt[15]_i_2/O
                         net (fo=16, routed)          0.435     5.071    uart_rx_inst/cycle_cnt[15]_i_2_n_0
    SLICE_X18Y126        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     5.250 r  uart_rx_inst/cycle_cnt[14]_i_1/O
                         net (fo=1, routed)           0.060     5.310    uart_rx_inst/cycle_cnt[14]_i_1_n_0
    SLICE_X18Y126        FDCE                                         r  uart_rx_inst/cycle_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   40.000    40.000 r  
    AB11                                              0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.635    42.661    uart_rx_inst/CLK
    SLICE_X18Y126        FDCE                                         r  uart_rx_inst/cycle_cnt_reg[14]/C
                         clock pessimism              0.614    43.275    
                         clock uncertainty           -0.035    43.239    
    SLICE_X18Y126        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.027    43.266    uart_rx_inst/cycle_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         43.266    
                         arrival time                          -5.310    
  -------------------------------------------------------------------
                         slack                                 37.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 tx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_tx_inst/tx_data_latch_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.041ns (41.000%)  route 0.059ns (59.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Net Delay (Source):      0.937ns (routing 0.438ns, distribution 0.499ns)
  Clock Net Delay (Destination): 1.071ns (routing 0.487ns, distribution 0.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         0.937     1.843    sys_clk_IBUF_BUFG
    SLICE_X17Y121        FDCE                                         r  tx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y121        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.884 r  tx_data_reg[7]/Q
                         net (fo=1, routed)           0.059     1.943    uart_tx_inst/tx_data_latch_reg[7]_0[7]
    SLICE_X17Y122        FDCE                                         r  uart_tx_inst/tx_data_latch_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.071     2.244    uart_tx_inst/CLK
    SLICE_X17Y122        FDCE                                         r  uart_tx_inst/tx_data_latch_reg[7]/C
                         clock pessimism             -0.370     1.874    
    SLICE_X17Y122        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.921    uart_tx_inst/tx_data_latch_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 tx_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_tx_inst/tx_data_latch_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Net Delay (Source):      0.937ns (routing 0.438ns, distribution 0.499ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.487ns, distribution 0.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         0.937     1.843    sys_clk_IBUF_BUFG
    SLICE_X17Y121        FDCE                                         r  tx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y121        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.882 r  tx_data_reg[3]/Q
                         net (fo=1, routed)           0.058     1.940    uart_tx_inst/tx_data_latch_reg[7]_0[3]
    SLICE_X17Y122        FDCE                                         r  uart_tx_inst/tx_data_latch_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.067     2.240    uart_tx_inst/CLK
    SLICE_X17Y122        FDCE                                         r  uart_tx_inst/tx_data_latch_reg[3]/C
                         clock pessimism             -0.370     1.870    
    SLICE_X17Y122        FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.917    uart_tx_inst/tx_data_latch_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_bits_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_rx_inst/rx_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Net Delay (Source):      0.945ns (routing 0.438ns, distribution 0.507ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.487ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         0.945     1.851    uart_rx_inst/CLK
    SLICE_X19Y121        FDCE                                         r  uart_rx_inst/rx_bits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y121        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.890 r  uart_rx_inst/rx_bits_reg[1]/Q
                         net (fo=1, routed)           0.038     1.928    uart_rx_inst/rx_bits[1]
    SLICE_X19Y121        FDCE                                         r  uart_rx_inst/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.068     2.241    uart_rx_inst/CLK
    SLICE_X19Y121        FDCE                                         r  uart_rx_inst/rx_data_reg[1]/C
                         clock pessimism             -0.385     1.857    
    SLICE_X19Y121        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.904    uart_rx_inst/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 tx_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.059ns (61.458%)  route 0.037ns (38.542%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Net Delay (Source):      0.942ns (routing 0.438ns, distribution 0.504ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.487ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         0.942     1.848    sys_clk_IBUF_BUFG
    SLICE_X18Y121        FDCE                                         r  tx_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y121        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.887 r  tx_cnt_reg[0]/Q
                         net (fo=11, routed)          0.031     1.918    tx_cnt_reg[0]
    SLICE_X18Y121        LUT4 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.020     1.938 r  tx_cnt[2]_i_1/O
                         net (fo=1, routed)           0.006     1.944    p_0_in[2]
    SLICE_X18Y121        FDCE                                         r  tx_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.065     2.238    sys_clk_IBUF_BUFG
    SLICE_X18Y121        FDCE                                         r  tx_cnt_reg[2]/C
                         clock pessimism             -0.385     1.854    
    SLICE_X18Y121        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.901    tx_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 tx_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.059ns (61.458%)  route 0.037ns (38.542%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Net Delay (Source):      0.942ns (routing 0.438ns, distribution 0.504ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.487ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         0.942     1.848    sys_clk_IBUF_BUFG
    SLICE_X18Y121        FDCE                                         r  tx_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y121        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.887 r  tx_cnt_reg[0]/Q
                         net (fo=11, routed)          0.031     1.918    tx_cnt_reg[0]
    SLICE_X18Y121        LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     1.938 r  tx_cnt[3]_i_2/O
                         net (fo=1, routed)           0.006     1.944    p_0_in[3]
    SLICE_X18Y121        FDCE                                         r  tx_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.065     2.238    sys_clk_IBUF_BUFG
    SLICE_X18Y121        FDCE                                         r  tx_cnt_reg[3]/C
                         clock pessimism             -0.385     1.854    
    SLICE_X18Y121        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.901    tx_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 uart_tx_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_tx_inst/cycle_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.054ns (50.000%)  route 0.054ns (50.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Net Delay (Source):      0.947ns (routing 0.438ns, distribution 0.509ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.487ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         0.947     1.853    uart_tx_inst/CLK
    SLICE_X17Y125        FDCE                                         r  uart_tx_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y125        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.892 r  uart_tx_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=24, routed)          0.039     1.931    uart_tx_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X17Y126        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     1.946 r  uart_tx_inst/cycle_cnt[14]_i_1__0/O
                         net (fo=1, routed)           0.015     1.961    uart_tx_inst/cycle_cnt[14]_i_1__0_n_0
    SLICE_X17Y126        FDCE                                         r  uart_tx_inst/cycle_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.057     2.230    uart_tx_inst/CLK
    SLICE_X17Y126        FDCE                                         r  uart_tx_inst/cycle_cnt_reg[14]/C
                         clock pessimism             -0.370     1.860    
    SLICE_X17Y126        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.906    uart_tx_inst/cycle_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 tx_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.054ns (45.000%)  route 0.066ns (55.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Net Delay (Source):      0.942ns (routing 0.438ns, distribution 0.504ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.487ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         0.942     1.848    sys_clk_IBUF_BUFG
    SLICE_X18Y121        FDCE                                         r  tx_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y121        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.887 r  tx_cnt_reg[0]/Q
                         net (fo=11, routed)          0.049     1.936    uart_rx_inst/tx_cnt_reg[0]
    SLICE_X18Y122        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.015     1.951 r  uart_rx_inst/tx_data[5]_i_1/O
                         net (fo=1, routed)           0.017     1.968    tx_data0_in[5]
    SLICE_X18Y122        FDCE                                         r  tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.065     2.238    sys_clk_IBUF_BUFG
    SLICE_X18Y122        FDCE                                         r  tx_data_reg[5]/C
                         clock pessimism             -0.371     1.867    
    SLICE_X18Y122        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.913    tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_data_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.079ns (37.264%)  route 0.133ns (62.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Net Delay (Source):      0.915ns (routing 0.438ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.487ns, distribution 0.588ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         0.915     1.821    sys_clk_IBUF_BUFG
    SLICE_X16Y118        FDCE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y118        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.859 r  FSM_sequential_state_reg[1]/Q
                         net (fo=13, routed)          0.107     1.966    uart_tx_inst/Q[1]
    SLICE_X16Y122        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.041     2.007 r  uart_tx_inst/tx_data_valid_i_1/O
                         net (fo=1, routed)           0.026     2.033    uart_tx_inst_n_3
    SLICE_X16Y122        FDCE                                         r  tx_data_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.075     2.248    sys_clk_IBUF_BUFG
    SLICE_X16Y122        FDCE                                         r  tx_data_valid_reg/C
                         clock pessimism             -0.317     1.932    
    SLICE_X16Y122        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.978    tx_data_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 uart_tx_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_tx_inst/cycle_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.053ns (48.624%)  route 0.056ns (51.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Net Delay (Source):      0.947ns (routing 0.438ns, distribution 0.509ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.487ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         0.947     1.853    uart_tx_inst/CLK
    SLICE_X17Y125        FDCE                                         r  uart_tx_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y125        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.892 r  uart_tx_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=24, routed)          0.040     1.932    uart_tx_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X17Y126        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.014     1.946 r  uart_tx_inst/cycle_cnt[15]_i_1__0/O
                         net (fo=1, routed)           0.016     1.962    uart_tx_inst/cycle_cnt[15]_i_1__0_n_0
    SLICE_X17Y126        FDCE                                         r  uart_tx_inst/cycle_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.057     2.230    uart_tx_inst/CLK
    SLICE_X17Y126        FDCE                                         r  uart_tx_inst/cycle_cnt_reg[15]/C
                         clock pessimism             -0.370     1.860    
    SLICE_X17Y126        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.046     1.906    uart_tx_inst/cycle_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 tx_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.061ns (56.481%)  route 0.047ns (43.518%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Net Delay (Source):      0.942ns (routing 0.438ns, distribution 0.504ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.487ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         0.942     1.848    sys_clk_IBUF_BUFG
    SLICE_X18Y121        FDCE                                         r  tx_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y121        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.887 r  tx_cnt_reg[0]/Q
                         net (fo=11, routed)          0.031     1.918    tx_cnt_reg[0]
    SLICE_X18Y121        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.940 r  tx_cnt[1]_i_1/O
                         net (fo=1, routed)           0.016     1.956    tx_cnt[1]_i_1_n_0
    SLICE_X18Y121        FDCE                                         r  tx_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.065     2.238    sys_clk_IBUF_BUFG
    SLICE_X18Y121        FDCE                                         r  tx_cnt_reg[1]/C
                         clock pessimism             -0.385     1.854    
    SLICE_X18Y121        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.900    tx_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         40.000      38.501     BUFGCE_HDIO_X3Y1  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            0.550         40.000      39.450     SLICE_X16Y118     FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         40.000      39.450     SLICE_X16Y118     FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         40.000      39.450     SLICE_X18Y122     tx_data_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         40.000      39.450     SLICE_X18Y122     tx_data_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         40.000      39.450     SLICE_X18Y122     tx_data_reg[2]/C
Min Period        n/a     FDCE/C    n/a            0.550         40.000      39.450     SLICE_X17Y121     tx_data_reg[3]/C
Min Period        n/a     FDCE/C    n/a            0.550         40.000      39.450     SLICE_X18Y122     tx_data_reg[4]/C
Min Period        n/a     FDCE/C    n/a            0.550         40.000      39.450     SLICE_X18Y122     tx_data_reg[5]/C
Min Period        n/a     FDCE/C    n/a            0.550         40.000      39.450     SLICE_X17Y122     tx_data_reg[6]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X16Y122     tx_data_valid_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X16Y125     uart_tx_inst/cycle_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X16Y118     FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X16Y118     FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X18Y122     tx_data_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X18Y122     tx_data_reg[1]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X18Y122     tx_data_reg[2]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X17Y121     tx_data_reg[3]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X18Y122     tx_data_reg[4]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X18Y122     tx_data_reg[5]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X16Y124     uart_tx_inst/cycle_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X16Y123     uart_tx_inst/bit_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X16Y123     uart_tx_inst/bit_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X16Y123     uart_tx_inst/bit_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X16Y118     FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X16Y118     FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X16Y118     FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X16Y118     FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X18Y122     tx_data_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X18Y122     tx_data_reg[0]/C



