{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 02 16:22:53 2020 " "Info: Processing started: Sat May 02 16:22:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AlteraDE1_SimpleProcessor -c AlteraDe1_SimpleProcessor " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off AlteraDE1_SimpleProcessor -c AlteraDe1_SimpleProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "AlteraDe1_SimpleProcessor EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design AlteraDe1_SimpleProcessor" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Projects/AlteraDE1_SimpleProcessor/" 0 { } { { 0 { 0 ""} 0 334 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "23 23 " "Critical Warning: No exact pin location assignment(s) for 23 pins of 23 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOut\[0\] " "Info: Pin dataOut\[0\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" { dataOut[0] } } } { "AlteraDE1_SimpleProcessor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDE1_SimpleProcessor.v" 1 -1 0 } } { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Projects/AlteraDE1_SimpleProcessor/" 0 { } { { 0 { 0 ""} 0 73 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOut\[1\] " "Info: Pin dataOut\[1\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" { dataOut[1] } } } { "AlteraDE1_SimpleProcessor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDE1_SimpleProcessor.v" 1 -1 0 } } { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Projects/AlteraDE1_SimpleProcessor/" 0 { } { { 0 { 0 ""} 0 74 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOut\[2\] " "Info: Pin dataOut\[2\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" { dataOut[2] } } } { "AlteraDE1_SimpleProcessor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDE1_SimpleProcessor.v" 1 -1 0 } } { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Projects/AlteraDE1_SimpleProcessor/" 0 { } { { 0 { 0 ""} 0 75 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOut\[3\] " "Info: Pin dataOut\[3\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" { dataOut[3] } } } { "AlteraDE1_SimpleProcessor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDE1_SimpleProcessor.v" 1 -1 0 } } { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Projects/AlteraDE1_SimpleProcessor/" 0 { } { { 0 { 0 ""} 0 76 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOut\[4\] " "Info: Pin dataOut\[4\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" { dataOut[4] } } } { "AlteraDE1_SimpleProcessor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDE1_SimpleProcessor.v" 1 -1 0 } } { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Projects/AlteraDE1_SimpleProcessor/" 0 { } { { 0 { 0 ""} 0 77 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOut\[5\] " "Info: Pin dataOut\[5\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" { dataOut[5] } } } { "AlteraDE1_SimpleProcessor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDE1_SimpleProcessor.v" 1 -1 0 } } { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Projects/AlteraDE1_SimpleProcessor/" 0 { } { { 0 { 0 ""} 0 78 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOut\[6\] " "Info: Pin dataOut\[6\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" { dataOut[6] } } } { "AlteraDE1_SimpleProcessor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDE1_SimpleProcessor.v" 1 -1 0 } } { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Projects/AlteraDE1_SimpleProcessor/" 0 { } { { 0 { 0 ""} 0 79 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOut\[7\] " "Info: Pin dataOut\[7\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" { dataOut[7] } } } { "AlteraDE1_SimpleProcessor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDE1_SimpleProcessor.v" 1 -1 0 } } { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Projects/AlteraDE1_SimpleProcessor/" 0 { } { { 0 { 0 ""} 0 80 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Halt " "Info: Pin Halt not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" { Halt } } } { "AlteraDE1_SimpleProcessor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDE1_SimpleProcessor.v" 1 -1 0 } } { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Halt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Projects/AlteraDE1_SimpleProcessor/" 0 { } { { 0 { 0 ""} 0 87 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[0\] " "Info: Pin IR\[0\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" { IR[0] } } } { "AlteraDE1_SimpleProcessor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDE1_SimpleProcessor.v" 1 -1 0 } } { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Projects/AlteraDE1_SimpleProcessor/" 0 { } { { 0 { 0 ""} 0 81 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[1\] " "Info: Pin IR\[1\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" { IR[1] } } } { "AlteraDE1_SimpleProcessor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDE1_SimpleProcessor.v" 1 -1 0 } } { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Projects/AlteraDE1_SimpleProcessor/" 0 { } { { 0 { 0 ""} 0 82 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[2\] " "Info: Pin IR\[2\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" { IR[2] } } } { "AlteraDE1_SimpleProcessor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDE1_SimpleProcessor.v" 1 -1 0 } } { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Projects/AlteraDE1_SimpleProcessor/" 0 { } { { 0 { 0 ""} 0 83 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[0\] " "Info: Pin dataIn\[0\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" { dataIn[0] } } } { "AlteraDE1_SimpleProcessor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDE1_SimpleProcessor.v" 1 -1 0 } } { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataIn[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Projects/AlteraDE1_SimpleProcessor/" 0 { } { { 0 { 0 ""} 0 65 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" { clock } } } { "AlteraDE1_SimpleProcessor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDE1_SimpleProcessor.v" 1 -1 0 } } { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Projects/AlteraDE1_SimpleProcessor/" 0 { } { { 0 { 0 ""} 0 84 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" { reset } } } { "AlteraDE1_SimpleProcessor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDE1_SimpleProcessor.v" 1 -1 0 } } { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Projects/AlteraDE1_SimpleProcessor/" 0 { } { { 0 { 0 ""} 0 85 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[1\] " "Info: Pin dataIn\[1\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" { dataIn[1] } } } { "AlteraDE1_SimpleProcessor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDE1_SimpleProcessor.v" 1 -1 0 } } { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataIn[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Projects/AlteraDE1_SimpleProcessor/" 0 { } { { 0 { 0 ""} 0 66 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[2\] " "Info: Pin dataIn\[2\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" { dataIn[2] } } } { "AlteraDE1_SimpleProcessor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDE1_SimpleProcessor.v" 1 -1 0 } } { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataIn[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Projects/AlteraDE1_SimpleProcessor/" 0 { } { { 0 { 0 ""} 0 67 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[3\] " "Info: Pin dataIn\[3\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" { dataIn[3] } } } { "AlteraDE1_SimpleProcessor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDE1_SimpleProcessor.v" 1 -1 0 } } { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataIn[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Projects/AlteraDE1_SimpleProcessor/" 0 { } { { 0 { 0 ""} 0 68 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[4\] " "Info: Pin dataIn\[4\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" { dataIn[4] } } } { "AlteraDE1_SimpleProcessor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDE1_SimpleProcessor.v" 1 -1 0 } } { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataIn[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Projects/AlteraDE1_SimpleProcessor/" 0 { } { { 0 { 0 ""} 0 69 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[5\] " "Info: Pin dataIn\[5\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" { dataIn[5] } } } { "AlteraDE1_SimpleProcessor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDE1_SimpleProcessor.v" 1 -1 0 } } { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataIn[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Projects/AlteraDE1_SimpleProcessor/" 0 { } { { 0 { 0 ""} 0 70 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[6\] " "Info: Pin dataIn\[6\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" { dataIn[6] } } } { "AlteraDE1_SimpleProcessor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDE1_SimpleProcessor.v" 1 -1 0 } } { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataIn[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Projects/AlteraDE1_SimpleProcessor/" 0 { } { { 0 { 0 ""} 0 71 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[7\] " "Info: Pin dataIn\[7\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" { dataIn[7] } } } { "AlteraDE1_SimpleProcessor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDE1_SimpleProcessor.v" 1 -1 0 } } { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataIn[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Projects/AlteraDE1_SimpleProcessor/" 0 { } { { 0 { 0 ""} 0 72 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enter " "Info: Pin enter not assigned to an exact location on the device" {  } { { "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" { enter } } } { "AlteraDE1_SimpleProcessor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDE1_SimpleProcessor.v" 1 -1 0 } } { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { enter } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Projects/AlteraDE1_SimpleProcessor/" 0 { } { { 0 { 0 ""} 0 86 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clock (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" { clock } } } { "AlteraDE1_SimpleProcessor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDE1_SimpleProcessor.v" 1 -1 0 } } { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Projects/AlteraDE1_SimpleProcessor/" 0 { } { { 0 { 0 ""} 0 84 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN M21 (CLK1p, Input)) " "Info: Automatically promoted node reset (placed in PIN M21 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/quartus ii/quartus/bin/pin_planner.ppl" { reset } } } { "AlteraDE1_SimpleProcessor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDE1_SimpleProcessor.v" 1 -1 0 } } { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Projects/AlteraDE1_SimpleProcessor/" 0 { } { { 0 { 0 ""} 0 85 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "21 unused 3.3V 9 12 0 " "Info: Number of I/O pins in group: 21 (unused VREF, 3.3V VCCIO, 9 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.619 ns memory register " "Info: Estimated most critical path is memory to register delay of 3.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DP:dataPath\|RAM:RAM32x8\|altsyncram:RAM_rtl_0\|altsyncram_fij1:auto_generated\|ram_block1a0~portb_address_reg4 1 MEM M4K_X20_Y5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y5; Fanout = 1; MEM Node = 'DP:dataPath\|RAM:RAM32x8\|altsyncram:RAM_rtl_0\|altsyncram_fij1:auto_generated\|ram_block1a0~portb_address_reg4'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg4 } "NODE_NAME" } } { "db/altsyncram_fij1.tdf" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/db/altsyncram_fij1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.793 ns) 1.793 ns DP:dataPath\|RAM:RAM32x8\|altsyncram:RAM_rtl_0\|altsyncram_fij1:auto_generated\|ram_block1a0 2 MEM M4K_X20_Y5 4 " "Info: 2: + IC(0.000 ns) + CELL(1.793 ns) = 1.793 ns; Loc. = M4K_X20_Y5; Fanout = 4; MEM Node = 'DP:dataPath\|RAM:RAM32x8\|altsyncram:RAM_rtl_0\|altsyncram_fij1:auto_generated\|ram_block1a0'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg4 DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0 } "NODE_NAME" } } { "db/altsyncram_fij1.tdf" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/db/altsyncram_fij1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.350 ns) 2.640 ns DP:dataPath\|addSubstractor:addSub1\|Add0~7 3 COMB LAB_X21_Y7 2 " "Info: 3: + IC(0.497 ns) + CELL(0.350 ns) = 2.640 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'DP:dataPath\|addSubstractor:addSub1\|Add0~7'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.847 ns" { DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0 DP:dataPath|addSubstractor:addSub1|Add0~7 } "NODE_NAME" } } { "addSubstractor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/addSubstractor.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.675 ns DP:dataPath\|addSubstractor:addSub1\|Add0~11 4 COMB LAB_X21_Y7 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.675 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'DP:dataPath\|addSubstractor:addSub1\|Add0~11'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DP:dataPath|addSubstractor:addSub1|Add0~7 DP:dataPath|addSubstractor:addSub1|Add0~11 } "NODE_NAME" } } { "addSubstractor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/addSubstractor.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.710 ns DP:dataPath\|addSubstractor:addSub1\|Add0~15 5 COMB LAB_X21_Y7 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.710 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'DP:dataPath\|addSubstractor:addSub1\|Add0~15'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DP:dataPath|addSubstractor:addSub1|Add0~11 DP:dataPath|addSubstractor:addSub1|Add0~15 } "NODE_NAME" } } { "addSubstractor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/addSubstractor.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.745 ns DP:dataPath\|addSubstractor:addSub1\|Add0~19 6 COMB LAB_X21_Y7 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.745 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'DP:dataPath\|addSubstractor:addSub1\|Add0~19'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DP:dataPath|addSubstractor:addSub1|Add0~15 DP:dataPath|addSubstractor:addSub1|Add0~19 } "NODE_NAME" } } { "addSubstractor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/addSubstractor.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.780 ns DP:dataPath\|addSubstractor:addSub1\|Add0~23 7 COMB LAB_X21_Y7 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.780 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'DP:dataPath\|addSubstractor:addSub1\|Add0~23'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DP:dataPath|addSubstractor:addSub1|Add0~19 DP:dataPath|addSubstractor:addSub1|Add0~23 } "NODE_NAME" } } { "addSubstractor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/addSubstractor.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.815 ns DP:dataPath\|addSubstractor:addSub1\|Add0~27 8 COMB LAB_X21_Y7 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 2.815 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'DP:dataPath\|addSubstractor:addSub1\|Add0~27'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DP:dataPath|addSubstractor:addSub1|Add0~23 DP:dataPath|addSubstractor:addSub1|Add0~27 } "NODE_NAME" } } { "addSubstractor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/addSubstractor.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.850 ns DP:dataPath\|addSubstractor:addSub1\|Add0~31 9 COMB LAB_X21_Y7 1 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 2.850 ns; Loc. = LAB_X21_Y7; Fanout = 1; COMB Node = 'DP:dataPath\|addSubstractor:addSub1\|Add0~31'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DP:dataPath|addSubstractor:addSub1|Add0~27 DP:dataPath|addSubstractor:addSub1|Add0~31 } "NODE_NAME" } } { "addSubstractor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/addSubstractor.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.088 ns) + CELL(0.125 ns) 3.063 ns DP:dataPath\|addSubstractor:addSub1\|Add0~34 10 COMB LAB_X21_Y7 1 " "Info: 10: + IC(0.088 ns) + CELL(0.125 ns) = 3.063 ns; Loc. = LAB_X21_Y7; Fanout = 1; COMB Node = 'DP:dataPath\|addSubstractor:addSub1\|Add0~34'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.213 ns" { DP:dataPath|addSubstractor:addSub1|Add0~31 DP:dataPath|addSubstractor:addSub1|Add0~34 } "NODE_NAME" } } { "addSubstractor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/addSubstractor.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 3.464 ns DP:dataPath\|mux4to1:mux1\|out\[7\]~7 11 COMB LAB_X21_Y7 1 " "Info: 11: + IC(0.129 ns) + CELL(0.272 ns) = 3.464 ns; Loc. = LAB_X21_Y7; Fanout = 1; COMB Node = 'DP:dataPath\|mux4to1:mux1\|out\[7\]~7'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { DP:dataPath|addSubstractor:addSub1|Add0~34 DP:dataPath|mux4to1:mux1|out[7]~7 } "NODE_NAME" } } { "mux4to1.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/mux4to1.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 3.619 ns DP:dataPath\|DFF_reg:Areg\|Q\[7\] 12 REG LAB_X21_Y7 5 " "Info: 12: + IC(0.000 ns) + CELL(0.155 ns) = 3.619 ns; Loc. = LAB_X21_Y7; Fanout = 5; REG Node = 'DP:dataPath\|DFF_reg:Areg\|Q\[7\]'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { DP:dataPath|mux4to1:mux1|out[7]~7 DP:dataPath|DFF_reg:Areg|Q[7] } "NODE_NAME" } } { "DFF_reg.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/DFF_reg.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.905 ns ( 80.27 % ) " "Info: Total cell delay = 2.905 ns ( 80.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.714 ns ( 19.73 % ) " "Info: Total interconnect delay = 0.714 ns ( 19.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.619 ns" { DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg4 DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0 DP:dataPath|addSubstractor:addSub1|Add0~7 DP:dataPath|addSubstractor:addSub1|Add0~11 DP:dataPath|addSubstractor:addSub1|Add0~15 DP:dataPath|addSubstractor:addSub1|Add0~19 DP:dataPath|addSubstractor:addSub1|Add0~23 DP:dataPath|addSubstractor:addSub1|Add0~27 DP:dataPath|addSubstractor:addSub1|Add0~31 DP:dataPath|addSubstractor:addSub1|Add0~34 DP:dataPath|mux4to1:mux1|out[7]~7 DP:dataPath|DFF_reg:Areg|Q[7] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "12 " "Warning: Found 12 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOut\[0\] 0 " "Info: Pin \"dataOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOut\[1\] 0 " "Info: Pin \"dataOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOut\[2\] 0 " "Info: Pin \"dataOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOut\[3\] 0 " "Info: Pin \"dataOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOut\[4\] 0 " "Info: Pin \"dataOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOut\[5\] 0 " "Info: Pin \"dataOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOut\[6\] 0 " "Info: Pin \"dataOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataOut\[7\] 0 " "Info: Pin \"dataOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Halt 0 " "Info: Pin \"Halt\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[0\] 0 " "Info: Pin \"IR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[1\] 0 " "Info: Pin \"IR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[2\] 0 " "Info: Pin \"IR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "267 " "Info: Peak virtual memory: 267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 02 16:22:59 2020 " "Info: Processing ended: Sat May 02 16:22:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
