Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Thu Aug 21 19:23:54 2014
| Host         : XSJYCW33 running 64-bit Service Pack 1  (build 7601)
| Command      : report_drc
-----------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
           Max violations: <unlimited>
         Violations found: 14

2. REPORT DETAILS
-----------------
CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'dac_clr_n_pin' relative to clock clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk_pin 0.000 [all_outputs]
C:/xup/fpga_flow/labs/lab4_basys3/lab4_basys3.srcs/constrs_1/imports/lab4/wave_gen_timing.xdc (Line: 11)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'dac_cs_n_pin' relative to clock clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk_pin 0.000 [all_outputs]
C:/xup/fpga_flow/labs/lab4_basys3/lab4_basys3.srcs/constrs_1/imports/lab4/wave_gen_timing.xdc (Line: 11)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led_pins[0]' relative to clock clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk_pin 0.000 [all_outputs]
C:/xup/fpga_flow/labs/lab4_basys3/lab4_basys3.srcs/constrs_1/imports/lab4/wave_gen_timing.xdc (Line: 11)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led_pins[1]' relative to clock clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk_pin 0.000 [all_outputs]
C:/xup/fpga_flow/labs/lab4_basys3/lab4_basys3.srcs/constrs_1/imports/lab4/wave_gen_timing.xdc (Line: 11)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led_pins[2]' relative to clock clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk_pin 0.000 [all_outputs]
C:/xup/fpga_flow/labs/lab4_basys3/lab4_basys3.srcs/constrs_1/imports/lab4/wave_gen_timing.xdc (Line: 11)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led_pins[3]' relative to clock clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk_pin 0.000 [all_outputs]
C:/xup/fpga_flow/labs/lab4_basys3/lab4_basys3.srcs/constrs_1/imports/lab4/wave_gen_timing.xdc (Line: 11)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led_pins[4]' relative to clock clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk_pin 0.000 [all_outputs]
C:/xup/fpga_flow/labs/lab4_basys3/lab4_basys3.srcs/constrs_1/imports/lab4/wave_gen_timing.xdc (Line: 11)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led_pins[5]' relative to clock clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk_pin 0.000 [all_outputs]
C:/xup/fpga_flow/labs/lab4_basys3/lab4_basys3.srcs/constrs_1/imports/lab4/wave_gen_timing.xdc (Line: 11)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led_pins[6]' relative to clock clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk_pin 0.000 [all_outputs]
C:/xup/fpga_flow/labs/lab4_basys3/lab4_basys3.srcs/constrs_1/imports/lab4/wave_gen_timing.xdc (Line: 11)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led_pins[7]' relative to clock clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk_pin 0.000 [all_outputs]
C:/xup/fpga_flow/labs/lab4_basys3/lab4_basys3.srcs/constrs_1/imports/lab4/wave_gen_timing.xdc (Line: 11)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'spi_clk_pin' relative to clock clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk_pin -clock_fall -add_delay 0.000 [get_ports spi_clk_pin]
C:/xup/fpga_flow/labs/lab4_basys3/lab4_basys3.srcs/constrs_1/imports/lab4/wave_gen_timing.xdc (Line: 14)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'spi_mosi_pin' relative to clock clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk_pin 0.000 [all_outputs]
C:/xup/fpga_flow/labs/lab4_basys3/lab4_basys3.srcs/constrs_1/imports/lab4/wave_gen_timing.xdc (Line: 11)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'txd_pin' relative to clock clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk_pin 0.000 [all_outputs]
C:/xup/fpga_flow/labs/lab4_basys3/lab4_basys3.srcs/constrs_1/imports/lab4/wave_gen_timing.xdc (Line: 11)
Related violations: <none>


