 Timing Path to c_reg[30]/D 
  
 Path Start Point : Q_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1880 0.0370 0.0100 15.5198  2.48696  18.0068           2       100      FA   K        | 
|    CTS_L3_c_tid0_124/A       CLKBUF_X3     Rise  0.1890 0.0010 0.0100          1.42116                                     F             | 
|    CTS_L3_c_tid0_124/Z       CLKBUF_X3     Rise  0.2750 0.0860 0.0640 41.6824  33.4011  75.0835           39      100      F    K        | 
| Data Path:                                                                                                                               | 
|    Q_reg[32]/CK              DFF_X1        Rise  0.2790 0.0040 0.0640          0.949653                                    F             | 
|    Q_reg[32]/Q               DFF_X1        Rise  0.3810 0.1020 0.0090 0.247048 1.50384  1.75089           1       100      F             | 
|    i_64_1_239/A1             AOI22_X1      Rise  0.3810 0.0000 0.0090          1.68751                                                   | 
|    i_64_1_239/ZN             AOI22_X1      Fall  0.4000 0.0190 0.0120 1.27817  3.00919  4.28736           2       100                    | 
|    i_64_1_77/B1              OAI21_X1      Fall  0.4000 0.0000 0.0120          1.45983                                                   | 
|    i_64_1_77/ZN              OAI21_X1      Rise  0.4260 0.0260 0.0100 0.27688  1.06234  1.33922           1       100                    | 
|    c_reg[30]/D               DFF_X1        Rise  0.4260 0.0000 0.0100          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[30]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[30]/CK        DFF_X1        Rise  0.3500 0.0660 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3500 0.3500 | 
| library hold check                       |  0.0250 0.3750 | 
| data required time                       |  0.3750        | 
|                                          |                | 
| data arrival time                        |  0.4260        | 
| data required time                       | -0.3750        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.0540        | 
-------------------------------------------------------------


 Timing Path to c_reg[27]/D 
  
 Path Start Point : b[28] 
 Path End Point   : c_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[28]                       Rise  0.2000 0.0000 0.7070 0.318318 0.699202 1.01752           1       100      c             | 
|    drc_ipo_c52/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c52/Z     CLKBUF_X1 Rise  0.3480 0.1480 0.0440 2.11183  7.14477  9.2566            5       100                    | 
|    i_64_1_232/C1     OAI222_X1 Rise  0.3480 0.0000 0.0440          1.59642                                                   | 
|    i_64_1_232/ZN     OAI222_X1 Fall  0.3820 0.0340 0.0110 0.504038 3.00919  3.51323           2       100                    | 
|    i_64_1_71/B1      OAI21_X1  Fall  0.3820 0.0000 0.0110          1.45983                                                   | 
|    i_64_1_71/ZN      OAI21_X1  Rise  0.4050 0.0230 0.0090 0.217531 0.699202 0.916733          1       100                    | 
|    CLOCK_slh__c422/A CLKBUF_X1 Rise  0.4050 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c422/Z CLKBUF_X1 Rise  0.4350 0.0300 0.0090 0.920186 1.06234  1.98253           1       100                    | 
|    c_reg[27]/D       DFF_X1    Rise  0.4350 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[27]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[27]/CK        DFF_X1        Rise  0.3500 0.0660 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3500 0.3500 | 
| library hold check                       |  0.0210 0.3710 | 
| data required time                       |  0.3710        | 
|                                          |                | 
| data arrival time                        |  0.4350        | 
| data required time                       | -0.3710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0640        | 
-------------------------------------------------------------


 Timing Path to c_reg[6]/D 
  
 Path Start Point : b[7] 
 Path End Point   : c_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[7]                        Rise  0.2000 0.0000 0.7070 1.67957  0.699202 2.37877           1       100      c             | 
|    drc_ipo_c31/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c31/Z     CLKBUF_X1 Rise  0.3280 0.1280 0.0400 1.43062  3.20082  4.63144           3       100                    | 
|    i_64_1_305/A2     OR2_X1    Rise  0.3280 0.0000 0.0400          0.941939                                                  | 
|    i_64_1_305/ZN     OR2_X1    Rise  0.3620 0.0340 0.0080 0.214586 1.53966  1.75425           1       100                    | 
|    i_64_1_303/A      OAI221_X1 Rise  0.3620 0.0000 0.0080          1.63022                                                   | 
|    i_64_1_303/ZN     OAI221_X1 Fall  0.3840 0.0220 0.0120 1.14242  3.00919  4.15161           2       100                    | 
|    i_64_1_29/B1      OAI21_X1  Fall  0.3840 0.0000 0.0120          1.45983                                                   | 
|    i_64_1_29/ZN      OAI21_X1  Rise  0.4080 0.0240 0.0090 0.256335 0.699202 0.955538          1       100                    | 
|    CLOCK_slh__c424/A CLKBUF_X1 Rise  0.4080 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c424/Z CLKBUF_X1 Rise  0.4360 0.0280 0.0080 0.459041 1.06234  1.52138           1       100                    | 
|    c_reg[6]/D        DFF_X1    Rise  0.4360 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[6]/CK         DFF_X1        Rise  0.3490 0.0650 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3490 0.3490 | 
| library hold check                       |  0.0210 0.3700 | 
| data required time                       |  0.3700        | 
|                                          |                | 
| data arrival time                        |  0.4360        | 
| data required time                       | -0.3700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0660        | 
-------------------------------------------------------------


 Timing Path to c_reg[19]/D 
  
 Path Start Point : b[20] 
 Path End Point   : c_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[20]                       Rise  0.2000 0.0000 0.7070 0.676779 0.699202 1.37598           1       100      c             | 
|    drc_ipo_c44/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c44/Z     CLKBUF_X1 Rise  0.3490 0.1490 0.0440 2.31154  7.18808  9.49962           5       100                    | 
|    i_64_1_216/C1     OAI222_X1 Rise  0.3490 0.0000 0.0440          1.59642                                                   | 
|    i_64_1_216/ZN     OAI222_X1 Fall  0.3830 0.0340 0.0110 0.418722 3.00919  3.42791           2       100                    | 
|    i_64_1_55/B1      OAI21_X1  Fall  0.3830 0.0000 0.0110          1.45983                                                   | 
|    i_64_1_55/ZN      OAI21_X1  Rise  0.4060 0.0230 0.0090 0.203039 0.699202 0.902241          1       100                    | 
|    CLOCK_slh__c426/A CLKBUF_X1 Rise  0.4060 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c426/Z CLKBUF_X1 Rise  0.4370 0.0310 0.0090 1.29983  1.06234  2.36217           1       100                    | 
|    c_reg[19]/D       DFF_X1    Rise  0.4370 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[19]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[19]/CK        DFF_X1        Rise  0.3500 0.0660 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3500 0.3500 | 
| library hold check                       |  0.0210 0.3710 | 
| data required time                       |  0.3710        | 
|                                          |                | 
| data arrival time                        |  0.4370        | 
| data required time                       | -0.3710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0660        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[18]/D 
  
 Path Start Point : a[18] 
 Path End Point   : multiplicand_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    a[18]                            Rise  0.2000 0.0000 0.7070 0.596301 0.699202 1.2955            1       100      c             | 
|    drc_ipo_c74/A          CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c74/Z          CLKBUF_X1 Rise  0.3270 0.1270 0.0400 0.845066 3.62513  4.4702            3       100                    | 
|    i_64_1_349/A1          AOI222_X1 Rise  0.3270 0.0000 0.0400          1.63668                                                   | 
|    i_64_1_349/ZN          AOI222_X1 Fall  0.3490 0.0220 0.0110 0.212474 1.54936  1.76183           1       100                    | 
|    i_64_1_348/A           INV_X1    Fall  0.3490 0.0000 0.0110          1.54936                                                   | 
|    i_64_1_348/ZN          INV_X1    Rise  0.3850 0.0360 0.0270 2.78444  7.92067  10.7051           6       100                    | 
|    multiplicand_reg[18]/D DFF_X1    Rise  0.3850 0.0000 0.0270          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[18]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_131/A       CLKBUF_X2     Rise  0.1920 0.0010 0.0100          1.40591                                     F             | 
|    CTS_L3_c_tid0_131/Z       CLKBUF_X2     Rise  0.2850 0.0930 0.0750 33.9684  25.6406  59.609            27      100      F    K        | 
|    multiplicand_reg[18]/CK   DFF_X1        Rise  0.2910 0.0060 0.0750          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2910 0.2910 | 
| library hold check                       |  0.0260 0.3170 | 
| data required time                       |  0.3170        | 
|                                          |                | 
| data arrival time                        |  0.3850        | 
| data required time                       | -0.3170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0680        | 
-------------------------------------------------------------


 Timing Path to c_reg[5]/D 
  
 Path Start Point : b[6] 
 Path End Point   : c_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[6]                        Rise  0.2000 0.0000 0.7070 0.579352 0.699202 1.27855           1       100      c             | 
|    drc_ipo_c30/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c30/Z     CLKBUF_X1 Rise  0.3260 0.1260 0.0400 0.638438 3.58381  4.22225           3       100                    | 
|    i_64_1_188/C1     OAI222_X1 Rise  0.3260 0.0000 0.0400          1.59642                                                   | 
|    i_64_1_188/ZN     OAI222_X1 Fall  0.3600 0.0340 0.0120 0.813379 3.00919  3.82257           2       100                    | 
|    i_64_1_27/B1      OAI21_X1  Fall  0.3600 0.0000 0.0120          1.45983                                                   | 
|    i_64_1_27/ZN      OAI21_X1  Rise  0.3840 0.0240 0.0090 0.213562 0.699202 0.912764          1       100                    | 
|    CLOCK_slh__c344/A CLKBUF_X1 Rise  0.3840 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c344/Z CLKBUF_X1 Rise  0.4110 0.0270 0.0070 0.29584  0.699202 0.995042          1       100                    | 
|    CLOCK_slh__c345/A CLKBUF_X1 Rise  0.4110 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c345/Z CLKBUF_X1 Rise  0.4390 0.0280 0.0080 0.736758 1.06234  1.7991            1       100                    | 
|    c_reg[5]/D        DFF_X1    Rise  0.4390 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[5]/CK         DFF_X1        Rise  0.3500 0.0660 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3500 0.3500 | 
| library hold check                       |  0.0210 0.3710 | 
| data required time                       |  0.3710        | 
|                                          |                | 
| data arrival time                        |  0.4390        | 
| data required time                       | -0.3710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0680        | 
-------------------------------------------------------------


 Timing Path to c_reg[10]/D 
  
 Path Start Point : b[11] 
 Path End Point   : c_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[11]                       Rise  0.2000 0.0000 0.7070 1.56217  0.699202 2.26138           1       100      c             | 
|    drc_ipo_c35/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c35/Z     CLKBUF_X1 Rise  0.3270 0.1270 0.0400 1.22998  3.20082  4.4308            3       100                    | 
|    i_64_1_401/A2     OR2_X1    Rise  0.3270 0.0000 0.0400          0.941939                                                  | 
|    i_64_1_401/ZN     OR2_X1    Rise  0.3610 0.0340 0.0080 0.31831  1.53966  1.85797           1       100                    | 
|    i_64_1_400/A      OAI221_X1 Rise  0.3610 0.0000 0.0080          1.63022                                                   | 
|    i_64_1_400/ZN     OAI221_X1 Fall  0.3820 0.0210 0.0110 0.535773 3.00919  3.54496           2       100                    | 
|    i_64_1_37/B1      OAI21_X1  Fall  0.3820 0.0000 0.0110          1.45983                                                   | 
|    i_64_1_37/ZN      OAI21_X1  Rise  0.4060 0.0240 0.0090 0.259183 0.699202 0.958385          1       100                    | 
|    CLOCK_slh__c420/A CLKBUF_X1 Rise  0.4060 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c420/Z CLKBUF_X1 Rise  0.4400 0.0340 0.0110 2.29217  1.06234  3.35451           1       100                    | 
|    c_reg[10]/D       DFF_X1    Rise  0.4400 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[10]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[10]/CK        DFF_X1        Rise  0.3500 0.0660 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3500 0.3500 | 
| library hold check                       |  0.0220 0.3720 | 
| data required time                       |  0.3720        | 
|                                          |                | 
| data arrival time                        |  0.4400        | 
| data required time                       | -0.3720        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0680        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[26]/D 
  
 Path Start Point : a[26] 
 Path End Point   : multiplicand_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    a[26]                            Rise  0.2000 0.0000 0.7070 1.06371  0.699202 1.76291           1       100      c             | 
|    drc_ipo_c82/A          CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c82/Z          CLKBUF_X1 Rise  0.3310 0.1310 0.0410 0.854281 4.38551  5.23979           3       100                    | 
|    i_64_1_365/A1          AOI222_X1 Rise  0.3310 0.0000 0.0410          1.63668                                                   | 
|    i_64_1_365/ZN          AOI222_X1 Fall  0.3530 0.0220 0.0110 0.392717 1.54936  1.94208           1       100                    | 
|    i_64_1_364/A           INV_X1    Fall  0.3530 0.0000 0.0110          1.54936                                                   | 
|    i_64_1_364/ZN          INV_X1    Rise  0.3840 0.0310 0.0230 2.39136  6.46259  8.85395           5       100                    | 
|    multiplicand_reg[26]/D DFF_X1    Rise  0.3840 0.0000 0.0230          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[26]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_131/A       CLKBUF_X2     Rise  0.1920 0.0010 0.0100          1.40591                                     F             | 
|    CTS_L3_c_tid0_131/Z       CLKBUF_X2     Rise  0.2850 0.0930 0.0750 33.9684  25.6406  59.609            27      100      F    K        | 
|    multiplicand_reg[26]/CK   DFF_X1        Rise  0.2910 0.0060 0.0750          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2910 0.2910 | 
| library hold check                       |  0.0240 0.3150 | 
| data required time                       |  0.3150        | 
|                                          |                | 
| data arrival time                        |  0.3840        | 
| data required time                       | -0.3150        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0690        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[7]/D 
  
 Path Start Point : a[7] 
 Path End Point   : multiplicand_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    a[7]                            Rise  0.2000 0.0000 0.7070 0.251215 0.699202 0.950417          1       100      c             | 
|    drc_ipo_c63/A         CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c63/Z         CLKBUF_X1 Rise  0.3310 0.1310 0.0410 1.47908  3.74504  5.22411           3       100                    | 
|    i_64_1_327/A1         AOI222_X1 Rise  0.3310 0.0000 0.0410          1.63668                                                   | 
|    i_64_1_327/ZN         AOI222_X1 Fall  0.3530 0.0220 0.0110 0.326184 1.54936  1.87554           1       100                    | 
|    i_64_1_326/A          INV_X1    Fall  0.3530 0.0000 0.0110          1.54936                                                   | 
|    i_64_1_326/ZN         INV_X1    Rise  0.3860 0.0330 0.0240 1.78467  7.82153  9.6062            6       100                    | 
|    multiplicand_reg[7]/D DFF_X1    Rise  0.3860 0.0000 0.0240          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_131/A       CLKBUF_X2     Rise  0.1920 0.0010 0.0100          1.40591                                     F             | 
|    CTS_L3_c_tid0_131/Z       CLKBUF_X2     Rise  0.2850 0.0930 0.0750 33.9684  25.6406  59.609            27      100      F    K        | 
|    multiplicand_reg[7]/CK    DFF_X1        Rise  0.2910 0.0060 0.0750          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2910 0.2910 | 
| library hold check                       |  0.0250 0.3160 | 
| data required time                       |  0.3160        | 
|                                          |                | 
| data arrival time                        |  0.3860        | 
| data required time                       | -0.3160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0700        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[15]/D 
  
 Path Start Point : a[15] 
 Path End Point   : multiplicand_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    a[15]                            Rise  0.2000 0.0000 0.7070 0.281778 0.699202 0.98098           1       100      c             | 
|    drc_ipo_c71/A          CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c71/Z          CLKBUF_X1 Rise  0.3310 0.1310 0.0410 1.43599  3.74504  5.18102           3       100                    | 
|    i_64_1_343/A1          AOI222_X1 Rise  0.3310 0.0000 0.0410          1.63668                                                   | 
|    i_64_1_343/ZN          AOI222_X1 Fall  0.3530 0.0220 0.0110 0.301103 1.54936  1.85046           1       100                    | 
|    i_64_1_342/A           INV_X1    Fall  0.3530 0.0000 0.0110          1.54936                                                   | 
|    i_64_1_342/ZN          INV_X1    Rise  0.3860 0.0330 0.0250 1.83263  7.96252  9.79515           6       100                    | 
|    multiplicand_reg[15]/D DFF_X1    Rise  0.3860 0.0000 0.0250          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[15]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_131/A       CLKBUF_X2     Rise  0.1920 0.0010 0.0100          1.40591                                     F             | 
|    CTS_L3_c_tid0_131/Z       CLKBUF_X2     Rise  0.2850 0.0930 0.0750 33.9684  25.6406  59.609            27      100      F    K        | 
|    multiplicand_reg[15]/CK   DFF_X1        Rise  0.2910 0.0060 0.0750          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2910 0.2910 | 
| library hold check                       |  0.0250 0.3160 | 
| data required time                       |  0.3160        | 
|                                          |                | 
| data arrival time                        |  0.3860        | 
| data required time                       | -0.3160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0700        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[10]/D 
  
 Path Start Point : a[10] 
 Path End Point   : multiplicand_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    a[10]                            Rise  0.2000 0.0000 0.7070 0.266673 0.699202 0.965875          1       100      c             | 
|    drc_ipo_c66/A          CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c66/Z          CLKBUF_X1 Rise  0.3310 0.1310 0.0410 1.51776  3.62513  5.14289           3       100                    | 
|    i_64_1_333/A1          AOI222_X1 Rise  0.3310 0.0000 0.0410          1.63668                                                   | 
|    i_64_1_333/ZN          AOI222_X1 Fall  0.3530 0.0220 0.0110 0.312768 1.54936  1.86213           1       100                    | 
|    i_64_1_332/A           INV_X1    Fall  0.3530 0.0000 0.0110          1.54936                                                   | 
|    i_64_1_332/ZN          INV_X1    Rise  0.3870 0.0340 0.0260 1.74771  8.40499  10.1527           6       100                    | 
|    multiplicand_reg[10]/D DFF_X1    Rise  0.3870 0.0000 0.0260          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[10]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_131/A       CLKBUF_X2     Rise  0.1920 0.0010 0.0100          1.40591                                     F             | 
|    CTS_L3_c_tid0_131/Z       CLKBUF_X2     Rise  0.2850 0.0930 0.0750 33.9684  25.6406  59.609            27      100      F    K        | 
|    multiplicand_reg[10]/CK   DFF_X1        Rise  0.2910 0.0060 0.0750          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2910 0.2910 | 
| library hold check                       |  0.0260 0.3170 | 
| data required time                       |  0.3170        | 
|                                          |                | 
| data arrival time                        |  0.3870        | 
| data required time                       | -0.3170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0700        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[14]/D 
  
 Path Start Point : a[14] 
 Path End Point   : multiplicand_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    a[14]                            Rise  0.2000 0.0000 0.7070 0.212724 0.699202 0.911927          1       100      c             | 
|    drc_ipo_c70/A          CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c70/Z          CLKBUF_X1 Rise  0.3260 0.1260 0.0400 0.611079 3.62513  4.23621           3       100                    | 
|    i_64_1_341/A1          AOI222_X1 Rise  0.3260 0.0000 0.0400          1.63668                                                   | 
|    i_64_1_341/ZN          AOI222_X1 Fall  0.3490 0.0230 0.0120 0.483555 1.54936  2.03292           1       100                    | 
|    i_64_1_340/A           INV_X1    Fall  0.3490 0.0000 0.0120          1.54936                                                   | 
|    i_64_1_340/ZN          INV_X1    Rise  0.3880 0.0390 0.0290 3.42509  8.40499  11.8301           6       100                    | 
|    multiplicand_reg[14]/D DFF_X1    Rise  0.3880 0.0000 0.0290          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[14]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_131/A       CLKBUF_X2     Rise  0.1920 0.0010 0.0100          1.40591                                     F             | 
|    CTS_L3_c_tid0_131/Z       CLKBUF_X2     Rise  0.2850 0.0930 0.0750 33.9684  25.6406  59.609            27      100      F    K        | 
|    multiplicand_reg[14]/CK   DFF_X1        Rise  0.2910 0.0060 0.0750          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2910 0.2910 | 
| library hold check                       |  0.0270 0.3180 | 
| data required time                       |  0.3180        | 
|                                          |                | 
| data arrival time                        |  0.3880        | 
| data required time                       | -0.3180        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0700        | 
-------------------------------------------------------------


 Timing Path to c_reg[4]/D 
  
 Path Start Point : b[5] 
 Path End Point   : c_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[5]                        Rise  0.2000 0.0000 0.7070 0.306635 0.699202 1.00584           1       100      c             | 
|    drc_ipo_c29/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c29/Z     CLKBUF_X1 Rise  0.3290 0.1290 0.0400 1.02268  3.76079  4.78346           3       100                    | 
|    i_64_1_186/C1     OAI222_X1 Rise  0.3290 0.0000 0.0400          1.59642                                                   | 
|    i_64_1_186/ZN     OAI222_X1 Fall  0.3630 0.0340 0.0120 0.78107  3.00919  3.79026           2       100                    | 
|    i_64_1_25/B1      OAI21_X1  Fall  0.3630 0.0000 0.0120          1.45983                                                   | 
|    i_64_1_25/ZN      OAI21_X1  Rise  0.3870 0.0240 0.0090 0.232306 0.699202 0.931508          1       100                    | 
|    CLOCK_slh__c356/A CLKBUF_X1 Rise  0.3870 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c356/Z CLKBUF_X1 Rise  0.4130 0.0260 0.0060 0.165505 0.699202 0.864707          1       100                    | 
|    CLOCK_slh__c357/A CLKBUF_X1 Rise  0.4130 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c357/Z CLKBUF_X1 Rise  0.4400 0.0270 0.0070 0.342933 1.06234  1.40528           1       100                    | 
|    c_reg[4]/D        DFF_X1    Rise  0.4400 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[4]/CK         DFF_X1        Rise  0.3490 0.0650 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3490 0.3490 | 
| library hold check                       |  0.0210 0.3700 | 
| data required time                       |  0.3700        | 
|                                          |                | 
| data arrival time                        |  0.4400        | 
| data required time                       | -0.3700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0700        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[27]/D 
  
 Path Start Point : a[27] 
 Path End Point   : multiplicand_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    a[27]                            Rise  0.2000 0.0000 0.7070 0.748797 0.699202 1.448             1       100      c             | 
|    drc_ipo_c83/A          CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c83/Z          CLKBUF_X1 Rise  0.3260 0.1260 0.0400 0.462745 3.70814  4.17088           3       100                    | 
|    i_64_1_367/A1          AOI222_X1 Rise  0.3260 0.0000 0.0400          1.63668                                                   | 
|    i_64_1_367/ZN          AOI222_X1 Fall  0.3480 0.0220 0.0120 0.43718  1.54936  1.98654           1       100                    | 
|    i_64_1_366/A           INV_X1    Fall  0.3480 0.0000 0.0120          1.54936                                                   | 
|    i_64_1_366/ZN          INV_X1    Rise  0.3890 0.0410 0.0320 2.92807  9.83529  12.7634           7       100                    | 
|    multiplicand_reg[27]/D DFF_X1    Rise  0.3890 0.0000 0.0320          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[27]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_124/A       CLKBUF_X3     Rise  0.1920 0.0010 0.0100          1.42116                                     F             | 
|    CTS_L3_c_tid0_124/Z       CLKBUF_X3     Rise  0.2810 0.0890 0.0670 41.6824  37.0365  78.7188           39      100      F    K        | 
|    multiplicand_reg[27]/CK   DFF_X1        Rise  0.2910 0.0100 0.0660          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2910 0.2910 | 
| library hold check                       |  0.0270 0.3180 | 
| data required time                       |  0.3180        | 
|                                          |                | 
| data arrival time                        |  0.3890        | 
| data required time                       | -0.3180        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0710        | 
-------------------------------------------------------------


 Timing Path to Q_reg[6]/D 
  
 Path Start Point : b[6] 
 Path End Point   : Q_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[6]                    Rise  0.2000 0.0000 0.7070 0.579352 0.699202 1.27855           1       100      c             | 
|    drc_ipo_c30/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c30/Z CLKBUF_X1 Rise  0.3260 0.1260 0.0400 0.638438 3.58381  4.22225           3       100                    | 
|    i_64_1_188/C1 OAI222_X1 Rise  0.3260 0.0000 0.0400          1.59642                                                   | 
|    i_64_1_188/ZN OAI222_X1 Fall  0.3600 0.0340 0.0120 0.813379 3.00919  3.82257           2       100                    | 
|    i_64_1_187/A  INV_X1    Fall  0.3600 0.0000 0.0120          1.54936                                                   | 
|    i_64_1_187/ZN INV_X1    Rise  0.3870 0.0270 0.0180 1.4773   5.47162  6.94892           4       100                    | 
|    Q_reg[6]/D    DFF_X1    Rise  0.3870 0.0000 0.0180          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_124/A       CLKBUF_X3     Rise  0.1920 0.0010 0.0100          1.42116                                     F             | 
|    CTS_L3_c_tid0_124/Z       CLKBUF_X3     Rise  0.2810 0.0890 0.0670 41.6824  37.0365  78.7188           39      100      F    K        | 
|    Q_reg[6]/CK               DFF_X1        Rise  0.2910 0.0100 0.0660          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2910 0.2910 | 
| library hold check                       |  0.0240 0.3150 | 
| data required time                       |  0.3150        | 
|                                          |                | 
| data arrival time                        |  0.3870        | 
| data required time                       | -0.3150        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0720        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[19]/D 
  
 Path Start Point : a[19] 
 Path End Point   : multiplicand_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    a[19]                            Rise  0.2000 0.0000 0.7070 0.689731 0.699202 1.38893           1       100      c             | 
|    drc_ipo_c75/A          CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c75/Z          CLKBUF_X1 Rise  0.3320 0.1320 0.0410 1.6028   3.74504  5.34783           3       100                    | 
|    i_64_1_351/A1          AOI222_X1 Rise  0.3320 0.0000 0.0410          1.63668                                                   | 
|    i_64_1_351/ZN          AOI222_X1 Fall  0.3540 0.0220 0.0120 0.409052 1.54936  1.95841           1       100                    | 
|    i_64_1_350/A           INV_X1    Fall  0.3540 0.0000 0.0120          1.54936                                                   | 
|    i_64_1_350/ZN          INV_X1    Rise  0.3880 0.0340 0.0250 2.23862  7.75239  9.991             6       100                    | 
|    multiplicand_reg[19]/D DFF_X1    Rise  0.3880 0.0000 0.0250          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[19]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_131/A       CLKBUF_X2     Rise  0.1920 0.0010 0.0100          1.40591                                     F             | 
|    CTS_L3_c_tid0_131/Z       CLKBUF_X2     Rise  0.2850 0.0930 0.0750 33.9684  25.6406  59.609            27      100      F    K        | 
|    multiplicand_reg[19]/CK   DFF_X1        Rise  0.2910 0.0060 0.0750          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2910 0.2910 | 
| library hold check                       |  0.0250 0.3160 | 
| data required time                       |  0.3160        | 
|                                          |                | 
| data arrival time                        |  0.3880        | 
| data required time                       | -0.3160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0720        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[22]/D 
  
 Path Start Point : a[22] 
 Path End Point   : multiplicand_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    a[22]                            Rise  0.2000 0.0000 0.7070 0.53896  0.699202 1.23816           1       100      c             | 
|    drc_ipo_c78/A          CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c78/Z          CLKBUF_X1 Rise  0.3300 0.1300 0.0410 1.37055  3.58823  4.95878           3       100                    | 
|    i_64_1_357/A1          AOI222_X1 Rise  0.3300 0.0000 0.0410          1.63668                                                   | 
|    i_64_1_357/ZN          AOI222_X1 Fall  0.3530 0.0230 0.0120 0.490737 1.54936  2.0401            1       100                    | 
|    i_64_1_356/A           INV_X1    Fall  0.3530 0.0000 0.0120          1.54936                                                   | 
|    i_64_1_356/ZN          INV_X1    Rise  0.3880 0.0350 0.0260 3.81148  6.46259  10.2741           5       100                    | 
|    multiplicand_reg[22]/D DFF_X1    Rise  0.3880 0.0000 0.0260          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[22]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_131/A       CLKBUF_X2     Rise  0.1920 0.0010 0.0100          1.40591                                     F             | 
|    CTS_L3_c_tid0_131/Z       CLKBUF_X2     Rise  0.2850 0.0930 0.0750 33.9684  25.6406  59.609            27      100      F    K        | 
|    multiplicand_reg[22]/CK   DFF_X1        Rise  0.2910 0.0060 0.0750          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2910 0.2910 | 
| library hold check                       |  0.0250 0.3160 | 
| data required time                       |  0.3160        | 
|                                          |                | 
| data arrival time                        |  0.3880        | 
| data required time                       | -0.3160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0720        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[6]/D 
  
 Path Start Point : a[6] 
 Path End Point   : multiplicand_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    a[6]                            Rise  0.2000 0.0000 0.7070 0.530898 0.699202 1.2301            1       100      c             | 
|    drc_ipo_c62/A         CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c62/Z         CLKBUF_X1 Rise  0.3260 0.1260 0.0400 0.617982 3.62513  4.24311           3       100                    | 
|    i_64_1_325/A1         AOI222_X1 Rise  0.3260 0.0000 0.0400          1.63668                                                   | 
|    i_64_1_325/ZN         AOI222_X1 Fall  0.3490 0.0230 0.0120 0.613092 1.54936  2.16245           1       100                    | 
|    i_64_1_324/A          INV_X1    Fall  0.3490 0.0000 0.0120          1.54936                                                   | 
|    i_64_1_324/ZN         INV_X1    Rise  0.3910 0.0420 0.0320 3.06543  10.0872  13.1526           7       100                    | 
|    multiplicand_reg[6]/D DFF_X1    Rise  0.3910 0.0000 0.0320          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_131/A       CLKBUF_X2     Rise  0.1920 0.0010 0.0100          1.40591                                     F             | 
|    CTS_L3_c_tid0_131/Z       CLKBUF_X2     Rise  0.2850 0.0930 0.0750 33.9684  25.6406  59.609            27      100      F    K        | 
|    multiplicand_reg[6]/CK    DFF_X1        Rise  0.2910 0.0060 0.0750          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2910 0.2910 | 
| library hold check                       |  0.0280 0.3190 | 
| data required time                       |  0.3190        | 
|                                          |                | 
| data arrival time                        |  0.3910        | 
| data required time                       | -0.3190        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0720        | 
-------------------------------------------------------------


 Timing Path to c_reg[1]/D 
  
 Path Start Point : b[2] 
 Path End Point   : c_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    b[2]                        Rise  0.2000  0.0000 0.7070             0.68393  0.699202 1.38313           1       100      c             | 
|    drc_ipo_c26/A     CLKBUF_X1 Rise  0.2000  0.0000 0.7070                      0.77983                                                   | 
|    drc_ipo_c26/Z     CLKBUF_X1 Rise  0.3340  0.1340 0.0410             1.93404  3.89163  5.82567           3       100                    | 
|    i_64_1_237/A2     OR2_X1    Rise  0.3340  0.0000 0.0410                      0.941939                                                  | 
|    i_64_1_237/ZN     OR2_X1    Rise  0.3680  0.0340 0.0080             0.127592 1.53966  1.66726           1       100                    | 
|    i_64_1_200/A      OAI221_X1 Rise  0.3680  0.0000 0.0080                      1.63022                                                   | 
|    i_64_1_200/ZN     OAI221_X1 Fall  0.3900  0.0220 0.0120             1.06602  3.00919  4.07521           2       100                    | 
|    i_64_1_19/B1      OAI21_X1  Fall  0.3890 -0.0010 0.0120    -0.0010           1.45983                                                   | 
|    i_64_1_19/ZN      OAI21_X1  Rise  0.4130  0.0240 0.0100             0.331879 0.699202 1.03108           1       100                    | 
|    CLOCK_slh__c428/A CLKBUF_X1 Rise  0.4130  0.0000 0.0100                      0.77983                                                   | 
|    CLOCK_slh__c428/Z CLKBUF_X1 Rise  0.4420  0.0290 0.0080             0.558773 1.06234  1.62111           1       100                    | 
|    c_reg[1]/D        DFF_X1    Rise  0.4420  0.0000 0.0080                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[1]/CK         DFF_X1        Rise  0.3490 0.0650 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3490 0.3490 | 
| library hold check                       |  0.0210 0.3700 | 
| data required time                       |  0.3700        | 
|                                          |                | 
| data arrival time                        |  0.4420        | 
| data required time                       | -0.3700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0720        | 
-------------------------------------------------------------


 Timing Path to c_reg[14]/D 
  
 Path Start Point : b[15] 
 Path End Point   : c_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[15]                       Rise  0.2000 0.0000 0.7070 0.455897 0.699202 1.1551            1       100      c             | 
|    drc_ipo_c39/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c39/Z     CLKBUF_X1 Rise  0.3320 0.1320 0.0410 1.67499  3.66681  5.34181           3       100                    | 
|    i_64_1_206/C1     OAI222_X1 Rise  0.3320 0.0000 0.0410          1.59642                                                   | 
|    i_64_1_206/ZN     OAI222_X1 Fall  0.3650 0.0330 0.0110 0.316387 3.00919  3.32558           2       100                    | 
|    i_64_1_45/B1      OAI21_X1  Fall  0.3650 0.0000 0.0110          1.45983                                                   | 
|    i_64_1_45/ZN      OAI21_X1  Rise  0.3890 0.0240 0.0100 0.311091 0.699202 1.01029           1       100                    | 
|    CLOCK_slh__c340/A CLKBUF_X1 Rise  0.3890 0.0000 0.0100          0.77983                                                   | 
|    CLOCK_slh__c340/Z CLKBUF_X1 Rise  0.4160 0.0270 0.0070 0.388725 0.699202 1.08793           1       100                    | 
|    CLOCK_slh__c341/A CLKBUF_X1 Rise  0.4160 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c341/Z CLKBUF_X1 Rise  0.4440 0.0280 0.0080 0.707502 1.06234  1.76984           1       100                    | 
|    c_reg[14]/D       DFF_X1    Rise  0.4440 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[14]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[14]/CK        DFF_X1        Rise  0.3510 0.0670 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3510 0.3510 | 
| library hold check                       |  0.0210 0.3720 | 
| data required time                       |  0.3720        | 
|                                          |                | 
| data arrival time                        |  0.4440        | 
| data required time                       | -0.3720        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0720        | 
-------------------------------------------------------------


 Timing Path to c_reg[8]/D 
  
 Path Start Point : b[9] 
 Path End Point   : c_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[9]                        Rise  0.2000 0.0000 0.7070 0.281547 0.699202 0.980749          1       100      c             | 
|    drc_ipo_c33/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c33/Z     CLKBUF_X1 Rise  0.3350 0.1350 0.0410 1.17329  4.81336  5.98666           4       100                    | 
|    i_64_1_395/A2     OR2_X1    Rise  0.3350 0.0000 0.0410          0.941939                                                  | 
|    i_64_1_395/ZN     OR2_X1    Rise  0.3690 0.0340 0.0080 0.335972 1.53966  1.87564           1       100                    | 
|    i_64_1_394/A      OAI221_X1 Rise  0.3690 0.0000 0.0080          1.63022                                                   | 
|    i_64_1_394/ZN     OAI221_X1 Fall  0.3900 0.0210 0.0110 0.512363 3.00919  3.52155           2       100                    | 
|    i_64_1_33/B1      OAI21_X1  Fall  0.3900 0.0000 0.0110          1.45983                                                   | 
|    i_64_1_33/ZN      OAI21_X1  Rise  0.4130 0.0230 0.0090 0.168003 0.699202 0.867205          1       100                    | 
|    CLOCK_slh__c429/A CLKBUF_X1 Rise  0.4130 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c429/Z CLKBUF_X1 Rise  0.4440 0.0310 0.0100 1.50263  1.06234  2.56497           1       100                    | 
|    c_reg[8]/D        DFF_X1    Rise  0.4440 0.0000 0.0100          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[8]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[8]/CK         DFF_X1        Rise  0.3500 0.0660 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3500 0.3500 | 
| library hold check                       |  0.0210 0.3710 | 
| data required time                       |  0.3710        | 
|                                          |                | 
| data arrival time                        |  0.4440        | 
| data required time                       | -0.3710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0730        | 
-------------------------------------------------------------


 Timing Path to c_reg[13]/D 
  
 Path Start Point : b[14] 
 Path End Point   : c_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[14]                       Rise  0.2000 0.0000 0.7070 0.675973 0.699202 1.37517           1       100      c             | 
|    drc_ipo_c38/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c38/Z     CLKBUF_X1 Rise  0.3300 0.1300 0.0410 1.46372  3.58381  5.04752           3       100                    | 
|    i_64_1_204/C1     OAI222_X1 Rise  0.3300 0.0000 0.0410          1.59642                                                   | 
|    i_64_1_204/ZN     OAI222_X1 Fall  0.3640 0.0340 0.0120 0.832965 3.00919  3.84216           2       100                    | 
|    i_64_1_43/B1      OAI21_X1  Fall  0.3640 0.0000 0.0120          1.45983                                                   | 
|    i_64_1_43/ZN      OAI21_X1  Rise  0.3880 0.0240 0.0090 0.28859  0.699202 0.987792          1       100                    | 
|    CLOCK_slh__c336/A CLKBUF_X1 Rise  0.3880 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c336/Z CLKBUF_X1 Rise  0.4140 0.0260 0.0070 0.219871 0.699202 0.919073          1       100                    | 
|    CLOCK_slh__c337/A CLKBUF_X1 Rise  0.4140 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c337/Z CLKBUF_X1 Rise  0.4450 0.0310 0.0100 1.47492  1.06234  2.53727           1       100                    | 
|    c_reg[13]/D       DFF_X1    Rise  0.4450 0.0000 0.0100          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[13]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[13]/CK        DFF_X1        Rise  0.3510 0.0670 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3510 0.3510 | 
| library hold check                       |  0.0210 0.3720 | 
| data required time                       |  0.3720        | 
|                                          |                | 
| data arrival time                        |  0.4450        | 
| data required time                       | -0.3720        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0730        | 
-------------------------------------------------------------


 Timing Path to out_sign_reg/D 
  
 Path Start Point : en 
 Path End Point   : out_sign_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    en                       Rise  0.2000 0.0000 0.7070 0.663233 0.699202 1.36243           1       100      c             | 
|    drc_ipo_c88/A  CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c88/Z  CLKBUF_X1 Rise  0.3480 0.1480 0.0440 3.70145  5.33845  9.0399            4       100                    | 
|    i_64_1_15/B1   AOI21_X1  Rise  0.3490 0.0010 0.0440          1.647                                                     | 
|    i_64_1_15/ZN   AOI21_X1  Fall  0.3680 0.0190 0.0070 0.265803 1.06234  1.32814           1       100                    | 
|    out_sign_reg/D DFF_X1    Fall  0.3680 0.0000 0.0070          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out_sign_reg/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_124/A       CLKBUF_X3     Rise  0.1920 0.0010 0.0100          1.42116                                     F             | 
|    CTS_L3_c_tid0_124/Z       CLKBUF_X3     Rise  0.2810 0.0890 0.0670 41.6824  37.0365  78.7188           39      100      F    K        | 
|    out_sign_reg/CK           DFF_X1        Rise  0.2830 0.0020 0.0670          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2830 0.2830 | 
| library hold check                       |  0.0110 0.2940 | 
| data required time                       |  0.2940        | 
|                                          |                | 
| data arrival time                        |  0.3680        | 
| data required time                       | -0.2940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0740        | 
-------------------------------------------------------------


 Timing Path to c_reg[22]/D 
  
 Path Start Point : b[23] 
 Path End Point   : c_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    b[23]                       Rise  0.2000 0.0000 0.7070 0.741471   0.699202 1.44067           1       100      c             | 
|    drc_ipo_c47/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070            0.77983                                                   | 
|    drc_ipo_c47/Z     CLKBUF_X1 Rise  0.3310 0.1310 0.0410 0.992046   4.22136  5.21341           3       100                    | 
|    i_64_1_222/C1     OAI222_X1 Rise  0.3310 0.0000 0.0410            1.59642                                                   | 
|    i_64_1_222/ZN     OAI222_X1 Fall  0.3650 0.0340 0.0120 0.766949   3.00919  3.77614           2       100                    | 
|    i_64_1_61/B1      OAI21_X1  Fall  0.3650 0.0000 0.0120            1.45983                                                   | 
|    i_64_1_61/ZN      OAI21_X1  Rise  0.3890 0.0240 0.0100 0.317701   0.699202 1.0169            1       100                    | 
|    CLOCK_slh__c352/A CLKBUF_X1 Rise  0.3890 0.0000 0.0100            0.77983                                                   | 
|    CLOCK_slh__c352/Z CLKBUF_X1 Rise  0.4150 0.0260 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    CLOCK_slh__c353/A CLKBUF_X1 Rise  0.4150 0.0000 0.0060            0.77983                                                   | 
|    CLOCK_slh__c353/Z CLKBUF_X1 Rise  0.4450 0.0300 0.0100 1.50087    1.06234  2.56322           1       100                    | 
|    c_reg[22]/D       DFF_X1    Rise  0.4450 0.0000 0.0100            1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[22]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[22]/CK        DFF_X1        Rise  0.3490 0.0650 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3490 0.3490 | 
| library hold check                       |  0.0210 0.3700 | 
| data required time                       |  0.3700        | 
|                                          |                | 
| data arrival time                        |  0.4450        | 
| data required time                       | -0.3700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0750        | 
-------------------------------------------------------------


 Timing Path to c_reg[17]/D 
  
 Path Start Point : b[18] 
 Path End Point   : c_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[18]                       Rise  0.2000 0.0000 0.7070 0.375918 0.699202 1.07512           1       100      c             | 
|    drc_ipo_c42/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c42/Z     CLKBUF_X1 Rise  0.3320 0.1320 0.0410 1.73902  3.58381  5.32283           3       100                    | 
|    i_64_1_212/C1     OAI222_X1 Rise  0.3320 0.0000 0.0410          1.59642                                                   | 
|    i_64_1_212/ZN     OAI222_X1 Fall  0.3660 0.0340 0.0110 0.693867 3.00919  3.70306           2       100                    | 
|    i_64_1_51/B1      OAI21_X1  Fall  0.3660 0.0000 0.0110          1.45983                                                   | 
|    i_64_1_51/ZN      OAI21_X1  Rise  0.3890 0.0230 0.0090 0.205688 0.699202 0.90489           1       100                    | 
|    CLOCK_slh__c368/A CLKBUF_X1 Rise  0.3890 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c368/Z CLKBUF_X1 Rise  0.4160 0.0270 0.0070 0.253946 0.699202 0.953148          1       100                    | 
|    CLOCK_slh__c369/A CLKBUF_X1 Rise  0.4160 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c369/Z CLKBUF_X1 Rise  0.4460 0.0300 0.0090 1.33702  1.06234  2.39936           1       100                    | 
|    c_reg[17]/D       DFF_X1    Rise  0.4460 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[17]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[17]/CK        DFF_X1        Rise  0.3500 0.0660 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3500 0.3500 | 
| library hold check                       |  0.0210 0.3710 | 
| data required time                       |  0.3710        | 
|                                          |                | 
| data arrival time                        |  0.4460        | 
| data required time                       | -0.3710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0750        | 
-------------------------------------------------------------


 Timing Path to Q_reg[5]/D 
  
 Path Start Point : b[5] 
 Path End Point   : Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[5]                    Rise  0.2000 0.0000 0.7070 0.306635 0.699202 1.00584           1       100      c             | 
|    drc_ipo_c29/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c29/Z CLKBUF_X1 Rise  0.3290 0.1290 0.0400 1.02268  3.76079  4.78346           3       100                    | 
|    i_64_1_186/C1 OAI222_X1 Rise  0.3290 0.0000 0.0400          1.59642                                                   | 
|    i_64_1_186/ZN OAI222_X1 Fall  0.3630 0.0340 0.0120 0.78107  3.00919  3.79026           2       100                    | 
|    i_64_1_185/A  INV_X1    Fall  0.3630 0.0000 0.0120          1.54936                                                   | 
|    i_64_1_185/ZN INV_X1    Rise  0.3900 0.0270 0.0180 1.25284  5.47162  6.72446           4       100                    | 
|    Q_reg[5]/D    DFF_X1    Rise  0.3900 0.0000 0.0180          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_124/A       CLKBUF_X3     Rise  0.1920 0.0010 0.0100          1.42116                                     F             | 
|    CTS_L3_c_tid0_124/Z       CLKBUF_X3     Rise  0.2810 0.0890 0.0670 41.6824  37.0365  78.7188           39      100      F    K        | 
|    Q_reg[5]/CK               DFF_X1        Rise  0.2910 0.0100 0.0660          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2910 0.2910 | 
| library hold check                       |  0.0230 0.3140 | 
| data required time                       |  0.3140        | 
|                                          |                | 
| data arrival time                        |  0.3900        | 
| data required time                       | -0.3140        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0760        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[11]/D 
  
 Path Start Point : a[11] 
 Path End Point   : multiplicand_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    a[11]                            Rise  0.2000 0.0000 0.7070 0.293337 0.699202 0.992539          1       100      c             | 
|    drc_ipo_c67/A          CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c67/Z          CLKBUF_X1 Rise  0.3340 0.1340 0.0410 1.98854  3.74504  5.73357           3       100                    | 
|    i_64_1_335/A1          AOI222_X1 Rise  0.3340 0.0000 0.0410          1.63668                                                   | 
|    i_64_1_335/ZN          AOI222_X1 Fall  0.3570 0.0230 0.0120 0.50986  1.54936  2.05922           1       100                    | 
|    i_64_1_334/A           INV_X1    Fall  0.3570 0.0000 0.0120          1.54936                                                   | 
|    i_64_1_334/ZN          INV_X1    Rise  0.3930 0.0360 0.0270 2.8642   7.96252  10.8267           6       100                    | 
|    multiplicand_reg[11]/D DFF_X1    Rise  0.3930 0.0000 0.0270          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[11]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_131/A       CLKBUF_X2     Rise  0.1920 0.0010 0.0100          1.40591                                     F             | 
|    CTS_L3_c_tid0_131/Z       CLKBUF_X2     Rise  0.2850 0.0930 0.0750 33.9684  25.6406  59.609            27      100      F    K        | 
|    multiplicand_reg[11]/CK   DFF_X1        Rise  0.2910 0.0060 0.0750          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2910 0.2910 | 
| library hold check                       |  0.0260 0.3170 | 
| data required time                       |  0.3170        | 
|                                          |                | 
| data arrival time                        |  0.3930        | 
| data required time                       | -0.3170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0760        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[28]/D 
  
 Path Start Point : a[28] 
 Path End Point   : multiplicand_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    a[28]                            Rise  0.2000 0.0000 0.7070 0.848118 0.699202 1.54732           1       100      c             | 
|    drc_ipo_c84/A          CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c84/Z          CLKBUF_X1 Rise  0.3350 0.1350 0.0410 1.46686  4.39873  5.8656            3       100                    | 
|    i_64_1_369/A1          AOI222_X1 Rise  0.3350 0.0000 0.0410          1.63668                                                   | 
|    i_64_1_369/ZN          AOI222_X1 Fall  0.3570 0.0220 0.0110 0.208227 1.54936  1.75759           1       100                    | 
|    i_64_1_368/A           INV_X1    Fall  0.3570 0.0000 0.0110          1.54936                                                   | 
|    i_64_1_368/ZN          INV_X1    Rise  0.3930 0.0360 0.0280 2.53669  8.52979  11.0665           6       100                    | 
|    multiplicand_reg[28]/D DFF_X1    Rise  0.3930 0.0000 0.0280          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[28]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_131/A       CLKBUF_X2     Rise  0.1920 0.0010 0.0100          1.40591                                     F             | 
|    CTS_L3_c_tid0_131/Z       CLKBUF_X2     Rise  0.2850 0.0930 0.0750 33.9684  25.6406  59.609            27      100      F    K        | 
|    multiplicand_reg[28]/CK   DFF_X1        Rise  0.2910 0.0060 0.0750          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2910 0.2910 | 
| library hold check                       |  0.0260 0.3170 | 
| data required time                       |  0.3170        | 
|                                          |                | 
| data arrival time                        |  0.3930        | 
| data required time                       | -0.3170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0760        | 
-------------------------------------------------------------


 Timing Path to c_reg[25]/D 
  
 Path Start Point : b[26] 
 Path End Point   : c_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[26]                       Rise  0.2000 0.0000 0.7070 0.49277  0.699202 1.19197           1       100      c             | 
|    drc_ipo_c50/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c50/Z     CLKBUF_X1 Rise  0.3350 0.1350 0.0410 2.35762  3.58381  5.94143           3       100                    | 
|    i_64_1_228/C1     OAI222_X1 Rise  0.3350 0.0000 0.0410          1.59642                                                   | 
|    i_64_1_228/ZN     OAI222_X1 Fall  0.3690 0.0340 0.0110 0.596939 3.00919  3.60613           2       100                    | 
|    i_64_1_67/B1      OAI21_X1  Fall  0.3690 0.0000 0.0110          1.45983                                                   | 
|    i_64_1_67/ZN      OAI21_X1  Rise  0.3930 0.0240 0.0090 0.273217 0.699202 0.972419          1       100                    | 
|    CLOCK_slh__c348/A CLKBUF_X1 Rise  0.3930 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c348/Z CLKBUF_X1 Rise  0.4200 0.0270 0.0070 0.480401 0.699202 1.1796            1       100                    | 
|    CLOCK_slh__c349/A CLKBUF_X1 Rise  0.4200 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c349/Z CLKBUF_X1 Rise  0.4470 0.0270 0.0070 0.28003  1.06234  1.34237           1       100                    | 
|    c_reg[25]/D       DFF_X1    Rise  0.4470 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[25]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[25]/CK        DFF_X1        Rise  0.3500 0.0660 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3500 0.3500 | 
| library hold check                       |  0.0200 0.3700 | 
| data required time                       |  0.3700        | 
|                                          |                | 
| data arrival time                        |  0.4470        | 
| data required time                       | -0.3700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0770        | 
-------------------------------------------------------------


 Timing Path to c_reg[29]/D 
  
 Path Start Point : b[30] 
 Path End Point   : c_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[30]                       Rise  0.2000 0.0000 0.7070 0.496874 0.699202 1.19608           1       100      c             | 
|    drc_ipo_c54/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c54/Z     CLKBUF_X1 Rise  0.3360 0.1360 0.0420 1.85662  4.29819  6.15481           3       100                    | 
|    i_64_1_236/C1     OAI222_X1 Rise  0.3360 0.0000 0.0420          1.59642                                                   | 
|    i_64_1_236/ZN     OAI222_X1 Fall  0.3700 0.0340 0.0110 0.528101 3.00919  3.53729           2       100                    | 
|    i_64_1_75/B1      OAI21_X1  Fall  0.3700 0.0000 0.0110          1.45983                                                   | 
|    i_64_1_75/ZN      OAI21_X1  Rise  0.3940 0.0240 0.0100 0.301982 0.699202 1.00118           1       100                    | 
|    CLOCK_slh__c372/A CLKBUF_X1 Rise  0.3940 0.0000 0.0100          0.77983                                                   | 
|    CLOCK_slh__c372/Z CLKBUF_X1 Rise  0.4210 0.0270 0.0060 0.172337 0.699202 0.871539          1       100                    | 
|    CLOCK_slh__c373/A CLKBUF_X1 Rise  0.4210 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c373/Z CLKBUF_X1 Rise  0.4480 0.0270 0.0080 0.369394 1.06234  1.43174           1       100                    | 
|    c_reg[29]/D       DFF_X1    Rise  0.4480 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[29]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[29]/CK        DFF_X1        Rise  0.3500 0.0660 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3500 0.3500 | 
| library hold check                       |  0.0210 0.3710 | 
| data required time                       |  0.3710        | 
|                                          |                | 
| data arrival time                        |  0.4480        | 
| data required time                       | -0.3710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0770        | 
-------------------------------------------------------------


 Timing Path to c_reg[0]/D 
  
 Path Start Point : b[1] 
 Path End Point   : c_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    b[1]                        Rise  0.2000  0.0000 0.7070             1.00161  0.699202 1.70081           1       100      c             | 
|    drc_ipo_c25/A     CLKBUF_X1 Rise  0.2000  0.0000 0.7070                      0.77983                                                   | 
|    drc_ipo_c25/Z     CLKBUF_X1 Rise  0.3380  0.1380 0.0420             2.0458   4.56069  6.6065            3       100                    | 
|    i_64_1_197/A2     OAI22_X1  Rise  0.3380  0.0000 0.0420                      1.58424                                                   | 
|    i_64_1_197/ZN     OAI22_X1  Fall  0.3590  0.0210 0.0060             0.254717 1.56385  1.81856           1       100                    | 
|    i_64_1_196/A2     NOR2_X1   Fall  0.3590  0.0000 0.0060                      1.56385                                                   | 
|    i_64_1_196/ZN     NOR2_X1   Rise  0.3830  0.0240 0.0130             0.390038 0.699202 1.08924           1       100                    | 
|    CLOCK_slh__c396/A CLKBUF_X1 Rise  0.3830  0.0000 0.0130                      0.77983                                                   | 
|    CLOCK_slh__c396/Z CLKBUF_X1 Rise  0.4110  0.0280 0.0060             0.157752 0.699202 0.856954          1       100                    | 
|    CLOCK_slh__c397/A CLKBUF_X1 Rise  0.4110  0.0000 0.0060                      0.77983                                                   | 
|    CLOCK_slh__c397/Z CLKBUF_X1 Rise  0.4520  0.0410 0.0190             1.85792  5.08397  6.94189           4       100                    | 
|    c_reg[0]/D        DFF_X1    Rise  0.4510 -0.0010 0.0190    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[0]/CK         DFF_X1        Rise  0.3500 0.0660 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3500 0.3500 | 
| library hold check                       |  0.0240 0.3740 | 
| data required time                       |  0.3740        | 
|                                          |                | 
| data arrival time                        |  0.4510        | 
| data required time                       | -0.3740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0770        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[21]/D 
  
 Path Start Point : a[21] 
 Path End Point   : multiplicand_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    a[21]                            Rise  0.2000 0.0000 0.7070 0.392986 0.699202 1.09219           1       100      c             | 
|    drc_ipo_c77/A          CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c77/Z          CLKBUF_X1 Rise  0.3370 0.1370 0.0420 1.17875  5.21204  6.39078           4       100                    | 
|    i_64_1_355/A1          AOI222_X1 Rise  0.3370 0.0000 0.0420          1.63668                                                   | 
|    i_64_1_355/ZN          AOI222_X1 Fall  0.3600 0.0230 0.0120 0.429525 1.54936  1.97888           1       100                    | 
|    i_64_1_354/A           INV_X1    Fall  0.3600 0.0000 0.0120          1.54936                                                   | 
|    i_64_1_354/ZN          INV_X1    Rise  0.3940 0.0340 0.0250 2.80536  7.07075  9.87611           5       100                    | 
|    multiplicand_reg[21]/D DFF_X1    Rise  0.3940 0.0000 0.0250          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[21]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_131/A       CLKBUF_X2     Rise  0.1920 0.0010 0.0100          1.40591                                     F             | 
|    CTS_L3_c_tid0_131/Z       CLKBUF_X2     Rise  0.2850 0.0930 0.0750 33.9684  25.6406  59.609            27      100      F    K        | 
|    multiplicand_reg[21]/CK   DFF_X1        Rise  0.2910 0.0060 0.0750          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2910 0.2910 | 
| library hold check                       |  0.0250 0.3160 | 
| data required time                       |  0.3160        | 
|                                          |                | 
| data arrival time                        |  0.3940        | 
| data required time                       | -0.3160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0780        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[5]/D 
  
 Path Start Point : a[5] 
 Path End Point   : multiplicand_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    a[5]                            Rise  0.2000 0.0000 0.7070 0.718115 0.699202 1.41732           1       100      c             | 
|    drc_ipo_c61/A         CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c61/Z         CLKBUF_X1 Rise  0.3340 0.1340 0.0410 1.89941  3.80211  5.70152           3       100                    | 
|    i_64_1_323/A1         AOI222_X1 Rise  0.3340 0.0000 0.0410          1.63668                                                   | 
|    i_64_1_323/ZN         AOI222_X1 Fall  0.3560 0.0220 0.0110 0.395108 1.54936  1.94447           1       100                    | 
|    i_64_1_322/A          INV_X1    Fall  0.3560 0.0000 0.0110          1.54936                                                   | 
|    i_64_1_322/ZN         INV_X1    Rise  0.3960 0.0400 0.0310 2.29987  10.0759  12.3758           7       100                    | 
|    multiplicand_reg[5]/D DFF_X1    Rise  0.3960 0.0000 0.0310          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_131/A       CLKBUF_X2     Rise  0.1920 0.0010 0.0100          1.40591                                     F             | 
|    CTS_L3_c_tid0_131/Z       CLKBUF_X2     Rise  0.2850 0.0930 0.0750 33.9684  25.6406  59.609            27      100      F    K        | 
|    multiplicand_reg[5]/CK    DFF_X1        Rise  0.2910 0.0060 0.0750          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2910 0.2910 | 
| library hold check                       |  0.0270 0.3180 | 
| data required time                       |  0.3180        | 
|                                          |                | 
| data arrival time                        |  0.3960        | 
| data required time                       | -0.3180        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0780        | 
-------------------------------------------------------------


 Timing Path to c_reg[7]/D 
  
 Path Start Point : b[8] 
 Path End Point   : c_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[8]                        Rise  0.2000 0.0000 0.7070 0.438944 0.699202 1.13815           1       100      c             | 
|    drc_ipo_c32/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c32/Z     CLKBUF_X1 Rise  0.3390 0.1390 0.0420 1.8415   4.89897  6.74047           4       100                    | 
|    i_64_1_392/A2     OR2_X1    Rise  0.3390 0.0000 0.0420          0.941939                                                  | 
|    i_64_1_392/ZN     OR2_X1    Rise  0.3730 0.0340 0.0080 0.175842 1.53966  1.71551           1       100                    | 
|    i_64_1_379/A      OAI221_X1 Rise  0.3730 0.0000 0.0080          1.63022                                                   | 
|    i_64_1_379/ZN     OAI221_X1 Fall  0.3960 0.0230 0.0130 1.59046  3.00919  4.59965           2       100                    | 
|    i_64_1_31/B1      OAI21_X1  Fall  0.3960 0.0000 0.0130          1.45983                                                   | 
|    i_64_1_31/ZN      OAI21_X1  Rise  0.4200 0.0240 0.0090 0.174216 0.699202 0.873418          1       100                    | 
|    CLOCK_slh__c430/A CLKBUF_X1 Rise  0.4200 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c430/Z CLKBUF_X1 Rise  0.4480 0.0280 0.0070 0.301602 1.06234  1.36394           1       100                    | 
|    c_reg[7]/D        DFF_X1    Rise  0.4480 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[7]/CK         DFF_X1        Rise  0.3490 0.0650 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3490 0.3490 | 
| library hold check                       |  0.0210 0.3700 | 
| data required time                       |  0.3700        | 
|                                          |                | 
| data arrival time                        |  0.4480        | 
| data required time                       | -0.3700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0780        | 
-------------------------------------------------------------


 Timing Path to c_reg[26]/D 
  
 Path Start Point : b[27] 
 Path End Point   : c_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[27]                       Rise  0.2000 0.0000 0.7070 0.506488 0.699202 1.20569           1       100      c             | 
|    drc_ipo_c51/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c51/Z     CLKBUF_X1 Rise  0.3350 0.1350 0.0410 1.66226  4.20877  5.87103           3       100                    | 
|    i_64_1_230/C1     OAI222_X1 Rise  0.3350 0.0000 0.0410          1.59642                                                   | 
|    i_64_1_230/ZN     OAI222_X1 Fall  0.3700 0.0350 0.0120 1.08987  3.00919  4.09907           2       100                    | 
|    i_64_1_69/B1      OAI21_X1  Fall  0.3700 0.0000 0.0120          1.45983                                                   | 
|    i_64_1_69/ZN      OAI21_X1  Rise  0.3950 0.0250 0.0100 0.418266 0.699202 1.11747           1       100                    | 
|    CLOCK_slh__c376/A CLKBUF_X1 Rise  0.3950 0.0000 0.0100          0.77983                                                   | 
|    CLOCK_slh__c376/Z CLKBUF_X1 Rise  0.4220 0.0270 0.0060 0.142631 0.699202 0.841833          1       100                    | 
|    CLOCK_slh__c377/A CLKBUF_X1 Rise  0.4220 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c377/Z CLKBUF_X1 Rise  0.4490 0.0270 0.0070 0.356188 1.06234  1.41853           1       100                    | 
|    c_reg[26]/D       DFF_X1    Rise  0.4490 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[26]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[26]/CK        DFF_X1        Rise  0.3500 0.0660 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3500 0.3500 | 
| library hold check                       |  0.0210 0.3710 | 
| data required time                       |  0.3710        | 
|                                          |                | 
| data arrival time                        |  0.4490        | 
| data required time                       | -0.3710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0780        | 
-------------------------------------------------------------


 Timing Path to Q_reg[23]/D 
  
 Path Start Point : b[23] 
 Path End Point   : Q_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[23]                   Rise  0.2000 0.0000 0.7070 0.741471 0.699202 1.44067           1       100      c             | 
|    drc_ipo_c47/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c47/Z CLKBUF_X1 Rise  0.3310 0.1310 0.0410 0.992046 4.22136  5.21341           3       100                    | 
|    i_64_1_222/C1 OAI222_X1 Rise  0.3310 0.0000 0.0410          1.59642                                                   | 
|    i_64_1_222/ZN OAI222_X1 Fall  0.3650 0.0340 0.0120 0.766949 3.00919  3.77614           2       100                    | 
|    i_64_1_221/A  INV_X1    Fall  0.3650 0.0000 0.0120          1.54936                                                   | 
|    i_64_1_221/ZN INV_X1    Rise  0.3920 0.0270 0.0190 3.00194  4.05853  7.06047           3       100                    | 
|    Q_reg[23]/D   DFF_X1    Rise  0.3920 0.0000 0.0190          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[23]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_124/A       CLKBUF_X3     Rise  0.1920 0.0010 0.0100          1.42116                                     F             | 
|    CTS_L3_c_tid0_124/Z       CLKBUF_X3     Rise  0.2810 0.0890 0.0670 41.6824  37.0365  78.7188           39      100      F    K        | 
|    Q_reg[23]/CK              DFF_X1        Rise  0.2900 0.0090 0.0660          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2900 0.2900 | 
| library hold check                       |  0.0230 0.3130 | 
| data required time                       |  0.3130        | 
|                                          |                | 
| data arrival time                        |  0.3920        | 
| data required time                       | -0.3130        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0790        | 
-------------------------------------------------------------


 Timing Path to c_reg[34]/D 
  
 Path Start Point : A_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[34] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_SC_reg/CK  CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK CLKGATETST_X8 Rise  0.1830 0.0320 0.0070 5.25557  1.24879  6.50436           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A CLKBUF_X3     Rise  0.1830 0.0000 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z CLKBUF_X3     Rise  0.2660 0.0830 0.0710 46.9986  32.5447  79.5433           38      100      F    K        | 
| Data Path:                                                                                                                         | 
|    A_reg[3]/CK         DFF_X1        Rise  0.2800 0.0140 0.0710          0.949653                                    F             | 
|    A_reg[3]/Q          DFF_X1        Rise  0.3910 0.1110 0.0160 0.996178 4.63162  5.62779           3       100      F             | 
|    i_64_1_249/C1       AOI222_X1     Rise  0.3910 0.0000 0.0160          1.54721                                                   | 
|    i_64_1_249/ZN       AOI222_X1     Fall  0.4230 0.0320 0.0160 1.41938  4.57304  5.99242           3       100                    | 
|    i_64_1_85/B1        OAI21_X1      Fall  0.4230 0.0000 0.0160          1.45983                                                   | 
|    i_64_1_85/ZN        OAI21_X1      Rise  0.4550 0.0320 0.0120 1.08257  1.06234  2.14491           1       100                    | 
|    c_reg[34]/D         DFF_X1        Rise  0.4550 0.0000 0.0120          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[34]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[34]/CK        DFF_X1        Rise  0.3500 0.0660 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3500 0.3500 | 
| library hold check                       |  0.0290 0.3790 | 
| data required time                       |  0.3790        | 
|                                          |                | 
| data arrival time                        |  0.4550        | 
| data required time                       | -0.3790        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.0790        | 
-------------------------------------------------------------


 Timing Path to Q_reg[26]/D 
  
 Path Start Point : b[26] 
 Path End Point   : Q_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[26]                   Rise  0.2000 0.0000 0.7070 0.49277  0.699202 1.19197           1       100      c             | 
|    drc_ipo_c50/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c50/Z CLKBUF_X1 Rise  0.3350 0.1350 0.0410 2.35762  3.58381  5.94143           3       100                    | 
|    i_64_1_228/C1 OAI222_X1 Rise  0.3350 0.0000 0.0410          1.59642                                                   | 
|    i_64_1_228/ZN OAI222_X1 Fall  0.3690 0.0340 0.0110 0.596939 3.00919  3.60613           2       100                    | 
|    i_64_1_227/A  INV_X1    Fall  0.3690 0.0000 0.0110          1.54936                                                   | 
|    i_64_1_227/ZN INV_X1    Rise  0.3920 0.0230 0.0150 1.31791  4.05853  5.37644           3       100                    | 
|    Q_reg[26]/D   DFF_X1    Rise  0.3920 0.0000 0.0150          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[26]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_124/A       CLKBUF_X3     Rise  0.1920 0.0010 0.0100          1.42116                                     F             | 
|    CTS_L3_c_tid0_124/Z       CLKBUF_X3     Rise  0.2810 0.0890 0.0670 41.6824  37.0365  78.7188           39      100      F    K        | 
|    Q_reg[26]/CK              DFF_X1        Rise  0.2900 0.0090 0.0660          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2900 0.2900 | 
| library hold check                       |  0.0220 0.3120 | 
| data required time                       |  0.3120        | 
|                                          |                | 
| data arrival time                        |  0.3920        | 
| data required time                       | -0.3120        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0800        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[3]/D 
  
 Path Start Point : a[3] 
 Path End Point   : multiplicand_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    a[3]                            Rise  0.2000  0.0000 0.7070             0.591588 0.699202 1.29079           1       100      c             | 
|    drc_ipo_c59/A         CLKBUF_X1 Rise  0.2000  0.0000 0.7070                      0.77983                                                   | 
|    drc_ipo_c59/Z         CLKBUF_X1 Rise  0.3410  0.1410 0.0420             2.68053  4.39895  7.07947           3       100                    | 
|    i_64_1_319/A1         AOI222_X1 Rise  0.3410  0.0000 0.0420                      1.63668                                                   | 
|    i_64_1_319/ZN         AOI222_X1 Fall  0.3650  0.0240 0.0130             0.981665 1.54936  2.53103           1       100                    | 
|    i_64_1_318/A          INV_X1    Fall  0.3640 -0.0010 0.0130    -0.0010           1.54936                                                   | 
|    i_64_1_318/ZN         INV_X1    Rise  0.3950  0.0310 0.0220             1.32193  7.23436  8.55629           5       100                    | 
|    multiplicand_reg[3]/D DFF_X1    Rise  0.3950  0.0000 0.0220                      1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_131/A       CLKBUF_X2     Rise  0.1920 0.0010 0.0100          1.40591                                     F             | 
|    CTS_L3_c_tid0_131/Z       CLKBUF_X2     Rise  0.2850 0.0930 0.0750 33.9684  25.6406  59.609            27      100      F    K        | 
|    multiplicand_reg[3]/CK    DFF_X1        Rise  0.2910 0.0060 0.0750          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2910 0.2910 | 
| library hold check                       |  0.0240 0.3150 | 
| data required time                       |  0.3150        | 
|                                          |                | 
| data arrival time                        |  0.3950        | 
| data required time                       | -0.3150        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0800        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[17]/D 
  
 Path Start Point : a[17] 
 Path End Point   : multiplicand_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    a[17]                            Rise  0.2000 0.0000 0.7070 0.500334 0.699202 1.19954           1       100      c             | 
|    drc_ipo_c73/A          CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c73/Z          CLKBUF_X1 Rise  0.3360 0.1360 0.0420 1.0801   5.11267  6.19276           4       100                    | 
|    i_64_1_347/A1          AOI222_X1 Rise  0.3360 0.0000 0.0420          1.63668                                                   | 
|    i_64_1_347/ZN          AOI222_X1 Fall  0.3590 0.0230 0.0120 0.525083 1.54936  2.07444           1       100                    | 
|    i_64_1_346/A           INV_X1    Fall  0.3590 0.0000 0.0120          1.54936                                                   | 
|    i_64_1_346/ZN          INV_X1    Rise  0.3970 0.0380 0.0280 2.88059  8.51758  11.3982           6       100                    | 
|    multiplicand_reg[17]/D DFF_X1    Rise  0.3970 0.0000 0.0280          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[17]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_131/A       CLKBUF_X2     Rise  0.1920 0.0010 0.0100          1.40591                                     F             | 
|    CTS_L3_c_tid0_131/Z       CLKBUF_X2     Rise  0.2850 0.0930 0.0750 33.9684  25.6406  59.609            27      100      F    K        | 
|    multiplicand_reg[17]/CK   DFF_X1        Rise  0.2910 0.0060 0.0750          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2910 0.2910 | 
| library hold check                       |  0.0260 0.3170 | 
| data required time                       |  0.3170        | 
|                                          |                | 
| data arrival time                        |  0.3970        | 
| data required time                       | -0.3170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0800        | 
-------------------------------------------------------------


 Timing Path to c_reg[18]/D 
  
 Path Start Point : b[19] 
 Path End Point   : c_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[19]                       Rise  0.2000 0.0000 0.7070 0.375522 0.699202 1.07472           1       100      c             | 
|    drc_ipo_c43/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c43/Z     CLKBUF_X1 Rise  0.3350 0.1350 0.0410 1.66133  4.20877  5.8701            3       100                    | 
|    i_64_1_214/C1     OAI222_X1 Rise  0.3350 0.0000 0.0410          1.59642                                                   | 
|    i_64_1_214/ZN     OAI222_X1 Fall  0.3690 0.0340 0.0120 0.858699 3.00919  3.86789           2       100                    | 
|    i_64_1_53/B1      OAI21_X1  Fall  0.3690 0.0000 0.0120          1.45983                                                   | 
|    i_64_1_53/ZN      OAI21_X1  Rise  0.3950 0.0260 0.0100 0.548368 0.699202 1.24757           1       100                    | 
|    CLOCK_slh__c364/A CLKBUF_X1 Rise  0.3950 0.0000 0.0100          0.77983                                                   | 
|    CLOCK_slh__c364/Z CLKBUF_X1 Rise  0.4230 0.0280 0.0070 0.628628 0.699202 1.32783           1       100                    | 
|    CLOCK_slh__c365/A CLKBUF_X1 Rise  0.4230 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c365/Z CLKBUF_X1 Rise  0.4510 0.0280 0.0080 0.715964 1.06234  1.77831           1       100                    | 
|    c_reg[18]/D       DFF_X1    Rise  0.4510 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[18]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[18]/CK        DFF_X1        Rise  0.3500 0.0660 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3500 0.3500 | 
| library hold check                       |  0.0210 0.3710 | 
| data required time                       |  0.3710        | 
|                                          |                | 
| data arrival time                        |  0.4510        | 
| data required time                       | -0.3710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0800        | 
-------------------------------------------------------------


 Timing Path to c_reg[24]/D 
  
 Path Start Point : b[25] 
 Path End Point   : c_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[25]                       Rise  0.2000 0.0000 0.7070 1.02267  0.699202 1.72187           1       100      c             | 
|    drc_ipo_c49/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c49/Z     CLKBUF_X1 Rise  0.3400 0.1400 0.0420 2.3923   4.53633  6.92863           4       100                    | 
|    i_64_1_226/C1     OAI222_X1 Rise  0.3400 0.0000 0.0420          1.59642                                                   | 
|    i_64_1_226/ZN     OAI222_X1 Fall  0.3730 0.0330 0.0110 0.431696 3.00919  3.44089           2       100                    | 
|    i_64_1_65/B1      OAI21_X1  Fall  0.3730 0.0000 0.0110          1.45983                                                   | 
|    i_64_1_65/ZN      OAI21_X1  Rise  0.3970 0.0240 0.0090 0.284915 0.699202 0.984117          1       100                    | 
|    CLOCK_slh__c388/A CLKBUF_X1 Rise  0.3970 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c388/Z CLKBUF_X1 Rise  0.4240 0.0270 0.0070 0.278246 0.699202 0.977448          1       100                    | 
|    CLOCK_slh__c389/A CLKBUF_X1 Rise  0.4240 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c389/Z CLKBUF_X1 Rise  0.4510 0.0270 0.0080 0.382282 1.06234  1.44462           1       100                    | 
|    c_reg[24]/D       DFF_X1    Rise  0.4510 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[24]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[24]/CK        DFF_X1        Rise  0.3500 0.0660 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3500 0.3500 | 
| library hold check                       |  0.0210 0.3710 | 
| data required time                       |  0.3710        | 
|                                          |                | 
| data arrival time                        |  0.4510        | 
| data required time                       | -0.3710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0800        | 
-------------------------------------------------------------


 Timing Path to Q_reg[27]/D 
  
 Path Start Point : b[27] 
 Path End Point   : Q_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[27]                   Rise  0.2000 0.0000 0.7070 0.506488 0.699202 1.20569           1       100      c             | 
|    drc_ipo_c51/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c51/Z CLKBUF_X1 Rise  0.3350 0.1350 0.0410 1.66226  4.20877  5.87103           3       100                    | 
|    i_64_1_230/C1 OAI222_X1 Rise  0.3350 0.0000 0.0410          1.59642                                                   | 
|    i_64_1_230/ZN OAI222_X1 Fall  0.3700 0.0350 0.0120 1.08987  3.00919  4.09907           2       100                    | 
|    i_64_1_229/A  INV_X1    Fall  0.3700 0.0000 0.0120          1.54936                                                   | 
|    i_64_1_229/ZN INV_X1    Rise  0.3930 0.0230 0.0150 1.25207  4.05853  5.31059           3       100                    | 
|    Q_reg[27]/D   DFF_X1    Rise  0.3930 0.0000 0.0150          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[27]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_124/A       CLKBUF_X3     Rise  0.1920 0.0010 0.0100          1.42116                                     F             | 
|    CTS_L3_c_tid0_124/Z       CLKBUF_X3     Rise  0.2810 0.0890 0.0670 41.6824  37.0365  78.7188           39      100      F    K        | 
|    Q_reg[27]/CK              DFF_X1        Rise  0.2900 0.0090 0.0660          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2900 0.2900 | 
| library hold check                       |  0.0220 0.3120 | 
| data required time                       |  0.3120        | 
|                                          |                | 
| data arrival time                        |  0.3930        | 
| data required time                       | -0.3120        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0810        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[25]/D 
  
 Path Start Point : a[25] 
 Path End Point   : multiplicand_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    a[25]                            Rise  0.2000 0.0000 0.7070 0.413247 0.699202 1.11245           1       100      c             | 
|    drc_ipo_c81/A          CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c81/Z          CLKBUF_X1 Rise  0.3400 0.1400 0.0420 2.35672  4.4707   6.82742           3       100                    | 
|    i_64_1_363/A1          AOI222_X1 Rise  0.3400 0.0000 0.0420          1.63668                                                   | 
|    i_64_1_363/ZN          AOI222_X1 Fall  0.3620 0.0220 0.0110 0.184544 1.54936  1.7339            1       100                    | 
|    i_64_1_362/A           INV_X1    Fall  0.3620 0.0000 0.0110          1.54936                                                   | 
|    i_64_1_362/ZN          INV_X1    Rise  0.3980 0.0360 0.0270 1.98683  8.73622  10.7231           6       100                    | 
|    multiplicand_reg[25]/D DFF_X1    Rise  0.3980 0.0000 0.0270          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[25]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_131/A       CLKBUF_X2     Rise  0.1920 0.0010 0.0100          1.40591                                     F             | 
|    CTS_L3_c_tid0_131/Z       CLKBUF_X2     Rise  0.2850 0.0930 0.0750 33.9684  25.6406  59.609            27      100      F    K        | 
|    multiplicand_reg[25]/CK   DFF_X1        Rise  0.2910 0.0060 0.0750          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2910 0.2910 | 
| library hold check                       |  0.0260 0.3170 | 
| data required time                       |  0.3170        | 
|                                          |                | 
| data arrival time                        |  0.3980        | 
| data required time                       | -0.3170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0810        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[1]/D 
  
 Path Start Point : a[1] 
 Path End Point   : multiplicand_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    a[1]                            Rise  0.2000 0.0000 0.7070 0.486392 0.699202 1.18559           1       100      c             | 
|    drc_ipo_c57/A         CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c57/Z         CLKBUF_X1 Rise  0.3350 0.1350 0.0420 1.60127  4.39895  6.00022           3       100                    | 
|    i_64_1_315/A1         AOI222_X1 Rise  0.3350 0.0000 0.0420          1.63668                                                   | 
|    i_64_1_315/ZN         AOI222_X1 Fall  0.3580 0.0230 0.0120 0.544307 1.54936  2.09367           1       100                    | 
|    i_64_1_314/A          INV_X1    Fall  0.3580 0.0000 0.0120          1.54936                                                   | 
|    i_64_1_314/ZN         INV_X1    Rise  0.3990 0.0410 0.0310 3.06555  9.48694  12.5525           7       100                    | 
|    multiplicand_reg[1]/D DFF_X1    Rise  0.3990 0.0000 0.0310          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_131/A       CLKBUF_X2     Rise  0.1920 0.0010 0.0100          1.40591                                     F             | 
|    CTS_L3_c_tid0_131/Z       CLKBUF_X2     Rise  0.2850 0.0930 0.0750 33.9684  25.6406  59.609            27      100      F    K        | 
|    multiplicand_reg[1]/CK    DFF_X1        Rise  0.2910 0.0060 0.0750          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2910 0.2910 | 
| library hold check                       |  0.0270 0.3180 | 
| data required time                       |  0.3180        | 
|                                          |                | 
| data arrival time                        |  0.3990        | 
| data required time                       | -0.3180        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0810        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[13]/D 
  
 Path Start Point : a[13] 
 Path End Point   : multiplicand_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    a[13]                            Rise  0.2000 0.0000 0.7070 0.318347 0.699202 1.01755           1       100      c             | 
|    drc_ipo_c69/A          CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c69/Z          CLKBUF_X1 Rise  0.3400 0.1400 0.0420 1.63995  5.30439  6.94434           4       100                    | 
|    i_64_1_339/A1          AOI222_X1 Rise  0.3400 0.0000 0.0420          1.63668                                                   | 
|    i_64_1_339/ZN          AOI222_X1 Fall  0.3620 0.0220 0.0110 0.273252 1.54936  1.82261           1       100                    | 
|    i_64_1_338/A           INV_X1    Fall  0.3620 0.0000 0.0110          1.54936                                                   | 
|    i_64_1_338/ZN          INV_X1    Rise  0.3990 0.0370 0.0280 3.02335  8.39374  11.4171           6       100                    | 
|    multiplicand_reg[13]/D DFF_X1    Rise  0.3990 0.0000 0.0280          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[13]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_131/A       CLKBUF_X2     Rise  0.1920 0.0010 0.0100          1.40591                                     F             | 
|    CTS_L3_c_tid0_131/Z       CLKBUF_X2     Rise  0.2850 0.0930 0.0750 33.9684  25.6406  59.609            27      100      F    K        | 
|    multiplicand_reg[13]/CK   DFF_X1        Rise  0.2910 0.0060 0.0750          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2910 0.2910 | 
| library hold check                       |  0.0270 0.3180 | 
| data required time                       |  0.3180        | 
|                                          |                | 
| data arrival time                        |  0.3990        | 
| data required time                       | -0.3180        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0810        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[23]/D 
  
 Path Start Point : a[23] 
 Path End Point   : multiplicand_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    a[23]                            Rise  0.2000 0.0000 0.7070 0.303729 0.699202 1.00293           1       100      c             | 
|    drc_ipo_c79/A          CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c79/Z          CLKBUF_X1 Rise  0.3320 0.1320 0.0410 0.850886 4.4544   5.30529           3       100                    | 
|    i_64_1_359/A1          AOI222_X1 Rise  0.3320 0.0000 0.0410          1.63668                                                   | 
|    i_64_1_359/ZN          AOI222_X1 Fall  0.3540 0.0220 0.0110 0.337852 1.54936  1.88721           1       100                    | 
|    i_64_1_358/A           INV_X1    Fall  0.3540 0.0000 0.0110          1.54936                                                   | 
|    i_64_1_358/ZN          INV_X1    Rise  0.4020 0.0480 0.0390 3.22333  12.7373  15.9606           9       100                    | 
|    multiplicand_reg[23]/D DFF_X1    Rise  0.4020 0.0000 0.0390          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[23]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_131/A       CLKBUF_X2     Rise  0.1920 0.0010 0.0100          1.40591                                     F             | 
|    CTS_L3_c_tid0_131/Z       CLKBUF_X2     Rise  0.2850 0.0930 0.0750 33.9684  25.6406  59.609            27      100      F    K        | 
|    multiplicand_reg[23]/CK   DFF_X1        Rise  0.2910 0.0060 0.0750          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2910 0.2910 | 
| library hold check                       |  0.0300 0.3210 | 
| data required time                       |  0.3210        | 
|                                          |                | 
| data arrival time                        |  0.4020        | 
| data required time                       | -0.3210        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0810        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[30]/D 
  
 Path Start Point : a[30] 
 Path End Point   : multiplicand_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[30]                            Rise  0.2000  0.0000 0.7070             0.290724 0.699202 0.989926          1       100      c             | 
|    drc_ipo_c86/A          CLKBUF_X1 Rise  0.2000  0.0000 0.7070                      0.77983                                                   | 
|    drc_ipo_c86/Z          CLKBUF_X1 Rise  0.3350  0.1350 0.0410             1.54162  4.33951  5.88112           3       100                    | 
|    i_64_1_373/A1          AOI222_X1 Rise  0.3350  0.0000 0.0410                      1.63668                                                   | 
|    i_64_1_373/ZN          AOI222_X1 Fall  0.3590  0.0240 0.0120             0.716294 1.54936  2.26565           1       100                    | 
|    i_64_1_372/A           INV_X1    Fall  0.3590  0.0000 0.0120                      1.54936                                                   | 
|    i_64_1_372/ZN          INV_X1    Rise  0.3900  0.0310 0.0220             2.16101  6.52923  8.69024           4       100                    | 
|    multiplicand_reg[30]/D DFF_X1    Rise  0.3890 -0.0010 0.0220    -0.0010           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[30]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_124/A       CLKBUF_X3     Rise  0.1920 0.0010 0.0100          1.42116                                     F             | 
|    CTS_L3_c_tid0_124/Z       CLKBUF_X3     Rise  0.2810 0.0890 0.0670 41.6824  37.0365  78.7188           39      100      F    K        | 
|    multiplicand_reg[30]/CK   DFF_X1        Rise  0.2830 0.0020 0.0670          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2830 0.2830 | 
| library hold check                       |  0.0240 0.3070 | 
| data required time                       |  0.3070        | 
|                                          |                | 
| data arrival time                        |  0.3890        | 
| data required time                       | -0.3070        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0820        | 
-------------------------------------------------------------


 Timing Path to Q_reg[22]/D 
  
 Path Start Point : b[22] 
 Path End Point   : Q_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[22]                   Rise  0.2000 0.0000 0.7070 0.500016 0.699202 1.19922           1       100      c             | 
|    drc_ipo_c46/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c46/Z CLKBUF_X1 Rise  0.3360 0.1360 0.0420 1.90067  4.15176  6.05243           3       100                    | 
|    i_64_1_220/C1 OAI222_X1 Rise  0.3360 0.0000 0.0420          1.59642                                                   | 
|    i_64_1_220/ZN OAI222_X1 Fall  0.3700 0.0340 0.0110 0.534227 3.00919  3.54342           2       100                    | 
|    i_64_1_219/A  INV_X1    Fall  0.3700 0.0000 0.0110          1.54936                                                   | 
|    i_64_1_219/ZN INV_X1    Rise  0.3920 0.0220 0.0150 1.12111  4.05853  5.17964           3       100                    | 
|    Q_reg[22]/D   DFF_X1    Rise  0.3920 0.0000 0.0150          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[22]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_124/A       CLKBUF_X3     Rise  0.1920 0.0010 0.0100          1.42116                                     F             | 
|    CTS_L3_c_tid0_124/Z       CLKBUF_X3     Rise  0.2810 0.0890 0.0670 41.6824  37.0365  78.7188           39      100      F    K        | 
|    Q_reg[22]/CK              DFF_X1        Rise  0.2880 0.0070 0.0660          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2880 0.2880 | 
| library hold check                       |  0.0220 0.3100 | 
| data required time                       |  0.3100        | 
|                                          |                | 
| data arrival time                        |  0.3920        | 
| data required time                       | -0.3100        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0820        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[2]/D 
  
 Path Start Point : a[2] 
 Path End Point   : multiplicand_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    a[2]                            Rise  0.2000 0.0000 0.7070 0.677957 0.699202 1.37716           1       100      c             | 
|    drc_ipo_c58/A         CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c58/Z         CLKBUF_X1 Rise  0.3370 0.1370 0.0420 1.90728  4.39895  6.30623           3       100                    | 
|    i_64_1_317/A1         AOI222_X1 Rise  0.3370 0.0000 0.0420          1.63668                                                   | 
|    i_64_1_317/ZN         AOI222_X1 Fall  0.3610 0.0240 0.0120 0.698023 1.54936  2.24738           1       100                    | 
|    i_64_1_316/A          INV_X1    Fall  0.3610 0.0000 0.0120          1.54936                                                   | 
|    i_64_1_316/ZN         INV_X1    Rise  0.4000 0.0390 0.0290 3.24453  8.57557  11.8201           6       100                    | 
|    multiplicand_reg[2]/D DFF_X1    Rise  0.4000 0.0000 0.0290          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_131/A       CLKBUF_X2     Rise  0.1920 0.0010 0.0100          1.40591                                     F             | 
|    CTS_L3_c_tid0_131/Z       CLKBUF_X2     Rise  0.2850 0.0930 0.0750 33.9684  25.6406  59.609            27      100      F    K        | 
|    multiplicand_reg[2]/CK    DFF_X1        Rise  0.2910 0.0060 0.0750          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2910 0.2910 | 
| library hold check                       |  0.0270 0.3180 | 
| data required time                       |  0.3180        | 
|                                          |                | 
| data arrival time                        |  0.4000        | 
| data required time                       | -0.3180        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0820        | 
-------------------------------------------------------------


 Timing Path to c_reg[2]/D 
  
 Path Start Point : b[3] 
 Path End Point   : c_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[3]                        Rise  0.2000 0.0000 0.7070 0.723777 0.699202 1.42298           1       100      c             | 
|    drc_ipo_c27/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c27/Z     CLKBUF_X1 Rise  0.3370 0.1370 0.0420 1.98185  4.35763  6.33947           3       100                    | 
|    i_64_1_182/C1     OAI222_X1 Rise  0.3370 0.0000 0.0420          1.59642                                                   | 
|    i_64_1_182/ZN     OAI222_X1 Fall  0.3730 0.0360 0.0130 1.38456  3.00919  4.39375           2       100                    | 
|    i_64_1_21/B1      OAI21_X1  Fall  0.3730 0.0000 0.0130          1.45983                                                   | 
|    i_64_1_21/ZN      OAI21_X1  Rise  0.3970 0.0240 0.0090 0.220459 0.699202 0.919662          1       100                    | 
|    CLOCK_slh__c392/A CLKBUF_X1 Rise  0.3970 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c392/Z CLKBUF_X1 Rise  0.4230 0.0260 0.0060 0.172267 0.699202 0.871469          1       100                    | 
|    CLOCK_slh__c393/A CLKBUF_X1 Rise  0.4230 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c393/Z CLKBUF_X1 Rise  0.4520 0.0290 0.0090 0.930808 1.06234  1.99315           1       100                    | 
|    c_reg[2]/D        DFF_X1    Rise  0.4520 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[2]/CK         DFF_X1        Rise  0.3490 0.0650 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3490 0.3490 | 
| library hold check                       |  0.0210 0.3700 | 
| data required time                       |  0.3700        | 
|                                          |                | 
| data arrival time                        |  0.4520        | 
| data required time                       | -0.3700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0820        | 
-------------------------------------------------------------


 Timing Path to c_reg[3]/D 
  
 Path Start Point : b[4] 
 Path End Point   : c_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[4]                        Rise  0.2000 0.0000 0.7070 0.435827 0.699202 1.13503           1       100      c             | 
|    drc_ipo_c28/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c28/Z     CLKBUF_X1 Rise  0.3390 0.1390 0.0420 1.56264  5.25347  6.81611           4       100                    | 
|    i_64_1_184/C1     OAI222_X1 Rise  0.3390 0.0000 0.0420          1.59642                                                   | 
|    i_64_1_184/ZN     OAI222_X1 Fall  0.3750 0.0360 0.0130 1.49684  3.00919  4.50603           2       100                    | 
|    i_64_1_23/B1      OAI21_X1  Fall  0.3750 0.0000 0.0130          1.45983                                                   | 
|    i_64_1_23/ZN      OAI21_X1  Rise  0.3990 0.0240 0.0090 0.216371 0.699202 0.915573          1       100                    | 
|    CLOCK_slh__c412/A CLKBUF_X1 Rise  0.3990 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c412/Z CLKBUF_X1 Rise  0.4250 0.0260 0.0070 0.228122 0.699202 0.927324          1       100                    | 
|    CLOCK_slh__c413/A CLKBUF_X1 Rise  0.4250 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c413/Z CLKBUF_X1 Rise  0.4530 0.0280 0.0080 0.580516 1.06234  1.64286           1       100                    | 
|    c_reg[3]/D        DFF_X1    Rise  0.4530 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[3]/CK         DFF_X1        Rise  0.3500 0.0660 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3500 0.3500 | 
| library hold check                       |  0.0210 0.3710 | 
| data required time                       |  0.3710        | 
|                                          |                | 
| data arrival time                        |  0.4530        | 
| data required time                       | -0.3710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0820        | 
-------------------------------------------------------------


 Timing Path to c_reg[20]/D 
  
 Path Start Point : b[21] 
 Path End Point   : c_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[21]                       Rise  0.2000 0.0000 0.7070 1.23138  0.699202 1.93058           1       100      c             | 
|    drc_ipo_c45/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c45/Z     CLKBUF_X1 Rise  0.3390 0.1390 0.0420 1.11494  5.65538  6.77031           4       100                    | 
|    i_64_1_218/C1     OAI222_X1 Rise  0.3390 0.0000 0.0420          1.59642                                                   | 
|    i_64_1_218/ZN     OAI222_X1 Fall  0.3730 0.0340 0.0110 0.586941 3.00919  3.59613           2       100                    | 
|    i_64_1_57/B1      OAI21_X1  Fall  0.3730 0.0000 0.0110          1.45983                                                   | 
|    i_64_1_57/ZN      OAI21_X1  Rise  0.3970 0.0240 0.0100 0.353405 0.699202 1.05261           1       100                    | 
|    CLOCK_slh__c380/A CLKBUF_X1 Rise  0.3970 0.0000 0.0100          0.77983                                                   | 
|    CLOCK_slh__c380/Z CLKBUF_X1 Rise  0.4240 0.0270 0.0060 0.164966 0.699202 0.864168          1       100                    | 
|    CLOCK_slh__c381/A CLKBUF_X1 Rise  0.4240 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c381/Z CLKBUF_X1 Rise  0.4530 0.0290 0.0090 1.18358  1.06234  2.24592           1       100                    | 
|    c_reg[20]/D       DFF_X1    Rise  0.4530 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[20]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[20]/CK        DFF_X1        Rise  0.3500 0.0660 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3500 0.3500 | 
| library hold check                       |  0.0210 0.3710 | 
| data required time                       |  0.3710        | 
|                                          |                | 
| data arrival time                        |  0.4530        | 
| data required time                       | -0.3710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0820        | 
-------------------------------------------------------------


 Timing Path to c_reg[21]/D 
  
 Path Start Point : b[22] 
 Path End Point   : c_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[22]                       Rise  0.2000 0.0000 0.7070 0.500016 0.699202 1.19922           1       100      c             | 
|    drc_ipo_c46/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c46/Z     CLKBUF_X1 Rise  0.3360 0.1360 0.0420 1.90067  4.15176  6.05243           3       100                    | 
|    i_64_1_220/C1     OAI222_X1 Rise  0.3360 0.0000 0.0420          1.59642                                                   | 
|    i_64_1_220/ZN     OAI222_X1 Fall  0.3700 0.0340 0.0110 0.534227 3.00919  3.54342           2       100                    | 
|    i_64_1_59/B1      OAI21_X1  Fall  0.3700 0.0000 0.0110          1.45983                                                   | 
|    i_64_1_59/ZN      OAI21_X1  Rise  0.3960 0.0260 0.0100 0.629349 0.699202 1.32855           1       100                    | 
|    CLOCK_slh__c360/A CLKBUF_X1 Rise  0.3960 0.0000 0.0100          0.77983                                                   | 
|    CLOCK_slh__c360/Z CLKBUF_X1 Rise  0.4230 0.0270 0.0070 0.218329 0.699202 0.917531          1       100                    | 
|    CLOCK_slh__c361/A CLKBUF_X1 Rise  0.4230 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c361/Z CLKBUF_X1 Rise  0.4540 0.0310 0.0100 1.82403  1.06234  2.88637           1       100                    | 
|    c_reg[21]/D       DFF_X1    Rise  0.4540 0.0000 0.0100          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[21]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[21]/CK        DFF_X1        Rise  0.3500 0.0660 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3500 0.3500 | 
| library hold check                       |  0.0220 0.3720 | 
| data required time                       |  0.3720        | 
|                                          |                | 
| data arrival time                        |  0.4540        | 
| data required time                       | -0.3720        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0820        | 
-------------------------------------------------------------


 Timing Path to c_reg[12]/D 
  
 Path Start Point : b[13] 
 Path End Point   : c_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[13]                       Rise  0.2000 0.0000 0.7070 0.798576 0.699202 1.49778           1       100      c             | 
|    drc_ipo_c37/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c37/Z     CLKBUF_X1 Rise  0.3390 0.1390 0.0420 1.35683  5.27936  6.6362            4       100                    | 
|    i_64_1_202/C1     OAI222_X1 Rise  0.3390 0.0000 0.0420          1.59642                                                   | 
|    i_64_1_202/ZN     OAI222_X1 Fall  0.3730 0.0340 0.0120 0.742698 3.00919  3.75189           2       100                    | 
|    i_64_1_41/B1      OAI21_X1  Fall  0.3730 0.0000 0.0120          1.45983                                                   | 
|    i_64_1_41/ZN      OAI21_X1  Rise  0.3970 0.0240 0.0090 0.242786 0.699202 0.941988          1       100                    | 
|    CLOCK_slh__c384/A CLKBUF_X1 Rise  0.3970 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c384/Z CLKBUF_X1 Rise  0.4230 0.0260 0.0060 0.194254 0.699202 0.893456          1       100                    | 
|    CLOCK_slh__c385/A CLKBUF_X1 Rise  0.4230 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c385/Z CLKBUF_X1 Rise  0.4550 0.0320 0.0110 2.24028  1.06234  3.30262           1       100                    | 
|    c_reg[12]/D       DFF_X1    Rise  0.4550 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[12]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[12]/CK        DFF_X1        Rise  0.3510 0.0670 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3510 0.3510 | 
| library hold check                       |  0.0220 0.3730 | 
| data required time                       |  0.3730        | 
|                                          |                | 
| data arrival time                        |  0.4550        | 
| data required time                       | -0.3730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0820        | 
-------------------------------------------------------------


 Timing Path to c_reg[31]/D 
  
 Path Start Point : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_SC_reg/CK  CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK CLKGATETST_X8 Rise  0.1830 0.0320 0.0070 5.25557  1.24879  6.50436           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A CLKBUF_X3     Rise  0.1830 0.0000 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z CLKBUF_X3     Rise  0.2660 0.0830 0.0710 46.9986  32.5447  79.5433           38      100      F    K        | 
| Data Path:                                                                                                                         | 
|    A_reg[0]/CK         DFF_X1        Rise  0.2810 0.0150 0.0710          0.949653                                    F             | 
|    A_reg[0]/Q          DFF_X1        Rise  0.3960 0.1150 0.0200 1.5326   6.14286  7.67546           4       100      F             | 
|    i_64_1_243/C1       AOI222_X1     Rise  0.3960 0.0000 0.0200          1.54721                                                   | 
|    i_64_1_243/ZN       AOI222_X1     Fall  0.4240 0.0280 0.0110 0.507561 3.00919  3.51675           2       100                    | 
|    i_64_1_79/B1        OAI21_X1      Fall  0.4240 0.0000 0.0110          1.45983                                                   | 
|    i_64_1_79/ZN        OAI21_X1      Rise  0.4550 0.0310 0.0130 1.34722  1.06234  2.40956           1       100                    | 
|    c_reg[31]/D         DFF_X1        Rise  0.4550 0.0000 0.0130          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[31]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[31]/CK        DFF_X1        Rise  0.3500 0.0660 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3500 0.3500 | 
| library hold check                       |  0.0260 0.3760 | 
| data required time                       |  0.3760        | 
|                                          |                | 
| data arrival time                        |  0.4550        | 
| data required time                       | -0.3760        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.0820        | 
-------------------------------------------------------------


 Timing Path to c_reg[38]/D 
  
 Path Start Point : A_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[38] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_SC_reg/CK  CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK CLKGATETST_X8 Rise  0.1830 0.0320 0.0070 5.25557  1.24879  6.50436           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A CLKBUF_X3     Rise  0.1830 0.0000 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z CLKBUF_X3     Rise  0.2660 0.0830 0.0710 46.9986  32.5447  79.5433           38      100      F    K        | 
| Data Path:                                                                                                                         | 
|    A_reg[7]/CK         DFF_X1        Rise  0.2780 0.0120 0.0710          0.949653                                    F             | 
|    A_reg[7]/Q          DFF_X1        Rise  0.3930 0.1150 0.0200 1.93325  5.54022  7.47347           4       100      F             | 
|    i_64_1_257/C1       AOI222_X1     Rise  0.3930 0.0000 0.0200          1.54721                                                   | 
|    i_64_1_257/ZN       AOI222_X1     Fall  0.4280 0.0350 0.0160 2.02041  4.57304  6.59345           3       100                    | 
|    i_64_1_93/B1        OAI21_X1      Fall  0.4280 0.0000 0.0160          1.45983                                                   | 
|    i_64_1_93/ZN        OAI21_X1      Rise  0.4570 0.0290 0.0110 0.453805 1.06234  1.51615           1       100                    | 
|    c_reg[38]/D         DFF_X1        Rise  0.4570 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[38]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[38]/CK        DFF_X1        Rise  0.3500 0.0660 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3500 0.3500 | 
| library hold check                       |  0.0280 0.3780 | 
| data required time                       |  0.3780        | 
|                                          |                | 
| data arrival time                        |  0.4570        | 
| data required time                       | -0.3780        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.0820        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[4]/D 
  
 Path Start Point : a[4] 
 Path End Point   : multiplicand_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    a[4]                            Rise  0.2000 0.0000 0.7070 0.446479 0.699202 1.14568           1       100      c             | 
|    drc_ipo_c60/A         CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c60/Z         CLKBUF_X1 Rise  0.3370 0.1370 0.0420 0.953687 5.29479  6.24848           4       100                    | 
|    i_64_1_321/A1         AOI222_X1 Rise  0.3370 0.0000 0.0420          1.63668                                                   | 
|    i_64_1_321/ZN         AOI222_X1 Fall  0.3600 0.0230 0.0120 0.447857 1.54936  1.99722           1       100                    | 
|    i_64_1_320/A          INV_X1    Fall  0.3600 0.0000 0.0120          1.54936                                                   | 
|    i_64_1_320/ZN         INV_X1    Rise  0.4020 0.0420 0.0330 3.84981  9.47289  13.3227           7       100                    | 
|    multiplicand_reg[4]/D DFF_X1    Rise  0.4020 0.0000 0.0330          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_131/A       CLKBUF_X2     Rise  0.1920 0.0010 0.0100          1.40591                                     F             | 
|    CTS_L3_c_tid0_131/Z       CLKBUF_X2     Rise  0.2850 0.0930 0.0750 33.9684  25.6406  59.609            27      100      F    K        | 
|    multiplicand_reg[4]/CK    DFF_X1        Rise  0.2910 0.0060 0.0750          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2910 0.2910 | 
| library hold check                       |  0.0280 0.3190 | 
| data required time                       |  0.3190        | 
|                                          |                | 
| data arrival time                        |  0.4020        | 
| data required time                       | -0.3190        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0830        | 
-------------------------------------------------------------


 Timing Path to c_reg[42]/D 
  
 Path Start Point : A_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[42] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_SC_reg/CK  CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK CLKGATETST_X8 Rise  0.1830 0.0320 0.0070 5.25557  1.24879  6.50436           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A CLKBUF_X3     Rise  0.1830 0.0000 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z CLKBUF_X3     Rise  0.2660 0.0830 0.0710 46.9986  32.5447  79.5433           38      100      F    K        | 
| Data Path:                                                                                                                         | 
|    A_reg[11]/CK        DFF_X1        Rise  0.2790 0.0130 0.0710          0.949653                                    F             | 
|    A_reg[11]/Q         DFF_X1        Rise  0.3920 0.1130 0.0180 1.19117  5.54022  6.73139           4       100      F             | 
|    i_64_1_265/C1       AOI222_X1     Rise  0.3920 0.0000 0.0180          1.54721                                                   | 
|    i_64_1_265/ZN       AOI222_X1     Fall  0.4260 0.0340 0.0170 2.03602  4.57304  6.60905           3       100                    | 
|    i_64_1_101/B1       OAI21_X1      Fall  0.4260 0.0000 0.0170          1.45983                                                   | 
|    i_64_1_101/ZN       OAI21_X1      Rise  0.4560 0.0300 0.0110 0.580921 1.06234  1.64326           1       100                    | 
|    c_reg[42]/D         DFF_X1        Rise  0.4560 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[42]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[42]/CK        DFF_X1        Rise  0.3480 0.0640 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3480 0.3480 | 
| library hold check                       |  0.0280 0.3760 | 
| data required time                       |  0.3760        | 
|                                          |                | 
| data arrival time                        |  0.4560        | 
| data required time                       | -0.3760        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.0830        | 
-------------------------------------------------------------


 Timing Path to Q_reg[18]/D 
  
 Path Start Point : b[18] 
 Path End Point   : Q_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[18]                   Rise  0.2000 0.0000 0.7070 0.375918 0.699202 1.07512           1       100      c             | 
|    drc_ipo_c42/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c42/Z CLKBUF_X1 Rise  0.3320 0.1320 0.0410 1.73902  3.58381  5.32283           3       100                    | 
|    i_64_1_212/C1 OAI222_X1 Rise  0.3320 0.0000 0.0410          1.59642                                                   | 
|    i_64_1_212/ZN OAI222_X1 Fall  0.3660 0.0340 0.0110 0.693867 3.00919  3.70306           2       100                    | 
|    i_64_1_211/A  INV_X1    Fall  0.3660 0.0000 0.0110          1.54936                                                   | 
|    i_64_1_211/ZN INV_X1    Rise  0.3880 0.0220 0.0150 1.16584  4.05853  5.22437           3       100                    | 
|    Q_reg[18]/D   DFF_X1    Rise  0.3880 0.0000 0.0150          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[18]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_124/A       CLKBUF_X3     Rise  0.1920 0.0010 0.0100          1.42116                                     F             | 
|    CTS_L3_c_tid0_124/Z       CLKBUF_X3     Rise  0.2810 0.0890 0.0670 41.6824  37.0365  78.7188           39      100      F    K        | 
|    Q_reg[18]/CK              DFF_X1        Rise  0.2820 0.0010 0.0670          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2820 0.2820 | 
| library hold check                       |  0.0220 0.3040 | 
| data required time                       |  0.3040        | 
|                                          |                | 
| data arrival time                        |  0.3880        | 
| data required time                       | -0.3040        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0840        | 
-------------------------------------------------------------


 Timing Path to Q_reg[15]/D 
  
 Path Start Point : b[15] 
 Path End Point   : Q_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[15]                   Rise  0.2000 0.0000 0.7070 0.455897 0.699202 1.1551            1       100      c             | 
|    drc_ipo_c39/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c39/Z CLKBUF_X1 Rise  0.3320 0.1320 0.0410 1.67499  3.66681  5.34181           3       100                    | 
|    i_64_1_206/C1 OAI222_X1 Rise  0.3320 0.0000 0.0410          1.59642                                                   | 
|    i_64_1_206/ZN OAI222_X1 Fall  0.3650 0.0330 0.0110 0.316387 3.00919  3.32558           2       100                    | 
|    i_64_1_205/A  INV_X1    Fall  0.3650 0.0000 0.0110          1.54936                                                   | 
|    i_64_1_205/ZN INV_X1    Rise  0.3890 0.0240 0.0160 1.90611  4.05853  5.96464           3       100                    | 
|    Q_reg[15]/D   DFF_X1    Rise  0.3890 0.0000 0.0160          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[15]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_124/A       CLKBUF_X3     Rise  0.1920 0.0010 0.0100          1.42116                                     F             | 
|    CTS_L3_c_tid0_124/Z       CLKBUF_X3     Rise  0.2810 0.0890 0.0670 41.6824  37.0365  78.7188           39      100      F    K        | 
|    Q_reg[15]/CK              DFF_X1        Rise  0.2820 0.0010 0.0670          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2820 0.2820 | 
| library hold check                       |  0.0230 0.3050 | 
| data required time                       |  0.3050        | 
|                                          |                | 
| data arrival time                        |  0.3890        | 
| data required time                       | -0.3050        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0840        | 
-------------------------------------------------------------


 Timing Path to c_reg[28]/D 
  
 Path Start Point : b[29] 
 Path End Point   : c_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[29]                       Rise  0.2000 0.0000 0.7070 0.930192 0.699202 1.62939           1       100      c             | 
|    drc_ipo_c53/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c53/Z     CLKBUF_X1 Rise  0.3420 0.1420 0.0430 1.76449  5.55226  7.31675           4       100                    | 
|    i_64_1_234/C1     OAI222_X1 Rise  0.3420 0.0000 0.0430          1.59642                                                   | 
|    i_64_1_234/ZN     OAI222_X1 Fall  0.3760 0.0340 0.0110 0.57994  3.00919  3.58913           2       100                    | 
|    i_64_1_73/B1      OAI21_X1  Fall  0.3760 0.0000 0.0110          1.45983                                                   | 
|    i_64_1_73/ZN      OAI21_X1  Rise  0.4000 0.0240 0.0090 0.246302 0.699202 0.945504          1       100                    | 
|    CLOCK_slh__c400/A CLKBUF_X1 Rise  0.4000 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c400/Z CLKBUF_X1 Rise  0.4270 0.0270 0.0070 0.270425 0.699202 0.969627          1       100                    | 
|    CLOCK_slh__c401/A CLKBUF_X1 Rise  0.4270 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c401/Z CLKBUF_X1 Rise  0.4540 0.0270 0.0070 0.227419 1.06234  1.28976           1       100                    | 
|    c_reg[28]/D       DFF_X1    Rise  0.4540 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[28]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[28]/CK        DFF_X1        Rise  0.3500 0.0660 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3500 0.3500 | 
| library hold check                       |  0.0200 0.3700 | 
| data required time                       |  0.3700        | 
|                                          |                | 
| data arrival time                        |  0.4540        | 
| data required time                       | -0.3700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0840        | 
-------------------------------------------------------------


 Timing Path to Q_reg[14]/D 
  
 Path Start Point : b[14] 
 Path End Point   : Q_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[14]                   Rise  0.2000 0.0000 0.7070 0.675973 0.699202 1.37517           1       100      c             | 
|    drc_ipo_c38/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c38/Z CLKBUF_X1 Rise  0.3300 0.1300 0.0410 1.46372  3.58381  5.04752           3       100                    | 
|    i_64_1_204/C1 OAI222_X1 Rise  0.3300 0.0000 0.0410          1.59642                                                   | 
|    i_64_1_204/ZN OAI222_X1 Fall  0.3640 0.0340 0.0120 0.832965 3.00919  3.84216           2       100                    | 
|    i_64_1_203/A  INV_X1    Fall  0.3640 0.0000 0.0120          1.54936                                                   | 
|    i_64_1_203/ZN INV_X1    Rise  0.3910 0.0270 0.0180 1.36186  5.47162  6.83348           4       100                    | 
|    Q_reg[14]/D   DFF_X1    Rise  0.3910 0.0000 0.0180          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[14]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_124/A       CLKBUF_X3     Rise  0.1920 0.0010 0.0100          1.42116                                     F             | 
|    CTS_L3_c_tid0_124/Z       CLKBUF_X3     Rise  0.2810 0.0890 0.0670 41.6824  37.0365  78.7188           39      100      F    K        | 
|    Q_reg[14]/CK              DFF_X1        Rise  0.2830 0.0020 0.0670          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2830 0.2830 | 
| library hold check                       |  0.0230 0.3060 | 
| data required time                       |  0.3060        | 
|                                          |                | 
| data arrival time                        |  0.3910        | 
| data required time                       | -0.3060        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0850        | 
-------------------------------------------------------------


 Timing Path to Q_reg[30]/D 
  
 Path Start Point : b[30] 
 Path End Point   : Q_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[30]                   Rise  0.2000 0.0000 0.7070 0.496874 0.699202 1.19608           1       100      c             | 
|    drc_ipo_c54/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c54/Z CLKBUF_X1 Rise  0.3360 0.1360 0.0420 1.85662  4.29819  6.15481           3       100                    | 
|    i_64_1_236/C1 OAI222_X1 Rise  0.3360 0.0000 0.0420          1.59642                                                   | 
|    i_64_1_236/ZN OAI222_X1 Fall  0.3700 0.0340 0.0110 0.528101 3.00919  3.53729           2       100                    | 
|    i_64_1_235/A  INV_X1    Fall  0.3700 0.0000 0.0110          1.54936                                                   | 
|    i_64_1_235/ZN INV_X1    Rise  0.3930 0.0230 0.0150 1.24212  4.05853  5.30064           3       100                    | 
|    Q_reg[30]/D   DFF_X1    Rise  0.3930 0.0000 0.0150          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[30]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_124/A       CLKBUF_X3     Rise  0.1920 0.0010 0.0100          1.42116                                     F             | 
|    CTS_L3_c_tid0_124/Z       CLKBUF_X3     Rise  0.2810 0.0890 0.0670 41.6824  37.0365  78.7188           39      100      F    K        | 
|    Q_reg[30]/CK              DFF_X1        Rise  0.2860 0.0050 0.0660          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2860 0.2860 | 
| library hold check                       |  0.0220 0.3080 | 
| data required time                       |  0.3080        | 
|                                          |                | 
| data arrival time                        |  0.3930        | 
| data required time                       | -0.3080        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0850        | 
-------------------------------------------------------------


 Timing Path to Q_reg[25]/D 
  
 Path Start Point : b[25] 
 Path End Point   : Q_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[25]                   Rise  0.2000 0.0000 0.7070 1.02267  0.699202 1.72187           1       100      c             | 
|    drc_ipo_c49/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c49/Z CLKBUF_X1 Rise  0.3400 0.1400 0.0420 2.3923   4.53633  6.92863           4       100                    | 
|    i_64_1_226/C1 OAI222_X1 Rise  0.3400 0.0000 0.0420          1.59642                                                   | 
|    i_64_1_226/ZN OAI222_X1 Fall  0.3730 0.0330 0.0110 0.431696 3.00919  3.44089           2       100                    | 
|    i_64_1_225/A  INV_X1    Fall  0.3730 0.0000 0.0110          1.54936                                                   | 
|    i_64_1_225/ZN INV_X1    Rise  0.3960 0.0230 0.0150 1.38907  4.05853  5.44759           3       100                    | 
|    Q_reg[25]/D   DFF_X1    Rise  0.3960 0.0000 0.0150          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[25]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_124/A       CLKBUF_X3     Rise  0.1920 0.0010 0.0100          1.42116                                     F             | 
|    CTS_L3_c_tid0_124/Z       CLKBUF_X3     Rise  0.2810 0.0890 0.0670 41.6824  37.0365  78.7188           39      100      F    K        | 
|    Q_reg[25]/CK              DFF_X1        Rise  0.2890 0.0080 0.0660          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2890 0.2890 | 
| library hold check                       |  0.0220 0.3110 | 
| data required time                       |  0.3110        | 
|                                          |                | 
| data arrival time                        |  0.3960        | 
| data required time                       | -0.3110        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0850        | 
-------------------------------------------------------------


 Timing Path to Q_reg[4]/D 
  
 Path Start Point : b[4] 
 Path End Point   : Q_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[4]                    Rise  0.2000 0.0000 0.7070 0.435827 0.699202 1.13503           1       100      c             | 
|    drc_ipo_c28/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c28/Z CLKBUF_X1 Rise  0.3390 0.1390 0.0420 1.56264  5.25347  6.81611           4       100                    | 
|    i_64_1_184/C1 OAI222_X1 Rise  0.3390 0.0000 0.0420          1.59642                                                   | 
|    i_64_1_184/ZN OAI222_X1 Fall  0.3750 0.0360 0.0130 1.49684  3.00919  4.50603           2       100                    | 
|    i_64_1_183/A  INV_X1    Fall  0.3750 0.0000 0.0130          1.54936                                                   | 
|    i_64_1_183/ZN INV_X1    Rise  0.3980 0.0230 0.0140 0.945367 4.05853  5.00389           3       100                    | 
|    Q_reg[4]/D    DFF_X1    Rise  0.3980 0.0000 0.0140          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_124/A       CLKBUF_X3     Rise  0.1920 0.0010 0.0100          1.42116                                     F             | 
|    CTS_L3_c_tid0_124/Z       CLKBUF_X3     Rise  0.2810 0.0890 0.0670 41.6824  37.0365  78.7188           39      100      F    K        | 
|    Q_reg[4]/CK               DFF_X1        Rise  0.2910 0.0100 0.0660          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2910 0.2910 | 
| library hold check                       |  0.0220 0.3130 | 
| data required time                       |  0.3130        | 
|                                          |                | 
| data arrival time                        |  0.3980        | 
| data required time                       | -0.3130        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0850        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[12]/D 
  
 Path Start Point : a[12] 
 Path End Point   : multiplicand_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    a[12]                            Rise  0.2000 0.0000 0.7070 1.04635  0.699202 1.74555           1       100      c             | 
|    drc_ipo_c68/A          CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c68/Z          CLKBUF_X1 Rise  0.3400 0.1400 0.0420 1.69841  5.29479  6.9932            4       100                    | 
|    i_64_1_337/A1          AOI222_X1 Rise  0.3400 0.0000 0.0420          1.63668                                                   | 
|    i_64_1_337/ZN          AOI222_X1 Fall  0.3640 0.0240 0.0120 0.712869 1.54936  2.26223           1       100                    | 
|    i_64_1_336/A           INV_X1    Fall  0.3640 0.0000 0.0120          1.54936                                                   | 
|    i_64_1_336/ZN          INV_X1    Rise  0.4030 0.0390 0.0300 2.12096  9.96508  12.086            7       100                    | 
|    multiplicand_reg[12]/D DFF_X1    Rise  0.4030 0.0000 0.0300          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[12]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_131/A       CLKBUF_X2     Rise  0.1920 0.0010 0.0100          1.40591                                     F             | 
|    CTS_L3_c_tid0_131/Z       CLKBUF_X2     Rise  0.2850 0.0930 0.0750 33.9684  25.6406  59.609            27      100      F    K        | 
|    multiplicand_reg[12]/CK   DFF_X1        Rise  0.2910 0.0060 0.0750          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2910 0.2910 | 
| library hold check                       |  0.0270 0.3180 | 
| data required time                       |  0.3180        | 
|                                          |                | 
| data arrival time                        |  0.4030        | 
| data required time                       | -0.3180        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0850        | 
-------------------------------------------------------------


 Timing Path to Q_reg[19]/D 
  
 Path Start Point : b[19] 
 Path End Point   : Q_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[19]                   Rise  0.2000 0.0000 0.7070 0.375522 0.699202 1.07472           1       100      c             | 
|    drc_ipo_c43/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c43/Z CLKBUF_X1 Rise  0.3350 0.1350 0.0410 1.66133  4.20877  5.8701            3       100                    | 
|    i_64_1_214/C1 OAI222_X1 Rise  0.3350 0.0000 0.0410          1.59642                                                   | 
|    i_64_1_214/ZN OAI222_X1 Fall  0.3690 0.0340 0.0120 0.858699 3.00919  3.86789           2       100                    | 
|    i_64_1_213/A  INV_X1    Fall  0.3690 0.0000 0.0120          1.54936                                                   | 
|    i_64_1_213/ZN INV_X1    Rise  0.3930 0.0240 0.0160 1.56835  4.05853  5.62687           3       100                    | 
|    Q_reg[19]/D   DFF_X1    Rise  0.3930 0.0000 0.0160          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[19]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_124/A       CLKBUF_X3     Rise  0.1920 0.0010 0.0100          1.42116                                     F             | 
|    CTS_L3_c_tid0_124/Z       CLKBUF_X3     Rise  0.2810 0.0890 0.0670 41.6824  37.0365  78.7188           39      100      F    K        | 
|    Q_reg[19]/CK              DFF_X1        Rise  0.2830 0.0020 0.0670          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2830 0.2830 | 
| library hold check                       |  0.0230 0.3060 | 
| data required time                       |  0.3060        | 
|                                          |                | 
| data arrival time                        |  0.3930        | 
| data required time                       | -0.3060        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0870        | 
-------------------------------------------------------------


 Timing Path to Q_reg[21]/D 
  
 Path Start Point : b[21] 
 Path End Point   : Q_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[21]                   Rise  0.2000 0.0000 0.7070 1.23138  0.699202 1.93058           1       100      c             | 
|    drc_ipo_c45/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c45/Z CLKBUF_X1 Rise  0.3390 0.1390 0.0420 1.11494  5.65538  6.77031           4       100                    | 
|    i_64_1_218/C1 OAI222_X1 Rise  0.3390 0.0000 0.0420          1.59642                                                   | 
|    i_64_1_218/ZN OAI222_X1 Fall  0.3730 0.0340 0.0110 0.586941 3.00919  3.59613           2       100                    | 
|    i_64_1_217/A  INV_X1    Fall  0.3730 0.0000 0.0110          1.54936                                                   | 
|    i_64_1_217/ZN INV_X1    Rise  0.3950 0.0220 0.0150 1.13353  4.05853  5.19206           3       100                    | 
|    Q_reg[21]/D   DFF_X1    Rise  0.3950 0.0000 0.0150          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[21]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_124/A       CLKBUF_X3     Rise  0.1920 0.0010 0.0100          1.42116                                     F             | 
|    CTS_L3_c_tid0_124/Z       CLKBUF_X3     Rise  0.2810 0.0890 0.0670 41.6824  37.0365  78.7188           39      100      F    K        | 
|    Q_reg[21]/CK              DFF_X1        Rise  0.2860 0.0050 0.0660          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2860 0.2860 | 
| library hold check                       |  0.0220 0.3080 | 
| data required time                       |  0.3080        | 
|                                          |                | 
| data arrival time                        |  0.3950        | 
| data required time                       | -0.3080        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0870        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[16]/D 
  
 Path Start Point : a[16] 
 Path End Point   : multiplicand_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    a[16]                            Rise  0.2000 0.0000 0.7070 0.669856 0.699202 1.36906           1       100      c             | 
|    drc_ipo_c72/A          CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c72/Z          CLKBUF_X1 Rise  0.3400 0.1400 0.0420 1.7651   5.15852  6.92362           4       100                    | 
|    i_64_1_345/A1          AOI222_X1 Rise  0.3400 0.0000 0.0420          1.63668                                                   | 
|    i_64_1_345/ZN          AOI222_X1 Fall  0.3620 0.0220 0.0110 0.240376 1.54936  1.78974           1       100                    | 
|    i_64_1_344/A           INV_X1    Fall  0.3620 0.0000 0.0110          1.54936                                                   | 
|    i_64_1_344/ZN          INV_X1    Rise  0.4020 0.0400 0.0310 2.37857  10.122   12.5006           7       100                    | 
|    multiplicand_reg[16]/D DFF_X1    Rise  0.4020 0.0000 0.0310          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[16]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_131/A       CLKBUF_X2     Rise  0.1920 0.0010 0.0100          1.40591                                     F             | 
|    CTS_L3_c_tid0_131/Z       CLKBUF_X2     Rise  0.2850 0.0930 0.0750 33.9684  25.6406  59.609            27      100      F    K        | 
|    multiplicand_reg[16]/CK   DFF_X1        Rise  0.2880 0.0030 0.0750          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2880 0.2880 | 
| library hold check                       |  0.0270 0.3150 | 
| data required time                       |  0.3150        | 
|                                          |                | 
| data arrival time                        |  0.4020        | 
| data required time                       | -0.3150        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0870        | 
-------------------------------------------------------------


 Timing Path to Q_reg[17]/D 
  
 Path Start Point : b[17] 
 Path End Point   : Q_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[17]                   Rise  0.2000 0.0000 0.7070 0.64892  0.699202 1.34812           1       100      c             | 
|    drc_ipo_c41/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c41/Z CLKBUF_X1 Rise  0.3390 0.1390 0.0420 1.52391  5.1172   6.64111           4       100                    | 
|    i_64_1_210/C1 OAI222_X1 Rise  0.3390 0.0000 0.0420          1.59642                                                   | 
|    i_64_1_210/ZN OAI222_X1 Fall  0.3730 0.0340 0.0110 0.675925 3.00919  3.68512           2       100                    | 
|    i_64_1_209/A  INV_X1    Fall  0.3730 0.0000 0.0110          1.54936                                                   | 
|    i_64_1_209/ZN INV_X1    Rise  0.3940 0.0210 0.0140 0.728318 4.05853  4.78684           3       100                    | 
|    Q_reg[17]/D   DFF_X1    Rise  0.3940 0.0000 0.0140          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[17]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_124/A       CLKBUF_X3     Rise  0.1920 0.0010 0.0100          1.42116                                     F             | 
|    CTS_L3_c_tid0_124/Z       CLKBUF_X3     Rise  0.2810 0.0890 0.0670 41.6824  37.0365  78.7188           39      100      F    K        | 
|    Q_reg[17]/CK              DFF_X1        Rise  0.2830 0.0020 0.0670          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2830 0.2830 | 
| library hold check                       |  0.0220 0.3050 | 
| data required time                       |  0.3050        | 
|                                          |                | 
| data arrival time                        |  0.3940        | 
| data required time                       | -0.3050        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0890        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[9]/D 
  
 Path Start Point : a[9] 
 Path End Point   : multiplicand_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    a[9]                            Rise  0.2000 0.0000 0.7070 0.746228 0.699202 1.44543           1       100      c             | 
|    drc_ipo_c65/A         CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c65/Z         CLKBUF_X1 Rise  0.3470 0.1470 0.0440 3.30595  5.30439  8.61034           4       100                    | 
|    i_64_1_331/A1         AOI222_X1 Rise  0.3470 0.0000 0.0440          1.63668                                                   | 
|    i_64_1_331/ZN         AOI222_X1 Fall  0.3690 0.0220 0.0110 0.37259  1.54936  1.92195           1       100                    | 
|    i_64_1_330/A          INV_X1    Fall  0.3690 0.0000 0.0110          1.54936                                                   | 
|    i_64_1_330/ZN         INV_X1    Rise  0.4060 0.0370 0.0280 2.89194  8.39374  11.2857           6       100                    | 
|    multiplicand_reg[9]/D DFF_X1    Rise  0.4060 0.0000 0.0280          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[9]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_131/A       CLKBUF_X2     Rise  0.1920 0.0010 0.0100          1.40591                                     F             | 
|    CTS_L3_c_tid0_131/Z       CLKBUF_X2     Rise  0.2850 0.0930 0.0750 33.9684  25.6406  59.609            27      100      F    K        | 
|    multiplicand_reg[9]/CK    DFF_X1        Rise  0.2910 0.0060 0.0750          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2910 0.2910 | 
| library hold check                       |  0.0260 0.3170 | 
| data required time                       |  0.3170        | 
|                                          |                | 
| data arrival time                        |  0.4060        | 
| data required time                       | -0.3170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0890        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[24]/D 
  
 Path Start Point : a[24] 
 Path End Point   : multiplicand_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    a[24]                            Rise  0.2000 0.0000 0.7070 0.653607 0.699202 1.35281           1       100      c             | 
|    drc_ipo_c80/A          CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c80/Z          CLKBUF_X1 Rise  0.3460 0.1460 0.0440 1.63779  6.87862  8.51641           4       100                    | 
|    i_64_1_361/A1          AOI222_X1 Rise  0.3460 0.0000 0.0440          1.63668                                                   | 
|    i_64_1_361/ZN          AOI222_X1 Fall  0.3680 0.0220 0.0110 0.33089  1.54936  1.88025           1       100                    | 
|    i_64_1_360/A           INV_X1    Fall  0.3680 0.0000 0.0110          1.54936                                                   | 
|    i_64_1_360/ZN          INV_X1    Rise  0.4070 0.0390 0.0300 2.0101   10.2651  12.2752           7       100                    | 
|    multiplicand_reg[24]/D DFF_X1    Rise  0.4070 0.0000 0.0300          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[24]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_131/A       CLKBUF_X2     Rise  0.1920 0.0010 0.0100          1.40591                                     F             | 
|    CTS_L3_c_tid0_131/Z       CLKBUF_X2     Rise  0.2850 0.0930 0.0750 33.9684  25.6406  59.609            27      100      F    K        | 
|    multiplicand_reg[24]/CK   DFF_X1        Rise  0.2910 0.0060 0.0750          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2910 0.2910 | 
| library hold check                       |  0.0270 0.3180 | 
| data required time                       |  0.3180        | 
|                                          |                | 
| data arrival time                        |  0.4070        | 
| data required time                       | -0.3180        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0890        | 
-------------------------------------------------------------


 Timing Path to c_reg[23]/D 
  
 Path Start Point : b[24] 
 Path End Point   : c_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[24]                       Rise  0.2000 0.0000 0.7070 0.508158 0.699202 1.20736           1       100      c             | 
|    drc_ipo_c48/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c48/Z     CLKBUF_X1 Rise  0.3440 0.1440 0.0430 1.79877  5.96719  7.76596           5       100                    | 
|    i_64_1_224/C1     OAI222_X1 Rise  0.3440 0.0000 0.0430          1.59642                                                   | 
|    i_64_1_224/ZN     OAI222_X1 Fall  0.3780 0.0340 0.0110 0.596382 3.00919  3.60557           2       100                    | 
|    i_64_1_63/B1      OAI21_X1  Fall  0.3780 0.0000 0.0110          1.45983                                                   | 
|    i_64_1_63/ZN      OAI21_X1  Rise  0.4030 0.0250 0.0100 0.578381 0.699202 1.27758           1       100                    | 
|    CLOCK_slh__c408/A CLKBUF_X1 Rise  0.4030 0.0000 0.0100          0.77983                                                   | 
|    CLOCK_slh__c408/Z CLKBUF_X1 Rise  0.4320 0.0290 0.0080 0.881864 0.699202 1.58107           1       100                    | 
|    CLOCK_slh__c409/A CLKBUF_X1 Rise  0.4320 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c409/Z CLKBUF_X1 Rise  0.4590 0.0270 0.0070 0.262218 1.06234  1.32456           1       100                    | 
|    c_reg[23]/D       DFF_X1    Rise  0.4590 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[23]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[23]/CK        DFF_X1        Rise  0.3500 0.0660 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3500 0.3500 | 
| library hold check                       |  0.0200 0.3700 | 
| data required time                       |  0.3700        | 
|                                          |                | 
| data arrival time                        |  0.4590        | 
| data required time                       | -0.3700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0890        | 
-------------------------------------------------------------


 Timing Path to c_reg[11]/D 
  
 Path Start Point : b[12] 
 Path End Point   : c_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[12]                       Rise  0.2000 0.0000 0.7070 0.723464 0.699202 1.42267           1       100      c             | 
|    drc_ipo_c36/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c36/Z     CLKBUF_X1 Rise  0.3480 0.1480 0.0440 1.67959  7.26714  8.94673           5       100                    | 
|    i_64_1_404/A2     OR2_X1    Rise  0.3480 0.0000 0.0440          0.941939                                                  | 
|    i_64_1_404/ZN     OR2_X1    Rise  0.3830 0.0350 0.0090 0.477309 1.53966  2.01697           1       100                    | 
|    i_64_1_403/A      OAI221_X1 Rise  0.3830 0.0000 0.0090          1.63022                                                   | 
|    i_64_1_403/ZN     OAI221_X1 Fall  0.4040 0.0210 0.0110 0.557328 3.00919  3.56652           2       100                    | 
|    i_64_1_39/B1      OAI21_X1  Fall  0.4040 0.0000 0.0110          1.45983                                                   | 
|    i_64_1_39/ZN      OAI21_X1  Rise  0.4280 0.0240 0.0100 0.329474 0.699202 1.02868           1       100                    | 
|    CLOCK_slh__c431/A CLKBUF_X1 Rise  0.4280 0.0000 0.0100          0.77983                                                   | 
|    CLOCK_slh__c431/Z CLKBUF_X1 Rise  0.4600 0.0320 0.0100 1.43133  1.06234  2.49367           1       100                    | 
|    c_reg[11]/D       DFF_X1    Rise  0.4600 0.0000 0.0100          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[11]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[11]/CK        DFF_X1        Rise  0.3500 0.0660 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3500 0.3500 | 
| library hold check                       |  0.0210 0.3710 | 
| data required time                       |  0.3710        | 
|                                          |                | 
| data arrival time                        |  0.4600        | 
| data required time                       | -0.3710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0890        | 
-------------------------------------------------------------


 Timing Path to c_reg[52]/D 
  
 Path Start Point : A_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[52] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_SC_reg/CK  CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK CLKGATETST_X8 Rise  0.1830 0.0320 0.0070 5.25557  1.24879  6.50436           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A CLKBUF_X3     Rise  0.1830 0.0000 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z CLKBUF_X3     Rise  0.2660 0.0830 0.0710 46.9986  32.5447  79.5433           38      100      F    K        | 
| Data Path:                                                                                                                         | 
|    A_reg[21]/CK        DFF_X1        Rise  0.2820 0.0160 0.0710          0.949653                                    F             | 
|    A_reg[21]/Q         DFF_X1        Rise  0.3960 0.1140 0.0190 1.03034  6.14838  7.17872           4       100      F             | 
|    i_64_1_285/C1       AOI222_X1     Rise  0.3960 0.0000 0.0190          1.54721                                                   | 
|    i_64_1_285/ZN       AOI222_X1     Fall  0.4280 0.0320 0.0160 0.845842 4.57304  5.41888           3       100                    | 
|    i_64_1_121/B1       OAI21_X1      Fall  0.4280 0.0000 0.0160          1.45983                                                   | 
|    i_64_1_121/ZN       OAI21_X1      Rise  0.4620 0.0340 0.0130 1.51783  1.06234  2.58017           1       100                    | 
|    c_reg[52]/D         DFF_X1        Rise  0.4620 0.0000 0.0130          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[52]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[52]/CK        DFF_X1        Rise  0.3490 0.0650 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3490 0.3490 | 
| library hold check                       |  0.0270 0.3760 | 
| data required time                       |  0.3760        | 
|                                          |                | 
| data arrival time                        |  0.4620        | 
| data required time                       | -0.3760        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.0890        | 
-------------------------------------------------------------


 Timing Path to Q_reg[24]/D 
  
 Path Start Point : b[24] 
 Path End Point   : Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[24]                   Rise  0.2000 0.0000 0.7070 0.508158 0.699202 1.20736           1       100      c             | 
|    drc_ipo_c48/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c48/Z CLKBUF_X1 Rise  0.3440 0.1440 0.0430 1.79877  5.96719  7.76596           5       100                    | 
|    i_64_1_224/C1 OAI222_X1 Rise  0.3440 0.0000 0.0430          1.59642                                                   | 
|    i_64_1_224/ZN OAI222_X1 Fall  0.3780 0.0340 0.0110 0.596382 3.00919  3.60557           2       100                    | 
|    i_64_1_223/A  INV_X1    Fall  0.3780 0.0000 0.0110          1.54936                                                   | 
|    i_64_1_223/ZN INV_X1    Rise  0.4030 0.0250 0.0170 2.29721  4.05853  6.35573           3       100                    | 
|    Q_reg[24]/D   DFF_X1    Rise  0.4030 0.0000 0.0170          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[24]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_124/A       CLKBUF_X3     Rise  0.1920 0.0010 0.0100          1.42116                                     F             | 
|    CTS_L3_c_tid0_124/Z       CLKBUF_X3     Rise  0.2810 0.0890 0.0670 41.6824  37.0365  78.7188           39      100      F    K        | 
|    Q_reg[24]/CK              DFF_X1        Rise  0.2900 0.0090 0.0660          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2900 0.2900 | 
| library hold check                       |  0.0230 0.3130 | 
| data required time                       |  0.3130        | 
|                                          |                | 
| data arrival time                        |  0.4030        | 
| data required time                       | -0.3130        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0900        | 
-------------------------------------------------------------


 Timing Path to c_reg[16]/D 
  
 Path Start Point : b[17] 
 Path End Point   : c_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    b[17]                       Rise  0.2000 0.0000 0.7070             0.64892  0.699202 1.34812           1       100      c             | 
|    drc_ipo_c41/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070                      0.77983                                                   | 
|    drc_ipo_c41/Z     CLKBUF_X1 Rise  0.3390 0.1390 0.0420             1.52391  5.1172   6.64111           4       100                    | 
|    i_64_1_210/C1     OAI222_X1 Rise  0.3390 0.0000 0.0420                      1.59642                                                   | 
|    i_64_1_210/ZN     OAI222_X1 Fall  0.3730 0.0340 0.0110             0.675925 3.00919  3.68512           2       100                    | 
|    i_64_1_49/B1      OAI21_X1  Fall  0.3730 0.0000 0.0110                      1.45983                                                   | 
|    i_64_1_49/ZN      OAI21_X1  Rise  0.3960 0.0230 0.0090             0.229738 0.699202 0.928941          1       100                    | 
|    CLOCK_slh__c404/A CLKBUF_X1 Rise  0.3960 0.0000 0.0090                      0.77983                                                   | 
|    CLOCK_slh__c404/Z CLKBUF_X1 Rise  0.4220 0.0260 0.0060             0.195281 0.699202 0.894483          1       100                    | 
|    CLOCK_slh__c405/A CLKBUF_X1 Rise  0.4220 0.0000 0.0060                      0.77983                                                   | 
|    CLOCK_slh__c405/Z CLKBUF_X1 Rise  0.4650 0.0430 0.0200             6.41277  1.06234  7.47511           1       100                    | 
|    c_reg[16]/D       DFF_X1    Rise  0.4650 0.0000 0.0200    -0.0010           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[16]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[16]/CK        DFF_X1        Rise  0.3510 0.0670 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3510 0.3510 | 
| library hold check                       |  0.0240 0.3750 | 
| data required time                       |  0.3750        | 
|                                          |                | 
| data arrival time                        |  0.4650        | 
| data required time                       | -0.3750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0900        | 
-------------------------------------------------------------


 Timing Path to c_reg[36]/D 
  
 Path Start Point : A_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[36] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_SC_reg/CK  CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK CLKGATETST_X8 Rise  0.1830 0.0320 0.0070 5.25557  1.24879  6.50436           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A CLKBUF_X3     Rise  0.1830 0.0000 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z CLKBUF_X3     Rise  0.2660 0.0830 0.0710 46.9986  32.5447  79.5433           38      100      F    K        | 
| Data Path:                                                                                                                         | 
|    A_reg[5]/CK         DFF_X1        Rise  0.2800 0.0140 0.0710          0.949653                                    F             | 
|    A_reg[5]/Q          DFF_X1        Rise  0.3980 0.1180 0.0230 1.3868   7.5583   8.94511           5       100      F             | 
|    i_64_1_253/C1       AOI222_X1     Rise  0.3980 0.0000 0.0230          1.54721                                                   | 
|    i_64_1_253/ZN       AOI222_X1     Fall  0.4350 0.0370 0.0170 2.25247  4.57304  6.82551           3       100                    | 
|    i_64_1_89/B1        OAI21_X1      Fall  0.4350 0.0000 0.0170          1.45983                                                   | 
|    i_64_1_89/ZN        OAI21_X1      Rise  0.4650 0.0300 0.0110 0.72546  1.06234  1.7878            1       100                    | 
|    c_reg[36]/D         DFF_X1        Rise  0.4650 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[36]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[36]/CK        DFF_X1        Rise  0.3500 0.0660 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3500 0.3500 | 
| library hold check                       |  0.0280 0.3780 | 
| data required time                       |  0.3780        | 
|                                          |                | 
| data arrival time                        |  0.4650        | 
| data required time                       | -0.3780        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.0900        | 
-------------------------------------------------------------


 Timing Path to Q_reg[3]/D 
  
 Path Start Point : b[3] 
 Path End Point   : Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[3]                    Rise  0.2000 0.0000 0.7070 0.723777 0.699202 1.42298           1       100      c             | 
|    drc_ipo_c27/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c27/Z CLKBUF_X1 Rise  0.3370 0.1370 0.0420 1.98185  4.35763  6.33947           3       100                    | 
|    i_64_1_182/C1 OAI222_X1 Rise  0.3370 0.0000 0.0420          1.59642                                                   | 
|    i_64_1_182/ZN OAI222_X1 Fall  0.3730 0.0360 0.0130 1.38456  3.00919  4.39375           2       100                    | 
|    i_64_1_181/A  INV_X1    Fall  0.3730 0.0000 0.0130          1.54936                                                   | 
|    i_64_1_181/ZN INV_X1    Rise  0.3970 0.0240 0.0150 1.49087  4.05853  5.5494            3       100                    | 
|    Q_reg[3]/D    DFF_X1    Rise  0.3970 0.0000 0.0150          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_124/A       CLKBUF_X3     Rise  0.1920 0.0010 0.0100          1.42116                                     F             | 
|    CTS_L3_c_tid0_124/Z       CLKBUF_X3     Rise  0.2810 0.0890 0.0670 41.6824  37.0365  78.7188           39      100      F    K        | 
|    Q_reg[3]/CK               DFF_X1        Rise  0.2830 0.0020 0.0670          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2830 0.2830 | 
| library hold check                       |  0.0230 0.3060 | 
| data required time                       |  0.3060        | 
|                                          |                | 
| data arrival time                        |  0.3970        | 
| data required time                       | -0.3060        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0910        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[20]/D 
  
 Path Start Point : a[20] 
 Path End Point   : multiplicand_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    a[20]                            Rise  0.2000 0.0000 0.7070 0.685925 0.699202 1.38513           1       100      c             | 
|    drc_ipo_c76/A          CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c76/Z          CLKBUF_X1 Rise  0.3470 0.1470 0.0440 2.21771  6.70788  8.9256            5       100                    | 
|    i_64_1_353/A1          AOI222_X1 Rise  0.3470 0.0000 0.0440          1.63668                                                   | 
|    i_64_1_353/ZN          AOI222_X1 Fall  0.3690 0.0220 0.0110 0.289819 1.54936  1.83918           1       100                    | 
|    i_64_1_352/A           INV_X1    Fall  0.3690 0.0000 0.0110          1.54936                                                   | 
|    i_64_1_352/ZN          INV_X1    Rise  0.4090 0.0400 0.0310 2.2693   10.1288  12.3981           7       100                    | 
|    multiplicand_reg[20]/D DFF_X1    Rise  0.4090 0.0000 0.0310          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[20]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_131/A       CLKBUF_X2     Rise  0.1920 0.0010 0.0100          1.40591                                     F             | 
|    CTS_L3_c_tid0_131/Z       CLKBUF_X2     Rise  0.2850 0.0930 0.0750 33.9684  25.6406  59.609            27      100      F    K        | 
|    multiplicand_reg[20]/CK   DFF_X1        Rise  0.2910 0.0060 0.0750          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2910 0.2910 | 
| library hold check                       |  0.0270 0.3180 | 
| data required time                       |  0.3180        | 
|                                          |                | 
| data arrival time                        |  0.4090        | 
| data required time                       | -0.3180        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0910        | 
-------------------------------------------------------------


 Timing Path to c_reg[9]/D 
  
 Path Start Point : b[10] 
 Path End Point   : c_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[10]                       Rise  0.2000 0.0000 0.7070 0.564343 0.699202 1.26355           1       100      c             | 
|    drc_ipo_c34/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c34/Z     CLKBUF_X1 Rise  0.3260 0.1260 0.0400 1.12749  3.11781  4.2453            3       100                    | 
|    i_64_1_398/A2     OR2_X1    Rise  0.3260 0.0000 0.0400          0.941939                                                  | 
|    i_64_1_398/ZN     OR2_X1    Rise  0.3600 0.0340 0.0080 0.272666 1.53966  1.81233           1       100                    | 
|    i_64_1_397/A      OAI221_X1 Rise  0.3600 0.0000 0.0080          1.63022                                                   | 
|    i_64_1_397/ZN     OAI221_X1 Fall  0.3810 0.0210 0.0110 0.602718 3.00919  3.61191           2       100                    | 
|    i_64_1_35/B1      OAI21_X1  Fall  0.3810 0.0000 0.0110          1.45983                                                   | 
|    i_64_1_35/ZN      OAI21_X1  Rise  0.4060 0.0250 0.0100 0.47841  0.699202 1.17761           1       100                    | 
|    CLOCK_slh__c416/A CLKBUF_X1 Rise  0.4060 0.0000 0.0100          0.77983                                                   | 
|    CLOCK_slh__c416/Z CLKBUF_X1 Rise  0.4330 0.0270 0.0070 0.236541 0.699202 0.935743          1       100                    | 
|    CLOCK_slh__c417/A CLKBUF_X1 Rise  0.4330 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c417/Z CLKBUF_X1 Rise  0.4630 0.0300 0.0090 1.35268  1.06234  2.41502           1       100                    | 
|    c_reg[9]/D        DFF_X1    Rise  0.4630 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[9]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[9]/CK         DFF_X1        Rise  0.3510 0.0670 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3510 0.3510 | 
| library hold check                       |  0.0210 0.3720 | 
| data required time                       |  0.3720        | 
|                                          |                | 
| data arrival time                        |  0.4630        | 
| data required time                       | -0.3720        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0910        | 
-------------------------------------------------------------


 Timing Path to Q_reg[29]/D 
  
 Path Start Point : b[29] 
 Path End Point   : Q_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[29]                   Rise  0.2000 0.0000 0.7070 0.930192 0.699202 1.62939           1       100      c             | 
|    drc_ipo_c53/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c53/Z CLKBUF_X1 Rise  0.3420 0.1420 0.0430 1.76449  5.55226  7.31675           4       100                    | 
|    i_64_1_234/C1 OAI222_X1 Rise  0.3420 0.0000 0.0430          1.59642                                                   | 
|    i_64_1_234/ZN OAI222_X1 Fall  0.3760 0.0340 0.0110 0.57994  3.00919  3.58913           2       100                    | 
|    i_64_1_233/A  INV_X1    Fall  0.3760 0.0000 0.0110          1.54936                                                   | 
|    i_64_1_233/ZN INV_X1    Rise  0.4000 0.0240 0.0160 1.9669   4.05853  6.02542           3       100                    | 
|    Q_reg[29]/D   DFF_X1    Rise  0.4000 0.0000 0.0160          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[29]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_124/A       CLKBUF_X3     Rise  0.1920 0.0010 0.0100          1.42116                                     F             | 
|    CTS_L3_c_tid0_124/Z       CLKBUF_X3     Rise  0.2810 0.0890 0.0670 41.6824  37.0365  78.7188           39      100      F    K        | 
|    Q_reg[29]/CK              DFF_X1        Rise  0.2850 0.0040 0.0660          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2850 0.2850 | 
| library hold check                       |  0.0230 0.3080 | 
| data required time                       |  0.3080        | 
|                                          |                | 
| data arrival time                        |  0.4000        | 
| data required time                       | -0.3080        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0920        | 
-------------------------------------------------------------


 Timing Path to c_reg[53]/D 
  
 Path Start Point : A_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[53] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_SC_reg/CK  CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK CLKGATETST_X8 Rise  0.1830 0.0320 0.0070 5.25557  1.24879  6.50436           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A CLKBUF_X3     Rise  0.1830 0.0000 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z CLKBUF_X3     Rise  0.2660 0.0830 0.0710 46.9986  32.5447  79.5433           38      100      F    K        | 
| Data Path:                                                                                                                         | 
|    A_reg[22]/CK        DFF_X1        Rise  0.2820 0.0160 0.0710          0.949653                                    F             | 
|    A_reg[22]/Q         DFF_X1        Rise  0.4000 0.1180 0.0230 2.71437  6.14838  8.86275           4       100      F             | 
|    i_64_1_287/C1       AOI222_X1     Rise  0.4000 0.0000 0.0230          1.54721                                                   | 
|    i_64_1_287/ZN       AOI222_X1     Fall  0.4330 0.0330 0.0150 0.703595 4.57304  5.27663           3       100                    | 
|    i_64_1_123/B1       OAI21_X1      Fall  0.4330 0.0000 0.0150          1.45983                                                   | 
|    i_64_1_123/ZN       OAI21_X1      Rise  0.4650 0.0320 0.0120 1.22898  1.06234  2.29132           1       100                    | 
|    c_reg[53]/D         DFF_X1        Rise  0.4650 0.0000 0.0120          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[53]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[53]/CK        DFF_X1        Rise  0.3490 0.0650 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3490 0.3490 | 
| library hold check                       |  0.0270 0.3760 | 
| data required time                       |  0.3760        | 
|                                          |                | 
| data arrival time                        |  0.4650        | 
| data required time                       | -0.3760        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.0920        | 
-------------------------------------------------------------


 Timing Path to c_reg[39]/D 
  
 Path Start Point : A_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[39] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_SC_reg/CK  CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK CLKGATETST_X8 Rise  0.1830 0.0320 0.0070 5.25557  1.24879  6.50436           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A CLKBUF_X3     Rise  0.1830 0.0000 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z CLKBUF_X3     Rise  0.2660 0.0830 0.0710 46.9986  32.5447  79.5433           38      100      F    K        | 
| Data Path:                                                                                                                         | 
|    A_reg[8]/CK         DFF_X1        Rise  0.2790 0.0130 0.0710          0.949653                                    F             | 
|    A_reg[8]/Q          DFF_X1        Rise  0.3980 0.1190 0.0250 1.94992  7.55831  9.50822           5       100      F             | 
|    i_64_1_259/C1       AOI222_X1     Rise  0.3980 0.0000 0.0250          1.54721                                                   | 
|    i_64_1_259/ZN       AOI222_X1     Fall  0.4370 0.0390 0.0180 2.66666  4.57304  7.2397            3       100                    | 
|    i_64_1_95/B1        OAI21_X1      Fall  0.4370 0.0000 0.0180          1.45983                                                   | 
|    i_64_1_95/ZN        OAI21_X1      Rise  0.4670 0.0300 0.0110 0.526632 1.06234  1.58897           1       100                    | 
|    c_reg[39]/D         DFF_X1        Rise  0.4670 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[39]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[39]/CK        DFF_X1        Rise  0.3500 0.0660 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3500 0.3500 | 
| library hold check                       |  0.0280 0.3780 | 
| data required time                       |  0.3780        | 
|                                          |                | 
| data arrival time                        |  0.4670        | 
| data required time                       | -0.3780        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.0920        | 
-------------------------------------------------------------


 Timing Path to Q_reg[13]/D 
  
 Path Start Point : b[13] 
 Path End Point   : Q_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[13]                   Rise  0.2000 0.0000 0.7070 0.798576 0.699202 1.49778           1       100      c             | 
|    drc_ipo_c37/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c37/Z CLKBUF_X1 Rise  0.3390 0.1390 0.0420 1.35683  5.27936  6.6362            4       100                    | 
|    i_64_1_202/C1 OAI222_X1 Rise  0.3390 0.0000 0.0420          1.59642                                                   | 
|    i_64_1_202/ZN OAI222_X1 Fall  0.3730 0.0340 0.0120 0.742698 3.00919  3.75189           2       100                    | 
|    i_64_1_201/A  INV_X1    Fall  0.3730 0.0000 0.0120          1.54936                                                   | 
|    i_64_1_201/ZN INV_X1    Rise  0.4000 0.0270 0.0190 1.5767   5.47162  7.04831           4       100                    | 
|    Q_reg[13]/D   DFF_X1    Rise  0.4000 0.0000 0.0190          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[13]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_124/A       CLKBUF_X3     Rise  0.1920 0.0010 0.0100          1.42116                                     F             | 
|    CTS_L3_c_tid0_124/Z       CLKBUF_X3     Rise  0.2810 0.0890 0.0670 41.6824  37.0365  78.7188           39      100      F    K        | 
|    Q_reg[13]/CK              DFF_X1        Rise  0.2830 0.0020 0.0670          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2830 0.2830 | 
| library hold check                       |  0.0240 0.3070 | 
| data required time                       |  0.3070        | 
|                                          |                | 
| data arrival time                        |  0.4000        | 
| data required time                       | -0.3070        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0930        | 
-------------------------------------------------------------


 Timing Path to c_reg[35]/D 
  
 Path Start Point : A_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[35] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_SC_reg/CK  CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK CLKGATETST_X8 Rise  0.1830 0.0320 0.0070 5.25557  1.24879  6.50436           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A CLKBUF_X3     Rise  0.1830 0.0000 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z CLKBUF_X3     Rise  0.2660 0.0830 0.0710 46.9986  32.5447  79.5433           38      100      F    K        | 
| Data Path:                                                                                                                         | 
|    A_reg[4]/CK         DFF_X1        Rise  0.2800 0.0140 0.0710          0.949653                                    F             | 
|    A_reg[4]/Q          DFF_X1        Rise  0.4000 0.1200 0.0250 2.03944  7.7067   9.74614           5       100      F             | 
|    i_64_1_251/C1       AOI222_X1     Rise  0.4000 0.0000 0.0250          1.54721                                                   | 
|    i_64_1_251/ZN       AOI222_X1     Fall  0.4370 0.0370 0.0170 2.05308  4.57304  6.62612           3       100                    | 
|    i_64_1_87/B1        OAI21_X1      Fall  0.4370 0.0000 0.0170          1.45983                                                   | 
|    i_64_1_87/ZN        OAI21_X1      Rise  0.4650 0.0280 0.0100 0.347608 1.06234  1.40995           1       100                    | 
|    c_reg[35]/D         DFF_X1        Rise  0.4650 0.0000 0.0100          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[35]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[35]/CK        DFF_X1        Rise  0.3500 0.0660 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3500 0.3500 | 
| library hold check                       |  0.0250 0.3750 | 
| data required time                       |  0.3750        | 
|                                          |                | 
| data arrival time                        |  0.4650        | 
| data required time                       | -0.3750        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.0930        | 
-------------------------------------------------------------


 Timing Path to Q_reg[0]/D 
  
 Path Start Point : b[0] 
 Path End Point   : Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[0]                    Rise  0.2000 0.0000 0.7070 0.59059  0.699202 1.28979           1       100      c             | 
|    drc_ipo_c24/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c24/Z CLKBUF_X1 Rise  0.3460 0.1460 0.0440 4.19108  4.36766  8.55874           3       100                    | 
|    i_64_1_311/B1 OAI22_X1  Rise  0.3470 0.0010 0.0440          1.66545                                                   | 
|    i_64_1_311/ZN OAI22_X1  Fall  0.3830 0.0360 0.0140 0.40869  7.31546  7.72415           2       100                    | 
|    i_64_1_310/A  INV_X1    Fall  0.3830 0.0000 0.0140          1.54936                                                   | 
|    i_64_1_310/ZN INV_X1    Rise  0.3970 0.0140 0.0080 0.36651  1.06234  1.42885           1       100                    | 
|    Q_reg[0]/D    DFF_X1    Rise  0.3970 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_124/A       CLKBUF_X3     Rise  0.1920 0.0010 0.0100          1.42116                                     F             | 
|    CTS_L3_c_tid0_124/Z       CLKBUF_X3     Rise  0.2810 0.0890 0.0670 41.6824  37.0365  78.7188           39      100      F    K        | 
|    Q_reg[0]/CK               DFF_X1        Rise  0.2830 0.0020 0.0670          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2830 0.2830 | 
| library hold check                       |  0.0200 0.3030 | 
| data required time                       |  0.3030        | 
|                                          |                | 
| data arrival time                        |  0.3970        | 
| data required time                       | -0.3030        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0940        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[0]/D 
  
 Path Start Point : a[0] 
 Path End Point   : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    a[0]                            Rise  0.2000 0.0000 0.7070 0.287977 0.699202 0.987179          1       100      c             | 
|    drc_ipo_c56/A         CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c56/Z         CLKBUF_X1 Rise  0.3440 0.1440 0.0430 3.1586   4.51226  7.67086           3       100                    | 
|    i_64_1_313/B1         AOI22_X1  Rise  0.3440 0.0000 0.0430          1.58401                                                   | 
|    i_64_1_313/ZN         AOI22_X1  Fall  0.3710 0.0270 0.0080 0.334363 1.54936  1.88372           1       100                    | 
|    i_64_1_312/A          INV_X1    Fall  0.3710 0.0000 0.0080          1.54936                                                   | 
|    i_64_1_312/ZN         INV_X1    Rise  0.4050 0.0340 0.0270 2.02637  8.67582  10.7022           6       100                    | 
|    multiplicand_reg[0]/D DFF_X1    Rise  0.4050 0.0000 0.0270          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_124/A       CLKBUF_X3     Rise  0.1920 0.0010 0.0100          1.42116                                     F             | 
|    CTS_L3_c_tid0_124/Z       CLKBUF_X3     Rise  0.2810 0.0890 0.0670 41.6824  37.0365  78.7188           39      100      F    K        | 
|    multiplicand_reg[0]/CK    DFF_X1        Rise  0.2860 0.0050 0.0660          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2860 0.2860 | 
| library hold check                       |  0.0250 0.3110 | 
| data required time                       |  0.3110        | 
|                                          |                | 
| data arrival time                        |  0.4050        | 
| data required time                       | -0.3110        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0940        | 
-------------------------------------------------------------


 Timing Path to Q_reg[7]/D 
  
 Path Start Point : b[7] 
 Path End Point   : Q_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[7]                    Rise  0.2000 0.0000 0.7070 1.67957  0.699202 2.37877           1       100      c             | 
|    drc_ipo_c31/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c31/Z CLKBUF_X1 Rise  0.3280 0.1280 0.0400 1.43062  3.20082  4.63144           3       100                    | 
|    i_64_1_305/A2 OR2_X1    Rise  0.3280 0.0000 0.0400          0.941939                                                  | 
|    i_64_1_305/ZN OR2_X1    Rise  0.3620 0.0340 0.0080 0.214586 1.53966  1.75425           1       100                    | 
|    i_64_1_303/A  OAI221_X1 Rise  0.3620 0.0000 0.0080          1.63022                                                   | 
|    i_64_1_303/ZN OAI221_X1 Fall  0.3840 0.0220 0.0120 1.14242  3.00919  4.15161           2       100                    | 
|    i_64_1_241/A  INV_X1    Fall  0.3840 0.0000 0.0120          1.54936                                                   | 
|    i_64_1_241/ZN INV_X1    Rise  0.4080 0.0240 0.0160 1.65497  4.05853  5.7135            3       100                    | 
|    Q_reg[7]/D    DFF_X1    Rise  0.4080 0.0000 0.0160          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_124/A       CLKBUF_X3     Rise  0.1920 0.0010 0.0100          1.42116                                     F             | 
|    CTS_L3_c_tid0_124/Z       CLKBUF_X3     Rise  0.2810 0.0890 0.0670 41.6824  37.0365  78.7188           39      100      F    K        | 
|    Q_reg[7]/CK               DFF_X1        Rise  0.2910 0.0100 0.0660          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2910 0.2910 | 
| library hold check                       |  0.0230 0.3140 | 
| data required time                       |  0.3140        | 
|                                          |                | 
| data arrival time                        |  0.4080        | 
| data required time                       | -0.3140        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0940        | 
-------------------------------------------------------------


 Timing Path to c_reg[41]/D 
  
 Path Start Point : A_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[41] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000  0.0000 0.7070             1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000  0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500  0.1500 0.0460             2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_SC_reg/CK  CLKGATETST_X8 Rise  0.1510  0.0010 0.0460                      7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK CLKGATETST_X8 Rise  0.1830  0.0320 0.0070             5.25557  1.24879  6.50436           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A CLKBUF_X3     Rise  0.1830  0.0000 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z CLKBUF_X3     Rise  0.2660  0.0830 0.0710             46.9986  32.5447  79.5433           38      100      F    K        | 
| Data Path:                                                                                                                                      | 
|    A_reg[10]/CK        DFF_X1        Rise  0.2830  0.0170 0.0710                      0.949653                                    F             | 
|    A_reg[10]/Q         DFF_X1        Rise  0.4040  0.1210 0.0270             2.71995  7.71289  10.4328           5       100      F             | 
|    i_64_1_263/C1       AOI222_X1     Rise  0.4030 -0.0010 0.0270    -0.0010           1.54721                                                   | 
|    i_64_1_263/ZN       AOI222_X1     Fall  0.4390  0.0360 0.0150             1.21115  4.57304  5.78419           3       100                    | 
|    i_64_1_99/B1        OAI21_X1      Fall  0.4390  0.0000 0.0150                      1.45983                                                   | 
|    i_64_1_99/ZN        OAI21_X1      Rise  0.4680  0.0290 0.0110             0.627327 1.06234  1.68967           1       100                    | 
|    c_reg[41]/D         DFF_X1        Rise  0.4680  0.0000 0.0110                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[41]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[41]/CK        DFF_X1        Rise  0.3480 0.0640 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3480 0.3480 | 
| library hold check                       |  0.0280 0.3760 | 
| data required time                       |  0.3760        | 
|                                          |                | 
| data arrival time                        |  0.4680        | 
| data required time                       | -0.3760        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.0950        | 
-------------------------------------------------------------


 Timing Path to c_reg[33]/D 
  
 Path Start Point : A_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[33] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000  0.0000 0.7070             1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000  0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500  0.1500 0.0460             2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_SC_reg/CK  CLKGATETST_X8 Rise  0.1510  0.0010 0.0460                      7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK CLKGATETST_X8 Rise  0.1830  0.0320 0.0070             5.25557  1.24879  6.50436           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A CLKBUF_X3     Rise  0.1830  0.0000 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z CLKBUF_X3     Rise  0.2660  0.0830 0.0710             46.9986  32.5447  79.5433           38      100      F    K        | 
| Data Path:                                                                                                                                      | 
|    A_reg[2]/CK         DFF_X1        Rise  0.2800  0.0140 0.0710                      0.949653                                    F             | 
|    A_reg[2]/Q          DFF_X1        Rise  0.3990  0.1190 0.0240             1.66721  7.70737  9.37458           5       100      F             | 
|    i_64_1_247/C1       AOI222_X1     Rise  0.3990  0.0000 0.0240                      1.54721                                                   | 
|    i_64_1_247/ZN       AOI222_X1     Fall  0.4360  0.0370 0.0160             1.98045  4.57304  6.55348           3       100                    | 
|    i_64_1_83/B1        OAI21_X1      Fall  0.4360  0.0000 0.0160                      1.45983                                                   | 
|    i_64_1_83/ZN        OAI21_X1      Rise  0.4710  0.0350 0.0130             1.67433  1.06234  2.73667           1       100                    | 
|    c_reg[33]/D         DFF_X1        Rise  0.4690 -0.0020 0.0130    -0.0020           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[33]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[33]/CK        DFF_X1        Rise  0.3500 0.0660 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3500 0.3500 | 
| library hold check                       |  0.0270 0.3770 | 
| data required time                       |  0.3770        | 
|                                          |                | 
| data arrival time                        |  0.4690        | 
| data required time                       | -0.3770        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.0950        | 
-------------------------------------------------------------


 Timing Path to c_reg[44]/D 
  
 Path Start Point : A_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[44] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_SC_reg/CK  CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK CLKGATETST_X8 Rise  0.1830 0.0320 0.0070 5.25557  1.24879  6.50436           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A CLKBUF_X3     Rise  0.1830 0.0000 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z CLKBUF_X3     Rise  0.2660 0.0830 0.0710 46.9986  32.5447  79.5433           38      100      F    K        | 
| Data Path:                                                                                                                         | 
|    A_reg[13]/CK        DFF_X1        Rise  0.2800 0.0140 0.0710          0.949653                                    F             | 
|    A_reg[13]/Q         DFF_X1        Rise  0.3990 0.1190 0.0250 2.09014  7.55831  9.64844           5       100      F             | 
|    i_64_1_269/C1       AOI222_X1     Rise  0.3990 0.0000 0.0250          1.54721                                                   | 
|    i_64_1_269/ZN       AOI222_X1     Fall  0.4350 0.0360 0.0160 1.3689   4.57304  5.94194           3       100                    | 
|    i_64_1_105/B1       OAI21_X1      Fall  0.4350 0.0000 0.0160          1.45983                                                   | 
|    i_64_1_105/ZN       OAI21_X1      Rise  0.4720 0.0370 0.0140 2.14844  1.06234  3.21079           1       100                    | 
|    c_reg[44]/D         DFF_X1        Rise  0.4720 0.0000 0.0140          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[44]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[44]/CK        DFF_X1        Rise  0.3500 0.0660 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3500 0.3500 | 
| library hold check                       |  0.0300 0.3800 | 
| data required time                       |  0.3800        | 
|                                          |                | 
| data arrival time                        |  0.4720        | 
| data required time                       | -0.3800        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.0950        | 
-------------------------------------------------------------


 Timing Path to Q_reg[16]/D 
  
 Path Start Point : b[16] 
 Path End Point   : Q_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[16]                   Rise  0.2000 0.0000 0.7070 0.68049  0.699202 1.37969           1       100      c             | 
|    drc_ipo_c40/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c40/Z CLKBUF_X1 Rise  0.3440 0.1440 0.0430 2.24064  5.47504  7.71568           4       100                    | 
|    i_64_1_208/C1 OAI222_X1 Rise  0.3440 0.0000 0.0430          1.59642                                                   | 
|    i_64_1_208/ZN OAI222_X1 Fall  0.3790 0.0350 0.0120 0.830244 3.00919  3.83944           2       100                    | 
|    i_64_1_207/A  INV_X1    Fall  0.3790 0.0000 0.0120          1.54936                                                   | 
|    i_64_1_207/ZN INV_X1    Rise  0.4010 0.0220 0.0140 0.725727 4.05853  4.78425           3       100                    | 
|    Q_reg[16]/D   DFF_X1    Rise  0.4010 0.0000 0.0140          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[16]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_124/A       CLKBUF_X3     Rise  0.1920 0.0010 0.0100          1.42116                                     F             | 
|    CTS_L3_c_tid0_124/Z       CLKBUF_X3     Rise  0.2810 0.0890 0.0670 41.6824  37.0365  78.7188           39      100      F    K        | 
|    Q_reg[16]/CK              DFF_X1        Rise  0.2830 0.0020 0.0670          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2830 0.2830 | 
| library hold check                       |  0.0220 0.3050 | 
| data required time                       |  0.3050        | 
|                                          |                | 
| data arrival time                        |  0.4010        | 
| data required time                       | -0.3050        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0960        | 
-------------------------------------------------------------


 Timing Path to c_reg[15]/D 
  
 Path Start Point : b[16] 
 Path End Point   : c_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[16]                   Rise  0.2000 0.0000 0.7070 0.68049  0.699202 1.37969           1       100      c             | 
|    drc_ipo_c40/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c40/Z CLKBUF_X1 Rise  0.3440 0.1440 0.0430 2.24064  5.47504  7.71568           4       100                    | 
|    i_64_1_208/C1 OAI222_X1 Rise  0.3440 0.0000 0.0430          1.59642                                                   | 
|    i_64_1_208/ZN OAI222_X1 Fall  0.3790 0.0350 0.0120 0.830244 3.00919  3.83944           2       100                    | 
|    i_64_1_47/B1  OAI21_X1  Fall  0.3790 0.0000 0.0120          1.45983                                                   | 
|    i_64_1_47/ZN  OAI21_X1  Rise  0.4050 0.0260 0.0100 0.304263 1.06234  1.36661           1       100                    | 
|    c_reg[15]/D   DFF_X1    Rise  0.4050 0.0000 0.0100          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[15]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[15]/CK        DFF_X1        Rise  0.2850 0.0010 0.1120          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2850 0.2850 | 
| library hold check                       |  0.0240 0.3090 | 
| data required time                       |  0.3090        | 
|                                          |                | 
| data arrival time                        |  0.4050        | 
| data required time                       | -0.3090        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0960        | 
-------------------------------------------------------------


 Timing Path to Q_reg[28]/D 
  
 Path Start Point : b[28] 
 Path End Point   : Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[28]                   Rise  0.2000 0.0000 0.7070 0.318318 0.699202 1.01752           1       100      c             | 
|    drc_ipo_c52/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c52/Z CLKBUF_X1 Rise  0.3480 0.1480 0.0440 2.11183  7.14477  9.2566            5       100                    | 
|    i_64_1_232/C1 OAI222_X1 Rise  0.3480 0.0000 0.0440          1.59642                                                   | 
|    i_64_1_232/ZN OAI222_X1 Fall  0.3820 0.0340 0.0110 0.504038 3.00919  3.51323           2       100                    | 
|    i_64_1_231/A  INV_X1    Fall  0.3820 0.0000 0.0110          1.54936                                                   | 
|    i_64_1_231/ZN INV_X1    Rise  0.4050 0.0230 0.0150 1.4744   4.05853  5.53292           3       100                    | 
|    Q_reg[28]/D   DFF_X1    Rise  0.4050 0.0000 0.0150          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[28]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_124/A       CLKBUF_X3     Rise  0.1920 0.0010 0.0100          1.42116                                     F             | 
|    CTS_L3_c_tid0_124/Z       CLKBUF_X3     Rise  0.2810 0.0890 0.0670 41.6824  37.0365  78.7188           39      100      F    K        | 
|    Q_reg[28]/CK              DFF_X1        Rise  0.2860 0.0050 0.0660          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2860 0.2860 | 
| library hold check                       |  0.0220 0.3080 | 
| data required time                       |  0.3080        | 
|                                          |                | 
| data arrival time                        |  0.4050        | 
| data required time                       | -0.3080        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0970        | 
-------------------------------------------------------------


 Timing Path to c_reg[46]/D 
  
 Path Start Point : A_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[46] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_SC_reg/CK  CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK CLKGATETST_X8 Rise  0.1830 0.0320 0.0070 5.25557  1.24879  6.50436           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A CLKBUF_X3     Rise  0.1830 0.0000 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z CLKBUF_X3     Rise  0.2660 0.0830 0.0710 46.9986  32.5447  79.5433           38      100      F    K        | 
| Data Path:                                                                                                                         | 
|    A_reg[15]/CK        DFF_X1        Rise  0.2790 0.0130 0.0710          0.949653                                    F             | 
|    A_reg[15]/Q         DFF_X1        Rise  0.3940 0.1150 0.0200 1.94852  5.54022  7.48874           4       100      F             | 
|    i_64_1_273/C1       AOI222_X1     Rise  0.3940 0.0000 0.0200          1.54721                                                   | 
|    i_64_1_273/ZN       AOI222_X1     Fall  0.4270 0.0330 0.0150 1.28782  4.57304  5.86086           3       100                    | 
|    i_64_1_109/B1       OAI21_X1      Fall  0.4270 0.0000 0.0150          1.45983                                                   | 
|    i_64_1_109/ZN       OAI21_X1      Rise  0.4630 0.0360 0.0140 2.00731  1.06234  3.06965           1       100                    | 
|    c_reg[46]/D         DFF_X1        Rise  0.4630 0.0000 0.0140          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[46]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[46]/CK        DFF_X1        Rise  0.3390 0.0550 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3390 0.3390 | 
| library hold check                       |  0.0300 0.3690 | 
| data required time                       |  0.3690        | 
|                                          |                | 
| data arrival time                        |  0.4630        | 
| data required time                       | -0.3690        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.0970        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[8]/D 
  
 Path Start Point : a[8] 
 Path End Point   : multiplicand_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    a[8]                            Rise  0.2000 0.0000 0.7070 0.372155 0.699202 1.07136           1       100      c             | 
|    drc_ipo_c64/A         CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c64/Z         CLKBUF_X1 Rise  0.3510 0.1510 0.0440 4.69654  5.29479  9.99133           4       100                    | 
|    i_64_1_329/A1         AOI222_X1 Rise  0.3520 0.0010 0.0440          1.63668                                                   | 
|    i_64_1_329/ZN         AOI222_X1 Fall  0.3740 0.0220 0.0110 0.298698 1.54936  1.84806           1       100                    | 
|    i_64_1_328/A          INV_X1    Fall  0.3740 0.0000 0.0110          1.54936                                                   | 
|    i_64_1_328/ZN         INV_X1    Rise  0.4170 0.0430 0.0340 3.77285  9.93133  13.7042           7       100                    | 
|    multiplicand_reg[8]/D DFF_X1    Rise  0.4170 0.0000 0.0340          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[8]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_131/A       CLKBUF_X2     Rise  0.1920 0.0010 0.0100          1.40591                                     F             | 
|    CTS_L3_c_tid0_131/Z       CLKBUF_X2     Rise  0.2850 0.0930 0.0750 33.9684  25.6406  59.609            27      100      F    K        | 
|    multiplicand_reg[8]/CK    DFF_X1        Rise  0.2910 0.0060 0.0750          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2910 0.2910 | 
| library hold check                       |  0.0280 0.3190 | 
| data required time                       |  0.3190        | 
|                                          |                | 
| data arrival time                        |  0.4170        | 
| data required time                       | -0.3190        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0980        | 
-------------------------------------------------------------


 Timing Path to Q_reg[20]/D 
  
 Path Start Point : b[20] 
 Path End Point   : Q_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[20]                   Rise  0.2000 0.0000 0.7070 0.676779 0.699202 1.37598           1       100      c             | 
|    drc_ipo_c44/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c44/Z CLKBUF_X1 Rise  0.3490 0.1490 0.0440 2.31154  7.18808  9.49962           5       100                    | 
|    i_64_1_216/C1 OAI222_X1 Rise  0.3490 0.0000 0.0440          1.59642                                                   | 
|    i_64_1_216/ZN OAI222_X1 Fall  0.3830 0.0340 0.0110 0.418722 3.00919  3.42791           2       100                    | 
|    i_64_1_215/A  INV_X1    Fall  0.3830 0.0000 0.0110          1.54936                                                   | 
|    i_64_1_215/ZN INV_X1    Rise  0.4050 0.0220 0.0140 0.887938 4.05853  4.94646           3       100                    | 
|    Q_reg[20]/D   DFF_X1    Rise  0.4050 0.0000 0.0140          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[20]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       100      FA   K        | 
|    CTS_L3_c_tid0_124/A       CLKBUF_X3     Rise  0.1920 0.0010 0.0100          1.42116                                     F             | 
|    CTS_L3_c_tid0_124/Z       CLKBUF_X3     Rise  0.2810 0.0890 0.0670 41.6824  37.0365  78.7188           39      100      F    K        | 
|    Q_reg[20]/CK              DFF_X1        Rise  0.2830 0.0020 0.0670          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2830 0.2830 | 
| library hold check                       |  0.0220 0.3050 | 
| data required time                       |  0.3050        | 
|                                          |                | 
| data arrival time                        |  0.4050        | 
| data required time                       | -0.3050        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1000        | 
-------------------------------------------------------------


 Timing Path to c_reg[37]/D 
  
 Path Start Point : A_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[37] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       100      F    K        | 
|    clk_gate_SC_reg/CK  CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK CLKGATETST_X8 Rise  0.1830 0.0320 0.0070 5.25557  1.24879  6.50436           1       100      FA   K        | 
|    CTS_L3_c_tid1_111/A CLKBUF_X3     Rise  0.1830 0.0000 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z CLKBUF_X3     Rise  0.2660 0.0830 0.0710 46.9986  32.5447  79.5433           38      100      F    K        | 
| Data Path:                                                                                                                         | 
|    A_reg[6]/CK         DFF_X1        Rise  0.2830 0.0170 0.0710          0.949653                                    F             | 
|    A_reg[6]/Q          DFF_X1        Rise  0.4040 0.1210 0.0260 2.53435  7.71289  10.2472           5       100      F             | 
|    i_64_1_255/C1       AOI222_X1     Rise  0.4040 0.0000 0.0260          1.54721                                                   | 
|    i_64_1_255/ZN       AOI222_X1     Fall  0.4430 0.0390 0.0180 2.60912  4.57304  7.18216           3       100                    | 
|    i_64_1_91/B1        OAI21_X1      Fall  0.4430 0.0000 0.0180          1.45983                                                   | 
|    i_64_1_91/ZN        OAI21_X1      Rise  0.4760 0.0330 0.0120 1.09466  1.06234  2.157             1       100                    | 
|    c_reg[37]/D         DFF_X1        Rise  0.4760 0.0000 0.0120          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[37]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       100      c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       100      FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      100      F    K        | 
|    c_reg[37]/CK        DFF_X1        Rise  0.3500 0.0660 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3500 0.3500 | 
| library hold check                       |  0.0290 0.3790 | 
| data required time                       |  0.3790        | 
|                                          |                | 
| data arrival time                        |  0.4760        | 
| data required time                       | -0.3790        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.1000        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 419M, CVMEM - 1780M, PVMEM - 2637M)
