verilog xil_defaultlib --include "../../../../risc_v_test project.srcs/sources_1/bd/RV32I_pipelined/ipshared/85a3" \
"../../../bd/RV32I_pipelined/ip/RV32I_pipelined_blk_mem_gen_0_0/sim/RV32I_pipelined_blk_mem_gen_0_0.v" \
"../../../bd/RV32I_pipelined/ip/RV32I_pipelined_clk_wiz_0_0/RV32I_pipelined_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/RV32I_pipelined/ip/RV32I_pipelined_clk_wiz_0_0/RV32I_pipelined_clk_wiz_0_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
