static inline int F_1 ( T_1 V_1 )\r\n{\r\nreturn V_1 == 0x00 || V_1 == 0xFF ;\r\n}\r\nstatic T_2 F_2 ( struct V_2 * V_3 , T_1 * V_4 , T_2 V_5 )\r\n{\r\nstatic const bool V_6 [ 8 ]\r\n= { true , true , true , false , true , false , false , false } ;\r\nstatic const T_1 V_7 [ 8 ] = { 0 , 1 , 2 , 2 , 3 , 3 , 3 , 3 } ;\r\nT_2 V_8 ;\r\nT_2 V_9 = ( T_2 ) - 1 ;\r\nT_3 V_10 = V_3 -> V_11 ;\r\nT_3 V_12 ;\r\nT_3 V_13 ;\r\nT_3 V_14 ;\r\nT_1 V_1 ;\r\nif ( V_5 <= 4 )\r\nreturn 0 ;\r\nV_5 -= 4 ;\r\nfor ( V_8 = 0 ; V_8 < V_5 ; ++ V_8 ) {\r\nif ( ( V_4 [ V_8 ] & 0xFE ) != 0xE8 )\r\ncontinue;\r\nV_9 = V_8 - V_9 ;\r\nif ( V_9 > 3 ) {\r\nV_10 = 0 ;\r\n} else {\r\nV_10 = ( V_10 << ( V_9 - 1 ) ) & 7 ;\r\nif ( V_10 != 0 ) {\r\nV_1 = V_4 [ V_8 + 4 - V_7 [ V_10 ] ] ;\r\nif ( ! V_6 [ V_10 ]\r\n|| F_1 ( V_1 ) ) {\r\nV_9 = V_8 ;\r\nV_10 = ( V_10 << 1 ) | 1 ;\r\ncontinue;\r\n}\r\n}\r\n}\r\nV_9 = V_8 ;\r\nif ( F_1 ( V_4 [ V_8 + 4 ] ) ) {\r\nV_12 = F_3 ( V_4 + V_8 + 1 ) ;\r\nwhile ( true ) {\r\nV_13 = V_12 - ( V_3 -> V_15 + ( T_3 ) V_8 + 5 ) ;\r\nif ( V_10 == 0 )\r\nbreak;\r\nV_14 = V_7 [ V_10 ] * 8 ;\r\nV_1 = ( T_1 ) ( V_13 >> ( 24 - V_14 ) ) ;\r\nif ( ! F_1 ( V_1 ) )\r\nbreak;\r\nV_12 = V_13 ^ ( ( ( T_3 ) 1 << ( 32 - V_14 ) ) - 1 ) ;\r\n}\r\nV_13 &= 0x01FFFFFF ;\r\nV_13 |= ( T_3 ) 0 - ( V_13 & 0x01000000 ) ;\r\nF_4 ( V_13 , V_4 + V_8 + 1 ) ;\r\nV_8 += 4 ;\r\n} else {\r\nV_10 = ( V_10 << 1 ) | 1 ;\r\n}\r\n}\r\nV_9 = V_8 - V_9 ;\r\nV_3 -> V_11 = V_9 > 3 ? 0 : V_10 << ( V_9 - 1 ) ;\r\nreturn V_8 ;\r\n}\r\nstatic T_2 F_5 ( struct V_2 * V_3 , T_1 * V_4 , T_2 V_5 )\r\n{\r\nT_2 V_8 ;\r\nT_3 V_16 ;\r\nfor ( V_8 = 0 ; V_8 + 4 <= V_5 ; V_8 += 4 ) {\r\nV_16 = F_6 ( V_4 + V_8 ) ;\r\nif ( ( V_16 & 0xFC000003 ) == 0x48000001 ) {\r\nV_16 &= 0x03FFFFFC ;\r\nV_16 -= V_3 -> V_15 + ( T_3 ) V_8 ;\r\nV_16 &= 0x03FFFFFC ;\r\nV_16 |= 0x48000001 ;\r\nF_7 ( V_16 , V_4 + V_8 ) ;\r\n}\r\n}\r\nreturn V_8 ;\r\n}\r\nstatic T_2 F_8 ( struct V_2 * V_3 , T_1 * V_4 , T_2 V_5 )\r\n{\r\nstatic const T_1 V_17 [ 32 ] = {\r\n0 , 0 , 0 , 0 , 0 , 0 , 0 , 0 ,\r\n0 , 0 , 0 , 0 , 0 , 0 , 0 , 0 ,\r\n4 , 4 , 6 , 6 , 0 , 0 , 7 , 7 ,\r\n4 , 4 , 0 , 0 , 4 , 4 , 0 , 0\r\n} ;\r\nT_2 V_8 ;\r\nT_2 V_14 ;\r\nT_3 V_18 ;\r\nT_3 V_19 ;\r\nT_3 V_20 ;\r\nT_3 V_21 ;\r\nT_3 V_22 ;\r\nT_3 V_23 ;\r\nT_4 V_16 ;\r\nT_4 V_24 ;\r\nfor ( V_8 = 0 ; V_8 + 16 <= V_5 ; V_8 += 16 ) {\r\nV_23 = V_17 [ V_4 [ V_8 ] & 0x1F ] ;\r\nfor ( V_18 = 0 , V_19 = 5 ; V_18 < 3 ; ++ V_18 , V_19 += 41 ) {\r\nif ( ( ( V_23 >> V_18 ) & 1 ) == 0 )\r\ncontinue;\r\nV_20 = V_19 >> 3 ;\r\nV_21 = V_19 & 7 ;\r\nV_16 = 0 ;\r\nfor ( V_14 = 0 ; V_14 < 6 ; ++ V_14 )\r\nV_16 |= ( T_4 ) ( V_4 [ V_8 + V_14 + V_20 ] )\r\n<< ( 8 * V_14 ) ;\r\nV_24 = V_16 >> V_21 ;\r\nif ( ( ( V_24 >> 37 ) & 0x0F ) == 0x05\r\n&& ( ( V_24 >> 9 ) & 0x07 ) == 0 ) {\r\nV_22 = ( V_24 >> 13 ) & 0x0FFFFF ;\r\nV_22 |= ( ( T_3 ) ( V_24 >> 36 ) & 1 ) << 20 ;\r\nV_22 <<= 4 ;\r\nV_22 -= V_3 -> V_15 + ( T_3 ) V_8 ;\r\nV_22 >>= 4 ;\r\nV_24 &= ~ ( ( T_4 ) 0x8FFFFF << 13 ) ;\r\nV_24 |= ( T_4 ) ( V_22 & 0x0FFFFF ) << 13 ;\r\nV_24 |= ( T_4 ) ( V_22 & 0x100000 )\r\n<< ( 36 - 20 ) ;\r\nV_16 &= ( 1 << V_21 ) - 1 ;\r\nV_16 |= V_24 << V_21 ;\r\nfor ( V_14 = 0 ; V_14 < 6 ; V_14 ++ )\r\nV_4 [ V_8 + V_14 + V_20 ]\r\n= ( T_1 ) ( V_16 >> ( 8 * V_14 ) ) ;\r\n}\r\n}\r\n}\r\nreturn V_8 ;\r\n}\r\nstatic T_2 F_9 ( struct V_2 * V_3 , T_1 * V_4 , T_2 V_5 )\r\n{\r\nT_2 V_8 ;\r\nT_3 V_22 ;\r\nfor ( V_8 = 0 ; V_8 + 4 <= V_5 ; V_8 += 4 ) {\r\nif ( V_4 [ V_8 + 3 ] == 0xEB ) {\r\nV_22 = ( T_3 ) V_4 [ V_8 ] | ( ( T_3 ) V_4 [ V_8 + 1 ] << 8 )\r\n| ( ( T_3 ) V_4 [ V_8 + 2 ] << 16 ) ;\r\nV_22 <<= 2 ;\r\nV_22 -= V_3 -> V_15 + ( T_3 ) V_8 + 8 ;\r\nV_22 >>= 2 ;\r\nV_4 [ V_8 ] = ( T_1 ) V_22 ;\r\nV_4 [ V_8 + 1 ] = ( T_1 ) ( V_22 >> 8 ) ;\r\nV_4 [ V_8 + 2 ] = ( T_1 ) ( V_22 >> 16 ) ;\r\n}\r\n}\r\nreturn V_8 ;\r\n}\r\nstatic T_2 F_10 ( struct V_2 * V_3 , T_1 * V_4 , T_2 V_5 )\r\n{\r\nT_2 V_8 ;\r\nT_3 V_22 ;\r\nfor ( V_8 = 0 ; V_8 + 4 <= V_5 ; V_8 += 2 ) {\r\nif ( ( V_4 [ V_8 + 1 ] & 0xF8 ) == 0xF0\r\n&& ( V_4 [ V_8 + 3 ] & 0xF8 ) == 0xF8 ) {\r\nV_22 = ( ( ( T_3 ) V_4 [ V_8 + 1 ] & 0x07 ) << 19 )\r\n| ( ( T_3 ) V_4 [ V_8 ] << 11 )\r\n| ( ( ( T_3 ) V_4 [ V_8 + 3 ] & 0x07 ) << 8 )\r\n| ( T_3 ) V_4 [ V_8 + 2 ] ;\r\nV_22 <<= 1 ;\r\nV_22 -= V_3 -> V_15 + ( T_3 ) V_8 + 4 ;\r\nV_22 >>= 1 ;\r\nV_4 [ V_8 + 1 ] = ( T_1 ) ( 0xF0 | ( ( V_22 >> 19 ) & 0x07 ) ) ;\r\nV_4 [ V_8 ] = ( T_1 ) ( V_22 >> 11 ) ;\r\nV_4 [ V_8 + 3 ] = ( T_1 ) ( 0xF8 | ( ( V_22 >> 8 ) & 0x07 ) ) ;\r\nV_4 [ V_8 + 2 ] = ( T_1 ) V_22 ;\r\nV_8 += 2 ;\r\n}\r\n}\r\nreturn V_8 ;\r\n}\r\nstatic T_2 F_11 ( struct V_2 * V_3 , T_1 * V_4 , T_2 V_5 )\r\n{\r\nT_2 V_8 ;\r\nT_3 V_16 ;\r\nfor ( V_8 = 0 ; V_8 + 4 <= V_5 ; V_8 += 4 ) {\r\nV_16 = F_6 ( V_4 + V_8 ) ;\r\nif ( ( V_16 >> 22 ) == 0x100 || ( V_16 >> 22 ) == 0x1FF ) {\r\nV_16 <<= 2 ;\r\nV_16 -= V_3 -> V_15 + ( T_3 ) V_8 ;\r\nV_16 >>= 2 ;\r\nV_16 = ( ( T_3 ) 0x40000000 - ( V_16 & 0x400000 ) )\r\n| 0x40000000 | ( V_16 & 0x3FFFFF ) ;\r\nF_7 ( V_16 , V_4 + V_8 ) ;\r\n}\r\n}\r\nreturn V_8 ;\r\n}\r\nstatic void F_12 ( struct V_2 * V_3 ,\r\nT_1 * V_4 , T_2 * V_15 , T_2 V_5 )\r\n{\r\nT_2 V_25 ;\r\nV_4 += * V_15 ;\r\nV_5 -= * V_15 ;\r\nswitch ( V_3 -> type ) {\r\n#ifdef F_13\r\ncase V_26 :\r\nV_25 = F_2 ( V_3 , V_4 , V_5 ) ;\r\nbreak;\r\n#endif\r\n#ifdef F_14\r\ncase V_27 :\r\nV_25 = F_5 ( V_3 , V_4 , V_5 ) ;\r\nbreak;\r\n#endif\r\n#ifdef F_15\r\ncase V_28 :\r\nV_25 = F_8 ( V_3 , V_4 , V_5 ) ;\r\nbreak;\r\n#endif\r\n#ifdef F_16\r\ncase V_29 :\r\nV_25 = F_9 ( V_3 , V_4 , V_5 ) ;\r\nbreak;\r\n#endif\r\n#ifdef F_17\r\ncase V_30 :\r\nV_25 = F_10 ( V_3 , V_4 , V_5 ) ;\r\nbreak;\r\n#endif\r\n#ifdef F_18\r\ncase V_31 :\r\nV_25 = F_11 ( V_3 , V_4 , V_5 ) ;\r\nbreak;\r\n#endif\r\ndefault:\r\nV_25 = 0 ;\r\nbreak;\r\n}\r\n* V_15 += V_25 ;\r\nV_3 -> V_15 += V_25 ;\r\n}\r\nstatic void F_19 ( struct V_2 * V_3 , struct V_32 * V_1 )\r\n{\r\nT_2 V_33 ;\r\nV_33 = F_20 ( T_2 , V_3 -> V_34 . V_25 , V_1 -> V_35 - V_1 -> V_36 ) ;\r\nmemcpy ( V_1 -> V_37 + V_1 -> V_36 , V_3 -> V_34 . V_4 , V_33 ) ;\r\nV_1 -> V_36 += V_33 ;\r\nV_3 -> V_34 . V_25 -= V_33 ;\r\nV_3 -> V_34 . V_5 -= V_33 ;\r\nmemmove ( V_3 -> V_34 . V_4 , V_3 -> V_34 . V_4 + V_33 , V_3 -> V_34 . V_5 ) ;\r\n}\r\nT_5 enum V_38 F_21 ( struct V_2 * V_3 ,\r\nstruct V_39 * V_40 ,\r\nstruct V_32 * V_1 )\r\n{\r\nT_2 V_41 ;\r\nif ( V_3 -> V_34 . V_25 > 0 ) {\r\nF_19 ( V_3 , V_1 ) ;\r\nif ( V_3 -> V_34 . V_25 > 0 )\r\nreturn V_42 ;\r\nif ( V_3 -> V_43 == V_44 )\r\nreturn V_44 ;\r\n}\r\nif ( V_3 -> V_34 . V_5 < V_1 -> V_35 - V_1 -> V_36 || V_3 -> V_34 . V_5 == 0 ) {\r\nV_41 = V_1 -> V_36 ;\r\nmemcpy ( V_1 -> V_37 + V_1 -> V_36 , V_3 -> V_34 . V_4 , V_3 -> V_34 . V_5 ) ;\r\nV_1 -> V_36 += V_3 -> V_34 . V_5 ;\r\nV_3 -> V_43 = F_22 ( V_40 , V_1 ) ;\r\nif ( V_3 -> V_43 != V_44\r\n&& ( V_3 -> V_43 != V_42 || V_3 -> V_45 ) )\r\nreturn V_3 -> V_43 ;\r\nF_12 ( V_3 , V_1 -> V_37 , & V_41 , V_1 -> V_36 ) ;\r\nif ( V_3 -> V_43 == V_44 )\r\nreturn V_44 ;\r\nV_3 -> V_34 . V_5 = V_1 -> V_36 - V_41 ;\r\nV_1 -> V_36 -= V_3 -> V_34 . V_5 ;\r\nmemcpy ( V_3 -> V_34 . V_4 , V_1 -> V_37 + V_1 -> V_36 , V_3 -> V_34 . V_5 ) ;\r\nif ( V_1 -> V_36 + V_3 -> V_34 . V_5 < V_1 -> V_35 )\r\nreturn V_42 ;\r\n}\r\nif ( V_1 -> V_36 < V_1 -> V_35 ) {\r\nV_3 -> V_37 = V_1 -> V_37 ;\r\nV_3 -> V_36 = V_1 -> V_36 ;\r\nV_3 -> V_35 = V_1 -> V_35 ;\r\nV_1 -> V_37 = V_3 -> V_34 . V_4 ;\r\nV_1 -> V_36 = V_3 -> V_34 . V_5 ;\r\nV_1 -> V_35 = sizeof( V_3 -> V_34 . V_4 ) ;\r\nV_3 -> V_43 = F_22 ( V_40 , V_1 ) ;\r\nV_3 -> V_34 . V_5 = V_1 -> V_36 ;\r\nV_1 -> V_37 = V_3 -> V_37 ;\r\nV_1 -> V_36 = V_3 -> V_36 ;\r\nV_1 -> V_35 = V_3 -> V_35 ;\r\nif ( V_3 -> V_43 != V_42 && V_3 -> V_43 != V_44 )\r\nreturn V_3 -> V_43 ;\r\nF_12 ( V_3 , V_3 -> V_34 . V_4 , & V_3 -> V_34 . V_25 , V_3 -> V_34 . V_5 ) ;\r\nif ( V_3 -> V_43 == V_44 )\r\nV_3 -> V_34 . V_25 = V_3 -> V_34 . V_5 ;\r\nF_19 ( V_3 , V_1 ) ;\r\nif ( V_3 -> V_34 . V_25 > 0 )\r\nreturn V_42 ;\r\n}\r\nreturn V_3 -> V_43 ;\r\n}\r\nT_5 struct V_2 * F_23 ( bool V_45 )\r\n{\r\nstruct V_2 * V_3 = F_24 ( sizeof( * V_3 ) , V_46 ) ;\r\nif ( V_3 != NULL )\r\nV_3 -> V_45 = V_45 ;\r\nreturn V_3 ;\r\n}\r\nT_5 enum V_38 F_25 ( struct V_2 * V_3 , T_1 V_47 )\r\n{\r\nswitch ( V_47 ) {\r\n#ifdef F_13\r\ncase V_26 :\r\n#endif\r\n#ifdef F_14\r\ncase V_27 :\r\n#endif\r\n#ifdef F_15\r\ncase V_28 :\r\n#endif\r\n#ifdef F_16\r\ncase V_29 :\r\n#endif\r\n#ifdef F_17\r\ncase V_30 :\r\n#endif\r\n#ifdef F_18\r\ncase V_31 :\r\n#endif\r\nbreak;\r\ndefault:\r\nreturn V_48 ;\r\n}\r\nV_3 -> type = V_47 ;\r\nV_3 -> V_43 = V_42 ;\r\nV_3 -> V_15 = 0 ;\r\nV_3 -> V_11 = 0 ;\r\nV_3 -> V_34 . V_25 = 0 ;\r\nV_3 -> V_34 . V_5 = 0 ;\r\nreturn V_42 ;\r\n}
