{"Saurabh K. Tiwary": [0, ["First steps towards SAT-based formal analog verification", ["Saurabh K. Tiwary", "Anubhav Gupta", "Joel R. Phillips", "Claudio Pinello", "Radu Zlatanovici"], "https://doi.org/10.1145/1687399.1687401", "iccad", 2009]], "Anubhav Gupta": [0, ["First steps towards SAT-based formal analog verification", ["Saurabh K. Tiwary", "Anubhav Gupta", "Joel R. Phillips", "Claudio Pinello", "Radu Zlatanovici"], "https://doi.org/10.1145/1687399.1687401", "iccad", 2009]], "Joel R. Phillips": [0, ["First steps towards SAT-based formal analog verification", ["Saurabh K. Tiwary", "Anubhav Gupta", "Joel R. Phillips", "Claudio Pinello", "Radu Zlatanovici"], "https://doi.org/10.1145/1687399.1687401", "iccad", 2009], ["Fast and reliable passivity assessment and enforcement with extended Hamiltonian pencil", ["Zuochang Ye", "Luis Miguel Silveira", "Joel R. Phillips"], "https://doi.org/10.1145/1687399.1687542", "iccad", 2009]], "Claudio Pinello": [0, ["First steps towards SAT-based formal analog verification", ["Saurabh K. Tiwary", "Anubhav Gupta", "Joel R. Phillips", "Claudio Pinello", "Radu Zlatanovici"], "https://doi.org/10.1145/1687399.1687401", "iccad", 2009]], "Radu Zlatanovici": [0, ["First steps towards SAT-based formal analog verification", ["Saurabh K. Tiwary", "Anubhav Gupta", "Joel R. Phillips", "Claudio Pinello", "Radu Zlatanovici"], "https://doi.org/10.1145/1687399.1687401", "iccad", 2009]], "Chih-Jen Hsu": [0, ["Interpolant generation without constructing resolution graph", ["Chih-Jen Hsu", "Shao-Lun Huang", "Chi-An Wu", "Chung-Yang Huang"], "https://doi.org/10.1145/1687399.1687402", "iccad", 2009]], "Shao-Lun Huang": [0, ["Interpolant generation without constructing resolution graph", ["Chih-Jen Hsu", "Shao-Lun Huang", "Chi-An Wu", "Chung-Yang Huang"], "https://doi.org/10.1145/1687399.1687402", "iccad", 2009]], "Chi-An Wu": [0.3467230349779129, ["Interpolant generation without constructing resolution graph", ["Chih-Jen Hsu", "Shao-Lun Huang", "Chi-An Wu", "Chung-Yang Huang"], "https://doi.org/10.1145/1687399.1687402", "iccad", 2009]], "Chung-Yang Huang": [0, ["Interpolant generation without constructing resolution graph", ["Chih-Jen Hsu", "Shao-Lun Huang", "Chi-An Wu", "Chung-Yang Huang"], "https://doi.org/10.1145/1687399.1687402", "iccad", 2009]], "Roberto Bruttomesso": [0, ["A scalable decision procedure for fixed-width bit-vectors", ["Roberto Bruttomesso", "Natasha Sharygina"], "https://doi.org/10.1145/1687399.1687403", "iccad", 2009]], "Natasha Sharygina": [0, ["A scalable decision procedure for fixed-width bit-vectors", ["Roberto Bruttomesso", "Natasha Sharygina"], "https://doi.org/10.1145/1687399.1687403", "iccad", 2009]], "Liang Li": [0, ["Generation of optimal obstacle-avoiding rectilinear Steiner minimum tree", ["Liang Li", "Zaichen Qian", "Evangeline F. Y. Young"], "https://doi.org/10.1145/1687399.1687405", "iccad", 2009]], "Zaichen Qian": [0, ["Generation of optimal obstacle-avoiding rectilinear Steiner minimum tree", ["Liang Li", "Zaichen Qian", "Evangeline F. Y. Young"], "https://doi.org/10.1145/1687399.1687405", "iccad", 2009]], "Evangeline F. Y. Young": [0, ["Generation of optimal obstacle-avoiding rectilinear Steiner minimum tree", ["Liang Li", "Zaichen Qian", "Evangeline F. Y. Young"], "https://doi.org/10.1145/1687399.1687405", "iccad", 2009]], "Chih-Hung Liu": [0, ["Obstacle-avoiding rectilinear Steiner tree construction based on Steiner point selection", ["Chih-Hung Liu", "Shih-Yi Yuan", "Sy-Yen Kuo", "Jung-Hung Weng"], "https://doi.org/10.1145/1687399.1687406", "iccad", 2009]], "Shih-Yi Yuan": [0, ["Obstacle-avoiding rectilinear Steiner tree construction based on Steiner point selection", ["Chih-Hung Liu", "Shih-Yi Yuan", "Sy-Yen Kuo", "Jung-Hung Weng"], "https://doi.org/10.1145/1687399.1687406", "iccad", 2009]], "Sy-Yen Kuo": [0, ["Obstacle-avoiding rectilinear Steiner tree construction based on Steiner point selection", ["Chih-Hung Liu", "Shih-Yi Yuan", "Sy-Yen Kuo", "Jung-Hung Weng"], "https://doi.org/10.1145/1687399.1687406", "iccad", 2009]], "Jung-Hung Weng": [0, ["Obstacle-avoiding rectilinear Steiner tree construction based on Steiner point selection", ["Chih-Hung Liu", "Shih-Yi Yuan", "Sy-Yen Kuo", "Jung-Hung Weng"], "https://doi.org/10.1145/1687399.1687406", "iccad", 2009]], "Fong-Yuan Chang": [3.8753648823330877e-07, ["How to consider shorts and guarantee yield rate improvement for redundant wire insertion", ["Fong-Yuan Chang", "Ren-Song Tsay", "Wai-Kei Mak"], "https://doi.org/10.1145/1687399.1687407", "iccad", 2009]], "Ren-Song Tsay": [0, ["How to consider shorts and guarantee yield rate improvement for redundant wire insertion", ["Fong-Yuan Chang", "Ren-Song Tsay", "Wai-Kei Mak"], "https://doi.org/10.1145/1687399.1687407", "iccad", 2009]], "Wai-Kei Mak": [0, ["How to consider shorts and guarantee yield rate improvement for redundant wire insertion", ["Fong-Yuan Chang", "Ren-Song Tsay", "Wai-Kei Mak"], "https://doi.org/10.1145/1687399.1687407", "iccad", 2009], ["Pad assignment for die-stacking System-in-Package design", ["Yu-Chen Lin", "Wai-Kei Mak", "Chris Chu", "Ting-Chi Wang"], "https://doi.org/10.1145/1687399.1687445", "iccad", 2009]], "Tsun-Ming Tseng": [0, ["Power-switch routing for coarse-grain MTCMOS technologies", ["Tsun-Ming Tseng", "Mango Chia-Tso Chao", "Chien Pang Lu", "Chen Hsing Lo"], "https://doi.org/10.1145/1687399.1687408", "iccad", 2009]], "Mango Chia-Tso Chao": [0, ["Power-switch routing for coarse-grain MTCMOS technologies", ["Tsun-Ming Tseng", "Mango Chia-Tso Chao", "Chien Pang Lu", "Chen Hsing Lo"], "https://doi.org/10.1145/1687399.1687408", "iccad", 2009]], "Chien Pang Lu": [0, ["Power-switch routing for coarse-grain MTCMOS technologies", ["Tsun-Ming Tseng", "Mango Chia-Tso Chao", "Chien Pang Lu", "Chen Hsing Lo"], "https://doi.org/10.1145/1687399.1687408", "iccad", 2009]], "Chen Hsing Lo": [0, ["Power-switch routing for coarse-grain MTCMOS technologies", ["Tsun-Ming Tseng", "Mango Chia-Tso Chao", "Chien Pang Lu", "Chen Hsing Lo"], "https://doi.org/10.1145/1687399.1687408", "iccad", 2009]], "Jason Cong": [0, ["Scheduling with soft constraints", ["Jason Cong", "Bin Liu", "Zhiru Zhang"], "https://doi.org/10.1145/1687399.1687410", "iccad", 2009], ["A rigorous framework for convergent net weighting schemes in timing-driven placement", ["Tony F. Chan", "Jason Cong", "Eric Radke"], "https://doi.org/10.1145/1687399.1687454", "iccad", 2009], ["Parallel multi-level analytical global placement on graphics processing units", ["Jason Cong", "Yi Zou"], "https://doi.org/10.1145/1687399.1687525", "iccad", 2009], ["Automatic memory partitioning and scheduling for throughput and power optimization", ["Jason Cong", "Wei Jiang", "Bin Liu", "Yi Zou"], "https://doi.org/10.1145/1687399.1687528", "iccad", 2009]], "Bin Liu": [0, ["Scheduling with soft constraints", ["Jason Cong", "Bin Liu", "Zhiru Zhang"], "https://doi.org/10.1145/1687399.1687410", "iccad", 2009], ["Automatic memory partitioning and scheduling for throughput and power optimization", ["Jason Cong", "Wei Jiang", "Bin Liu", "Yi Zou"], "https://doi.org/10.1145/1687399.1687528", "iccad", 2009]], "Zhiru Zhang": [0, ["Scheduling with soft constraints", ["Jason Cong", "Bin Liu", "Zhiru Zhang"], "https://doi.org/10.1145/1687399.1687410", "iccad", 2009]], "Muhammad Shafique": [0, ["REMiS: Run-time energy minimization scheme in a reconfigurable processor with dynamic power-gated instruction set", ["Muhammad Shafique", "Lars Bauer", "Jorg Henkel"], "https://doi.org/10.1145/1687399.1687411", "iccad", 2009]], "Lars Bauer": [0, ["REMiS: Run-time energy minimization scheme in a reconfigurable processor with dynamic power-gated instruction set", ["Muhammad Shafique", "Lars Bauer", "Jorg Henkel"], "https://doi.org/10.1145/1687399.1687411", "iccad", 2009]], "Jorg Henkel": [0, ["REMiS: Run-time energy minimization scheme in a reconfigurable processor with dynamic power-gated instruction set", ["Muhammad Shafique", "Lars Bauer", "Jorg Henkel"], "https://doi.org/10.1145/1687399.1687411", "iccad", 2009], ["TAPE: Thermal-aware agent-based power econom multi/many-core architectures", ["Thomas Ebi", "Mohammad Abdullah Al Faruque", "Jorg Henkel"], "https://doi.org/10.1145/1687399.1687457", "iccad", 2009]], "Baoxian Zhao": [0, ["Enhanced reliability-aware power management through shared recovery technique", ["Baoxian Zhao", "Hakan Aydin", "Dakai Zhu"], "https://doi.org/10.1145/1687399.1687412", "iccad", 2009], ["Minimizing expected energy consumption through optimal integration of DVS and DPM", ["Baoxian Zhao", "Hakan Aydin"], "https://doi.org/10.1145/1687399.1687484", "iccad", 2009]], "Hakan Aydin": [0, ["Enhanced reliability-aware power management through shared recovery technique", ["Baoxian Zhao", "Hakan Aydin", "Dakai Zhu"], "https://doi.org/10.1145/1687399.1687412", "iccad", 2009], ["Minimizing expected energy consumption through optimal integration of DVS and DPM", ["Baoxian Zhao", "Hakan Aydin"], "https://doi.org/10.1145/1687399.1687484", "iccad", 2009]], "Dakai Zhu": [0, ["Enhanced reliability-aware power management through shared recovery technique", ["Baoxian Zhao", "Hakan Aydin", "Dakai Zhu"], "https://doi.org/10.1145/1687399.1687412", "iccad", 2009]], "James Tschanz": [0, ["Resilient circuits - Enabling energy-efficient performance and reliability", ["James Tschanz", "Keith A. Bowman", "Chris Wilkerson", "Shih-Lien Lu", "Tanay Karnik"], "https://doi.org/10.1145/1687399.1687414", "iccad", 2009]], "Keith A. Bowman": [0, ["Resilient circuits - Enabling energy-efficient performance and reliability", ["James Tschanz", "Keith A. Bowman", "Chris Wilkerson", "Shih-Lien Lu", "Tanay Karnik"], "https://doi.org/10.1145/1687399.1687414", "iccad", 2009]], "Chris Wilkerson": [0, ["Resilient circuits - Enabling energy-efficient performance and reliability", ["James Tschanz", "Keith A. Bowman", "Chris Wilkerson", "Shih-Lien Lu", "Tanay Karnik"], "https://doi.org/10.1145/1687399.1687414", "iccad", 2009]], "Shih-Lien Lu": [0, ["Resilient circuits - Enabling energy-efficient performance and reliability", ["James Tschanz", "Keith A. Bowman", "Chris Wilkerson", "Shih-Lien Lu", "Tanay Karnik"], "https://doi.org/10.1145/1687399.1687414", "iccad", 2009]], "Tanay Karnik": [0, ["Resilient circuits - Enabling energy-efficient performance and reliability", ["James Tschanz", "Keith A. Bowman", "Chris Wilkerson", "Shih-Lien Lu", "Tanay Karnik"], "https://doi.org/10.1145/1687399.1687414", "iccad", 2009]], "Kishor S. Trivedi": [0, ["Resilience in computer systems and networks", ["Kishor S. Trivedi", "Dong Seong Kim", "Rahul Ghosh"], "https://doi.org/10.1145/1687399.1687415", "iccad", 2009]], "Dong Seong Kim": [0.9978902190923691, ["Resilience in computer systems and networks", ["Kishor S. Trivedi", "Dong Seong Kim", "Rahul Ghosh"], "https://doi.org/10.1145/1687399.1687415", "iccad", 2009]], "Rahul Ghosh": [0, ["Resilience in computer systems and networks", ["Kishor S. Trivedi", "Dong Seong Kim", "Rahul Ghosh"], "https://doi.org/10.1145/1687399.1687415", "iccad", 2009]], "Mingjing Chen": [0, ["Scan power reduction in linear test data compression scheme", ["Mingjing Chen", "Alex Orailoglu"], "https://doi.org/10.1145/1687399.1687417", "iccad", 2009]], "Alex Orailoglu": [0, ["Scan power reduction in linear test data compression scheme", ["Mingjing Chen", "Alex Orailoglu"], "https://doi.org/10.1145/1687399.1687417", "iccad", 2009]], "Nuno Alves": [0, ["Compacting test vector sets via strategic use of implications", ["Nuno Alves", "Jennifer Dworak", "R. Iris Bahar", "Kundan Nepal"], "https://doi.org/10.1145/1687399.1687418", "iccad", 2009]], "Jennifer Dworak": [0, ["Compacting test vector sets via strategic use of implications", ["Nuno Alves", "Jennifer Dworak", "R. Iris Bahar", "Kundan Nepal"], "https://doi.org/10.1145/1687399.1687418", "iccad", 2009]], "R. Iris Bahar": [0, ["Compacting test vector sets via strategic use of implications", ["Nuno Alves", "Jennifer Dworak", "R. Iris Bahar", "Kundan Nepal"], "https://doi.org/10.1145/1687399.1687418", "iccad", 2009]], "Kundan Nepal": [0, ["Compacting test vector sets via strategic use of implications", ["Nuno Alves", "Jennifer Dworak", "R. Iris Bahar", "Kundan Nepal"], "https://doi.org/10.1145/1687399.1687418", "iccad", 2009]], "Jiniun Xionq": [0, ["Pre-ATPG path selection for near optimal post-ATPG process space coverage", ["Jiniun Xionq", "Yiyu Shi", "Vladimir Zolotov", "Chandu Visweswariah"], "https://doi.org/10.1145/1687399.1687419", "iccad", 2009]], "Yiyu Shi": [0, ["Pre-ATPG path selection for near optimal post-ATPG process space coverage", ["Jiniun Xionq", "Yiyu Shi", "Vladimir Zolotov", "Chandu Visweswariah"], "https://doi.org/10.1145/1687399.1687419", "iccad", 2009], ["Joint design-time and post-silicon optimization for digitally tuned analog circuits", ["Wei Yao", "Yiyu Shi", "Lei He", "Sudhakar Pamarti"], "https://doi.org/10.1145/1687399.1687534", "iccad", 2009]], "Vladimir Zolotov": [0, ["Pre-ATPG path selection for near optimal post-ATPG process space coverage", ["Jiniun Xionq", "Yiyu Shi", "Vladimir Zolotov", "Chandu Visweswariah"], "https://doi.org/10.1145/1687399.1687419", "iccad", 2009], ["Voltage binning under process variation", ["Vladimir Zolotov", "Chandu Visweswariah", "Jinjun Xiong"], "https://doi.org/10.1145/1687399.1687480", "iccad", 2009]], "Chandu Visweswariah": [0, ["Pre-ATPG path selection for near optimal post-ATPG process space coverage", ["Jiniun Xionq", "Yiyu Shi", "Vladimir Zolotov", "Chandu Visweswariah"], "https://doi.org/10.1145/1687399.1687419", "iccad", 2009], ["Voltage binning under process variation", ["Vladimir Zolotov", "Chandu Visweswariah", "Jinjun Xiong"], "https://doi.org/10.1145/1687399.1687480", "iccad", 2009]], "Kohei Miyase": [0, ["A novel post-ATPG IR-drop reduction scheme for at-speed scan testing in broadcast-scan-based test compression environment", ["Kohei Miyase", "Yuta Yamato", "Kenji Noda", "Hideaki Ito", "Kazumi Hatayama", "Takashi Aikyo", "Xiaoqing Wen", "Seiji Kajihara"], "https://doi.org/10.1145/1687399.1687420", "iccad", 2009]], "Yuta Yamato": [0, ["A novel post-ATPG IR-drop reduction scheme for at-speed scan testing in broadcast-scan-based test compression environment", ["Kohei Miyase", "Yuta Yamato", "Kenji Noda", "Hideaki Ito", "Kazumi Hatayama", "Takashi Aikyo", "Xiaoqing Wen", "Seiji Kajihara"], "https://doi.org/10.1145/1687399.1687420", "iccad", 2009]], "Kenji Noda": [0, ["A novel post-ATPG IR-drop reduction scheme for at-speed scan testing in broadcast-scan-based test compression environment", ["Kohei Miyase", "Yuta Yamato", "Kenji Noda", "Hideaki Ito", "Kazumi Hatayama", "Takashi Aikyo", "Xiaoqing Wen", "Seiji Kajihara"], "https://doi.org/10.1145/1687399.1687420", "iccad", 2009]], "Hideaki Ito": [0, ["A novel post-ATPG IR-drop reduction scheme for at-speed scan testing in broadcast-scan-based test compression environment", ["Kohei Miyase", "Yuta Yamato", "Kenji Noda", "Hideaki Ito", "Kazumi Hatayama", "Takashi Aikyo", "Xiaoqing Wen", "Seiji Kajihara"], "https://doi.org/10.1145/1687399.1687420", "iccad", 2009]], "Kazumi Hatayama": [0, ["A novel post-ATPG IR-drop reduction scheme for at-speed scan testing in broadcast-scan-based test compression environment", ["Kohei Miyase", "Yuta Yamato", "Kenji Noda", "Hideaki Ito", "Kazumi Hatayama", "Takashi Aikyo", "Xiaoqing Wen", "Seiji Kajihara"], "https://doi.org/10.1145/1687399.1687420", "iccad", 2009]], "Takashi Aikyo": [0, ["A novel post-ATPG IR-drop reduction scheme for at-speed scan testing in broadcast-scan-based test compression environment", ["Kohei Miyase", "Yuta Yamato", "Kenji Noda", "Hideaki Ito", "Kazumi Hatayama", "Takashi Aikyo", "Xiaoqing Wen", "Seiji Kajihara"], "https://doi.org/10.1145/1687399.1687420", "iccad", 2009]], "Xiaoqing Wen": [0, ["A novel post-ATPG IR-drop reduction scheme for at-speed scan testing in broadcast-scan-based test compression environment", ["Kohei Miyase", "Yuta Yamato", "Kenji Noda", "Hideaki Ito", "Kazumi Hatayama", "Takashi Aikyo", "Xiaoqing Wen", "Seiji Kajihara"], "https://doi.org/10.1145/1687399.1687420", "iccad", 2009]], "Seiji Kajihara": [0, ["A novel post-ATPG IR-drop reduction scheme for at-speed scan testing in broadcast-scan-based test compression environment", ["Kohei Miyase", "Yuta Yamato", "Kenji Noda", "Hideaki Ito", "Kazumi Hatayama", "Takashi Aikyo", "Xiaoqing Wen", "Seiji Kajihara"], "https://doi.org/10.1145/1687399.1687420", "iccad", 2009]], "Zhe Feng": [0, ["IPR: In-Place Reconfiguration for FPGA fault tolerance", ["Zhe Feng", "Yu Hu", "Lei He", "Rupak Majumdar"], "https://doi.org/10.1145/1687399.1687422", "iccad", 2009]], "Yu Hu": [0, ["IPR: In-Place Reconfiguration for FPGA fault tolerance", ["Zhe Feng", "Yu Hu", "Lei He", "Rupak Majumdar"], "https://doi.org/10.1145/1687399.1687422", "iccad", 2009]], "Lei He": [0, ["IPR: In-Place Reconfiguration for FPGA fault tolerance", ["Zhe Feng", "Yu Hu", "Lei He", "Rupak Majumdar"], "https://doi.org/10.1145/1687399.1687422", "iccad", 2009], ["Joint design-time and post-silicon optimization for digitally tuned analog circuits", ["Wei Yao", "Yiyu Shi", "Lei He", "Sudhakar Pamarti"], "https://doi.org/10.1145/1687399.1687534", "iccad", 2009]], "Rupak Majumdar": [0, ["IPR: In-Place Reconfiguration for FPGA fault tolerance", ["Zhe Feng", "Yu Hu", "Lei He", "Rupak Majumdar"], "https://doi.org/10.1145/1687399.1687422", "iccad", 2009]], "Somnath Paul": [0, ["A circuit-software co-design approach for improving EDP in reconfigurable frameworks", ["Somnath Paul", "Subho Chatterjee", "Saibal Mukhopadhyay", "Swarup Bhunia"], "https://doi.org/10.1145/1687399.1687423", "iccad", 2009], ["A variation-aware preferential design approach for memory based reconfigurable computing", ["Somnath Paul", "Saibal Mukhopadhyay", "Swarup Bhunia"], "https://doi.org/10.1145/1687399.1687431", "iccad", 2009]], "Subho Chatterjee": [0, ["A circuit-software co-design approach for improving EDP in reconfigurable frameworks", ["Somnath Paul", "Subho Chatterjee", "Saibal Mukhopadhyay", "Swarup Bhunia"], "https://doi.org/10.1145/1687399.1687423", "iccad", 2009], ["A methodology for robust, energy efficient design of Spin-Torque-Transfer RAM arrays at scaled technologies", ["Subho Chatterjee", "Mitchelle Rasquinha", "Sudhakar Yalamanchili", "Saibal Mukhopadhyay"], "https://doi.org/10.1145/1687399.1687489", "iccad", 2009]], "Saibal Mukhopadhyay": [0, ["A circuit-software co-design approach for improving EDP in reconfigurable frameworks", ["Somnath Paul", "Subho Chatterjee", "Saibal Mukhopadhyay", "Swarup Bhunia"], "https://doi.org/10.1145/1687399.1687423", "iccad", 2009], ["A variation-aware preferential design approach for memory based reconfigurable computing", ["Somnath Paul", "Saibal Mukhopadhyay", "Swarup Bhunia"], "https://doi.org/10.1145/1687399.1687431", "iccad", 2009], ["A methodology for robust, energy efficient design of Spin-Torque-Transfer RAM arrays at scaled technologies", ["Subho Chatterjee", "Mitchelle Rasquinha", "Sudhakar Yalamanchili", "Saibal Mukhopadhyay"], "https://doi.org/10.1145/1687399.1687489", "iccad", 2009], ["Yield estimation of SRAM circuits using \"Virtual SRAM Fab\"", ["Aditya Bansal", "Rama N. Singh", "Rouwaida Kanj", "Saibal Mukhopadhyay", "Jin-Fuw Lee", "Emrah Acar", "Amith Singhee", "Keunwoo Kim", "Ching-Te Chuang", "Sani R. Nassif", "Fook-Luen Heng", "Koushik K. Das"], "https://doi.org/10.1145/1687399.1687516", "iccad", 2009]], "Swarup Bhunia": [0, ["A circuit-software co-design approach for improving EDP in reconfigurable frameworks", ["Somnath Paul", "Subho Chatterjee", "Saibal Mukhopadhyay", "Swarup Bhunia"], "https://doi.org/10.1145/1687399.1687423", "iccad", 2009], ["Security against hardware Trojan through a novel application of design obfuscation", ["Rajat Subhra Chakraborty", "Swarup Bhunia"], "https://doi.org/10.1145/1687399.1687424", "iccad", 2009], ["A variation-aware preferential design approach for memory based reconfigurable computing", ["Somnath Paul", "Saibal Mukhopadhyay", "Swarup Bhunia"], "https://doi.org/10.1145/1687399.1687431", "iccad", 2009]], "Rajat Subhra Chakraborty": [0, ["Security against hardware Trojan through a novel application of design obfuscation", ["Rajat Subhra Chakraborty", "Swarup Bhunia"], "https://doi.org/10.1145/1687399.1687424", "iccad", 2009]], "Lang Lin": [0, ["MOLES: Malicious off-chip leakage enabled by side-channels", ["Lang Lin", "Wayne Burleson", "Christof Paar"], "https://doi.org/10.1145/1687399.1687425", "iccad", 2009]], "Wayne Burleson": [0, ["MOLES: Malicious off-chip leakage enabled by side-channels", ["Lang Lin", "Wayne Burleson", "Christof Paar"], "https://doi.org/10.1145/1687399.1687425", "iccad", 2009]], "Christof Paar": [0, ["MOLES: Malicious off-chip leakage enabled by side-channels", ["Lang Lin", "Wayne Burleson", "Christof Paar"], "https://doi.org/10.1145/1687399.1687425", "iccad", 2009]], "Yousra Alkabani": [0, ["Consistency-based characterization for IC Trojan detection", ["Yousra Alkabani", "Farinaz Koushanfar"], "https://doi.org/10.1145/1687399.1687426", "iccad", 2009]], "Farinaz Koushanfar": [0, ["Consistency-based characterization for IC Trojan detection", ["Yousra Alkabani", "Farinaz Koushanfar"], "https://doi.org/10.1145/1687399.1687426", "iccad", 2009]], "Noah Ollikainen": [0, ["SAT-based protein design", ["Noah Ollikainen", "Ellen Sentovich", "Carlos Coelho", "Andreas Kuehlmann", "Tanja Kortemme"], "http://ieeexplore.ieee.org/document/5361301/", "iccad", 2009]], "Ellen Sentovich": [0, ["SAT-based protein design", ["Noah Ollikainen", "Ellen Sentovich", "Carlos Coelho", "Andreas Kuehlmann", "Tanja Kortemme"], "http://ieeexplore.ieee.org/document/5361301/", "iccad", 2009]], "Carlos Coelho": [0, ["SAT-based protein design", ["Noah Ollikainen", "Ellen Sentovich", "Carlos Coelho", "Andreas Kuehlmann", "Tanja Kortemme"], "http://ieeexplore.ieee.org/document/5361301/", "iccad", 2009]], "Andreas Kuehlmann": [0, ["SAT-based protein design", ["Noah Ollikainen", "Ellen Sentovich", "Carlos Coelho", "Andreas Kuehlmann", "Tanja Kortemme"], "http://ieeexplore.ieee.org/document/5361301/", "iccad", 2009]], "Tanja Kortemme": [0, ["SAT-based protein design", ["Noah Ollikainen", "Ellen Sentovich", "Carlos Coelho", "Andreas Kuehlmann", "Tanja Kortemme"], "http://ieeexplore.ieee.org/document/5361301/", "iccad", 2009]], "Adam Shea": [0, ["Synthesizing sequential register-based computation with biochemistry", ["Adam Shea", "Marc D. Riedel", "Brian Fett", "Keshab K. Parhi"], "http://ieeexplore.ieee.org/document/5361302/", "iccad", 2009]], "Marc D. Riedel": [0, ["Synthesizing sequential register-based computation with biochemistry", ["Adam Shea", "Marc D. Riedel", "Brian Fett", "Keshab K. Parhi"], "http://ieeexplore.ieee.org/document/5361302/", "iccad", 2009], ["The synthesis of combinational logic to generate probabilities", ["Weikang Qian", "Marc D. Riedel", "Kia Bazargan", "David J. Lilja"], "https://doi.org/10.1145/1687399.1687470", "iccad", 2009]], "Brian Fett": [0, ["Synthesizing sequential register-based computation with biochemistry", ["Adam Shea", "Marc D. Riedel", "Brian Fett", "Keshab K. Parhi"], "http://ieeexplore.ieee.org/document/5361302/", "iccad", 2009]], "Keshab K. Parhi": [0, ["Synthesizing sequential register-based computation with biochemistry", ["Adam Shea", "Marc D. Riedel", "Brian Fett", "Keshab K. Parhi"], "http://ieeexplore.ieee.org/document/5361302/", "iccad", 2009]], "Ehsan Ullah": [0, ["An algorithm for identifying dominant-edge metabolic pathways", ["Ehsan Ullah", "Kyongbum Lee", "Soha Hassoun"], "http://ieeexplore.ieee.org/document/5361299/", "iccad", 2009]], "Kyongbum Lee": [0.8375671207904816, ["An algorithm for identifying dominant-edge metabolic pathways", ["Ehsan Ullah", "Kyongbum Lee", "Soha Hassoun"], "http://ieeexplore.ieee.org/document/5361299/", "iccad", 2009]], "Soha Hassoun": [0, ["An algorithm for identifying dominant-edge metabolic pathways", ["Ehsan Ullah", "Kyongbum Lee", "Soha Hassoun"], "http://ieeexplore.ieee.org/document/5361299/", "iccad", 2009]], "Tsung-Wei Huang": [0, ["A contamination aware droplet routing algorithm for digital microfluidic biochips", ["Tsung-Wei Huang", "Chun-Hsien Lin", "Tsung-Yi Ho"], "http://ieeexplore.ieee.org/document/5361300/", "iccad", 2009]], "Chun-Hsien Lin": [0, ["A contamination aware droplet routing algorithm for digital microfluidic biochips", ["Tsung-Wei Huang", "Chun-Hsien Lin", "Tsung-Yi Ho"], "http://ieeexplore.ieee.org/document/5361300/", "iccad", 2009]], "Tsung-Yi Ho": [0, ["A contamination aware droplet routing algorithm for digital microfluidic biochips", ["Tsung-Wei Huang", "Chun-Hsien Lin", "Tsung-Yi Ho"], "http://ieeexplore.ieee.org/document/5361300/", "iccad", 2009]], "Huan-Kai Peng": [0, ["On soft error rate analysis of scaled CMOS designs - A statistical perspective", ["Huan-Kai Peng", "Charles H.-P. Wen", "Jayanta Bhadra"], "https://doi.org/10.1145/1687399.1687428", "iccad", 2009]], "Charles H.-P. Wen": [0, ["On soft error rate analysis of scaled CMOS designs - A statistical perspective", ["Huan-Kai Peng", "Charles H.-P. Wen", "Jayanta Bhadra"], "https://doi.org/10.1145/1687399.1687428", "iccad", 2009]], "Jayanta Bhadra": [0, ["On soft error rate analysis of scaled CMOS designs - A statistical perspective", ["Huan-Kai Peng", "Charles H.-P. Wen", "Jayanta Bhadra"], "https://doi.org/10.1145/1687399.1687428", "iccad", 2009]], "Balaji Vaidyanathan": [0, ["Intrinsic NBTI-variability aware statistical pipeline performance assessment and tuning", ["Balaji Vaidyanathan", "Anthony S. Oates", "Yuan Xie"], "https://doi.org/10.1145/1687399.1687429", "iccad", 2009]], "Anthony S. Oates": [0, ["Intrinsic NBTI-variability aware statistical pipeline performance assessment and tuning", ["Balaji Vaidyanathan", "Anthony S. Oates", "Yuan Xie"], "https://doi.org/10.1145/1687399.1687429", "iccad", 2009]], "Yuan Xie": [0, ["Intrinsic NBTI-variability aware statistical pipeline performance assessment and tuning", ["Balaji Vaidyanathan", "Anthony S. Oates", "Yuan Xie"], "https://doi.org/10.1145/1687399.1687429", "iccad", 2009], ["PCRAMsim: System-level performance, energy, and area modeling for Phase-Change RAM", ["Xiangyu Dong", "Norman P. Jouppi", "Yuan Xie"], "https://doi.org/10.1145/1687399.1687449", "iccad", 2009]], "Lu Wan": [0, ["DynaTune: Circuit-level optimization for timing speculation considering dynamic path behavior", ["Lu Wan", "Deming Chen"], "https://doi.org/10.1145/1687399.1687430", "iccad", 2009]], "Deming Chen": [0, ["DynaTune: Circuit-level optimization for timing speculation considering dynamic path behavior", ["Lu Wan", "Deming Chen"], "https://doi.org/10.1145/1687399.1687430", "iccad", 2009]], "Xin Zhao": [0, ["Pre-bond testable low-power clock tree design for 3D stacked ICs", ["Xin Zhao", "Dean L. Lewis", "Hsien-Hsin S. Lee", "Sung Kyu Lim"], "https://doi.org/10.1145/1687399.1687433", "iccad", 2009]], "Dean L. Lewis": [0, ["Pre-bond testable low-power clock tree design for 3D stacked ICs", ["Xin Zhao", "Dean L. Lewis", "Hsien-Hsin S. Lee", "Sung Kyu Lim"], "https://doi.org/10.1145/1687399.1687433", "iccad", 2009]], "Hsien-Hsin S. Lee": [3.7107883432696553e-09, ["Pre-bond testable low-power clock tree design for 3D stacked ICs", ["Xin Zhao", "Dean L. Lewis", "Hsien-Hsin S. Lee", "Sung Kyu Lim"], "https://doi.org/10.1145/1687399.1687433", "iccad", 2009]], "Sung Kyu Lim": [0.9975332617759705, ["Pre-bond testable low-power clock tree design for 3D stacked ICs", ["Xin Zhao", "Dean L. Lewis", "Hsien-Hsin S. Lee", "Sung Kyu Lim"], "https://doi.org/10.1145/1687399.1687433", "iccad", 2009], ["Multi-functional interconnect co-optimization for fast and reliable 3D stacked ICs", ["Young-Joon Lee", "Rohan Goel", "Sung Kyu Lim"], "https://doi.org/10.1145/1687399.1687519", "iccad", 2009], ["A study of Through-Silicon-Via impact on the 3D stacked IC layout", ["Daehyun Kim", "Krit Athikulwongse", "Sung Kyu Lim"], "https://doi.org/10.1145/1687399.1687524", "iccad", 2009]], "Li Jiang": [0, ["Layout-driven test-architecture design and optimization for 3D SoCs under pre-bond test-pin-count constraint", ["Li Jiang", "Qiang Xu", "Krishnendu Chakrabarty", "T. M. Mak"], "https://doi.org/10.1145/1687399.1687434", "iccad", 2009]], "Qiang Xu": [0, ["Layout-driven test-architecture design and optimization for 3D SoCs under pre-bond test-pin-count constraint", ["Li Jiang", "Qiang Xu", "Krishnendu Chakrabarty", "T. M. Mak"], "https://doi.org/10.1145/1687399.1687434", "iccad", 2009]], "Krishnendu Chakrabarty": [0, ["Layout-driven test-architecture design and optimization for 3D SoCs under pre-bond test-pin-count constraint", ["Li Jiang", "Qiang Xu", "Krishnendu Chakrabarty", "T. M. Mak"], "https://doi.org/10.1145/1687399.1687434", "iccad", 2009]], "T. M. Mak": [0, ["Layout-driven test-architecture design and optimization for 3D SoCs under pre-bond test-pin-count constraint", ["Li Jiang", "Qiang Xu", "Krishnendu Chakrabarty", "T. M. Mak"], "https://doi.org/10.1145/1687399.1687434", "iccad", 2009]], "Tzuo-Fan Chien": [0, ["BIST design optimization for large-scale embedded memory cores", ["Tzuo-Fan Chien", "Wen-Chi Chao", "James Chien-Mo Li", "Yao-Wen Chang", "Kuan-Yu Liao", "Ming-Tung Chang", "Min-Hsiu Tsai", "Chih-Mou Tseng"], "https://doi.org/10.1145/1687399.1687435", "iccad", 2009]], "Wen-Chi Chao": [0, ["BIST design optimization for large-scale embedded memory cores", ["Tzuo-Fan Chien", "Wen-Chi Chao", "James Chien-Mo Li", "Yao-Wen Chang", "Kuan-Yu Liao", "Ming-Tung Chang", "Min-Hsiu Tsai", "Chih-Mou Tseng"], "https://doi.org/10.1145/1687399.1687435", "iccad", 2009]], "James Chien-Mo Li": [0, ["BIST design optimization for large-scale embedded memory cores", ["Tzuo-Fan Chien", "Wen-Chi Chao", "James Chien-Mo Li", "Yao-Wen Chang", "Kuan-Yu Liao", "Ming-Tung Chang", "Min-Hsiu Tsai", "Chih-Mou Tseng"], "https://doi.org/10.1145/1687399.1687435", "iccad", 2009]], "Yao-Wen Chang": [4.253035257306692e-08, ["BIST design optimization for large-scale embedded memory cores", ["Tzuo-Fan Chien", "Wen-Chi Chao", "James Chien-Mo Li", "Yao-Wen Chang", "Kuan-Yu Liao", "Ming-Tung Chang", "Min-Hsiu Tsai", "Chih-Mou Tseng"], "https://doi.org/10.1145/1687399.1687435", "iccad", 2009], ["An efficient pre-assignment routing algorithm for flip-chip designs", ["Po-Wei Lee", "Chung-Wei Lin", "Yao-Wen Chang", "Chin-Fang Shen", "Wei-Chih Tseng"], "https://doi.org/10.1145/1687399.1687443", "iccad", 2009], ["Simultaneous layout migration and decomposition for double patterning technology", ["Chin-Hsiung Hsu", "Yao-Wen Chang", "Sani R. Nassif"], "https://doi.org/10.1145/1687399.1687510", "iccad", 2009], ["Voltage-drop aware analytical placement by global power spreading for mixed-size circuit designs", ["Yi-Lin Chuang", "Po-Wei Lee", "Yao-Wen Chang"], "https://doi.org/10.1145/1687399.1687523", "iccad", 2009]], "Kuan-Yu Liao": [0, ["BIST design optimization for large-scale embedded memory cores", ["Tzuo-Fan Chien", "Wen-Chi Chao", "James Chien-Mo Li", "Yao-Wen Chang", "Kuan-Yu Liao", "Ming-Tung Chang", "Min-Hsiu Tsai", "Chih-Mou Tseng"], "https://doi.org/10.1145/1687399.1687435", "iccad", 2009]], "Ming-Tung Chang": [1.7371170997648733e-05, ["BIST design optimization for large-scale embedded memory cores", ["Tzuo-Fan Chien", "Wen-Chi Chao", "James Chien-Mo Li", "Yao-Wen Chang", "Kuan-Yu Liao", "Ming-Tung Chang", "Min-Hsiu Tsai", "Chih-Mou Tseng"], "https://doi.org/10.1145/1687399.1687435", "iccad", 2009]], "Min-Hsiu Tsai": [0, ["BIST design optimization for large-scale embedded memory cores", ["Tzuo-Fan Chien", "Wen-Chi Chao", "James Chien-Mo Li", "Yao-Wen Chang", "Kuan-Yu Liao", "Ming-Tung Chang", "Min-Hsiu Tsai", "Chih-Mou Tseng"], "https://doi.org/10.1145/1687399.1687435", "iccad", 2009]], "Chih-Mou Tseng": [0, ["BIST design optimization for large-scale embedded memory cores", ["Tzuo-Fan Chien", "Wen-Chi Chao", "James Chien-Mo Li", "Yao-Wen Chang", "Kuan-Yu Liao", "Ming-Tung Chang", "Min-Hsiu Tsai", "Chih-Mou Tseng"], "https://doi.org/10.1145/1687399.1687435", "iccad", 2009]], "Yanjing Li": [0, ["Operating system scheduling for efficient online self-test in robust systems", ["Yanjing Li", "Onur Mutlu", "Subhasish Mitra"], "https://doi.org/10.1145/1687399.1687436", "iccad", 2009]], "Onur Mutlu": [0, ["Operating system scheduling for efficient online self-test in robust systems", ["Yanjing Li", "Onur Mutlu", "Subhasish Mitra"], "https://doi.org/10.1145/1687399.1687436", "iccad", 2009]], "Subhasish Mitra": [0, ["Operating system scheduling for efficient online self-test in robust systems", ["Yanjing Li", "Onur Mutlu", "Subhasish Mitra"], "https://doi.org/10.1145/1687399.1687436", "iccad", 2009], ["Nanoelectromechanical (NEM) relays integrated with CMOS SRAM for improved stability and low leakage", ["Soogine Chong", "Kerem Akarvardar", "Roozbeh Parsa", "Jun-Bo Yoon", "Roger T. Howe", "Subhasish Mitra", "H.-S. Philip Wong"], "https://doi.org/10.1145/1687399.1687490", "iccad", 2009]], "Khaled R. Heloue": [0, ["Quantifying robustness metrics in parameterized static timing analysis", ["Khaled R. Heloue", "Chandramouli V. Kashyap", "Farid N. Najm"], "https://doi.org/10.1145/1687399.1687438", "iccad", 2009], ["PSTA-based branch and bound approach to the silicon speedpath isolation problem", ["Sari Onaissi", "Khaled R. Heloue", "Farid N. Najm"], "https://doi.org/10.1145/1687399.1687439", "iccad", 2009]], "Chandramouli V. Kashyap": [0, ["Quantifying robustness metrics in parameterized static timing analysis", ["Khaled R. Heloue", "Chandramouli V. Kashyap", "Farid N. Najm"], "https://doi.org/10.1145/1687399.1687438", "iccad", 2009]], "Farid N. Najm": [0, ["Quantifying robustness metrics in parameterized static timing analysis", ["Khaled R. Heloue", "Chandramouli V. Kashyap", "Farid N. Najm"], "https://doi.org/10.1145/1687399.1687438", "iccad", 2009], ["PSTA-based branch and bound approach to the silicon speedpath isolation problem", ["Sari Onaissi", "Khaled R. Heloue", "Farid N. Najm"], "https://doi.org/10.1145/1687399.1687439", "iccad", 2009]], "Sari Onaissi": [0, ["PSTA-based branch and bound approach to the silicon speedpath isolation problem", ["Sari Onaissi", "Khaled R. Heloue", "Farid N. Najm"], "https://doi.org/10.1145/1687399.1687439", "iccad", 2009]], "Murthy Palla": [0, ["Timing Arc based logic analysis for false noise reduction", ["Murthy Palla", "Jens Bargfrede", "Stephan Eggersgluss", "Walter Anheier", "Rolf Drechsler"], "https://doi.org/10.1145/1687399.1687440", "iccad", 2009]], "Jens Bargfrede": [0, ["Timing Arc based logic analysis for false noise reduction", ["Murthy Palla", "Jens Bargfrede", "Stephan Eggersgluss", "Walter Anheier", "Rolf Drechsler"], "https://doi.org/10.1145/1687399.1687440", "iccad", 2009]], "Stephan Eggersgluss": [0, ["Timing Arc based logic analysis for false noise reduction", ["Murthy Palla", "Jens Bargfrede", "Stephan Eggersgluss", "Walter Anheier", "Rolf Drechsler"], "https://doi.org/10.1145/1687399.1687440", "iccad", 2009]], "Walter Anheier": [0, ["Timing Arc based logic analysis for false noise reduction", ["Murthy Palla", "Jens Bargfrede", "Stephan Eggersgluss", "Walter Anheier", "Rolf Drechsler"], "https://doi.org/10.1145/1687399.1687440", "iccad", 2009]], "Rolf Drechsler": [0, ["Timing Arc based logic analysis for false noise reduction", ["Murthy Palla", "Jens Bargfrede", "Stephan Eggersgluss", "Walter Anheier", "Rolf Drechsler"], "https://doi.org/10.1145/1687399.1687440", "iccad", 2009]], "Muhammet Mustafa Ozdal": [0, ["Exact route matching algorithms for analog and mixed signal integrated circuits", ["Muhammet Mustafa Ozdal", "Renato Fernandes Hentschke"], "https://doi.org/10.1145/1687399.1687442", "iccad", 2009]], "Renato Fernandes Hentschke": [0, ["Exact route matching algorithms for analog and mixed signal integrated circuits", ["Muhammet Mustafa Ozdal", "Renato Fernandes Hentschke"], "https://doi.org/10.1145/1687399.1687442", "iccad", 2009]], "Po-Wei Lee": [5.115342389672151e-07, ["An efficient pre-assignment routing algorithm for flip-chip designs", ["Po-Wei Lee", "Chung-Wei Lin", "Yao-Wen Chang", "Chin-Fang Shen", "Wei-Chih Tseng"], "https://doi.org/10.1145/1687399.1687443", "iccad", 2009], ["Voltage-drop aware analytical placement by global power spreading for mixed-size circuit designs", ["Yi-Lin Chuang", "Po-Wei Lee", "Yao-Wen Chang"], "https://doi.org/10.1145/1687399.1687523", "iccad", 2009]], "Chung-Wei Lin": [0, ["An efficient pre-assignment routing algorithm for flip-chip designs", ["Po-Wei Lee", "Chung-Wei Lin", "Yao-Wen Chang", "Chin-Fang Shen", "Wei-Chih Tseng"], "https://doi.org/10.1145/1687399.1687443", "iccad", 2009]], "Chin-Fang Shen": [0, ["An efficient pre-assignment routing algorithm for flip-chip designs", ["Po-Wei Lee", "Chung-Wei Lin", "Yao-Wen Chang", "Chin-Fang Shen", "Wei-Chih Tseng"], "https://doi.org/10.1145/1687399.1687443", "iccad", 2009]], "Wei-Chih Tseng": [0, ["An efficient pre-assignment routing algorithm for flip-chip designs", ["Po-Wei Lee", "Chung-Wei Lin", "Yao-Wen Chang", "Chin-Fang Shen", "Wei-Chih Tseng"], "https://doi.org/10.1145/1687399.1687443", "iccad", 2009]], "Tan Yan": [0, ["Optimal layer assignment for escape routing of buses", ["Tan Yan", "Hui Kong", "Martin D. F. Wong"], "https://doi.org/10.1145/1687399.1687444", "iccad", 2009]], "Hui Kong": [0.3193846419453621, ["Optimal layer assignment for escape routing of buses", ["Tan Yan", "Hui Kong", "Martin D. F. Wong"], "https://doi.org/10.1145/1687399.1687444", "iccad", 2009]], "Martin D. F. Wong": [0, ["Optimal layer assignment for escape routing of buses", ["Tan Yan", "Hui Kong", "Martin D. F. Wong"], "https://doi.org/10.1145/1687399.1687444", "iccad", 2009]], "Yu-Chen Lin": [0, ["Pad assignment for die-stacking System-in-Package design", ["Yu-Chen Lin", "Wai-Kei Mak", "Chris Chu", "Ting-Chi Wang"], "https://doi.org/10.1145/1687399.1687445", "iccad", 2009]], "Chris Chu": [5.475139508437366e-10, ["Pad assignment for die-stacking System-in-Package design", ["Yu-Chen Lin", "Wai-Kei Mak", "Chris Chu", "Ting-Chi Wang"], "https://doi.org/10.1145/1687399.1687445", "iccad", 2009], ["CROP: Fast and effective congestion refinement of placement", ["Yanheng Zhang", "Chris Chu"], "https://doi.org/10.1145/1687399.1687465", "iccad", 2009], ["GREMA: Graph reduction based efficient mask assignment for double patterning technology", ["Yue Xu", "Chris Chu"], "https://doi.org/10.1145/1687399.1687511", "iccad", 2009]], "Ting-Chi Wang": [7.577638996281166e-07, ["Pad assignment for die-stacking System-in-Package design", ["Yu-Chen Lin", "Wai-Kei Mak", "Chris Chu", "Ting-Chi Wang"], "https://doi.org/10.1145/1687399.1687445", "iccad", 2009]], "Hitoshi Mizunuma": [0, ["Thermal modeling for 3D-ICs with integrated microchannel cooling", ["Hitoshi Mizunuma", "Chia-Lin Yang", "Yi-Chang Lu"], "https://doi.org/10.1145/1687399.1687447", "iccad", 2009]], "Chia-Lin Yang": [0.0003973046550527215, ["Thermal modeling for 3D-ICs with integrated microchannel cooling", ["Hitoshi Mizunuma", "Chia-Lin Yang", "Yi-Chang Lu"], "https://doi.org/10.1145/1687399.1687447", "iccad", 2009]], "Yi-Chang Lu": [0, ["Thermal modeling for 3D-ICs with integrated microchannel cooling", ["Hitoshi Mizunuma", "Chia-Lin Yang", "Yi-Chang Lu"], "https://doi.org/10.1145/1687399.1687447", "iccad", 2009]], "Ping Zhou": [0, ["Energy reduction for STT-RAM using early write termination", ["Ping Zhou", "Bo Zhao", "Jun Yang", "Youtao Zhang"], "https://doi.org/10.1145/1687399.1687448", "iccad", 2009]], "Bo Zhao": [0, ["Energy reduction for STT-RAM using early write termination", ["Ping Zhou", "Bo Zhao", "Jun Yang", "Youtao Zhang"], "https://doi.org/10.1145/1687399.1687448", "iccad", 2009]], "Jun Yang": [0.07243982143700123, ["Energy reduction for STT-RAM using early write termination", ["Ping Zhou", "Bo Zhao", "Jun Yang", "Youtao Zhang"], "https://doi.org/10.1145/1687399.1687448", "iccad", 2009]], "Youtao Zhang": [0, ["Energy reduction for STT-RAM using early write termination", ["Ping Zhou", "Bo Zhao", "Jun Yang", "Youtao Zhang"], "https://doi.org/10.1145/1687399.1687448", "iccad", 2009]], "Xiangyu Dong": [2.4160663656402903e-06, ["PCRAMsim: System-level performance, energy, and area modeling for Phase-Change RAM", ["Xiangyu Dong", "Norman P. Jouppi", "Yuan Xie"], "https://doi.org/10.1145/1687399.1687449", "iccad", 2009]], "Norman P. Jouppi": [0, ["PCRAMsim: System-level performance, energy, and area modeling for Phase-Change RAM", ["Xiangyu Dong", "Norman P. Jouppi", "Yuan Xie"], "https://doi.org/10.1145/1687399.1687449", "iccad", 2009]], "John F. Croix": [0, ["Introduction to GPU programming for EDA", ["John F. Croix", "Sunil P. Khatri"], "https://doi.org/10.1145/1687399.1687451", "iccad", 2009]], "Sunil P. Khatri": [0, ["Introduction to GPU programming for EDA", ["John F. Croix", "Sunil P. Khatri"], "https://doi.org/10.1145/1687399.1687451", "iccad", 2009]], "Yujia Feng": [0, ["The epsilon-approximation to discrete VT assignment for leakage power minimization", ["Yujia Feng", "Shiyan Hu"], "https://doi.org/10.1145/1687399.1687453", "iccad", 2009]], "Shiyan Hu": [0, ["The epsilon-approximation to discrete VT assignment for leakage power minimization", ["Yujia Feng", "Shiyan Hu"], "https://doi.org/10.1145/1687399.1687453", "iccad", 2009]], "Tony F. Chan": [0, ["A rigorous framework for convergent net weighting schemes in timing-driven placement", ["Tony F. Chan", "Jason Cong", "Eric Radke"], "https://doi.org/10.1145/1687399.1687454", "iccad", 2009]], "Eric Radke": [0, ["A rigorous framework for convergent net weighting schemes in timing-driven placement", ["Tony F. Chan", "Jason Cong", "Eric Radke"], "https://doi.org/10.1145/1687399.1687454", "iccad", 2009]], "Zuochang Ye": [1.9778218529609148e-07, ["An efficient algorithm for modeling spatially-correlated process variation in statistical full-chip leakage analysis", ["Zuochang Ye", "Zhiping Yu"], "https://doi.org/10.1145/1687399.1687455", "iccad", 2009], ["Layout-dependent STI stress analysis and stress-aware RF/analog circuit design optimization", ["Jiying Xue", "Zuochang Ye", "Yangdong Deng", "Hongrui Wang", "Liu Yang", "Zhiping Yu"], "https://doi.org/10.1145/1687399.1687497", "iccad", 2009], ["Fast and reliable passivity assessment and enforcement with extended Hamiltonian pencil", ["Zuochang Ye", "Luis Miguel Silveira", "Joel R. Phillips"], "https://doi.org/10.1145/1687399.1687542", "iccad", 2009]], "Zhiping Yu": [2.4381158550412785e-11, ["An efficient algorithm for modeling spatially-correlated process variation in statistical full-chip leakage analysis", ["Zuochang Ye", "Zhiping Yu"], "https://doi.org/10.1145/1687399.1687455", "iccad", 2009], ["Layout-dependent STI stress analysis and stress-aware RF/analog circuit design optimization", ["Jiying Xue", "Zuochang Ye", "Yangdong Deng", "Hongrui Wang", "Liu Yang", "Zhiping Yu"], "https://doi.org/10.1145/1687399.1687497", "iccad", 2009]], "Thomas Ebi": [0, ["TAPE: Thermal-aware agent-based power econom multi/many-core architectures", ["Thomas Ebi", "Mohammad Abdullah Al Faruque", "Jorg Henkel"], "https://doi.org/10.1145/1687399.1687457", "iccad", 2009]], "Mohammad Abdullah Al Faruque": [0, ["TAPE: Thermal-aware agent-based power econom multi/many-core architectures", ["Thomas Ebi", "Mohammad Abdullah Al Faruque", "Jorg Henkel"], "https://doi.org/10.1145/1687399.1687457", "iccad", 2009]], "Vinay Hanumaiah": [0, ["Maximizing performance of thermally constrained multi-core processors by dynamic voltage and frequency control", ["Vinay Hanumaiah", "Sarma B. K. Vrudhula", "Karam S. Chatha"], "https://doi.org/10.1145/1687399.1687458", "iccad", 2009]], "Sarma B. K. Vrudhula": [0, ["Maximizing performance of thermally constrained multi-core processors by dynamic voltage and frequency control", ["Vinay Hanumaiah", "Sarma B. K. Vrudhula", "Karam S. Chatha"], "https://doi.org/10.1145/1687399.1687458", "iccad", 2009]], "Karam S. Chatha": [0, ["Maximizing performance of thermally constrained multi-core processors by dynamic voltage and frequency control", ["Vinay Hanumaiah", "Sarma B. K. Vrudhula", "Karam S. Chatha"], "https://doi.org/10.1145/1687399.1687458", "iccad", 2009]], "Ramkumar Jayaseelan": [0, ["A hybrid local-global approach for multi-core thermal management", ["Ramkumar Jayaseelan", "Tulika Mitra"], "https://doi.org/10.1145/1687399.1687459", "iccad", 2009]], "Tulika Mitra": [0, ["A hybrid local-global approach for multi-core thermal management", ["Ramkumar Jayaseelan", "Tulika Mitra"], "https://doi.org/10.1145/1687399.1687459", "iccad", 2009]], "Jaeyong Chung": [0.9440060257911682, ["A hierarchy of subgraphs underlying a timing graph and its use in capturing topological correlation in SSTA", ["Jaeyong Chung", "Jacob A. Abraham"], "https://doi.org/10.1145/1687399.1687461", "iccad", 2009]], "Jacob A. Abraham": [0, ["A hierarchy of subgraphs underlying a timing graph and its use in capturing topological correlation in SSTA", ["Jaeyong Chung", "Jacob A. Abraham"], "https://doi.org/10.1145/1687399.1687461", "iccad", 2009]], "Min Gong": [0.05315150320529938, ["Binning optimization based on SSTA for transparently-latched circuits", ["Min Gong", "Hai Zhou", "Jun Tao", "Xuan Zeng"], "https://doi.org/10.1145/1687399.1687462", "iccad", 2009]], "Hai Zhou": [0, ["Binning optimization based on SSTA for transparently-latched circuits", ["Min Gong", "Hai Zhou", "Jun Tao", "Xuan Zeng"], "https://doi.org/10.1145/1687399.1687462", "iccad", 2009]], "Jun Tao": [0, ["Binning optimization based on SSTA for transparently-latched circuits", ["Min Gong", "Hai Zhou", "Jun Tao", "Xuan Zeng"], "https://doi.org/10.1145/1687399.1687462", "iccad", 2009]], "Xuan Zeng": [0, ["Binning optimization based on SSTA for transparently-latched circuits", ["Min Gong", "Hai Zhou", "Jun Tao", "Xuan Zeng"], "https://doi.org/10.1145/1687399.1687462", "iccad", 2009]], "Bing Li": [0, ["Timing model extraction for sequential circuits considering process variations", ["Bing Li", "Ning Chen", "Ulf Schlichtmann"], "https://doi.org/10.1145/1687399.1687463", "iccad", 2009]], "Ning Chen": [0, ["Timing model extraction for sequential circuits considering process variations", ["Bing Li", "Ning Chen", "Ulf Schlichtmann"], "https://doi.org/10.1145/1687399.1687463", "iccad", 2009]], "Ulf Schlichtmann": [0, ["Timing model extraction for sequential circuits considering process variations", ["Bing Li", "Ning Chen", "Ulf Schlichtmann"], "https://doi.org/10.1145/1687399.1687463", "iccad", 2009]], "Yanheng Zhang": [0, ["CROP: Fast and effective congestion refinement of placement", ["Yanheng Zhang", "Chris Chu"], "https://doi.org/10.1145/1687399.1687465", "iccad", 2009]], "Ke-Ren Dai": [0, ["GRPlacer: Improving routability and wire-length of global routing with circuit replacement", ["Ke-Ren Dai", "Chien-Hung Lu", "Yih-Lang Li"], "https://doi.org/10.1145/1687399.1687466", "iccad", 2009]], "Chien-Hung Lu": [0, ["GRPlacer: Improving routability and wire-length of global routing with circuit replacement", ["Ke-Ren Dai", "Chien-Hung Lu", "Yih-Lang Li"], "https://doi.org/10.1145/1687399.1687466", "iccad", 2009]], "Yih-Lang Li": [0, ["GRPlacer: Improving routability and wire-length of global routing with circuit replacement", ["Ke-Ren Dai", "Chien-Hung Lu", "Yih-Lang Li"], "https://doi.org/10.1145/1687399.1687466", "iccad", 2009]], "Jarrod A. Roy": [0, ["CRISP: Congestion reduction by iterated spreading during placement", ["Jarrod A. Roy", "Natarajan Viswanathan", "Gi-Joon Nam", "Charles J. Alpert", "Igor L. Markov"], "https://doi.org/10.1145/1687399.1687467", "iccad", 2009]], "Natarajan Viswanathan": [0, ["CRISP: Congestion reduction by iterated spreading during placement", ["Jarrod A. Roy", "Natarajan Viswanathan", "Gi-Joon Nam", "Charles J. Alpert", "Igor L. Markov"], "https://doi.org/10.1145/1687399.1687467", "iccad", 2009]], "Gi-Joon Nam": [0.9842500239610672, ["CRISP: Congestion reduction by iterated spreading during placement", ["Jarrod A. Roy", "Natarajan Viswanathan", "Gi-Joon Nam", "Charles J. Alpert", "Igor L. Markov"], "https://doi.org/10.1145/1687399.1687467", "iccad", 2009]], "Charles J. Alpert": [0, ["CRISP: Congestion reduction by iterated spreading during placement", ["Jarrod A. Roy", "Natarajan Viswanathan", "Gi-Joon Nam", "Charles J. Alpert", "Igor L. Markov"], "https://doi.org/10.1145/1687399.1687467", "iccad", 2009]], "Igor L. Markov": [0, ["CRISP: Congestion reduction by iterated spreading during placement", ["Jarrod A. Roy", "Natarajan Viswanathan", "Gi-Joon Nam", "Charles J. Alpert", "Igor L. Markov"], "https://doi.org/10.1145/1687399.1687467", "iccad", 2009]], "Kalliopi Tsota": [0, ["A study of routability estimation and clustering in placement", ["Kalliopi Tsota", "Cheng-Kok Koh", "Venkataramanan Balakrishnan"], "https://doi.org/10.1145/1687399.1687468", "iccad", 2009]], "Cheng-Kok Koh": [0.0002752652144408785, ["A study of routability estimation and clustering in placement", ["Kalliopi Tsota", "Cheng-Kok Koh", "Venkataramanan Balakrishnan"], "https://doi.org/10.1145/1687399.1687468", "iccad", 2009]], "Venkataramanan Balakrishnan": [0, ["A study of routability estimation and clustering in placement", ["Kalliopi Tsota", "Cheng-Kok Koh", "Venkataramanan Balakrishnan"], "https://doi.org/10.1145/1687399.1687468", "iccad", 2009]], "Weikang Qian": [0, ["The synthesis of combinational logic to generate probabilities", ["Weikang Qian", "Marc D. Riedel", "Kia Bazargan", "David J. Lilja"], "https://doi.org/10.1145/1687399.1687470", "iccad", 2009]], "Kia Bazargan": [0, ["The synthesis of combinational logic to generate probabilities", ["Weikang Qian", "Marc D. Riedel", "Kia Bazargan", "David J. Lilja"], "https://doi.org/10.1145/1687399.1687470", "iccad", 2009]], "David J. Lilja": [0, ["The synthesis of combinational logic to generate probabilities", ["Weikang Qian", "Marc D. Riedel", "Kia Bazargan", "David J. Lilja"], "https://doi.org/10.1145/1687399.1687470", "iccad", 2009]], "Seonggwan Lee": [0.9988809376955032, ["Retiming and time borrowing: Optimizing high-performance pulsed-latch-based circuits", ["Seonggwan Lee", "Seungwhun Paik", "Youngsoo Shin"], "https://doi.org/10.1145/1687399.1687471", "iccad", 2009]], "Seungwhun Paik": [0.9998691529035568, ["Retiming and time borrowing: Optimizing high-performance pulsed-latch-based circuits", ["Seonggwan Lee", "Seungwhun Paik", "Youngsoo Shin"], "https://doi.org/10.1145/1687399.1687471", "iccad", 2009]], "Youngsoo Shin": [0.9997629821300507, ["Retiming and time borrowing: Optimizing high-performance pulsed-latch-based circuits", ["Seonggwan Lee", "Seungwhun Paik", "Youngsoo Shin"], "https://doi.org/10.1145/1687399.1687471", "iccad", 2009]], "ShengYu Shen": [0, ["Synthesizing complementary circuits automatically", ["ShengYu Shen", "Jianmin Zhang", "Ying Qin", "Sikun Li"], "https://doi.org/10.1145/1687399.1687472", "iccad", 2009]], "Jianmin Zhang": [0, ["Synthesizing complementary circuits automatically", ["ShengYu Shen", "Jianmin Zhang", "Ying Qin", "Sikun Li"], "https://doi.org/10.1145/1687399.1687472", "iccad", 2009]], "Ying Qin": [0, ["Synthesizing complementary circuits automatically", ["ShengYu Shen", "Jianmin Zhang", "Ying Qin", "Sikun Li"], "https://doi.org/10.1145/1687399.1687472", "iccad", 2009]], "Sikun Li": [0, ["Synthesizing complementary circuits automatically", ["ShengYu Shen", "Jianmin Zhang", "Ying Qin", "Sikun Li"], "https://doi.org/10.1145/1687399.1687472", "iccad", 2009]], "Chenjie Gu": [9.541211341002054e-07, ["QLMOR: A new projection-based approach for nonlinear model order reduction", ["Chenjie Gu"], "https://doi.org/10.1145/1687399.1687474", "iccad", 2009]], "Onder Suvak": [0, ["Computing quadratic approximations for the isochrons of oscillators: A general theory and advanced numerical methods", ["Onder Suvak", "Alper Demir"], "https://doi.org/10.1145/1687399.1687475", "iccad", 2009]], "Alper Demir": [0, ["Computing quadratic approximations for the isochrons of oscillators: A general theory and advanced numerical methods", ["Onder Suvak", "Alper Demir"], "https://doi.org/10.1145/1687399.1687475", "iccad", 2009]], "Wei Dong": [0.00018742437532637268, ["Final-value ODEs: Stable numerical integration and its application to parallel circuit analysis", ["Wei Dong", "Peng Li"], "https://doi.org/10.1145/1687399.1687476", "iccad", 2009]], "Peng Li": [0, ["Final-value ODEs: Stable numerical integration and its application to parallel circuit analysis", ["Wei Dong", "Peng Li"], "https://doi.org/10.1145/1687399.1687476", "iccad", 2009], ["Nonvolatile memristor memory: Device characteristics and design implications", ["Yenpo Ho", "Garng M. Huang", "Peng Li"], "https://doi.org/10.1145/1687399.1687491", "iccad", 2009], ["Gene-regulatory memories: Electrical-equivalent modeling, simulation and parameter identification", ["Yong Zhang", "Peng Li"], "https://doi.org/10.1145/1687399.1687492", "iccad", 2009], ["Leveraging efficient parallel pattern search for clock mesh optimization", ["Xiaoji Ye", "Srinath Narasimhan", "Peng Li"], "https://doi.org/10.1145/1687399.1687499", "iccad", 2009]], "Heidi Thornquist": [0, ["A parallel preconditioning strategy for efficient transistor-level circuit simulation", ["Heidi Thornquist", "Eric R. Keiter", "Robert J. Hoekstra", "David M. Day", "Erik G. Boman"], "https://doi.org/10.1145/1687399.1687477", "iccad", 2009]], "Eric R. Keiter": [0, ["A parallel preconditioning strategy for efficient transistor-level circuit simulation", ["Heidi Thornquist", "Eric R. Keiter", "Robert J. Hoekstra", "David M. Day", "Erik G. Boman"], "https://doi.org/10.1145/1687399.1687477", "iccad", 2009]], "Robert J. Hoekstra": [0, ["A parallel preconditioning strategy for efficient transistor-level circuit simulation", ["Heidi Thornquist", "Eric R. Keiter", "Robert J. Hoekstra", "David M. Day", "Erik G. Boman"], "https://doi.org/10.1145/1687399.1687477", "iccad", 2009]], "David M. Day": [0, ["A parallel preconditioning strategy for efficient transistor-level circuit simulation", ["Heidi Thornquist", "Eric R. Keiter", "Robert J. Hoekstra", "David M. Day", "Erik G. Boman"], "https://doi.org/10.1145/1687399.1687477", "iccad", 2009]], "Erik G. Boman": [0, ["A parallel preconditioning strategy for efficient transistor-level circuit simulation", ["Heidi Thornquist", "Eric R. Keiter", "Robert J. Hoekstra", "David M. Day", "Erik G. Boman"], "https://doi.org/10.1145/1687399.1687477", "iccad", 2009]], "Kanak Agarwal": [0, ["Characterizing within-die variation from multiple supply port IDDQ measurements", ["Kanak Agarwal", "Dhruva Acharyya", "Jim Plusquellic"], "https://doi.org/10.1145/1687399.1687479", "iccad", 2009]], "Dhruva Acharyya": [0, ["Characterizing within-die variation from multiple supply port IDDQ measurements", ["Kanak Agarwal", "Dhruva Acharyya", "Jim Plusquellic"], "https://doi.org/10.1145/1687399.1687479", "iccad", 2009]], "Jim Plusquellic": [0, ["Characterizing within-die variation from multiple supply port IDDQ measurements", ["Kanak Agarwal", "Dhruva Acharyya", "Jim Plusquellic"], "https://doi.org/10.1145/1687399.1687479", "iccad", 2009]], "Jinjun Xiong": [0, ["Voltage binning under process variation", ["Vladimir Zolotov", "Chandu Visweswariah", "Jinjun Xiong"], "https://doi.org/10.1145/1687399.1687480", "iccad", 2009]], "Xin Li": [0, ["Virtual probe: A statistically optimal framework for minimum-cost silicon characterization of nanoscale integrated circuits", ["Xin Li", "Rob A. Rutenbar", "R. D. Shawn Blanton"], "https://doi.org/10.1145/1687399.1687481", "iccad", 2009]], "Rob A. Rutenbar": [0, ["Virtual probe: A statistically optimal framework for minimum-cost silicon characterization of nanoscale integrated circuits", ["Xin Li", "Rob A. Rutenbar", "R. D. Shawn Blanton"], "https://doi.org/10.1145/1687399.1687481", "iccad", 2009]], "R. D. Shawn Blanton": [0, ["Virtual probe: A statistically optimal framework for minimum-cost silicon characterization of nanoscale integrated circuits", ["Xin Li", "Rob A. Rutenbar", "R. D. Shawn Blanton"], "https://doi.org/10.1145/1687399.1687481", "iccad", 2009]], "Cheng Zhuo": [0, ["Post-fabrication measurement-driven oxide breakdown reliability prediction and management", ["Cheng Zhuo", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/1687399.1687482", "iccad", 2009]], "David T. Blaauw": [0, ["Post-fabrication measurement-driven oxide breakdown reliability prediction and management", ["Cheng Zhuo", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/1687399.1687482", "iccad", 2009]], "Dennis Sylvester": [0, ["Post-fabrication measurement-driven oxide breakdown reliability prediction and management", ["Cheng Zhuo", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/1687399.1687482", "iccad", 2009]], "Ming-Chao Lee": [2.6418815052275946e-10, ["An efficient wakeup scheduling considering resource constraint for sensor-based power gating designs", ["Ming-Chao Lee", "Yu-Ting Chen", "Yo-Tzu Cheng", "Shih-Chieh Chang"], "https://doi.org/10.1145/1687399.1687485", "iccad", 2009]], "Yu-Ting Chen": [0, ["An efficient wakeup scheduling considering resource constraint for sensor-based power gating designs", ["Ming-Chao Lee", "Yu-Ting Chen", "Yo-Tzu Cheng", "Shih-Chieh Chang"], "https://doi.org/10.1145/1687399.1687485", "iccad", 2009]], "Yo-Tzu Cheng": [0, ["An efficient wakeup scheduling considering resource constraint for sensor-based power gating designs", ["Ming-Chao Lee", "Yu-Ting Chen", "Yo-Tzu Cheng", "Shih-Chieh Chang"], "https://doi.org/10.1145/1687399.1687485", "iccad", 2009]], "Shih-Chieh Chang": [2.9702561243905024e-10, ["An efficient wakeup scheduling considering resource constraint for sensor-based power gating designs", ["Ming-Chao Lee", "Yu-Ting Chen", "Yo-Tzu Cheng", "Shih-Chieh Chang"], "https://doi.org/10.1145/1687399.1687485", "iccad", 2009], ["Value assignment of adjustable delay buffers for clock skew minimization in multi-voltage mode designs", ["Yu-Shih Su", "Wing-Kai Hon", "Cheng-Chih Yang", "Shih-Chieh Chang", "Yeong-Jar Chang"], "https://doi.org/10.1145/1687399.1687500", "iccad", 2009]], "Ying Tan": [0, ["Adaptive power management using reinforcement learning", ["Ying Tan", "Wei Liu", "Qinru Qiu"], "https://doi.org/10.1145/1687399.1687486", "iccad", 2009]], "Wei Liu": [0, ["Adaptive power management using reinforcement learning", ["Ying Tan", "Wei Liu", "Qinru Qiu"], "https://doi.org/10.1145/1687399.1687486", "iccad", 2009]], "Qinru Qiu": [0, ["Adaptive power management using reinforcement learning", ["Ying Tan", "Wei Liu", "Qinru Qiu"], "https://doi.org/10.1145/1687399.1687486", "iccad", 2009]], "Hao Xu": [0, ["Temporal and spatial idleness exploitation for optimal-grained leakage control", ["Hao Xu", "Ranga Vemuri", "Wen-Ben Jone"], "https://doi.org/10.1145/1687399.1687487", "iccad", 2009]], "Ranga Vemuri": [0, ["Temporal and spatial idleness exploitation for optimal-grained leakage control", ["Hao Xu", "Ranga Vemuri", "Wen-Ben Jone"], "https://doi.org/10.1145/1687399.1687487", "iccad", 2009]], "Wen-Ben Jone": [0, ["Temporal and spatial idleness exploitation for optimal-grained leakage control", ["Hao Xu", "Ranga Vemuri", "Wen-Ben Jone"], "https://doi.org/10.1145/1687399.1687487", "iccad", 2009]], "Mitchelle Rasquinha": [0, ["A methodology for robust, energy efficient design of Spin-Torque-Transfer RAM arrays at scaled technologies", ["Subho Chatterjee", "Mitchelle Rasquinha", "Sudhakar Yalamanchili", "Saibal Mukhopadhyay"], "https://doi.org/10.1145/1687399.1687489", "iccad", 2009]], "Sudhakar Yalamanchili": [0, ["A methodology for robust, energy efficient design of Spin-Torque-Transfer RAM arrays at scaled technologies", ["Subho Chatterjee", "Mitchelle Rasquinha", "Sudhakar Yalamanchili", "Saibal Mukhopadhyay"], "https://doi.org/10.1145/1687399.1687489", "iccad", 2009]], "Soogine Chong": [0.3653181865811348, ["Nanoelectromechanical (NEM) relays integrated with CMOS SRAM for improved stability and low leakage", ["Soogine Chong", "Kerem Akarvardar", "Roozbeh Parsa", "Jun-Bo Yoon", "Roger T. Howe", "Subhasish Mitra", "H.-S. Philip Wong"], "https://doi.org/10.1145/1687399.1687490", "iccad", 2009]], "Kerem Akarvardar": [0, ["Nanoelectromechanical (NEM) relays integrated with CMOS SRAM for improved stability and low leakage", ["Soogine Chong", "Kerem Akarvardar", "Roozbeh Parsa", "Jun-Bo Yoon", "Roger T. Howe", "Subhasish Mitra", "H.-S. Philip Wong"], "https://doi.org/10.1145/1687399.1687490", "iccad", 2009]], "Roozbeh Parsa": [0, ["Nanoelectromechanical (NEM) relays integrated with CMOS SRAM for improved stability and low leakage", ["Soogine Chong", "Kerem Akarvardar", "Roozbeh Parsa", "Jun-Bo Yoon", "Roger T. Howe", "Subhasish Mitra", "H.-S. Philip Wong"], "https://doi.org/10.1145/1687399.1687490", "iccad", 2009]], "Jun-Bo Yoon": [0.33913564682006836, ["Nanoelectromechanical (NEM) relays integrated with CMOS SRAM for improved stability and low leakage", ["Soogine Chong", "Kerem Akarvardar", "Roozbeh Parsa", "Jun-Bo Yoon", "Roger T. Howe", "Subhasish Mitra", "H.-S. Philip Wong"], "https://doi.org/10.1145/1687399.1687490", "iccad", 2009]], "Roger T. Howe": [0, ["Nanoelectromechanical (NEM) relays integrated with CMOS SRAM for improved stability and low leakage", ["Soogine Chong", "Kerem Akarvardar", "Roozbeh Parsa", "Jun-Bo Yoon", "Roger T. Howe", "Subhasish Mitra", "H.-S. Philip Wong"], "https://doi.org/10.1145/1687399.1687490", "iccad", 2009]], "H.-S. Philip Wong": [0, ["Nanoelectromechanical (NEM) relays integrated with CMOS SRAM for improved stability and low leakage", ["Soogine Chong", "Kerem Akarvardar", "Roozbeh Parsa", "Jun-Bo Yoon", "Roger T. Howe", "Subhasish Mitra", "H.-S. Philip Wong"], "https://doi.org/10.1145/1687399.1687490", "iccad", 2009]], "Yenpo Ho": [0, ["Nonvolatile memristor memory: Device characteristics and design implications", ["Yenpo Ho", "Garng M. Huang", "Peng Li"], "https://doi.org/10.1145/1687399.1687491", "iccad", 2009]], "Garng M. Huang": [0, ["Nonvolatile memristor memory: Device characteristics and design implications", ["Yenpo Ho", "Garng M. Huang", "Peng Li"], "https://doi.org/10.1145/1687399.1687491", "iccad", 2009]], "Yong Zhang": [0, ["Gene-regulatory memories: Electrical-equivalent modeling, simulation and parameter identification", ["Yong Zhang", "Peng Li"], "https://doi.org/10.1145/1687399.1687492", "iccad", 2009]], "Rouwaida Kanj": [0, ["An elegant hardware-corroborated statistical repair and test methodology for conquering aging effects", ["Rouwaida Kanj", "Rajiv V. Joshi", "Chad Adams", "James D. Warnock", "Sani R. Nassif"], "https://doi.org/10.1145/1687399.1687494", "iccad", 2009], ["Yield estimation of SRAM circuits using \"Virtual SRAM Fab\"", ["Aditya Bansal", "Rama N. Singh", "Rouwaida Kanj", "Saibal Mukhopadhyay", "Jin-Fuw Lee", "Emrah Acar", "Amith Singhee", "Keunwoo Kim", "Ching-Te Chuang", "Sani R. Nassif", "Fook-Luen Heng", "Koushik K. Das"], "https://doi.org/10.1145/1687399.1687516", "iccad", 2009]], "Rajiv V. Joshi": [0, ["An elegant hardware-corroborated statistical repair and test methodology for conquering aging effects", ["Rouwaida Kanj", "Rajiv V. Joshi", "Chad Adams", "James D. Warnock", "Sani R. Nassif"], "https://doi.org/10.1145/1687399.1687494", "iccad", 2009]], "Chad Adams": [0, ["An elegant hardware-corroborated statistical repair and test methodology for conquering aging effects", ["Rouwaida Kanj", "Rajiv V. Joshi", "Chad Adams", "James D. Warnock", "Sani R. Nassif"], "https://doi.org/10.1145/1687399.1687494", "iccad", 2009]], "James D. Warnock": [0, ["An elegant hardware-corroborated statistical repair and test methodology for conquering aging effects", ["Rouwaida Kanj", "Rajiv V. Joshi", "Chad Adams", "James D. Warnock", "Sani R. Nassif"], "https://doi.org/10.1145/1687399.1687494", "iccad", 2009]], "Sani R. Nassif": [0, ["An elegant hardware-corroborated statistical repair and test methodology for conquering aging effects", ["Rouwaida Kanj", "Rajiv V. Joshi", "Chad Adams", "James D. Warnock", "Sani R. Nassif"], "https://doi.org/10.1145/1687399.1687494", "iccad", 2009], ["Simultaneous layout migration and decomposition for double patterning technology", ["Chin-Hsiung Hsu", "Yao-Wen Chang", "Sani R. Nassif"], "https://doi.org/10.1145/1687399.1687510", "iccad", 2009], ["Yield estimation of SRAM circuits using \"Virtual SRAM Fab\"", ["Aditya Bansal", "Rama N. Singh", "Rouwaida Kanj", "Saibal Mukhopadhyay", "Jin-Fuw Lee", "Emrah Acar", "Amith Singhee", "Keunwoo Kim", "Ching-Te Chuang", "Sani R. Nassif", "Fook-Luen Heng", "Koushik K. Das"], "https://doi.org/10.1145/1687399.1687516", "iccad", 2009]], "Seid Hadi Rasouli": [0, ["Variability analysis of FinFET-based devices and circuits considering electrical confinement and width quantization", ["Seid Hadi Rasouli", "Kazuhiko Endo", "Kaustav Banerjee"], "https://doi.org/10.1145/1687399.1687495", "iccad", 2009]], "Kazuhiko Endo": [0, ["Variability analysis of FinFET-based devices and circuits considering electrical confinement and width quantization", ["Seid Hadi Rasouli", "Kazuhiko Endo", "Kaustav Banerjee"], "https://doi.org/10.1145/1687399.1687495", "iccad", 2009]], "Kaustav Banerjee": [0, ["Variability analysis of FinFET-based devices and circuits considering electrical confinement and width quantization", ["Seid Hadi Rasouli", "Kazuhiko Endo", "Kaustav Banerjee"], "https://doi.org/10.1145/1687399.1687495", "iccad", 2009], ["Fast 3-D thermal analysis of complex interconnect structures using electrical modeling and simulation methodologies", ["Chuan Xu", "Lijun Jiang", "Seshadri K. Kolluri", "Barry J. Rubin", "Alina Deutsch", "Howard Smith", "Kaustav Banerjee"], "https://doi.org/10.1145/1687399.1687521", "iccad", 2009]], "Chi-Chao Wang": [1.2126596260486622e-07, ["Modeling of layout-dependent stress effect in CMOS design", ["Chi-Chao Wang", "Wei Zhao", "Frank Liu", "Min Chen", "Yu Cao"], "https://doi.org/10.1145/1687399.1687496", "iccad", 2009]], "Wei Zhao": [0, ["Modeling of layout-dependent stress effect in CMOS design", ["Chi-Chao Wang", "Wei Zhao", "Frank Liu", "Min Chen", "Yu Cao"], "https://doi.org/10.1145/1687399.1687496", "iccad", 2009]], "Frank Liu": [0, ["Modeling of layout-dependent stress effect in CMOS design", ["Chi-Chao Wang", "Wei Zhao", "Frank Liu", "Min Chen", "Yu Cao"], "https://doi.org/10.1145/1687399.1687496", "iccad", 2009]], "Min Chen": [0, ["Modeling of layout-dependent stress effect in CMOS design", ["Chi-Chao Wang", "Wei Zhao", "Frank Liu", "Min Chen", "Yu Cao"], "https://doi.org/10.1145/1687399.1687496", "iccad", 2009]], "Yu Cao": [0, ["Modeling of layout-dependent stress effect in CMOS design", ["Chi-Chao Wang", "Wei Zhao", "Frank Liu", "Min Chen", "Yu Cao"], "https://doi.org/10.1145/1687399.1687496", "iccad", 2009]], "Jiying Xue": [0, ["Layout-dependent STI stress analysis and stress-aware RF/analog circuit design optimization", ["Jiying Xue", "Zuochang Ye", "Yangdong Deng", "Hongrui Wang", "Liu Yang", "Zhiping Yu"], "https://doi.org/10.1145/1687399.1687497", "iccad", 2009]], "Yangdong Deng": [0, ["Layout-dependent STI stress analysis and stress-aware RF/analog circuit design optimization", ["Jiying Xue", "Zuochang Ye", "Yangdong Deng", "Hongrui Wang", "Liu Yang", "Zhiping Yu"], "https://doi.org/10.1145/1687399.1687497", "iccad", 2009], ["Taming irregular EDA applications on GPUs", ["Yangdong Deng", "Bo D. Wang", "Shuai Mu"], "https://doi.org/10.1145/1687399.1687501", "iccad", 2009]], "Hongrui Wang": [0.00010120046863448806, ["Layout-dependent STI stress analysis and stress-aware RF/analog circuit design optimization", ["Jiying Xue", "Zuochang Ye", "Yangdong Deng", "Hongrui Wang", "Liu Yang", "Zhiping Yu"], "https://doi.org/10.1145/1687399.1687497", "iccad", 2009]], "Liu Yang": [0.0007905639067757875, ["Layout-dependent STI stress analysis and stress-aware RF/analog circuit design optimization", ["Jiying Xue", "Zuochang Ye", "Yangdong Deng", "Hongrui Wang", "Liu Yang", "Zhiping Yu"], "https://doi.org/10.1145/1687399.1687497", "iccad", 2009]], "Xiaoji Ye": [9.944417789231608e-10, ["Leveraging efficient parallel pattern search for clock mesh optimization", ["Xiaoji Ye", "Srinath Narasimhan", "Peng Li"], "https://doi.org/10.1145/1687399.1687499", "iccad", 2009]], "Srinath Narasimhan": [0, ["Leveraging efficient parallel pattern search for clock mesh optimization", ["Xiaoji Ye", "Srinath Narasimhan", "Peng Li"], "https://doi.org/10.1145/1687399.1687499", "iccad", 2009]], "Yu-Shih Su": [0, ["Value assignment of adjustable delay buffers for clock skew minimization in multi-voltage mode designs", ["Yu-Shih Su", "Wing-Kai Hon", "Cheng-Chih Yang", "Shih-Chieh Chang", "Yeong-Jar Chang"], "https://doi.org/10.1145/1687399.1687500", "iccad", 2009]], "Wing-Kai Hon": [0, ["Value assignment of adjustable delay buffers for clock skew minimization in multi-voltage mode designs", ["Yu-Shih Su", "Wing-Kai Hon", "Cheng-Chih Yang", "Shih-Chieh Chang", "Yeong-Jar Chang"], "https://doi.org/10.1145/1687399.1687500", "iccad", 2009]], "Cheng-Chih Yang": [3.320084942970425e-05, ["Value assignment of adjustable delay buffers for clock skew minimization in multi-voltage mode designs", ["Yu-Shih Su", "Wing-Kai Hon", "Cheng-Chih Yang", "Shih-Chieh Chang", "Yeong-Jar Chang"], "https://doi.org/10.1145/1687399.1687500", "iccad", 2009]], "Yeong-Jar Chang": [0.9669238030910492, ["Value assignment of adjustable delay buffers for clock skew minimization in multi-voltage mode designs", ["Yu-Shih Su", "Wing-Kai Hon", "Cheng-Chih Yang", "Shih-Chieh Chang", "Yeong-Jar Chang"], "https://doi.org/10.1145/1687399.1687500", "iccad", 2009]], "Bo D. Wang": [0.0001360086680506356, ["Taming irregular EDA applications on GPUs", ["Yangdong Deng", "Bo D. Wang", "Shuai Mu"], "https://doi.org/10.1145/1687399.1687501", "iccad", 2009]], "Shuai Mu": [0, ["Taming irregular EDA applications on GPUs", ["Yangdong Deng", "Bo D. Wang", "Shuai Mu"], "https://doi.org/10.1145/1687399.1687501", "iccad", 2009]], "Jonas Casanova": [0, ["Multi-level clustering for clock skew optimization", ["Jonas Casanova", "Jordi Cortadella"], "https://doi.org/10.1145/1687399.1687502", "iccad", 2009]], "Jordi Cortadella": [0, ["Multi-level clustering for clock skew optimization", ["Jonas Casanova", "Jordi Cortadella"], "https://doi.org/10.1145/1687399.1687502", "iccad", 2009], ["A performance analytical model for Network-on-Chip with constant service time routers", ["Nikita Nikitin", "Jordi Cortadella"], "https://doi.org/10.1145/1687399.1687506", "iccad", 2009]], "Yue Qian": [0, ["From 2D to 3D NoCs: A case study on worst-case communication performance", ["Yue Qian", "Zhonghai Lu", "Wenhua Dou"], "https://doi.org/10.1145/1687399.1687504", "iccad", 2009]], "Zhonghai Lu": [0, ["From 2D to 3D NoCs: A case study on worst-case communication performance", ["Yue Qian", "Zhonghai Lu", "Wenhua Dou"], "https://doi.org/10.1145/1687399.1687504", "iccad", 2009]], "Wenhua Dou": [0, ["From 2D to 3D NoCs: A case study on worst-case communication performance", ["Yue Qian", "Zhonghai Lu", "Wenhua Dou"], "https://doi.org/10.1145/1687399.1687504", "iccad", 2009]], "Ming-che Lai": [0, ["An accurate and efficient performance analysis approach based on queuing model for network on chip", ["Ming-che Lai", "Lei Gao", "Nong Xiao", "Zhiying Wang"], "https://doi.org/10.1145/1687399.1687505", "iccad", 2009]], "Lei Gao": [0, ["An accurate and efficient performance analysis approach based on queuing model for network on chip", ["Ming-che Lai", "Lei Gao", "Nong Xiao", "Zhiying Wang"], "https://doi.org/10.1145/1687399.1687505", "iccad", 2009]], "Nong Xiao": [0, ["An accurate and efficient performance analysis approach based on queuing model for network on chip", ["Ming-che Lai", "Lei Gao", "Nong Xiao", "Zhiying Wang"], "https://doi.org/10.1145/1687399.1687505", "iccad", 2009]], "Zhiying Wang": [1.967516774503686e-10, ["An accurate and efficient performance analysis approach based on queuing model for network on chip", ["Ming-che Lai", "Lei Gao", "Nong Xiao", "Zhiying Wang"], "https://doi.org/10.1145/1687399.1687505", "iccad", 2009]], "Nikita Nikitin": [0, ["A performance analytical model for Network-on-Chip with constant service time routers", ["Nikita Nikitin", "Jordi Cortadella"], "https://doi.org/10.1145/1687399.1687506", "iccad", 2009]], "Dara Rahmati": [0, ["A method for calculating hard QoS guarantees for Networks-on-Chip", ["Dara Rahmati", "Srinivasan Murali", "Luca Benini", "Federico Angiolini", "Giovanni De Micheli", "Hamid Sarbazi-Azad"], "https://doi.org/10.1145/1687399.1687507", "iccad", 2009]], "Srinivasan Murali": [0, ["A method for calculating hard QoS guarantees for Networks-on-Chip", ["Dara Rahmati", "Srinivasan Murali", "Luca Benini", "Federico Angiolini", "Giovanni De Micheli", "Hamid Sarbazi-Azad"], "https://doi.org/10.1145/1687399.1687507", "iccad", 2009]], "Luca Benini": [0, ["A method for calculating hard QoS guarantees for Networks-on-Chip", ["Dara Rahmati", "Srinivasan Murali", "Luca Benini", "Federico Angiolini", "Giovanni De Micheli", "Hamid Sarbazi-Azad"], "https://doi.org/10.1145/1687399.1687507", "iccad", 2009]], "Federico Angiolini": [0, ["A method for calculating hard QoS guarantees for Networks-on-Chip", ["Dara Rahmati", "Srinivasan Murali", "Luca Benini", "Federico Angiolini", "Giovanni De Micheli", "Hamid Sarbazi-Azad"], "https://doi.org/10.1145/1687399.1687507", "iccad", 2009]], "Giovanni De Micheli": [0, ["A method for calculating hard QoS guarantees for Networks-on-Chip", ["Dara Rahmati", "Srinivasan Murali", "Luca Benini", "Federico Angiolini", "Giovanni De Micheli", "Hamid Sarbazi-Azad"], "https://doi.org/10.1145/1687399.1687507", "iccad", 2009]], "Hamid Sarbazi-Azad": [0, ["A method for calculating hard QoS guarantees for Networks-on-Chip", ["Dara Rahmati", "Srinivasan Murali", "Luca Benini", "Federico Angiolini", "Giovanni De Micheli", "Hamid Sarbazi-Azad"], "https://doi.org/10.1145/1687399.1687507", "iccad", 2009]], "Jeronimo Castrillon": [0, ["Task management in MPSoCs: An ASIP approach", ["Jeronimo Castrillon", "Diandian Zhang", "Torsten Kempf", "Bart Vanthournout", "Rainer Leupers", "Gerd Ascheid"], "https://doi.org/10.1145/1687399.1687508", "iccad", 2009]], "Diandian Zhang": [0, ["Task management in MPSoCs: An ASIP approach", ["Jeronimo Castrillon", "Diandian Zhang", "Torsten Kempf", "Bart Vanthournout", "Rainer Leupers", "Gerd Ascheid"], "https://doi.org/10.1145/1687399.1687508", "iccad", 2009]], "Torsten Kempf": [0, ["Task management in MPSoCs: An ASIP approach", ["Jeronimo Castrillon", "Diandian Zhang", "Torsten Kempf", "Bart Vanthournout", "Rainer Leupers", "Gerd Ascheid"], "https://doi.org/10.1145/1687399.1687508", "iccad", 2009]], "Bart Vanthournout": [0, ["Task management in MPSoCs: An ASIP approach", ["Jeronimo Castrillon", "Diandian Zhang", "Torsten Kempf", "Bart Vanthournout", "Rainer Leupers", "Gerd Ascheid"], "https://doi.org/10.1145/1687399.1687508", "iccad", 2009]], "Rainer Leupers": [0, ["Task management in MPSoCs: An ASIP approach", ["Jeronimo Castrillon", "Diandian Zhang", "Torsten Kempf", "Bart Vanthournout", "Rainer Leupers", "Gerd Ascheid"], "https://doi.org/10.1145/1687399.1687508", "iccad", 2009]], "Gerd Ascheid": [0, ["Task management in MPSoCs: An ASIP approach", ["Jeronimo Castrillon", "Diandian Zhang", "Torsten Kempf", "Bart Vanthournout", "Rainer Leupers", "Gerd Ascheid"], "https://doi.org/10.1145/1687399.1687508", "iccad", 2009]], "Chin-Hsiung Hsu": [0, ["Simultaneous layout migration and decomposition for double patterning technology", ["Chin-Hsiung Hsu", "Yao-Wen Chang", "Sani R. Nassif"], "https://doi.org/10.1145/1687399.1687510", "iccad", 2009]], "Yue Xu": [0, ["GREMA: Graph reduction based efficient mask assignment for double patterning technology", ["Yue Xu", "Chris Chu"], "https://doi.org/10.1145/1687399.1687511", "iccad", 2009]], "Mohit Gupta": [0, ["Timing yield-aware color reassignment and detailed placement perturbation for double patterning lithography", ["Mohit Gupta", "Kwangok Jeong", "Andrew B. Kahng"], "https://doi.org/10.1145/1687399.1687512", "iccad", 2009]], "Kwangok Jeong": [0.5, ["Timing yield-aware color reassignment and detailed placement perturbation for double patterning lithography", ["Mohit Gupta", "Kwangok Jeong", "Andrew B. Kahng"], "https://doi.org/10.1145/1687399.1687512", "iccad", 2009]], "Andrew B. Kahng": [8.938485951404118e-09, ["Timing yield-aware color reassignment and detailed placement perturbation for double patterning lithography", ["Mohit Gupta", "Kwangok Jeong", "Andrew B. Kahng"], "https://doi.org/10.1145/1687399.1687512", "iccad", 2009]], "Rani S. Ghaida": [0, ["A framework for early and systematic evaluation of design rules", ["Rani S. Ghaida", "Puneet Gupta"], "https://doi.org/10.1145/1687399.1687513", "iccad", 2009]], "Puneet Gupta": [0, ["A framework for early and systematic evaluation of design rules", ["Rani S. Ghaida", "Puneet Gupta"], "https://doi.org/10.1145/1687399.1687513", "iccad", 2009]], "Javid Jaffari": [0, ["Adaptive sampling for efficient failure probability analysis of SRAM cells", ["Javid Jaffari", "Mohab Anis"], "https://doi.org/10.1145/1687399.1687515", "iccad", 2009]], "Mohab Anis": [0, ["Adaptive sampling for efficient failure probability analysis of SRAM cells", ["Javid Jaffari", "Mohab Anis"], "https://doi.org/10.1145/1687399.1687515", "iccad", 2009]], "Aditya Bansal": [0, ["Yield estimation of SRAM circuits using \"Virtual SRAM Fab\"", ["Aditya Bansal", "Rama N. Singh", "Rouwaida Kanj", "Saibal Mukhopadhyay", "Jin-Fuw Lee", "Emrah Acar", "Amith Singhee", "Keunwoo Kim", "Ching-Te Chuang", "Sani R. Nassif", "Fook-Luen Heng", "Koushik K. Das"], "https://doi.org/10.1145/1687399.1687516", "iccad", 2009]], "Rama N. Singh": [0, ["Yield estimation of SRAM circuits using \"Virtual SRAM Fab\"", ["Aditya Bansal", "Rama N. Singh", "Rouwaida Kanj", "Saibal Mukhopadhyay", "Jin-Fuw Lee", "Emrah Acar", "Amith Singhee", "Keunwoo Kim", "Ching-Te Chuang", "Sani R. Nassif", "Fook-Luen Heng", "Koushik K. Das"], "https://doi.org/10.1145/1687399.1687516", "iccad", 2009]], "Jin-Fuw Lee": [0.013474571518599987, ["Yield estimation of SRAM circuits using \"Virtual SRAM Fab\"", ["Aditya Bansal", "Rama N. Singh", "Rouwaida Kanj", "Saibal Mukhopadhyay", "Jin-Fuw Lee", "Emrah Acar", "Amith Singhee", "Keunwoo Kim", "Ching-Te Chuang", "Sani R. Nassif", "Fook-Luen Heng", "Koushik K. Das"], "https://doi.org/10.1145/1687399.1687516", "iccad", 2009]], "Emrah Acar": [0, ["Yield estimation of SRAM circuits using \"Virtual SRAM Fab\"", ["Aditya Bansal", "Rama N. Singh", "Rouwaida Kanj", "Saibal Mukhopadhyay", "Jin-Fuw Lee", "Emrah Acar", "Amith Singhee", "Keunwoo Kim", "Ching-Te Chuang", "Sani R. Nassif", "Fook-Luen Heng", "Koushik K. Das"], "https://doi.org/10.1145/1687399.1687516", "iccad", 2009]], "Amith Singhee": [0, ["Yield estimation of SRAM circuits using \"Virtual SRAM Fab\"", ["Aditya Bansal", "Rama N. Singh", "Rouwaida Kanj", "Saibal Mukhopadhyay", "Jin-Fuw Lee", "Emrah Acar", "Amith Singhee", "Keunwoo Kim", "Ching-Te Chuang", "Sani R. Nassif", "Fook-Luen Heng", "Koushik K. Das"], "https://doi.org/10.1145/1687399.1687516", "iccad", 2009]], "Keunwoo Kim": [0.9737499356269836, ["Yield estimation of SRAM circuits using \"Virtual SRAM Fab\"", ["Aditya Bansal", "Rama N. Singh", "Rouwaida Kanj", "Saibal Mukhopadhyay", "Jin-Fuw Lee", "Emrah Acar", "Amith Singhee", "Keunwoo Kim", "Ching-Te Chuang", "Sani R. Nassif", "Fook-Luen Heng", "Koushik K. Das"], "https://doi.org/10.1145/1687399.1687516", "iccad", 2009]], "Ching-Te Chuang": [0, ["Yield estimation of SRAM circuits using \"Virtual SRAM Fab\"", ["Aditya Bansal", "Rama N. Singh", "Rouwaida Kanj", "Saibal Mukhopadhyay", "Jin-Fuw Lee", "Emrah Acar", "Amith Singhee", "Keunwoo Kim", "Ching-Te Chuang", "Sani R. Nassif", "Fook-Luen Heng", "Koushik K. Das"], "https://doi.org/10.1145/1687399.1687516", "iccad", 2009]], "Fook-Luen Heng": [0, ["Yield estimation of SRAM circuits using \"Virtual SRAM Fab\"", ["Aditya Bansal", "Rama N. Singh", "Rouwaida Kanj", "Saibal Mukhopadhyay", "Jin-Fuw Lee", "Emrah Acar", "Amith Singhee", "Keunwoo Kim", "Ching-Te Chuang", "Sani R. Nassif", "Fook-Luen Heng", "Koushik K. Das"], "https://doi.org/10.1145/1687399.1687516", "iccad", 2009]], "Koushik K. Das": [0, ["Yield estimation of SRAM circuits using \"Virtual SRAM Fab\"", ["Aditya Bansal", "Rama N. Singh", "Rouwaida Kanj", "Saibal Mukhopadhyay", "Jin-Fuw Lee", "Emrah Acar", "Amith Singhee", "Keunwoo Kim", "Ching-Te Chuang", "Sani R. Nassif", "Fook-Luen Heng", "Koushik K. Das"], "https://doi.org/10.1145/1687399.1687516", "iccad", 2009]], "Ashish Kumar Singh": [0, ["Mitigation of intra-array SRAM variability using adaptive voltage architecture", ["Ashish Kumar Singh", "Ku He", "Constantine Caramanis", "Michael Orshansky"], "https://doi.org/10.1145/1687399.1687517", "iccad", 2009]], "Ku He": [0, ["Mitigation of intra-array SRAM variability using adaptive voltage architecture", ["Ashish Kumar Singh", "Ku He", "Constantine Caramanis", "Michael Orshansky"], "https://doi.org/10.1145/1687399.1687517", "iccad", 2009]], "Constantine Caramanis": [0, ["Mitigation of intra-array SRAM variability using adaptive voltage architecture", ["Ashish Kumar Singh", "Ku He", "Constantine Caramanis", "Michael Orshansky"], "https://doi.org/10.1145/1687399.1687517", "iccad", 2009]], "Michael Orshansky": [0, ["Mitigation of intra-array SRAM variability using adaptive voltage architecture", ["Ashish Kumar Singh", "Ku He", "Constantine Caramanis", "Michael Orshansky"], "https://doi.org/10.1145/1687399.1687517", "iccad", 2009]], "Young-Joon Lee": [0.9998951256275177, ["Multi-functional interconnect co-optimization for fast and reliable 3D stacked ICs", ["Young-Joon Lee", "Rohan Goel", "Sung Kyu Lim"], "https://doi.org/10.1145/1687399.1687519", "iccad", 2009]], "Rohan Goel": [0, ["Multi-functional interconnect co-optimization for fast and reliable 3D stacked ICs", ["Young-Joon Lee", "Rohan Goel", "Sung Kyu Lim"], "https://doi.org/10.1145/1687399.1687519", "iccad", 2009]], "Donghwa Shin": [0.9275272041559219, ["Energy-optimal dynamic thermal management for green computing", ["Donghwa Shin", "Jihun Kim", "Naehyuck Chang", "Jinhang Choi", "Sung Woo Chung", "Eui-Young Chung"], "https://doi.org/10.1145/1687399.1687520", "iccad", 2009]], "Jihun Kim": [0.8495999127626419, ["Energy-optimal dynamic thermal management for green computing", ["Donghwa Shin", "Jihun Kim", "Naehyuck Chang", "Jinhang Choi", "Sung Woo Chung", "Eui-Young Chung"], "https://doi.org/10.1145/1687399.1687520", "iccad", 2009]], "Naehyuck Chang": [0.999998927116394, ["Energy-optimal dynamic thermal management for green computing", ["Donghwa Shin", "Jihun Kim", "Naehyuck Chang", "Jinhang Choi", "Sung Woo Chung", "Eui-Young Chung"], "https://doi.org/10.1145/1687399.1687520", "iccad", 2009]], "Jinhang Choi": [0.4136433005332947, ["Energy-optimal dynamic thermal management for green computing", ["Donghwa Shin", "Jihun Kim", "Naehyuck Chang", "Jinhang Choi", "Sung Woo Chung", "Eui-Young Chung"], "https://doi.org/10.1145/1687399.1687520", "iccad", 2009]], "Sung Woo Chung": [1, ["Energy-optimal dynamic thermal management for green computing", ["Donghwa Shin", "Jihun Kim", "Naehyuck Chang", "Jinhang Choi", "Sung Woo Chung", "Eui-Young Chung"], "https://doi.org/10.1145/1687399.1687520", "iccad", 2009]], "Eui-Young Chung": [0.9973008036613464, ["Energy-optimal dynamic thermal management for green computing", ["Donghwa Shin", "Jihun Kim", "Naehyuck Chang", "Jinhang Choi", "Sung Woo Chung", "Eui-Young Chung"], "https://doi.org/10.1145/1687399.1687520", "iccad", 2009]], "Chuan Xu": [0, ["Fast 3-D thermal analysis of complex interconnect structures using electrical modeling and simulation methodologies", ["Chuan Xu", "Lijun Jiang", "Seshadri K. Kolluri", "Barry J. Rubin", "Alina Deutsch", "Howard Smith", "Kaustav Banerjee"], "https://doi.org/10.1145/1687399.1687521", "iccad", 2009]], "Lijun Jiang": [0, ["Fast 3-D thermal analysis of complex interconnect structures using electrical modeling and simulation methodologies", ["Chuan Xu", "Lijun Jiang", "Seshadri K. Kolluri", "Barry J. Rubin", "Alina Deutsch", "Howard Smith", "Kaustav Banerjee"], "https://doi.org/10.1145/1687399.1687521", "iccad", 2009]], "Seshadri K. Kolluri": [0, ["Fast 3-D thermal analysis of complex interconnect structures using electrical modeling and simulation methodologies", ["Chuan Xu", "Lijun Jiang", "Seshadri K. Kolluri", "Barry J. Rubin", "Alina Deutsch", "Howard Smith", "Kaustav Banerjee"], "https://doi.org/10.1145/1687399.1687521", "iccad", 2009]], "Barry J. Rubin": [0, ["Fast 3-D thermal analysis of complex interconnect structures using electrical modeling and simulation methodologies", ["Chuan Xu", "Lijun Jiang", "Seshadri K. Kolluri", "Barry J. Rubin", "Alina Deutsch", "Howard Smith", "Kaustav Banerjee"], "https://doi.org/10.1145/1687399.1687521", "iccad", 2009]], "Alina Deutsch": [0, ["Fast 3-D thermal analysis of complex interconnect structures using electrical modeling and simulation methodologies", ["Chuan Xu", "Lijun Jiang", "Seshadri K. Kolluri", "Barry J. Rubin", "Alina Deutsch", "Howard Smith", "Kaustav Banerjee"], "https://doi.org/10.1145/1687399.1687521", "iccad", 2009]], "Howard Smith": [0, ["Fast 3-D thermal analysis of complex interconnect structures using electrical modeling and simulation methodologies", ["Chuan Xu", "Lijun Jiang", "Seshadri K. Kolluri", "Barry J. Rubin", "Alina Deutsch", "Howard Smith", "Kaustav Banerjee"], "https://doi.org/10.1145/1687399.1687521", "iccad", 2009]], "Yi-Lin Chuang": [0, ["Voltage-drop aware analytical placement by global power spreading for mixed-size circuit designs", ["Yi-Lin Chuang", "Po-Wei Lee", "Yao-Wen Chang"], "https://doi.org/10.1145/1687399.1687523", "iccad", 2009]], "Daehyun Kim": [0.9972383975982666, ["A study of Through-Silicon-Via impact on the 3D stacked IC layout", ["Daehyun Kim", "Krit Athikulwongse", "Sung Kyu Lim"], "https://doi.org/10.1145/1687399.1687524", "iccad", 2009]], "Krit Athikulwongse": [0, ["A study of Through-Silicon-Via impact on the 3D stacked IC layout", ["Daehyun Kim", "Krit Athikulwongse", "Sung Kyu Lim"], "https://doi.org/10.1145/1687399.1687524", "iccad", 2009]], "Yi Zou": [0, ["Parallel multi-level analytical global placement on graphics processing units", ["Jason Cong", "Yi Zou"], "https://doi.org/10.1145/1687399.1687525", "iccad", 2009], ["Automatic memory partitioning and scheduling for throughput and power optimization", ["Jason Cong", "Wei Jiang", "Bin Liu", "Yi Zou"], "https://doi.org/10.1145/1687399.1687528", "iccad", 2009]], "Panagiotis Athanasopoulos": [0, ["Memory organization and data layout for instruction set extensions with architecturally visible storage", ["Panagiotis Athanasopoulos", "Philip Brisk", "Yusuf Leblebici", "Paolo Ienne"], "https://doi.org/10.1145/1687399.1687527", "iccad", 2009]], "Philip Brisk": [0, ["Memory organization and data layout for instruction set extensions with architecturally visible storage", ["Panagiotis Athanasopoulos", "Philip Brisk", "Yusuf Leblebici", "Paolo Ienne"], "https://doi.org/10.1145/1687399.1687527", "iccad", 2009], ["Iterative layering: Optimizing arithmetic circuits by structuring the information flow", ["Ajay K. Verma", "Philip Brisk", "Paolo Ienne"], "https://doi.org/10.1145/1687399.1687547", "iccad", 2009]], "Yusuf Leblebici": [0, ["Memory organization and data layout for instruction set extensions with architecturally visible storage", ["Panagiotis Athanasopoulos", "Philip Brisk", "Yusuf Leblebici", "Paolo Ienne"], "https://doi.org/10.1145/1687399.1687527", "iccad", 2009]], "Paolo Ienne": [0, ["Memory organization and data layout for instruction set extensions with architecturally visible storage", ["Panagiotis Athanasopoulos", "Philip Brisk", "Yusuf Leblebici", "Paolo Ienne"], "https://doi.org/10.1145/1687399.1687527", "iccad", 2009], ["Iterative layering: Optimizing arithmetic circuits by structuring the information flow", ["Ajay K. Verma", "Philip Brisk", "Paolo Ienne"], "https://doi.org/10.1145/1687399.1687547", "iccad", 2009]], "Wei Jiang": [0, ["Automatic memory partitioning and scheduling for throughput and power optimization", ["Jason Cong", "Wei Jiang", "Bin Liu", "Yi Zou"], "https://doi.org/10.1145/1687399.1687528", "iccad", 2009]], "Hengyu Long": [0, ["Battery allocation for wireless sensor network lifetime maximization under cost constraints", ["Hengyu Long", "Yongpan Liu", "Yiqun Wang", "Robert P. Dick", "Huazhong Yang"], "https://doi.org/10.1145/1687399.1687529", "iccad", 2009]], "Yongpan Liu": [0, ["Battery allocation for wireless sensor network lifetime maximization under cost constraints", ["Hengyu Long", "Yongpan Liu", "Yiqun Wang", "Robert P. Dick", "Huazhong Yang"], "https://doi.org/10.1145/1687399.1687529", "iccad", 2009]], "Yiqun Wang": [2.0431748453120235e-05, ["Battery allocation for wireless sensor network lifetime maximization under cost constraints", ["Hengyu Long", "Yongpan Liu", "Yiqun Wang", "Robert P. Dick", "Huazhong Yang"], "https://doi.org/10.1145/1687399.1687529", "iccad", 2009]], "Robert P. Dick": [0, ["Battery allocation for wireless sensor network lifetime maximization under cost constraints", ["Hengyu Long", "Yongpan Liu", "Yiqun Wang", "Robert P. Dick", "Huazhong Yang"], "https://doi.org/10.1145/1687399.1687529", "iccad", 2009]], "Huazhong Yang": [4.6052846869315545e-07, ["Battery allocation for wireless sensor network lifetime maximization under cost constraints", ["Hengyu Long", "Yongpan Liu", "Yiqun Wang", "Robert P. Dick", "Huazhong Yang"], "https://doi.org/10.1145/1687399.1687529", "iccad", 2009]], "Chris J. Myers": [0, ["Genetic design automation", ["Chris J. Myers", "Nathan A. Barker", "Hiroyuki Kuwahara", "Kevin R. Jones", "Curtis Madsen", "Nam-Phuong D. Nguyen"], "https://doi.org/10.1145/1687399.1687531", "iccad", 2009]], "Nathan A. Barker": [0, ["Genetic design automation", ["Chris J. Myers", "Nathan A. Barker", "Hiroyuki Kuwahara", "Kevin R. Jones", "Curtis Madsen", "Nam-Phuong D. Nguyen"], "https://doi.org/10.1145/1687399.1687531", "iccad", 2009]], "Hiroyuki Kuwahara": [0, ["Genetic design automation", ["Chris J. Myers", "Nathan A. Barker", "Hiroyuki Kuwahara", "Kevin R. Jones", "Curtis Madsen", "Nam-Phuong D. Nguyen"], "https://doi.org/10.1145/1687399.1687531", "iccad", 2009]], "Kevin R. Jones": [0, ["Genetic design automation", ["Chris J. Myers", "Nathan A. Barker", "Hiroyuki Kuwahara", "Kevin R. Jones", "Curtis Madsen", "Nam-Phuong D. Nguyen"], "https://doi.org/10.1145/1687399.1687531", "iccad", 2009]], "Curtis Madsen": [0, ["Genetic design automation", ["Chris J. Myers", "Nathan A. Barker", "Hiroyuki Kuwahara", "Kevin R. Jones", "Curtis Madsen", "Nam-Phuong D. Nguyen"], "https://doi.org/10.1145/1687399.1687531", "iccad", 2009]], "Nam-Phuong D. Nguyen": [0, ["Genetic design automation", ["Chris J. Myers", "Nathan A. Barker", "Hiroyuki Kuwahara", "Kevin R. Jones", "Curtis Madsen", "Nam-Phuong D. Nguyen"], "https://doi.org/10.1145/1687399.1687531", "iccad", 2009]], "Michael J. Tsuk": [0, ["An electrical-level superposed-edge approach to statistical serial link simulation", ["Michael J. Tsuk", "Daniel Dvorscak", "Chin Siong Ong", "Jacob White"], "https://doi.org/10.1145/1687399.1687533", "iccad", 2009]], "Daniel Dvorscak": [0, ["An electrical-level superposed-edge approach to statistical serial link simulation", ["Michael J. Tsuk", "Daniel Dvorscak", "Chin Siong Ong", "Jacob White"], "https://doi.org/10.1145/1687399.1687533", "iccad", 2009]], "Chin Siong Ong": [0, ["An electrical-level superposed-edge approach to statistical serial link simulation", ["Michael J. Tsuk", "Daniel Dvorscak", "Chin Siong Ong", "Jacob White"], "https://doi.org/10.1145/1687399.1687533", "iccad", 2009]], "Jacob White": [0, ["An electrical-level superposed-edge approach to statistical serial link simulation", ["Michael J. Tsuk", "Daniel Dvorscak", "Chin Siong Ong", "Jacob White"], "https://doi.org/10.1145/1687399.1687533", "iccad", 2009]], "Wei Yao": [0, ["Joint design-time and post-silicon optimization for digitally tuned analog circuits", ["Wei Yao", "Yiyu Shi", "Lei He", "Sudhakar Pamarti"], "https://doi.org/10.1145/1687399.1687534", "iccad", 2009]], "Sudhakar Pamarti": [0, ["Joint design-time and post-silicon optimization for digitally tuned analog circuits", ["Wei Yao", "Yiyu Shi", "Lei He", "Sudhakar Pamarti"], "https://doi.org/10.1145/1687399.1687534", "iccad", 2009]], "Linsheng Zhang": [0, ["Fast trade-off evaluation for digital signal processing systems during wordlength optimization", ["Linsheng Zhang", "Yan Zhang", "Wenbiao Zhou"], "https://doi.org/10.1145/1687399.1687535", "iccad", 2009]], "Yan Zhang": [0, ["Fast trade-off evaluation for digital signal processing systems during wordlength optimization", ["Linsheng Zhang", "Yan Zhang", "Wenbiao Zhou"], "https://doi.org/10.1145/1687399.1687535", "iccad", 2009]], "Wenbiao Zhou": [0, ["Fast trade-off evaluation for digital signal processing systems during wordlength optimization", ["Linsheng Zhang", "Yan Zhang", "Wenbiao Zhou"], "https://doi.org/10.1145/1687399.1687535", "iccad", 2009]], "Bijan Alizadeh": [0, ["Improved heuristics for finite word-length polynomial datapath optimization", ["Bijan Alizadeh", "Masahiro Fujita"], "https://doi.org/10.1145/1687399.1687536", "iccad", 2009]], "Masahiro Fujita": [0, ["Improved heuristics for finite word-length polynomial datapath optimization", ["Bijan Alizadeh", "Masahiro Fujita"], "https://doi.org/10.1145/1687399.1687536", "iccad", 2009]], "Xiaoyi Wang": [2.5983750063683295e-13, ["Decoupling capacitance efficient placement for reducing transient power supply noise", ["Xiaoyi Wang", "Yici Cai", "Qiang Zhou", "Sheldon X.-D. Tan", "Thom Jefferson A. Eguia"], "https://doi.org/10.1145/1687399.1687538", "iccad", 2009]], "Yici Cai": [0, ["Decoupling capacitance efficient placement for reducing transient power supply noise", ["Xiaoyi Wang", "Yici Cai", "Qiang Zhou", "Sheldon X.-D. Tan", "Thom Jefferson A. Eguia"], "https://doi.org/10.1145/1687399.1687538", "iccad", 2009]], "Qiang Zhou": [0, ["Decoupling capacitance efficient placement for reducing transient power supply noise", ["Xiaoyi Wang", "Yici Cai", "Qiang Zhou", "Sheldon X.-D. Tan", "Thom Jefferson A. Eguia"], "https://doi.org/10.1145/1687399.1687538", "iccad", 2009]], "Sheldon X.-D. Tan": [0, ["Decoupling capacitance efficient placement for reducing transient power supply noise", ["Xiaoyi Wang", "Yici Cai", "Qiang Zhou", "Sheldon X.-D. Tan", "Thom Jefferson A. Eguia"], "https://doi.org/10.1145/1687399.1687538", "iccad", 2009]], "Thom Jefferson A. Eguia": [0, ["Decoupling capacitance efficient placement for reducing transient power supply noise", ["Xiaoyi Wang", "Yici Cai", "Qiang Zhou", "Sheldon X.-D. Tan", "Thom Jefferson A. Eguia"], "https://doi.org/10.1145/1687399.1687538", "iccad", 2009]], "Tarek A. El-Moselhy": [0, ["A hierarchical floating random walk algorithm for fabric-aware 3D capacitance extraction", ["Tarek A. El-Moselhy", "Ibrahim M. Elfadel", "Luca Daniel"], "https://doi.org/10.1145/1687399.1687539", "iccad", 2009]], "Ibrahim M. Elfadel": [0, ["A hierarchical floating random walk algorithm for fabric-aware 3D capacitance extraction", ["Tarek A. El-Moselhy", "Ibrahim M. Elfadel", "Luca Daniel"], "https://doi.org/10.1145/1687399.1687539", "iccad", 2009]], "Luca Daniel": [0, ["A hierarchical floating random walk algorithm for fabric-aware 3D capacitance extraction", ["Tarek A. El-Moselhy", "Ibrahim M. Elfadel", "Luca Daniel"], "https://doi.org/10.1145/1687399.1687539", "iccad", 2009]], "Ritochit Chakraborty": [0, ["Active-passive co-synthesis of multi-GigaHertz radio frequency circuits with broadband parametric macromodels of on-chip passives", ["Ritochit Chakraborty", "Arun V. Sathanur", "Vikram Jandhyala"], "https://doi.org/10.1145/1687399.1687540", "iccad", 2009]], "Arun V. Sathanur": [0, ["Active-passive co-synthesis of multi-GigaHertz radio frequency circuits with broadband parametric macromodels of on-chip passives", ["Ritochit Chakraborty", "Arun V. Sathanur", "Vikram Jandhyala"], "https://doi.org/10.1145/1687399.1687540", "iccad", 2009]], "Vikram Jandhyala": [0, ["Active-passive co-synthesis of multi-GigaHertz radio frequency circuits with broadband parametric macromodels of on-chip passives", ["Ritochit Chakraborty", "Arun V. Sathanur", "Vikram Jandhyala"], "https://doi.org/10.1145/1687399.1687540", "iccad", 2009]], "Zheng Zhang": [0, ["GHM: A generalized Hamiltonian method for passivity test of impedance/admittance descriptor systems", ["Zheng Zhang", "Chi-Un Lei", "Ngai Wong"], "https://doi.org/10.1145/1687399.1687541", "iccad", 2009]], "Chi-Un Lei": [0, ["GHM: A generalized Hamiltonian method for passivity test of impedance/admittance descriptor systems", ["Zheng Zhang", "Chi-Un Lei", "Ngai Wong"], "https://doi.org/10.1145/1687399.1687541", "iccad", 2009]], "Ngai Wong": [0, ["GHM: A generalized Hamiltonian method for passivity test of impedance/admittance descriptor systems", ["Zheng Zhang", "Chi-Un Lei", "Ngai Wong"], "https://doi.org/10.1145/1687399.1687541", "iccad", 2009]], "Luis Miguel Silveira": [0, ["Fast and reliable passivity assessment and enforcement with extended Hamiltonian pencil", ["Zuochang Ye", "Luis Miguel Silveira", "Joel R. Phillips"], "https://doi.org/10.1145/1687399.1687542", "iccad", 2009]], "Jie-Hong Roland Jiang": [0, ["Interpolating functions from large Boolean relations", ["Jie-Hong Roland Jiang", "Hsuan-Po Lin", "Wei-Lun Hung"], "https://doi.org/10.1145/1687399.1687544", "iccad", 2009]], "Hsuan-Po Lin": [0, ["Interpolating functions from large Boolean relations", ["Jie-Hong Roland Jiang", "Hsuan-Po Lin", "Wei-Lun Hung"], "https://doi.org/10.1145/1687399.1687544", "iccad", 2009]], "Wei-Lun Hung": [0, ["Interpolating functions from large Boolean relations", ["Jie-Hong Roland Jiang", "Hsuan-Po Lin", "Wei-Lun Hung"], "https://doi.org/10.1145/1687399.1687544", "iccad", 2009]], "Yung-Chih Chen": [0, ["Fast detection of node mergers using logic implications", ["Yung-Chih Chen", "Chun-Yao Wang"], "https://doi.org/10.1145/1687399.1687545", "iccad", 2009]], "Chun-Yao Wang": [8.98552229955385e-07, ["Fast detection of node mergers using logic implications", ["Yung-Chih Chen", "Chun-Yao Wang"], "https://doi.org/10.1145/1687399.1687545", "iccad", 2009]], "Smita Krishnaswamy": [0, ["DeltaSyn: An efficient logic difference optimizer for ECO synthesis", ["Smita Krishnaswamy", "Haoxing Ren", "Nilesh Modi", "Ruchir Puri"], "https://doi.org/10.1145/1687399.1687546", "iccad", 2009]], "Haoxing Ren": [0, ["DeltaSyn: An efficient logic difference optimizer for ECO synthesis", ["Smita Krishnaswamy", "Haoxing Ren", "Nilesh Modi", "Ruchir Puri"], "https://doi.org/10.1145/1687399.1687546", "iccad", 2009]], "Nilesh Modi": [0, ["DeltaSyn: An efficient logic difference optimizer for ECO synthesis", ["Smita Krishnaswamy", "Haoxing Ren", "Nilesh Modi", "Ruchir Puri"], "https://doi.org/10.1145/1687399.1687546", "iccad", 2009]], "Ruchir Puri": [0, ["DeltaSyn: An efficient logic difference optimizer for ECO synthesis", ["Smita Krishnaswamy", "Haoxing Ren", "Nilesh Modi", "Ruchir Puri"], "https://doi.org/10.1145/1687399.1687546", "iccad", 2009]], "Ajay K. Verma": [0, ["Iterative layering: Optimizing arithmetic circuits by structuring the information flow", ["Ajay K. Verma", "Philip Brisk", "Paolo Ienne"], "https://doi.org/10.1145/1687399.1687547", "iccad", 2009]], "Michael D. Moffitt": [0, ["Global routing revisited", ["Michael D. Moffitt"], "https://doi.org/10.1145/1687399.1687549", "iccad", 2009]], "Klaus-Dieter Schubert": [0, ["POWER7 - Verification challenge of a multi-core processor", ["Klaus-Dieter Schubert"], "https://doi.org/10.1145/1687399.1687551", "iccad", 2009]]}