

================================================================
== Synthesis Summary Report of 'bram_test'
================================================================
+ General Information: 
    * Date:           Mon May 16 01:44:10 2022
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        bram_testip
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------+--------+-------+---------+--------+----------+---------+------+----------+--------+----+------------+-----------+-----+
    |   Modules   |  Issue |       | Latency | Latency| Iteration|         | Trip |          |        |    |            |           |     |
    |   & Loops   |  Type  | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|  BRAM  | DSP|     FF     |    LUT    | URAM|
    +-------------+--------+-------+---------+--------+----------+---------+------+----------+--------+----+------------+-----------+-----+
    |+ bram_test  |  Timing|   0.00|        -|       -|         -|        -|     -|        no|  4 (1%)|   -|  1055 (~0%)|  1238 (2%)|    -|
    | o Loop 1    |       -|  -7.30|        -|       -|         3|        1|     -|       yes|       -|   -|           -|          -|    -|
    | o Loop 2    |       -|  -7.30|        -|       -|         3|        1|     -|       yes|       -|   -|           -|          -|    -|
    +-------------+--------+-------+---------+--------+----------+---------+------+----------+--------+----+------------+-----------+-----+

