// Seed: 3827591800
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    output id_1,
    output logic id_2,
    input logic id_3,
    input id_4,
    input logic id_5,
    input id_6,
    output logic id_7
);
  logic id_8;
  assign id_8 = 0;
  type_18 id_9 (
      .id_0(id_6),
      .id_1(1 - id_8),
      .id_2(1),
      .id_3(id_0 & 1'h0),
      .id_4(1)
  );
  logic id_10 = id_3;
  logic id_11;
  always @(posedge id_10) id_2 = 1'h0;
endmodule
