Timing Analyzer report for DAC
Mon Jun 07 17:38:34 2021
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk'
 22. Slow 1200mV 0C Model Hold: 'clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk'
 30. Fast 1200mV 0C Model Hold: 'clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Output Ports
 45. Unconstrained Output Ports
 46. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; DAC                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.9%      ;
;     Processors 3-8         ;   0.4%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                           ;
+------------+-----------------+------------+------------------------------------------------+
; 277.62 MHz ; 238.04 MHz      ; clk        ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -2.602 ; -25.998            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.465 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.201 ; -40.731                          ;
+-------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.602 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[7]                          ; clk          ; clk         ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[6]                          ; clk          ; clk         ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[5]                          ; clk          ; clk         ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[4]                          ; clk          ; clk         ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[3]                          ; clk          ; clk         ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[2]                          ; clk          ; clk         ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[1]                          ; clk          ; clk         ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[0]                          ; clk          ; clk         ; 1.000        ; -0.090     ; 3.428      ;
; -1.196 ; adr[2]                                                                                                          ; adr[5]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.081     ; 2.116      ;
; -1.105 ; adr[0]                                                                                                          ; adr[5]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.081     ; 2.025      ;
; -1.097 ; adr[1]                                                                                                          ; adr[5]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.081     ; 2.017      ;
; -1.081 ; adr[1]                                                                                                          ; adr[4]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.081     ; 2.001      ;
; -1.077 ; adr[0]                                                                                                          ; adr[4]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.081     ; 1.997      ;
; -1.050 ; adr[2]                                                                                                          ; adr[3]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.081     ; 1.970      ;
; -1.049 ; adr[4]                                                                                                          ; adr[5]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.081     ; 1.969      ;
; -1.020 ; adr[2]                                                                                                          ; adr[4]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.081     ; 1.940      ;
; -0.959 ; adr[0]                                                                                                          ; adr[3]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.081     ; 1.879      ;
; -0.951 ; adr[3]                                                                                                          ; adr[5]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.081     ; 1.871      ;
; -0.951 ; adr[1]                                                                                                          ; adr[3]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.081     ; 1.871      ;
; -0.935 ; adr[1]                                                                                                          ; adr[2]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.081     ; 1.855      ;
; -0.935 ; adr[3]                                                                                                          ; adr[4]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.081     ; 1.855      ;
; -0.931 ; adr[0]                                                                                                          ; adr[2]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.081     ; 1.851      ;
; -0.545 ; adr[1]                                                                                                          ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.314      ; 1.907      ;
; -0.375 ; adr[0]                                                                                                          ; adr[1]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.081     ; 1.295      ;
; -0.373 ; adr[2]                                                                                                          ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.314      ; 1.735      ;
; -0.370 ; adr[5]                                                                                                          ; adr[5]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.081     ; 1.290      ;
; -0.366 ; adr[3]                                                                                                          ; adr[3]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.081     ; 1.286      ;
; -0.366 ; adr[1]                                                                                                          ; adr[1]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.081     ; 1.286      ;
; -0.351 ; adr[2]                                                                                                          ; adr[2]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.081     ; 1.271      ;
; -0.350 ; adr[4]                                                                                                          ; adr[4]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.081     ; 1.270      ;
; -0.229 ; adr[4]                                                                                                          ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.314      ; 1.591      ;
; -0.156 ; adr[5]                                                                                                          ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.314      ; 1.518      ;
; 0.058  ; adr[3]                                                                                                          ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.314      ; 1.304      ;
; 0.062  ; adr[0]                                                                                                          ; adr[0]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.081     ; 0.858      ;
; 0.073  ; adr[0]                                                                                                          ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.314      ; 1.289      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.465 ; adr[0]                                                                                                          ; adr[0]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.508 ; adr[0]                                                                                                          ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.235      ;
; 0.519 ; adr[3]                                                                                                          ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.246      ;
; 0.681 ; adr[5]                                                                                                          ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.408      ;
; 0.764 ; adr[4]                                                                                                          ; adr[4]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; adr[2]                                                                                                          ; adr[2]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.766 ; adr[3]                                                                                                          ; adr[3]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.767 ; adr[5]                                                                                                          ; adr[5]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.060      ;
; 0.771 ; adr[4]                                                                                                          ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.498      ;
; 0.784 ; adr[0]                                                                                                          ; adr[1]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.077      ;
; 0.784 ; adr[1]                                                                                                          ; adr[1]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.077      ;
; 0.828 ; adr[2]                                                                                                          ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.555      ;
; 1.031 ; adr[1]                                                                                                          ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.758      ;
; 1.118 ; adr[2]                                                                                                          ; adr[3]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; adr[4]                                                                                                          ; adr[5]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.411      ;
; 1.126 ; adr[0]                                                                                                          ; adr[2]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; adr[3]                                                                                                          ; adr[4]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; adr[1]                                                                                                          ; adr[2]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.420      ;
; 1.135 ; adr[0]                                                                                                          ; adr[3]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.428      ;
; 1.136 ; adr[3]                                                                                                          ; adr[5]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.429      ;
; 1.136 ; adr[1]                                                                                                          ; adr[3]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.429      ;
; 1.249 ; adr[2]                                                                                                          ; adr[4]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.542      ;
; 1.258 ; adr[2]                                                                                                          ; adr[5]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.551      ;
; 1.266 ; adr[0]                                                                                                          ; adr[4]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.559      ;
; 1.267 ; adr[1]                                                                                                          ; adr[4]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.560      ;
; 1.275 ; adr[0]                                                                                                          ; adr[5]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.568      ;
; 1.276 ; adr[1]                                                                                                          ; adr[5]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.569      ;
; 3.089 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[7]                          ; clk          ; clk         ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[6]                          ; clk          ; clk         ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[5]                          ; clk          ; clk         ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[4]                          ; clk          ; clk         ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[3]                          ; clk          ; clk         ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[2]                          ; clk          ; clk         ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[1]                          ; clk          ; clk         ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[0]                          ; clk          ; clk         ; 0.000        ; 0.001      ; 3.301      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                           ;
+------------+-----------------+------------+------------------------------------------------+
; 305.34 MHz ; 238.04 MHz      ; clk        ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -2.275 ; -22.428           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.416 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.201 ; -40.731                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.275 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[7]                          ; clk          ; clk         ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[6]                          ; clk          ; clk         ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[5]                          ; clk          ; clk         ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[4]                          ; clk          ; clk         ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[3]                          ; clk          ; clk         ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[2]                          ; clk          ; clk         ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[1]                          ; clk          ; clk         ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[0]                          ; clk          ; clk         ; 1.000        ; -0.080     ; 3.119      ;
; -0.969 ; adr[2]                                                                                                          ; adr[5]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.073     ; 1.898      ;
; -0.889 ; adr[1]                                                                                                          ; adr[4]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.073     ; 1.818      ;
; -0.886 ; adr[0]                                                                                                          ; adr[5]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.073     ; 1.815      ;
; -0.885 ; adr[0]                                                                                                          ; adr[4]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.073     ; 1.814      ;
; -0.879 ; adr[1]                                                                                                          ; adr[5]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.073     ; 1.808      ;
; -0.843 ; adr[2]                                                                                                          ; adr[3]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.073     ; 1.772      ;
; -0.843 ; adr[4]                                                                                                          ; adr[5]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.073     ; 1.772      ;
; -0.804 ; adr[2]                                                                                                          ; adr[4]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.073     ; 1.733      ;
; -0.763 ; adr[1]                                                                                                          ; adr[2]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.073     ; 1.692      ;
; -0.763 ; adr[3]                                                                                                          ; adr[4]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.073     ; 1.692      ;
; -0.760 ; adr[0]                                                                                                          ; adr[3]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.073     ; 1.689      ;
; -0.759 ; adr[0]                                                                                                          ; adr[2]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.073     ; 1.688      ;
; -0.753 ; adr[3]                                                                                                          ; adr[5]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.073     ; 1.682      ;
; -0.753 ; adr[1]                                                                                                          ; adr[3]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.073     ; 1.682      ;
; -0.524 ; adr[1]                                                                                                          ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.277      ; 1.840      ;
; -0.368 ; adr[2]                                                                                                          ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.277      ; 1.684      ;
; -0.240 ; adr[0]                                                                                                          ; adr[1]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.073     ; 1.169      ;
; -0.234 ; adr[5]                                                                                                          ; adr[5]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.073     ; 1.163      ;
; -0.233 ; adr[3]                                                                                                          ; adr[3]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.073     ; 1.162      ;
; -0.233 ; adr[1]                                                                                                          ; adr[1]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.073     ; 1.162      ;
; -0.220 ; adr[4]                                                                                                          ; adr[4]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.073     ; 1.149      ;
; -0.220 ; adr[2]                                                                                                          ; adr[2]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.073     ; 1.149      ;
; -0.208 ; adr[4]                                                                                                          ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.277      ; 1.524      ;
; -0.142 ; adr[5]                                                                                                          ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.277      ; 1.458      ;
; 0.066  ; adr[3]                                                                                                          ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.277      ; 1.250      ;
; 0.082  ; adr[0]                                                                                                          ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.277      ; 1.234      ;
; 0.159  ; adr[0]                                                                                                          ; adr[0]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.073     ; 0.770      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.416 ; adr[0]                                                                                                          ; adr[0]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.478 ; adr[0]                                                                                                          ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.126      ;
; 0.491 ; adr[3]                                                                                                          ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.139      ;
; 0.631 ; adr[5]                                                                                                          ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.279      ;
; 0.709 ; adr[4]                                                                                                          ; adr[4]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; adr[2]                                                                                                          ; adr[2]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; adr[5]                                                                                                          ; adr[5]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.978      ;
; 0.712 ; adr[3]                                                                                                          ; adr[3]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.980      ;
; 0.717 ; adr[4]                                                                                                          ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.365      ;
; 0.731 ; adr[0]                                                                                                          ; adr[1]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.999      ;
; 0.731 ; adr[1]                                                                                                          ; adr[1]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.999      ;
; 0.754 ; adr[2]                                                                                                          ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.402      ;
; 0.938 ; adr[1]                                                                                                          ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.586      ;
; 1.027 ; adr[0]                                                                                                          ; adr[2]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 1.295      ;
; 1.030 ; adr[3]                                                                                                          ; adr[4]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 1.298      ;
; 1.030 ; adr[1]                                                                                                          ; adr[2]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 1.298      ;
; 1.033 ; adr[4]                                                                                                          ; adr[5]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 1.301      ;
; 1.033 ; adr[2]                                                                                                          ; adr[3]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 1.301      ;
; 1.042 ; adr[0]                                                                                                          ; adr[3]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 1.310      ;
; 1.046 ; adr[3]                                                                                                          ; adr[5]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 1.314      ;
; 1.046 ; adr[1]                                                                                                          ; adr[3]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 1.314      ;
; 1.128 ; adr[2]                                                                                                          ; adr[4]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 1.396      ;
; 1.149 ; adr[0]                                                                                                          ; adr[4]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 1.417      ;
; 1.152 ; adr[1]                                                                                                          ; adr[4]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 1.420      ;
; 1.155 ; adr[2]                                                                                                          ; adr[5]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 1.423      ;
; 1.164 ; adr[0]                                                                                                          ; adr[5]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 1.432      ;
; 1.168 ; adr[1]                                                                                                          ; adr[5]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 1.436      ;
; 2.813 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[7]                          ; clk          ; clk         ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[6]                          ; clk          ; clk         ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[5]                          ; clk          ; clk         ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[4]                          ; clk          ; clk         ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[3]                          ; clk          ; clk         ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[2]                          ; clk          ; clk         ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[1]                          ; clk          ; clk         ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[0]                          ; clk          ; clk         ; 0.000        ; 0.000      ; 3.003      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -0.324 ; -2.592            ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.180 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -19.534                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.324 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[7]                          ; clk          ; clk         ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[6]                          ; clk          ; clk         ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[5]                          ; clk          ; clk         ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[4]                          ; clk          ; clk         ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[3]                          ; clk          ; clk         ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[2]                          ; clk          ; clk         ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[1]                          ; clk          ; clk         ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[0]                          ; clk          ; clk         ; 1.000        ; -0.047     ; 1.232      ;
; 0.045  ; adr[2]                                                                                                          ; adr[5]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.037     ; 0.905      ;
; 0.093  ; adr[1]                                                                                                          ; adr[5]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.037     ; 0.857      ;
; 0.094  ; adr[0]                                                                                                          ; adr[5]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.037     ; 0.856      ;
; 0.109  ; adr[2]                                                                                                          ; adr[4]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.037     ; 0.841      ;
; 0.113  ; adr[2]                                                                                                          ; adr[3]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.037     ; 0.837      ;
; 0.114  ; adr[4]                                                                                                          ; adr[5]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.037     ; 0.836      ;
; 0.124  ; adr[0]                                                                                                          ; adr[4]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.037     ; 0.826      ;
; 0.124  ; adr[1]                                                                                                          ; adr[4]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.037     ; 0.826      ;
; 0.161  ; adr[1]                                                                                                          ; adr[3]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.037     ; 0.789      ;
; 0.162  ; adr[3]                                                                                                          ; adr[5]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.037     ; 0.788      ;
; 0.162  ; adr[0]                                                                                                          ; adr[3]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.037     ; 0.788      ;
; 0.192  ; adr[0]                                                                                                          ; adr[2]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.037     ; 0.758      ;
; 0.192  ; adr[3]                                                                                                          ; adr[4]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.037     ; 0.758      ;
; 0.192  ; adr[1]                                                                                                          ; adr[2]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.037     ; 0.758      ;
; 0.271  ; adr[1]                                                                                                          ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.138      ; 0.876      ;
; 0.397  ; adr[0]                                                                                                          ; adr[1]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.037     ; 0.553      ;
; 0.397  ; adr[1]                                                                                                          ; adr[1]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.037     ; 0.553      ;
; 0.398  ; adr[3]                                                                                                          ; adr[3]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.037     ; 0.552      ;
; 0.399  ; adr[2]                                                                                                          ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.138      ; 0.748      ;
; 0.402  ; adr[4]                                                                                                          ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.138      ; 0.745      ;
; 0.402  ; adr[5]                                                                                                          ; adr[5]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.037     ; 0.548      ;
; 0.406  ; adr[2]                                                                                                          ; adr[2]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.037     ; 0.544      ;
; 0.407  ; adr[4]                                                                                                          ; adr[4]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.037     ; 0.543      ;
; 0.462  ; adr[5]                                                                                                          ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.138      ; 0.685      ;
; 0.543  ; adr[3]                                                                                                          ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.138      ; 0.604      ;
; 0.550  ; adr[0]                                                                                                          ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.138      ; 0.597      ;
; 0.591  ; adr[0]                                                                                                          ; adr[0]                                                                                                          ; clk          ; clk         ; 1.000        ; -0.037     ; 0.359      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.180 ; adr[0]                                                                                                          ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.503      ;
; 0.184 ; adr[3]                                                                                                          ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.507      ;
; 0.193 ; adr[0]                                                                                                          ; adr[0]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.262 ; adr[5]                                                                                                          ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.585      ;
; 0.305 ; adr[5]                                                                                                          ; adr[5]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; adr[2]                                                                                                          ; adr[2]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; adr[4]                                                                                                          ; adr[4]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; adr[4]                                                                                                          ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.630      ;
; 0.307 ; adr[3]                                                                                                          ; adr[3]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.428      ;
; 0.311 ; adr[0]                                                                                                          ; adr[1]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; adr[1]                                                                                                          ; adr[1]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.432      ;
; 0.325 ; adr[2]                                                                                                          ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.648      ;
; 0.426 ; adr[1]                                                                                                          ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.749      ;
; 0.454 ; adr[2]                                                                                                          ; adr[3]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; adr[4]                                                                                                          ; adr[5]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.576      ;
; 0.463 ; adr[0]                                                                                                          ; adr[2]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; adr[1]                                                                                                          ; adr[2]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; adr[3]                                                                                                          ; adr[4]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; adr[0]                                                                                                          ; adr[3]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; adr[1]                                                                                                          ; adr[3]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; adr[3]                                                                                                          ; adr[5]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.589      ;
; 0.517 ; adr[2]                                                                                                          ; adr[4]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.638      ;
; 0.520 ; adr[2]                                                                                                          ; adr[5]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.641      ;
; 0.529 ; adr[0]                                                                                                          ; adr[4]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; adr[1]                                                                                                          ; adr[4]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.651      ;
; 0.532 ; adr[0]                                                                                                          ; adr[5]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.653      ;
; 0.533 ; adr[1]                                                                                                          ; adr[5]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.654      ;
; 1.049 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[7]                          ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[6]                          ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[5]                          ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[4]                          ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[3]                          ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[2]                          ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[1]                          ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a0~porta_address_reg0 ; wave4:wave4_inst|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|q_a[0]                          ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.602  ; 0.180 ; N/A      ; N/A     ; -3.201              ;
;  clk             ; -2.602  ; 0.180 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS  ; -25.998 ; 0.0   ; 0.0      ; 0.0     ; -40.731             ;
;  clk             ; -25.998 ; 0.000 ; N/A      ; N/A     ; -40.731             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; data[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sel[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sel[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; data[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; data[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; data[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; data[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; data[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; data[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; data[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; data[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; data[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; data[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; data[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; data[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; data[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; data[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; data[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; data[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; data[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; data[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; data[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; data[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; data[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 35       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 35       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; data[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; data[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Mon Jun 07 17:38:32 2021
Info: Command: quartus_sta DAC -c DAC
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DAC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.602
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.602             -25.998 clk 
Info (332146): Worst-case hold slack is 0.465
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.465               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -40.731 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.275
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.275             -22.428 clk 
Info (332146): Worst-case hold slack is 0.416
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.416               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -40.731 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.324
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.324              -2.592 clk 
Info (332146): Worst-case hold slack is 0.180
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.180               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -19.534 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4794 megabytes
    Info: Processing ended: Mon Jun 07 17:38:34 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


