// Seed: 3742503627
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  initial begin : LABEL_0
    id_2 = id_3;
  end
  wire id_4 = 1;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_2 (
    input uwire id_0,
    input wire id_1,
    input uwire id_2,
    input uwire id_3,
    input supply0 id_4,
    output wand id_5,
    output tri id_6,
    output wand id_7,
    output uwire id_8,
    input uwire id_9,
    output tri id_10,
    input wire id_11,
    output wand id_12,
    input wand id_13,
    input uwire id_14
);
  wire id_16;
  wire id_17;
  module_0 modCall_1 (
      id_17,
      id_17
  );
  assign modCall_1.id_4 = 0;
endmodule
