{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 01 22:05:20 2018 " "Info: Processing started: Sat Dec 01 22:05:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sradd -c sradd --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sradd -c sradd --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "sradd.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_2/sradd.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register srg4:SA2\|shift\[0\] srg4:SA2\|shift\[3\] 500.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 500.0 MHz between source register \"srg4:SA2\|shift\[0\]\" and destination register \"srg4:SA2\|shift\[3\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.728 ns + Longest register register " "Info: + Longest register to register delay is 0.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns srg4:SA2\|shift\[0\] 1 REG LCFF_X38_Y25_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y25_N17; Fanout = 3; REG Node = 'srg4:SA2\|shift\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { srg4:SA2|shift[0] } "NODE_NAME" } } { "srg4.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_2/srg4.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.345 ns) + CELL(0.228 ns) 0.573 ns fulladd:SA3\|s 2 COMB LCCOMB_X38_Y25_N26 1 " "Info: 2: + IC(0.345 ns) + CELL(0.228 ns) = 0.573 ns; Loc. = LCCOMB_X38_Y25_N26; Fanout = 1; COMB Node = 'fulladd:SA3\|s'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { srg4:SA2|shift[0] fulladd:SA3|s } "NODE_NAME" } } { "fulladd.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_2/fulladd.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.728 ns srg4:SA2\|shift\[3\] 3 REG LCFF_X38_Y25_N27 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.728 ns; Loc. = LCFF_X38_Y25_N27; Fanout = 1; REG Node = 'srg4:SA2\|shift\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { fulladd:SA3|s srg4:SA2|shift[3] } "NODE_NAME" } } { "srg4.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_2/srg4.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.383 ns ( 52.61 % ) " "Info: Total cell delay = 0.383 ns ( 52.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.345 ns ( 47.39 % ) " "Info: Total interconnect delay = 0.345 ns ( 47.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { srg4:SA2|shift[0] fulladd:SA3|s srg4:SA2|shift[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.728 ns" { srg4:SA2|shift[0] {} fulladd:SA3|s {} srg4:SA2|shift[3] {} } { 0.000ns 0.345ns 0.000ns } { 0.000ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.503 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sradd.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_2/sradd.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sradd.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_2/sradd.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.618 ns) 2.503 ns srg4:SA2\|shift\[3\] 3 REG LCFF_X38_Y25_N27 1 " "Info: 3: + IC(0.688 ns) + CELL(0.618 ns) = 2.503 ns; Loc. = LCFF_X38_Y25_N27; Fanout = 1; REG Node = 'srg4:SA2\|shift\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { clk~clkctrl srg4:SA2|shift[3] } "NODE_NAME" } } { "srg4.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_2/srg4.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.81 % ) " "Info: Total cell delay = 1.472 ns ( 58.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.031 ns ( 41.19 % ) " "Info: Total interconnect delay = 1.031 ns ( 41.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { clk clk~clkctrl srg4:SA2|shift[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { clk {} clk~combout {} clk~clkctrl {} srg4:SA2|shift[3] {} } { 0.000ns 0.000ns 0.343ns 0.688ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.503 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sradd.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_2/sradd.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sradd.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_2/sradd.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.618 ns) 2.503 ns srg4:SA2\|shift\[0\] 3 REG LCFF_X38_Y25_N17 3 " "Info: 3: + IC(0.688 ns) + CELL(0.618 ns) = 2.503 ns; Loc. = LCFF_X38_Y25_N17; Fanout = 3; REG Node = 'srg4:SA2\|shift\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { clk~clkctrl srg4:SA2|shift[0] } "NODE_NAME" } } { "srg4.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_2/srg4.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.81 % ) " "Info: Total cell delay = 1.472 ns ( 58.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.031 ns ( 41.19 % ) " "Info: Total interconnect delay = 1.031 ns ( 41.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { clk clk~clkctrl srg4:SA2|shift[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { clk {} clk~combout {} clk~clkctrl {} srg4:SA2|shift[0] {} } { 0.000ns 0.000ns 0.343ns 0.688ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { clk clk~clkctrl srg4:SA2|shift[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { clk {} clk~combout {} clk~clkctrl {} srg4:SA2|shift[3] {} } { 0.000ns 0.000ns 0.343ns 0.688ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { clk clk~clkctrl srg4:SA2|shift[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { clk {} clk~combout {} clk~clkctrl {} srg4:SA2|shift[0] {} } { 0.000ns 0.000ns 0.343ns 0.688ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "srg4.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_2/srg4.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "srg4.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_2/srg4.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { srg4:SA2|shift[0] fulladd:SA3|s srg4:SA2|shift[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.728 ns" { srg4:SA2|shift[0] {} fulladd:SA3|s {} srg4:SA2|shift[3] {} } { 0.000ns 0.345ns 0.000ns } { 0.000ns 0.228ns 0.155ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { clk clk~clkctrl srg4:SA2|shift[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { clk {} clk~combout {} clk~clkctrl {} srg4:SA2|shift[3] {} } { 0.000ns 0.000ns 0.343ns 0.688ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { clk clk~clkctrl srg4:SA2|shift[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { clk {} clk~combout {} clk~clkctrl {} srg4:SA2|shift[0] {} } { 0.000ns 0.000ns 0.343ns 0.688ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { srg4:SA2|shift[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { srg4:SA2|shift[3] {} } {  } {  } "" } } { "srg4.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_2/srg4.vhd" 12 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "srg4:SA1\|shift\[3\] SI clk 2.232 ns register " "Info: tsu for register \"srg4:SA1\|shift\[3\]\" (data pin = \"SI\", clock pin = \"clk\") is 2.232 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.645 ns + Longest pin register " "Info: + Longest pin to register delay is 4.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns SI 1 PIN PIN_D2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_D2; Fanout = 1; PIN Node = 'SI'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SI } "NODE_NAME" } } { "sradd.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_2/sradd.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.607 ns) + CELL(0.053 ns) 4.490 ns srg4:SA1\|shift\[3\]~feeder 2 COMB LCCOMB_X37_Y25_N22 1 " "Info: 2: + IC(3.607 ns) + CELL(0.053 ns) = 4.490 ns; Loc. = LCCOMB_X37_Y25_N22; Fanout = 1; COMB Node = 'srg4:SA1\|shift\[3\]~feeder'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.660 ns" { SI srg4:SA1|shift[3]~feeder } "NODE_NAME" } } { "srg4.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_2/srg4.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.645 ns srg4:SA1\|shift\[3\] 3 REG LCFF_X37_Y25_N23 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.645 ns; Loc. = LCFF_X37_Y25_N23; Fanout = 1; REG Node = 'srg4:SA1\|shift\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { srg4:SA1|shift[3]~feeder srg4:SA1|shift[3] } "NODE_NAME" } } { "srg4.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_2/srg4.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.038 ns ( 22.35 % ) " "Info: Total cell delay = 1.038 ns ( 22.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.607 ns ( 77.65 % ) " "Info: Total interconnect delay = 3.607 ns ( 77.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.645 ns" { SI srg4:SA1|shift[3]~feeder srg4:SA1|shift[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.645 ns" { SI {} SI~combout {} srg4:SA1|shift[3]~feeder {} srg4:SA1|shift[3] {} } { 0.000ns 0.000ns 3.607ns 0.000ns } { 0.000ns 0.830ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "srg4.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_2/srg4.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.503 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sradd.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_2/sradd.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sradd.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_2/sradd.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.618 ns) 2.503 ns srg4:SA1\|shift\[3\] 3 REG LCFF_X37_Y25_N23 1 " "Info: 3: + IC(0.688 ns) + CELL(0.618 ns) = 2.503 ns; Loc. = LCFF_X37_Y25_N23; Fanout = 1; REG Node = 'srg4:SA1\|shift\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { clk~clkctrl srg4:SA1|shift[3] } "NODE_NAME" } } { "srg4.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_2/srg4.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.81 % ) " "Info: Total cell delay = 1.472 ns ( 58.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.031 ns ( 41.19 % ) " "Info: Total interconnect delay = 1.031 ns ( 41.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { clk clk~clkctrl srg4:SA1|shift[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { clk {} clk~combout {} clk~clkctrl {} srg4:SA1|shift[3] {} } { 0.000ns 0.000ns 0.343ns 0.688ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.645 ns" { SI srg4:SA1|shift[3]~feeder srg4:SA1|shift[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.645 ns" { SI {} SI~combout {} srg4:SA1|shift[3]~feeder {} srg4:SA1|shift[3] {} } { 0.000ns 0.000ns 3.607ns 0.000ns } { 0.000ns 0.830ns 0.053ns 0.155ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { clk clk~clkctrl srg4:SA1|shift[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { clk {} clk~combout {} clk~clkctrl {} srg4:SA1|shift[3] {} } { 0.000ns 0.000ns 0.343ns 0.688ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk SO srg4:SA2\|shift\[0\] 5.252 ns register " "Info: tco from clock \"clk\" to destination pin \"SO\" through register \"srg4:SA2\|shift\[0\]\" is 5.252 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.503 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sradd.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_2/sradd.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sradd.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_2/sradd.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.618 ns) 2.503 ns srg4:SA2\|shift\[0\] 3 REG LCFF_X38_Y25_N17 3 " "Info: 3: + IC(0.688 ns) + CELL(0.618 ns) = 2.503 ns; Loc. = LCFF_X38_Y25_N17; Fanout = 3; REG Node = 'srg4:SA2\|shift\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { clk~clkctrl srg4:SA2|shift[0] } "NODE_NAME" } } { "srg4.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_2/srg4.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.81 % ) " "Info: Total cell delay = 1.472 ns ( 58.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.031 ns ( 41.19 % ) " "Info: Total interconnect delay = 1.031 ns ( 41.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { clk clk~clkctrl srg4:SA2|shift[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { clk {} clk~combout {} clk~clkctrl {} srg4:SA2|shift[0] {} } { 0.000ns 0.000ns 0.343ns 0.688ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "srg4.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_2/srg4.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.655 ns + Longest register pin " "Info: + Longest register to pin delay is 2.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns srg4:SA2\|shift\[0\] 1 REG LCFF_X38_Y25_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y25_N17; Fanout = 3; REG Node = 'srg4:SA2\|shift\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { srg4:SA2|shift[0] } "NODE_NAME" } } { "srg4.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_2/srg4.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.501 ns) + CELL(2.154 ns) 2.655 ns SO 2 PIN PIN_D1 0 " "Info: 2: + IC(0.501 ns) + CELL(2.154 ns) = 2.655 ns; Loc. = PIN_D1; Fanout = 0; PIN Node = 'SO'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { srg4:SA2|shift[0] SO } "NODE_NAME" } } { "sradd.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_2/sradd.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.154 ns ( 81.13 % ) " "Info: Total cell delay = 2.154 ns ( 81.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.501 ns ( 18.87 % ) " "Info: Total interconnect delay = 0.501 ns ( 18.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { srg4:SA2|shift[0] SO } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { srg4:SA2|shift[0] {} SO {} } { 0.000ns 0.501ns } { 0.000ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { clk clk~clkctrl srg4:SA2|shift[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { clk {} clk~combout {} clk~clkctrl {} srg4:SA2|shift[0] {} } { 0.000ns 0.000ns 0.343ns 0.688ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { srg4:SA2|shift[0] SO } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { srg4:SA2|shift[0] {} SO {} } { 0.000ns 0.501ns } { 0.000ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "srg4:SA1\|shift\[3\] SI clk -1.993 ns register " "Info: th for register \"srg4:SA1\|shift\[3\]\" (data pin = \"SI\", clock pin = \"clk\") is -1.993 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.503 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sradd.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_2/sradd.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sradd.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_2/sradd.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.618 ns) 2.503 ns srg4:SA1\|shift\[3\] 3 REG LCFF_X37_Y25_N23 1 " "Info: 3: + IC(0.688 ns) + CELL(0.618 ns) = 2.503 ns; Loc. = LCFF_X37_Y25_N23; Fanout = 1; REG Node = 'srg4:SA1\|shift\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { clk~clkctrl srg4:SA1|shift[3] } "NODE_NAME" } } { "srg4.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_2/srg4.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.81 % ) " "Info: Total cell delay = 1.472 ns ( 58.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.031 ns ( 41.19 % ) " "Info: Total interconnect delay = 1.031 ns ( 41.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { clk clk~clkctrl srg4:SA1|shift[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { clk {} clk~combout {} clk~clkctrl {} srg4:SA1|shift[3] {} } { 0.000ns 0.000ns 0.343ns 0.688ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "srg4.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_2/srg4.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.645 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns SI 1 PIN PIN_D2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_D2; Fanout = 1; PIN Node = 'SI'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SI } "NODE_NAME" } } { "sradd.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_2/sradd.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.607 ns) + CELL(0.053 ns) 4.490 ns srg4:SA1\|shift\[3\]~feeder 2 COMB LCCOMB_X37_Y25_N22 1 " "Info: 2: + IC(3.607 ns) + CELL(0.053 ns) = 4.490 ns; Loc. = LCCOMB_X37_Y25_N22; Fanout = 1; COMB Node = 'srg4:SA1\|shift\[3\]~feeder'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.660 ns" { SI srg4:SA1|shift[3]~feeder } "NODE_NAME" } } { "srg4.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_2/srg4.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.645 ns srg4:SA1\|shift\[3\] 3 REG LCFF_X37_Y25_N23 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.645 ns; Loc. = LCFF_X37_Y25_N23; Fanout = 1; REG Node = 'srg4:SA1\|shift\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { srg4:SA1|shift[3]~feeder srg4:SA1|shift[3] } "NODE_NAME" } } { "srg4.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep3/ep3_2_2/srg4.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.038 ns ( 22.35 % ) " "Info: Total cell delay = 1.038 ns ( 22.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.607 ns ( 77.65 % ) " "Info: Total interconnect delay = 3.607 ns ( 77.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.645 ns" { SI srg4:SA1|shift[3]~feeder srg4:SA1|shift[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.645 ns" { SI {} SI~combout {} srg4:SA1|shift[3]~feeder {} srg4:SA1|shift[3] {} } { 0.000ns 0.000ns 3.607ns 0.000ns } { 0.000ns 0.830ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { clk clk~clkctrl srg4:SA1|shift[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { clk {} clk~combout {} clk~clkctrl {} srg4:SA1|shift[3] {} } { 0.000ns 0.000ns 0.343ns 0.688ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.645 ns" { SI srg4:SA1|shift[3]~feeder srg4:SA1|shift[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.645 ns" { SI {} SI~combout {} srg4:SA1|shift[3]~feeder {} srg4:SA1|shift[3] {} } { 0.000ns 0.000ns 3.607ns 0.000ns } { 0.000ns 0.830ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 01 22:05:21 2018 " "Info: Processing ended: Sat Dec 01 22:05:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
