

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_131_1_proc'
================================================================
* Date:           Sat Sep  6 21:19:59 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        ocnn6_net
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_131_1  |        ?|        ?|        10|          3|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      187|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      150|     -|
|Register             |        -|      -|      275|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      275|      337|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |add_ln131_fu_205_p2                    |         +|   0|  0|  71|          64|          64|
    |pruned_voxel_count_1_fu_175_p2         |         +|   0|  0|  39|          32|           1|
    |sub_ln131_fu_187_p2                    |         -|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_11001_grp5         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_grp7         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001_grp1         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001_grp2         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001_grp3         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001_grp4         |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io_grp3                |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0_grp1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0_grp2  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_io_grp4                |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op39_read_state3          |       and|   0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_100_p3                |       and|   0|  0|   2|           1|           0|
    |tmp_s_nbreadreq_fu_108_p3              |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_11001              |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001_grp1         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_subdone            |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                        |        or|   0|  0|   2|           1|           1|
    |ap_predicate_tran2to12_state2          |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0| 187|         147|         115|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  31|          6|    1|          6|
    |ap_done                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3         |   9|          2|    1|          2|
    |feature_data_stream_blk_n       |   9|          2|    1|          2|
    |gmem_read_blk_n_AW              |   9|          2|    1|          2|
    |gmem_read_blk_n_B               |   9|          2|    1|          2|
    |gmem_read_blk_n_W               |   9|          2|    1|          2|
    |m_axi_gmem_read_0_WDATA         |  20|          4|   32|        128|
    |pruned_feature_dram_read_blk_n  |   9|          2|    1|          2|
    |pruned_voxel_count_0_out_blk_n  |   9|          2|    1|          2|
    |pruned_voxel_count_fu_90        |   9|          2|   32|         64|
    |real_start                      |   9|          2|    1|          2|
    |write_addr_stream_blk_n         |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 150|         32|   75|        218|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   5|   0|    5|          0|
    |ap_block_pp0_stage0_subdone_grp5_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp7_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp1_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp2_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp3_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |gmem_read_addr_reg_290                     |  64|   0|   64|          0|
    |pruned_feature_dram_read_read_reg_277      |  64|   0|   64|          0|
    |pruned_voxel_count_fu_90                   |  32|   0|   32|          0|
    |start_once_reg                             |   1|   0|    1|          0|
    |tmp_reg_282                                |   1|   0|    1|          0|
    |tmp_s_reg_286                              |   1|   0|    1|          0|
    |trunc_ln133_3_reg_308                      |  32|   0|   32|          0|
    |voxel_features_1_reg_303                   |  32|   0|   32|          0|
    |voxel_features_reg_298                     |  32|   0|   32|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 275|   0|  275|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------+-----+------+------------+----------------------------+--------------+
|                RTL Ports                | Dir | Bits |  Protocol  |        Source Object       |    C Type    |
+-----------------------------------------+-----+------+------------+----------------------------+--------------+
|ap_clk                                   |   in|     1|  ap_ctrl_hs|  Loop_VITIS_LOOP_131_1_proc|  return value|
|ap_rst                                   |   in|     1|  ap_ctrl_hs|  Loop_VITIS_LOOP_131_1_proc|  return value|
|ap_start                                 |   in|     1|  ap_ctrl_hs|  Loop_VITIS_LOOP_131_1_proc|  return value|
|start_full_n                             |   in|     1|  ap_ctrl_hs|  Loop_VITIS_LOOP_131_1_proc|  return value|
|ap_done                                  |  out|     1|  ap_ctrl_hs|  Loop_VITIS_LOOP_131_1_proc|  return value|
|ap_continue                              |   in|     1|  ap_ctrl_hs|  Loop_VITIS_LOOP_131_1_proc|  return value|
|ap_idle                                  |  out|     1|  ap_ctrl_hs|  Loop_VITIS_LOOP_131_1_proc|  return value|
|ap_ready                                 |  out|     1|  ap_ctrl_hs|  Loop_VITIS_LOOP_131_1_proc|  return value|
|start_out                                |  out|     1|  ap_ctrl_hs|  Loop_VITIS_LOOP_131_1_proc|  return value|
|start_write                              |  out|     1|  ap_ctrl_hs|  Loop_VITIS_LOOP_131_1_proc|  return value|
|pruned_feature_dram_read_dout            |   in|    64|     ap_fifo|    pruned_feature_dram_read|       pointer|
|pruned_feature_dram_read_empty_n         |   in|     1|     ap_fifo|    pruned_feature_dram_read|       pointer|
|pruned_feature_dram_read_read            |  out|     1|     ap_fifo|    pruned_feature_dram_read|       pointer|
|pruned_feature_dram_read_num_data_valid  |   in|    11|     ap_fifo|    pruned_feature_dram_read|       pointer|
|pruned_feature_dram_read_fifo_cap        |   in|    11|     ap_fifo|    pruned_feature_dram_read|       pointer|
|feature_data_stream_dout                 |   in|  1085|     ap_fifo|         feature_data_stream|       pointer|
|feature_data_stream_empty_n              |   in|     1|     ap_fifo|         feature_data_stream|       pointer|
|feature_data_stream_read                 |  out|     1|     ap_fifo|         feature_data_stream|       pointer|
|feature_data_stream_num_data_valid       |   in|    11|     ap_fifo|         feature_data_stream|       pointer|
|feature_data_stream_fifo_cap             |   in|    11|     ap_fifo|         feature_data_stream|       pointer|
|write_addr_stream_dout                   |   in|    60|     ap_fifo|           write_addr_stream|       pointer|
|write_addr_stream_empty_n                |   in|     1|     ap_fifo|           write_addr_stream|       pointer|
|write_addr_stream_read                   |  out|     1|     ap_fifo|           write_addr_stream|       pointer|
|write_addr_stream_num_data_valid         |   in|    11|     ap_fifo|           write_addr_stream|       pointer|
|write_addr_stream_fifo_cap               |   in|    11|     ap_fifo|           write_addr_stream|       pointer|
|m_axi_gmem_read_0_AWVALID                |  out|     1|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_AWREADY                |   in|     1|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_AWADDR                 |  out|    64|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_AWID                   |  out|     1|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_AWLEN                  |  out|    32|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_AWSIZE                 |  out|     3|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_AWBURST                |  out|     2|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_AWLOCK                 |  out|     2|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_AWCACHE                |  out|     4|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_AWPROT                 |  out|     3|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_AWQOS                  |  out|     4|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_AWREGION               |  out|     4|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_AWUSER                 |  out|     1|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_WVALID                 |  out|     1|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_WREADY                 |   in|     1|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_WDATA                  |  out|    32|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_WSTRB                  |  out|     4|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_WLAST                  |  out|     1|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_WID                    |  out|     1|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_WUSER                  |  out|     1|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_ARVALID                |  out|     1|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_ARREADY                |   in|     1|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_ARADDR                 |  out|    64|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_ARID                   |  out|     1|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_ARLEN                  |  out|    32|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_ARSIZE                 |  out|     3|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_ARBURST                |  out|     2|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_ARLOCK                 |  out|     2|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_ARCACHE                |  out|     4|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_ARPROT                 |  out|     3|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_ARQOS                  |  out|     4|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_ARREGION               |  out|     4|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_ARUSER                 |  out|     1|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_RVALID                 |   in|     1|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_RREADY                 |  out|     1|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_RDATA                  |   in|    32|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_RLAST                  |   in|     1|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_RID                    |   in|     1|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_RFIFONUM               |   in|    13|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_RUSER                  |   in|     1|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_RRESP                  |   in|     2|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_BVALID                 |   in|     1|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_BREADY                 |  out|     1|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_BRESP                  |   in|     2|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_BID                    |   in|     1|       m_axi|                   gmem_read|       pointer|
|m_axi_gmem_read_0_BUSER                  |   in|     1|       m_axi|                   gmem_read|       pointer|
|pruned_voxel_count_0_out_din             |  out|    32|     ap_fifo|    pruned_voxel_count_0_out|       pointer|
|pruned_voxel_count_0_out_full_n          |   in|     1|     ap_fifo|    pruned_voxel_count_0_out|       pointer|
|pruned_voxel_count_0_out_write           |  out|     1|     ap_fifo|    pruned_voxel_count_0_out|       pointer|
|pruned_voxel_count_0_out_num_data_valid  |   in|    11|     ap_fifo|    pruned_voxel_count_0_out|       pointer|
|pruned_voxel_count_0_out_fifo_cap        |   in|    11|     ap_fifo|    pruned_voxel_count_0_out|       pointer|
+-----------------------------------------+-----+------+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 3, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 12 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%pruned_voxel_count = alloca i32 1" [ocnn6_net.cpp:130]   --->   Operation 13 'alloca' 'pruned_voxel_count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pruned_voxel_count_0_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %pruned_feature_dram_read, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] ( I:1.20ns O:1.20ns )   --->   "%pruned_feature_dram_read_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %pruned_feature_dram_read"   --->   Operation 16 'read' 'pruned_feature_dram_read_read' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1024> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %write_addr_stream, void @empty_29, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1085 %feature_data_stream, void @empty_29, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_read, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 262144, void @empty_15, void @empty, void @empty_57, i32 16, i32 16, i32 256, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln130 = store i32 0, i32 %pruned_voxel_count" [ocnn6_net.cpp:130]   --->   Operation 20 'store' 'store_ln130' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln130 = br void %while.cond" [ocnn6_net.cpp:130]   --->   Operation 21 'br' 'br_ln130' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 22 [1/1] ( I:0.00ns O:0.00ns )   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1085P0A, i1085 %feature_data_stream, i32 1" [ocnn6_net.cpp:131]   --->   Operation 22 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1085> <Depth = 1024> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %tmp, void %while.end.aft.exitStub, void %land.rhs" [ocnn6_net.cpp:131]   --->   Operation 23 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%pruned_voxel_count_load = load i32 %pruned_voxel_count" [ocnn6_net.cpp:131]   --->   Operation 24 'load' 'pruned_voxel_count_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.88ns)   --->   "%pruned_voxel_count_1 = add i32 %pruned_voxel_count_load, i32 1" [ocnn6_net.cpp:143]   --->   Operation 25 'add' 'pruned_voxel_count_1' <Predicate = (tmp)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node sub_ln131)   --->   "%shl_ln131 = shl i32 %pruned_voxel_count_load, i32 2" [ocnn6_net.cpp:131]   --->   Operation 26 'shl' 'shl_ln131' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.88ns) (out node of the LUT)   --->   "%sub_ln131 = sub i32 %shl_ln131, i32 %pruned_voxel_count_load" [ocnn6_net.cpp:131]   --->   Operation 27 'sub' 'sub_ln131' <Predicate = (tmp)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %sub_ln131, i2 0" [ocnn6_net.cpp:131]   --->   Operation 28 'bitconcatenate' 'shl_ln' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i34 %shl_ln" [ocnn6_net.cpp:131]   --->   Operation 29 'zext' 'zext_ln131' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.14ns)   --->   "%add_ln131 = add i64 %pruned_feature_dram_read_read, i64 %zext_ln131" [ocnn6_net.cpp:131]   --->   Operation 30 'add' 'add_ln131' <Predicate = (tmp)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln132 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_57" [ocnn6_net.cpp:132]   --->   Operation 31 'specpipeline' 'specpipeline_ln132' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_52" [ocnn6_net.cpp:131]   --->   Operation 32 'specloopname' 'specloopname_ln131' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] ( I:0.00ns O:0.00ns )   --->   "%tmp_s = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i60P0A, i60 %write_addr_stream, i32 1" [ocnn6_net.cpp:131]   --->   Operation 33 'nbreadreq' 'tmp_s' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 60> <Depth = 1024> <FIFO>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %tmp_s, void %while.end.aft.exitStub, void %VITIS_LOOP_137_2" [ocnn6_net.cpp:131]   --->   Operation 34 'br' 'br_ln131' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln131, i32 2, i32 63" [ocnn6_net.cpp:143]   --->   Operation 35 'partselect' 'trunc_ln' <Predicate = (tmp & tmp_s)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln143 = sext i62 %trunc_ln" [ocnn6_net.cpp:143]   --->   Operation 36 'sext' 'sext_ln143' <Predicate = (tmp & tmp_s)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%gmem_read_addr = getelementptr i32 %gmem_read, i64 %sext_ln143" [ocnn6_net.cpp:143]   --->   Operation 37 'getelementptr' 'gmem_read_addr' <Predicate = (tmp & tmp_s)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln130 = store i32 %pruned_voxel_count_1, i32 %pruned_voxel_count" [ocnn6_net.cpp:130]   --->   Operation 38 'store' 'store_ln130' <Predicate = (tmp & tmp_s)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 39 [1/1] ( I:1.21ns O:1.21ns )   --->   "%feature_data_stream_read = read i1085 @_ssdm_op_Read.ap_fifo.volatile.i1085P0A, i1085 %feature_data_stream" [ocnn6_net.cpp:133]   --->   Operation 39 'read' 'feature_data_stream_read' <Predicate = (tmp & tmp_s)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1085> <Depth = 1024> <FIFO>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%voxel_features = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %feature_data_stream_read, i32 1, i32 32" [ocnn6_net.cpp:133]   --->   Operation 40 'partselect' 'voxel_features' <Predicate = (tmp & tmp_s)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%voxel_features_1 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %feature_data_stream_read, i32 33, i32 64" [ocnn6_net.cpp:133]   --->   Operation 41 'partselect' 'voxel_features_1' <Predicate = (tmp & tmp_s)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln133_3 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %feature_data_stream_read, i32 65, i32 96" [ocnn6_net.cpp:133]   --->   Operation 42 'partselect' 'trunc_ln133_3' <Predicate = (tmp & tmp_s)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] ( I:1.20ns O:1.20ns )   --->   "%p_01 = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %write_addr_stream" [ocnn6_net.cpp:134]   --->   Operation 43 'read' 'p_01' <Predicate = (tmp & tmp_s)> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 60> <Depth = 1024> <FIFO>
ST_3 : Operation 44 [1/1] (2.43ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem_read_addr, i64 3" [ocnn6_net.cpp:143]   --->   Operation 44 'writereq' 'empty' <Predicate = (tmp & tmp_s)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 45 [1/1] (2.43ns)   --->   "%write_ln143 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem_read_addr, i32 %voxel_features, i4 15" [ocnn6_net.cpp:143]   --->   Operation 45 'write' 'write_ln143' <Predicate = (tmp & tmp_s)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 46 [1/1] (2.43ns)   --->   "%write_ln143 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem_read_addr, i32 %voxel_features_1, i4 15" [ocnn6_net.cpp:143]   --->   Operation 46 'write' 'write_ln143' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 47 [1/1] (2.43ns)   --->   "%write_ln143 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem_read_addr, i32 %trunc_ln133_3, i4 15" [ocnn6_net.cpp:143]   --->   Operation 47 'write' 'write_ln143' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 48 [5/5] (2.43ns)   --->   "%empty_8308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_read_addr" [ocnn6_net.cpp:143]   --->   Operation 48 'writeresp' 'empty_8308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 49 [4/5] (2.43ns)   --->   "%empty_8308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_read_addr" [ocnn6_net.cpp:143]   --->   Operation 49 'writeresp' 'empty_8308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 50 [3/5] (2.43ns)   --->   "%empty_8308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_read_addr" [ocnn6_net.cpp:143]   --->   Operation 50 'writeresp' 'empty_8308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 51 [2/5] (2.43ns)   --->   "%empty_8308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_read_addr" [ocnn6_net.cpp:143]   --->   Operation 51 'writeresp' 'empty_8308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 52 [1/5] (2.43ns)   --->   "%empty_8308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_read_addr" [ocnn6_net.cpp:143]   --->   Operation 52 'writeresp' 'empty_8308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln131 = br void %while.cond" [ocnn6_net.cpp:131]   --->   Operation 53 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>

State 12 <SV = 2> <Delay = 1.19>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "%pruned_voxel_count_load_1 = load i32 %pruned_voxel_count"   --->   Operation 54 'load' 'pruned_voxel_count_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 55 [1/1] ( I:1.19ns O:1.19ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %pruned_voxel_count_0_out, i32 %pruned_voxel_count_load_1"   --->   Operation 55 'write' 'write_ln0' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pruned_feature_dram_read]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ feature_data_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ write_addr_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem_read]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ pruned_voxel_count_0_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pruned_voxel_count            (alloca        ) [ 0111111111111]
specinterface_ln0             (specinterface ) [ 0000000000000]
specinterface_ln0             (specinterface ) [ 0000000000000]
pruned_feature_dram_read_read (read          ) [ 0011111111110]
specinterface_ln0             (specinterface ) [ 0000000000000]
specinterface_ln0             (specinterface ) [ 0000000000000]
specinterface_ln0             (specinterface ) [ 0000000000000]
store_ln130                   (store         ) [ 0000000000000]
br_ln130                      (br            ) [ 0000000000000]
tmp                           (nbreadreq     ) [ 0011111111110]
br_ln131                      (br            ) [ 0000000000000]
pruned_voxel_count_load       (load          ) [ 0000000000000]
pruned_voxel_count_1          (add           ) [ 0000000000000]
shl_ln131                     (shl           ) [ 0000000000000]
sub_ln131                     (sub           ) [ 0000000000000]
shl_ln                        (bitconcatenate) [ 0000000000000]
zext_ln131                    (zext          ) [ 0000000000000]
add_ln131                     (add           ) [ 0000000000000]
specpipeline_ln132            (specpipeline  ) [ 0000000000000]
specloopname_ln131            (specloopname  ) [ 0000000000000]
tmp_s                         (nbreadreq     ) [ 0011111111110]
br_ln131                      (br            ) [ 0000000000000]
trunc_ln                      (partselect    ) [ 0000000000000]
sext_ln143                    (sext          ) [ 0000000000000]
gmem_read_addr                (getelementptr ) [ 0011111111110]
store_ln130                   (store         ) [ 0000000000000]
feature_data_stream_read      (read          ) [ 0000000000000]
voxel_features                (partselect    ) [ 0000100000000]
voxel_features_1              (partselect    ) [ 0010110000000]
trunc_ln133_3                 (partselect    ) [ 0011111000000]
p_01                          (read          ) [ 0000000000000]
empty                         (writereq      ) [ 0000000000000]
write_ln143                   (write         ) [ 0000000000000]
write_ln143                   (write         ) [ 0000000000000]
write_ln143                   (write         ) [ 0000000000000]
empty_8308                    (writeresp     ) [ 0000000000000]
br_ln131                      (br            ) [ 0000000000000]
pruned_voxel_count_load_1     (load          ) [ 0000000000000]
write_ln0                     (write         ) [ 0000000000000]
ret_ln0                       (ret           ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pruned_feature_dram_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pruned_feature_dram_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="feature_data_stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_data_stream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="write_addr_stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_addr_stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_read"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pruned_voxel_count_0_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pruned_voxel_count_0_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_57"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1085P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_52"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i60P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1085P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i1085.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i60P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="pruned_voxel_count_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pruned_voxel_count/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="pruned_feature_dram_read_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pruned_feature_dram_read_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_nbreadreq_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="1085" slack="0"/>
<pin id="103" dir="0" index="2" bw="1" slack="0"/>
<pin id="104" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_s_nbreadreq_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="60" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="feature_data_stream_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1085" slack="0"/>
<pin id="118" dir="0" index="1" bw="1085" slack="0"/>
<pin id="119" dir="1" index="2" bw="1085" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="feature_data_stream_read/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_01_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="60" slack="0"/>
<pin id="124" dir="0" index="1" bw="60" slack="0"/>
<pin id="125" dir="1" index="2" bw="60" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_01/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_writeresp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="1"/>
<pin id="131" dir="0" index="2" bw="3" slack="0"/>
<pin id="132" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty/3 empty_8308/7 "/>
</bind>
</comp>

<comp id="135" class="1004" name="write_ln143_write_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="0" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="2"/>
<pin id="138" dir="0" index="2" bw="32" slack="1"/>
<pin id="139" dir="0" index="3" bw="1" slack="0"/>
<pin id="140" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln143/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="write_ln143_write_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="3"/>
<pin id="146" dir="0" index="2" bw="32" slack="2"/>
<pin id="147" dir="0" index="3" bw="1" slack="0"/>
<pin id="148" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln143/5 "/>
</bind>
</comp>

<comp id="151" class="1004" name="write_ln143_write_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="4"/>
<pin id="154" dir="0" index="2" bw="32" slack="3"/>
<pin id="155" dir="0" index="3" bw="1" slack="0"/>
<pin id="156" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln143/6 "/>
</bind>
</comp>

<comp id="160" class="1004" name="write_ln0_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="32" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/12 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln130_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln130/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="pruned_voxel_count_load_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="1"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pruned_voxel_count_load/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="pruned_voxel_count_1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pruned_voxel_count_1/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="shl_ln131_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="3" slack="0"/>
<pin id="184" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln131/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="sub_ln131_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln131/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="shl_ln_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="34" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln131_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="34" slack="0"/>
<pin id="203" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="add_ln131_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="64" slack="1"/>
<pin id="207" dir="0" index="1" bw="34" slack="0"/>
<pin id="208" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln131/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="trunc_ln_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="62" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="0"/>
<pin id="213" dir="0" index="2" bw="3" slack="0"/>
<pin id="214" dir="0" index="3" bw="7" slack="0"/>
<pin id="215" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="sext_ln143_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="62" slack="0"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln143/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="gmem_read_addr_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="0"/>
<pin id="226" dir="0" index="1" bw="64" slack="0"/>
<pin id="227" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_read_addr/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln130_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="1"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln130/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="voxel_features_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="1085" slack="0"/>
<pin id="238" dir="0" index="2" bw="1" slack="0"/>
<pin id="239" dir="0" index="3" bw="7" slack="0"/>
<pin id="240" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="voxel_features/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="voxel_features_1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="1085" slack="0"/>
<pin id="248" dir="0" index="2" bw="7" slack="0"/>
<pin id="249" dir="0" index="3" bw="8" slack="0"/>
<pin id="250" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="voxel_features_1/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="trunc_ln133_3_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="1085" slack="0"/>
<pin id="258" dir="0" index="2" bw="8" slack="0"/>
<pin id="259" dir="0" index="3" bw="8" slack="0"/>
<pin id="260" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln133_3/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="pruned_voxel_count_load_1_load_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="2"/>
<pin id="267" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pruned_voxel_count_load_1/12 "/>
</bind>
</comp>

<comp id="269" class="1005" name="pruned_voxel_count_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="pruned_voxel_count "/>
</bind>
</comp>

<comp id="277" class="1005" name="pruned_feature_dram_read_read_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="1"/>
<pin id="279" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="pruned_feature_dram_read_read "/>
</bind>
</comp>

<comp id="282" class="1005" name="tmp_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="286" class="1005" name="tmp_s_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="290" class="1005" name="gmem_read_addr_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_read_addr "/>
</bind>
</comp>

<comp id="298" class="1005" name="voxel_features_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="voxel_features "/>
</bind>
</comp>

<comp id="303" class="1005" name="voxel_features_1_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="2"/>
<pin id="305" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="voxel_features_1 "/>
</bind>
</comp>

<comp id="308" class="1005" name="trunc_ln133_3_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="3"/>
<pin id="310" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln133_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="28" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="44" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="113"><net_src comp="56" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="120"><net_src comp="62" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="76" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="78" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="80" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="141"><net_src comp="82" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="84" pin="0"/><net_sink comp="135" pin=3"/></net>

<net id="149"><net_src comp="82" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="84" pin="0"/><net_sink comp="143" pin=3"/></net>

<net id="157"><net_src comp="82" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="84" pin="0"/><net_sink comp="151" pin=3"/></net>

<net id="159"><net_src comp="86" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="165"><net_src comp="88" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="8" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="179"><net_src comp="172" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="10" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="172" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="20" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="181" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="172" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="46" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="187" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="48" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="204"><net_src comp="193" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="201" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="216"><net_src comp="58" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="205" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="20" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="219"><net_src comp="60" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="223"><net_src comp="210" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="6" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="220" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="175" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="241"><net_src comp="64" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="116" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="243"><net_src comp="10" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="244"><net_src comp="66" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="251"><net_src comp="64" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="116" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="253"><net_src comp="68" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="254"><net_src comp="70" pin="0"/><net_sink comp="245" pin=3"/></net>

<net id="261"><net_src comp="64" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="116" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="263"><net_src comp="72" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="264"><net_src comp="74" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="268"><net_src comp="265" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="272"><net_src comp="90" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="275"><net_src comp="269" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="276"><net_src comp="269" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="280"><net_src comp="94" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="285"><net_src comp="100" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="108" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="224" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="296"><net_src comp="290" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="297"><net_src comp="290" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="301"><net_src comp="235" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="306"><net_src comp="245" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="311"><net_src comp="255" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="151" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_read | {3 4 5 6 7 8 9 10 11 }
	Port: pruned_voxel_count_0_out | {12 }
 - Input state : 
	Port: Loop_VITIS_LOOP_131_1_proc : pruned_feature_dram_read | {1 }
	Port: Loop_VITIS_LOOP_131_1_proc : feature_data_stream | {2 3 }
	Port: Loop_VITIS_LOOP_131_1_proc : write_addr_stream | {2 3 }
	Port: Loop_VITIS_LOOP_131_1_proc : gmem_read | {}
  - Chain level:
	State 1
		store_ln130 : 1
	State 2
		pruned_voxel_count_1 : 1
		shl_ln131 : 1
		sub_ln131 : 1
		shl_ln : 2
		zext_ln131 : 3
		add_ln131 : 4
		trunc_ln : 5
		sext_ln143 : 6
		gmem_read_addr : 7
		store_ln130 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|
| Operation|              Functional Unit             |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|
|    add   |        pruned_voxel_count_1_fu_175       |    0    |    39   |
|          |             add_ln131_fu_205             |    0    |    71   |
|----------|------------------------------------------|---------|---------|
|    sub   |             sub_ln131_fu_187             |    0    |    39   |
|----------|------------------------------------------|---------|---------|
|          | pruned_feature_dram_read_read_read_fu_94 |    0    |    0    |
|   read   |   feature_data_stream_read_read_fu_116   |    0    |    0    |
|          |             p_01_read_fu_122             |    0    |    0    |
|----------|------------------------------------------|---------|---------|
| nbreadreq|           tmp_nbreadreq_fu_100           |    0    |    0    |
|          |          tmp_s_nbreadreq_fu_108          |    0    |    0    |
|----------|------------------------------------------|---------|---------|
| writeresp|           grp_writeresp_fu_128           |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |         write_ln143_write_fu_135         |    0    |    0    |
|   write  |         write_ln143_write_fu_143         |    0    |    0    |
|          |         write_ln143_write_fu_151         |    0    |    0    |
|          |          write_ln0_write_fu_160          |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|    shl   |             shl_ln131_fu_181             |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|bitconcatenate|               shl_ln_fu_193              |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   zext   |             zext_ln131_fu_201            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |              trunc_ln_fu_210             |    0    |    0    |
|partselect|           voxel_features_fu_235          |    0    |    0    |
|          |          voxel_features_1_fu_245         |    0    |    0    |
|          |           trunc_ln133_3_fu_255           |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   sext   |             sext_ln143_fu_220            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   Total  |                                          |    0    |   149   |
|----------|------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|        gmem_read_addr_reg_290       |   32   |
|pruned_feature_dram_read_read_reg_277|   64   |
|      pruned_voxel_count_reg_269     |   32   |
|             tmp_reg_282             |    1   |
|            tmp_s_reg_286            |    1   |
|        trunc_ln133_3_reg_308        |   32   |
|       voxel_features_1_reg_303      |   32   |
|        voxel_features_reg_298       |   32   |
+-------------------------------------+--------+
|                Total                |   226  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  |
|----------------------|------|------|------|--------||---------|
| grp_writeresp_fu_128 |  p0  |   2  |   1  |    2   |
|----------------------|------|------|------|--------||---------|
|         Total        |      |      |      |    2   ||  0.387  |
|----------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   149  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    -   |
|  Register |    -   |   226  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   226  |   149  |
+-----------+--------+--------+--------+
