# FrequencyDivider
Clock Frequency Divider from 100MHz to 3.5Hz using verilog on vivado software.

**Waveform:-**

![](https://user-images.githubusercontent.com/62996571/190557067-5c1f9faa-4a19-41d4-98af-c33d435997b9.jpg)

It can be observe that :






timeperiod (T) = (572.040 - 285.040) * 10^-3 sec
           = 0.287 sec
           
           
           
So frequency of resultant waveform is,
Frequency = 1/T
          = 1/0.287
          = 3.48 Hz ~ 3.5Hz
          
          


**RTL Design of it is as:**

![](https://user-images.githubusercontent.com/62996571/190556935-9316abb4-01d0-4508-8789-4d17f2c31d02.jpg)
