/* Copyright (c) 2014-2016 Wind River Systems, Inc.
 *
 * The right to copy, distribute, modify or otherwise make use
 * of this software may be licensed only pursuant to the terms
 * of an applicable Wind River license agreement.
 */

/* This file has been autogenerated by cafe-type2h(1). */

#ifndef CAFE_TYPE2H_HPC_MPC8548_TYPE_autogenerated_h
#define CAFE_TYPE2H_HPC_MPC8548_TYPE_autogenerated_h

#include <cafe/autogenerated/cafe.type.h>

#ifdef __cplusplus
extern "C" {
#endif

#define hpc_mpc8548_ATOMIC_RESERVATION_TIME_OUTS_FOR_ECM_PORT_VT_DEF "S[hpc.mpc8548_ATOMIC_RESERVATION_TIME_OUTS_FOR_ECM_PORT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Atomic reservation time-outs for ECM port\"]]"
#define hpc_mpc8548_ATOMIC_RESERVATION_TIME_OUTS_FOR_ECM_PORT_VT_REF "t[hpc.mpc8548_ATOMIC_RESERVATION_TIME_OUTS_FOR_ECM_PORT]"

#define hpc_mpc8548_BANK_1_HITS_CHIP_SELECT_VT_DEF "S[hpc.mpc8548_BANK_1_HITS_CHIP_SELECT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Bank 1 hits\"]]"
#define hpc_mpc8548_BANK_1_HITS_CHIP_SELECT_VT_REF "t[hpc.mpc8548_BANK_1_HITS_CHIP_SELECT]"

#define hpc_mpc8548_BANK_2_HITS_CHIP_SELECT_VT_DEF "S[hpc.mpc8548_BANK_2_HITS_CHIP_SELECT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Bank 2 hits\"]]"
#define hpc_mpc8548_BANK_2_HITS_CHIP_SELECT_VT_REF "t[hpc.mpc8548_BANK_2_HITS_CHIP_SELECT]"

#define hpc_mpc8548_BANK_3_HITS_CHIP_SELECT_VT_DEF "S[hpc.mpc8548_BANK_3_HITS_CHIP_SELECT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Bank 3 hits\"]]"
#define hpc_mpc8548_BANK_3_HITS_CHIP_SELECT_VT_REF "t[hpc.mpc8548_BANK_3_HITS_CHIP_SELECT]"

#define hpc_mpc8548_BANK_4_HITS_CHIP_SELECT_VT_DEF "S[hpc.mpc8548_BANK_4_HITS_CHIP_SELECT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Bank 4 hits\"]]"
#define hpc_mpc8548_BANK_4_HITS_CHIP_SELECT_VT_REF "t[hpc.mpc8548_BANK_4_HITS_CHIP_SELECT]"

#define hpc_mpc8548_BANK_5_HITS_CHIP_SELECT_VT_DEF "S[hpc.mpc8548_BANK_5_HITS_CHIP_SELECT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Bank 5 hits\"]]"
#define hpc_mpc8548_BANK_5_HITS_CHIP_SELECT_VT_REF "t[hpc.mpc8548_BANK_5_HITS_CHIP_SELECT]"

#define hpc_mpc8548_BANK_6_HITS_CHIP_SELECT_VT_DEF "S[hpc.mpc8548_BANK_6_HITS_CHIP_SELECT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Bank 6 hits\"]]"
#define hpc_mpc8548_BANK_6_HITS_CHIP_SELECT_VT_REF "t[hpc.mpc8548_BANK_6_HITS_CHIP_SELECT]"

#define hpc_mpc8548_BANK_7_HITS_CHIP_SELECT_VT_DEF "S[hpc.mpc8548_BANK_7_HITS_CHIP_SELECT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Bank 7 hits\"]]"
#define hpc_mpc8548_BANK_7_HITS_CHIP_SELECT_VT_REF "t[hpc.mpc8548_BANK_7_HITS_CHIP_SELECT]"

#define hpc_mpc8548_BANK_8_HITS_CHIP_SELECT_VT_DEF "S[hpc.mpc8548_BANK_8_HITS_CHIP_SELECT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Bank 8 hits\"]]"
#define hpc_mpc8548_BANK_8_HITS_CHIP_SELECT_VT_REF "t[hpc.mpc8548_BANK_8_HITS_CHIP_SELECT]"

#define hpc_mpc8548_CORE_DATA_ACCESSES_TO_L2_THAT_HIT_VT_DEF "S[hpc.mpc8548_CORE_DATA_ACCESSES_TO_L2_THAT_HIT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Core L2 D-C-Hit\"]]"
#define hpc_mpc8548_CORE_DATA_ACCESSES_TO_L2_THAT_HIT_VT_REF "t[hpc.mpc8548_CORE_DATA_ACCESSES_TO_L2_THAT_HIT]"

#define hpc_mpc8548_CORE_DATA_ACCESSES_TO_L2_THAT_MISS_VT_DEF "S[hpc.mpc8548_CORE_DATA_ACCESSES_TO_L2_THAT_MISS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Core L2 D-C-Miss\"]]"
#define hpc_mpc8548_CORE_DATA_ACCESSES_TO_L2_THAT_MISS_VT_REF "t[hpc.mpc8548_CORE_DATA_ACCESSES_TO_L2_THAT_MISS]"

#define hpc_mpc8548_CORE_INSTRUCTION_ACCESSES_TO_L2_THAT_HIT_VT_DEF "S[hpc.mpc8548_CORE_INSTRUCTION_ACCESSES_TO_L2_THAT_HIT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Core L2 I-C-Hit\"]]"
#define hpc_mpc8548_CORE_INSTRUCTION_ACCESSES_TO_L2_THAT_HIT_VT_REF "t[hpc.mpc8548_CORE_INSTRUCTION_ACCESSES_TO_L2_THAT_HIT]"

#define hpc_mpc8548_CORE_INSTRUCTION_ACCESSES_TO_L2_THAT_MISS_VT_DEF "S[hpc.mpc8548_CORE_INSTRUCTION_ACCESSES_TO_L2_THAT_MISS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Core L2 I-C-Miss\"]]"
#define hpc_mpc8548_CORE_INSTRUCTION_ACCESSES_TO_L2_THAT_MISS_VT_REF "t[hpc.mpc8548_CORE_INSTRUCTION_ACCESSES_TO_L2_THAT_MISS]"

#define hpc_mpc8548_CYCLES_ATOMIC_RESERVATION_FOR_ECM_PORT_IS_ENABLED_VT_DEF "S[hpc.mpc8548_CYCLES_ATOMIC_RESERVATION_FOR_ECM_PORT_IS_ENABLED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"CYCs atomic reservation for ECM port is enabled\"]]"
#define hpc_mpc8548_CYCLES_ATOMIC_RESERVATION_FOR_ECM_PORT_IS_ENABLED_VT_REF "t[hpc.mpc8548_CYCLES_ATOMIC_RESERVATION_FOR_ECM_PORT_IS_ENABLED]"

#define hpc_mpc8548_CYCLES_A_READ_IS_TAKING_IN_GPCM_VT_DEF "S[hpc.mpc8548_CYCLES_A_READ_IS_TAKING_IN_GPCM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"CYCs a RD is taking in GPCM\"]]"
#define hpc_mpc8548_CYCLES_A_READ_IS_TAKING_IN_GPCM_VT_REF "t[hpc.mpc8548_CYCLES_A_READ_IS_TAKING_IN_GPCM]"

#define hpc_mpc8548_CYCLES_A_READ_IS_TAKING_IN_SDRAM_VT_DEF "S[hpc.mpc8548_CYCLES_A_READ_IS_TAKING_IN_SDRAM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"CYCs a RD is taking in SDRAM\"]]"
#define hpc_mpc8548_CYCLES_A_READ_IS_TAKING_IN_SDRAM_VT_REF "t[hpc.mpc8548_CYCLES_A_READ_IS_TAKING_IN_SDRAM]"

#define hpc_mpc8548_CYCLES_A_READ_IS_TAKING_IN_UPM_VT_DEF "S[hpc.mpc8548_CYCLES_A_READ_IS_TAKING_IN_UPM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"CYCs a RD is taking in UPM\"]]"
#define hpc_mpc8548_CYCLES_A_READ_IS_TAKING_IN_UPM_VT_REF "t[hpc.mpc8548_CYCLES_A_READ_IS_TAKING_IN_UPM]"

#define hpc_mpc8548_CYCLES_A_WRITE_IS_TAKING_IN_GPCM_VT_DEF "S[hpc.mpc8548_CYCLES_A_WRITE_IS_TAKING_IN_GPCM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"CYCs a WR is taking in GPCM\"]]"
#define hpc_mpc8548_CYCLES_A_WRITE_IS_TAKING_IN_GPCM_VT_REF "t[hpc.mpc8548_CYCLES_A_WRITE_IS_TAKING_IN_GPCM]"

#define hpc_mpc8548_CYCLES_A_WRITE_IS_TAKING_IN_SDRAM_VT_DEF "S[hpc.mpc8548_CYCLES_A_WRITE_IS_TAKING_IN_SDRAM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"CYCs a WR is taking in SDRAM\"]]"
#define hpc_mpc8548_CYCLES_A_WRITE_IS_TAKING_IN_SDRAM_VT_REF "t[hpc.mpc8548_CYCLES_A_WRITE_IS_TAKING_IN_SDRAM]"

#define hpc_mpc8548_CYCLES_A_WRITE_IS_TAKING_IN_UPM_VT_DEF "S[hpc.mpc8548_CYCLES_A_WRITE_IS_TAKING_IN_UPM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"CYCs a WR is taking in UPM\"]]"
#define hpc_mpc8548_CYCLES_A_WRITE_IS_TAKING_IN_UPM_VT_REF "t[hpc.mpc8548_CYCLES_A_WRITE_IS_TAKING_IN_UPM]"

#define hpc_mpc8548_DMA_CHANNEL_0_DESCRIPTOR_REQUEST_VT_DEF "S[hpc.mpc8548_DMA_CHANNEL_0_DESCRIPTOR_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 0 descriptor request\"]]"
#define hpc_mpc8548_DMA_CHANNEL_0_DESCRIPTOR_REQUEST_VT_REF "t[hpc.mpc8548_DMA_CHANNEL_0_DESCRIPTOR_REQUEST]"

#define hpc_mpc8548_DMA_CHANNEL_0_READ_DW_OR_LESS_VT_DEF "S[hpc.mpc8548_DMA_CHANNEL_0_READ_DW_OR_LESS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 0 RD DW or less\"]]"
#define hpc_mpc8548_DMA_CHANNEL_0_READ_DW_OR_LESS_VT_REF "t[hpc.mpc8548_DMA_CHANNEL_0_READ_DW_OR_LESS]"

#define hpc_mpc8548_DMA_CHANNEL_0_READ_DW_OR_LESS_EVENT2_VT_DEF "S[hpc.mpc8548_DMA_CHANNEL_0_READ_DW_OR_LESS_EVENT2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 0 RD DW or less (2)\"]]"
#define hpc_mpc8548_DMA_CHANNEL_0_READ_DW_OR_LESS_EVENT2_VT_REF "t[hpc.mpc8548_DMA_CHANNEL_0_READ_DW_OR_LESS_EVENT2]"

#define hpc_mpc8548_DMA_CHANNEL_0_READ_REQUEST_VT_DEF "S[hpc.mpc8548_DMA_CHANNEL_0_READ_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 0 RD request\"]]"
#define hpc_mpc8548_DMA_CHANNEL_0_READ_REQUEST_VT_REF "t[hpc.mpc8548_DMA_CHANNEL_0_READ_REQUEST]"

#define hpc_mpc8548_DMA_CHANNEL_0_WRITE_DW_OR_LESS_VT_DEF "S[hpc.mpc8548_DMA_CHANNEL_0_WRITE_DW_OR_LESS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 0 WR DW or less\"]]"
#define hpc_mpc8548_DMA_CHANNEL_0_WRITE_DW_OR_LESS_VT_REF "t[hpc.mpc8548_DMA_CHANNEL_0_WRITE_DW_OR_LESS]"

#define hpc_mpc8548_DMA_CHANNEL_0_WRITE_REQUEST_VT_DEF "S[hpc.mpc8548_DMA_CHANNEL_0_WRITE_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 0 WR request\"]]"
#define hpc_mpc8548_DMA_CHANNEL_0_WRITE_REQUEST_VT_REF "t[hpc.mpc8548_DMA_CHANNEL_0_WRITE_REQUEST]"

#define hpc_mpc8548_DMA_CHANNEL_1_DESCRIPTOR_REQUEST_VT_DEF "S[hpc.mpc8548_DMA_CHANNEL_1_DESCRIPTOR_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 1 descriptor request\"]]"
#define hpc_mpc8548_DMA_CHANNEL_1_DESCRIPTOR_REQUEST_VT_REF "t[hpc.mpc8548_DMA_CHANNEL_1_DESCRIPTOR_REQUEST]"

#define hpc_mpc8548_DMA_CHANNEL_1_READ_DW_OR_LESS_VT_DEF "S[hpc.mpc8548_DMA_CHANNEL_1_READ_DW_OR_LESS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 1 RD DW or less\"]]"
#define hpc_mpc8548_DMA_CHANNEL_1_READ_DW_OR_LESS_VT_REF "t[hpc.mpc8548_DMA_CHANNEL_1_READ_DW_OR_LESS]"

#define hpc_mpc8548_DMA_CHANNEL_1_READ_DW_OR_LESS_EVENT2_VT_DEF "S[hpc.mpc8548_DMA_CHANNEL_1_READ_DW_OR_LESS_EVENT2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 1 RD DW or less (2)\"]]"
#define hpc_mpc8548_DMA_CHANNEL_1_READ_DW_OR_LESS_EVENT2_VT_REF "t[hpc.mpc8548_DMA_CHANNEL_1_READ_DW_OR_LESS_EVENT2]"

#define hpc_mpc8548_DMA_CHANNEL_1_READ_REQUEST_VT_DEF "S[hpc.mpc8548_DMA_CHANNEL_1_READ_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 1 RD request\"]]"
#define hpc_mpc8548_DMA_CHANNEL_1_READ_REQUEST_VT_REF "t[hpc.mpc8548_DMA_CHANNEL_1_READ_REQUEST]"

#define hpc_mpc8548_DMA_CHANNEL_1_WRITE_DW_OR_LESS_VT_DEF "S[hpc.mpc8548_DMA_CHANNEL_1_WRITE_DW_OR_LESS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 1 WR DW or less\"]]"
#define hpc_mpc8548_DMA_CHANNEL_1_WRITE_DW_OR_LESS_VT_REF "t[hpc.mpc8548_DMA_CHANNEL_1_WRITE_DW_OR_LESS]"

#define hpc_mpc8548_DMA_CHANNEL_1_WRITE_REQUEST_VT_DEF "S[hpc.mpc8548_DMA_CHANNEL_1_WRITE_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 1 WR request\"]]"
#define hpc_mpc8548_DMA_CHANNEL_1_WRITE_REQUEST_VT_REF "t[hpc.mpc8548_DMA_CHANNEL_1_WRITE_REQUEST]"

#define hpc_mpc8548_DMA_CHANNEL_2_DESCRIPTOR_REQUEST_VT_DEF "S[hpc.mpc8548_DMA_CHANNEL_2_DESCRIPTOR_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 2 descriptor request\"]]"
#define hpc_mpc8548_DMA_CHANNEL_2_DESCRIPTOR_REQUEST_VT_REF "t[hpc.mpc8548_DMA_CHANNEL_2_DESCRIPTOR_REQUEST]"

#define hpc_mpc8548_DMA_CHANNEL_2_READ_DW_OR_LESS_VT_DEF "S[hpc.mpc8548_DMA_CHANNEL_2_READ_DW_OR_LESS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 2 RD DW or less\"]]"
#define hpc_mpc8548_DMA_CHANNEL_2_READ_DW_OR_LESS_VT_REF "t[hpc.mpc8548_DMA_CHANNEL_2_READ_DW_OR_LESS]"

#define hpc_mpc8548_DMA_CHANNEL_2_READ_DW_OR_LESS_EVENT2_VT_DEF "S[hpc.mpc8548_DMA_CHANNEL_2_READ_DW_OR_LESS_EVENT2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 2 RD DW or less (2)\"]]"
#define hpc_mpc8548_DMA_CHANNEL_2_READ_DW_OR_LESS_EVENT2_VT_REF "t[hpc.mpc8548_DMA_CHANNEL_2_READ_DW_OR_LESS_EVENT2]"

#define hpc_mpc8548_DMA_CHANNEL_2_READ_REQUEST_VT_DEF "S[hpc.mpc8548_DMA_CHANNEL_2_READ_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 2 RD request\"]]"
#define hpc_mpc8548_DMA_CHANNEL_2_READ_REQUEST_VT_REF "t[hpc.mpc8548_DMA_CHANNEL_2_READ_REQUEST]"

#define hpc_mpc8548_DMA_CHANNEL_2_WRITE_DW_OR_LESS_VT_DEF "S[hpc.mpc8548_DMA_CHANNEL_2_WRITE_DW_OR_LESS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 2 WR DW or less\"]]"
#define hpc_mpc8548_DMA_CHANNEL_2_WRITE_DW_OR_LESS_VT_REF "t[hpc.mpc8548_DMA_CHANNEL_2_WRITE_DW_OR_LESS]"

#define hpc_mpc8548_DMA_CHANNEL_2_WRITE_REQUEST_VT_DEF "S[hpc.mpc8548_DMA_CHANNEL_2_WRITE_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 2 WR request\"]]"
#define hpc_mpc8548_DMA_CHANNEL_2_WRITE_REQUEST_VT_REF "t[hpc.mpc8548_DMA_CHANNEL_2_WRITE_REQUEST]"

#define hpc_mpc8548_DMA_CHANNEL_3_DESCRIPTOR_REQUEST_VT_DEF "S[hpc.mpc8548_DMA_CHANNEL_3_DESCRIPTOR_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 3 descriptor request\"]]"
#define hpc_mpc8548_DMA_CHANNEL_3_DESCRIPTOR_REQUEST_VT_REF "t[hpc.mpc8548_DMA_CHANNEL_3_DESCRIPTOR_REQUEST]"

#define hpc_mpc8548_DMA_CHANNEL_3_READ_DW_OR_LESS_VT_DEF "S[hpc.mpc8548_DMA_CHANNEL_3_READ_DW_OR_LESS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 3 RD DW or less\"]]"
#define hpc_mpc8548_DMA_CHANNEL_3_READ_DW_OR_LESS_VT_REF "t[hpc.mpc8548_DMA_CHANNEL_3_READ_DW_OR_LESS]"

#define hpc_mpc8548_DMA_CHANNEL_3_READ_DW_OR_LESS_EVENT2_VT_DEF "S[hpc.mpc8548_DMA_CHANNEL_3_READ_DW_OR_LESS_EVENT2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 3 RD DW or less (2)\"]]"
#define hpc_mpc8548_DMA_CHANNEL_3_READ_DW_OR_LESS_EVENT2_VT_REF "t[hpc.mpc8548_DMA_CHANNEL_3_READ_DW_OR_LESS_EVENT2]"

#define hpc_mpc8548_DMA_CHANNEL_3_READ_REQUEST_VT_DEF "S[hpc.mpc8548_DMA_CHANNEL_3_READ_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 3 RD request\"]]"
#define hpc_mpc8548_DMA_CHANNEL_3_READ_REQUEST_VT_REF "t[hpc.mpc8548_DMA_CHANNEL_3_READ_REQUEST]"

#define hpc_mpc8548_DMA_CHANNEL_3_WRITE_DW_OR_LESS_VT_DEF "S[hpc.mpc8548_DMA_CHANNEL_3_WRITE_DW_OR_LESS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 3 WR DW or less\"]]"
#define hpc_mpc8548_DMA_CHANNEL_3_WRITE_DW_OR_LESS_VT_REF "t[hpc.mpc8548_DMA_CHANNEL_3_WRITE_DW_OR_LESS]"

#define hpc_mpc8548_DMA_CHANNEL_3_WRITE_REQUEST_VT_DEF "S[hpc.mpc8548_DMA_CHANNEL_3_WRITE_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 3 WR request\"]]"
#define hpc_mpc8548_DMA_CHANNEL_3_WRITE_REQUEST_VT_REF "t[hpc.mpc8548_DMA_CHANNEL_3_WRITE_REQUEST]"

#define hpc_mpc8548_DRAM_READ_VT_DEF "S[hpc.mpc8548_DRAM_READ,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Each data beat returned from the DRAM\"]]"
#define hpc_mpc8548_DRAM_READ_VT_REF "t[hpc.mpc8548_DRAM_READ]"

#define hpc_mpc8548_DRAM_WRITE_VT_DEF "S[hpc.mpc8548_DRAM_WRITE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Each data beat transmitted to the DRAM\"]]"
#define hpc_mpc8548_DRAM_WRITE_VT_REF "t[hpc.mpc8548_DRAM_WRITE]"

#define hpc_mpc8548_ECM_CANCEL_VT_DEF "S[hpc.mpc8548_ECM_CANCEL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM cancel\"]]"
#define hpc_mpc8548_ECM_CANCEL_VT_REF "t[hpc.mpc8548_ECM_CANCEL]"

#define hpc_mpc8548_ECM_DATA_BUS_GRANT_DDR_VT_DEF "S[hpc.mpc8548_ECM_DATA_BUS_GRANT_DDR,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM data bus grant DDR\"]]"
#define hpc_mpc8548_ECM_DATA_BUS_GRANT_DDR_VT_REF "t[hpc.mpc8548_ECM_DATA_BUS_GRANT_DDR]"

#define hpc_mpc8548_ECM_DATA_BUS_GRANT_ETSEC1_2_VT_DEF "S[hpc.mpc8548_ECM_DATA_BUS_GRANT_ETSEC1_2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM data bus grant eTSEC1-2\"]]"
#define hpc_mpc8548_ECM_DATA_BUS_GRANT_ETSEC1_2_VT_REF "t[hpc.mpc8548_ECM_DATA_BUS_GRANT_ETSEC1_2]"

#define hpc_mpc8548_ECM_DATA_BUS_GRANT_ETSEC3_4_VT_DEF "S[hpc.mpc8548_ECM_DATA_BUS_GRANT_ETSEC3_4,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM data bus grant eTSEC3-4\"]]"
#define hpc_mpc8548_ECM_DATA_BUS_GRANT_ETSEC3_4_VT_REF "t[hpc.mpc8548_ECM_DATA_BUS_GRANT_ETSEC3_4]"

#define hpc_mpc8548_ECM_DATA_BUS_GRANT_LBC_VT_DEF "S[hpc.mpc8548_ECM_DATA_BUS_GRANT_LBC,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM data bus grant LBC\"]]"
#define hpc_mpc8548_ECM_DATA_BUS_GRANT_LBC_VT_REF "t[hpc.mpc8548_ECM_DATA_BUS_GRANT_LBC]"

#define hpc_mpc8548_ECM_DATA_BUS_GRANT_PCI_PCI_X_PEX_DMA_SRIO_VT_DEF "S[hpc.mpc8548_ECM_DATA_BUS_GRANT_PCI_PCI_X_PEX_DMA_SRIO,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM data bus grant PCI/PCI-X/PEX/DMA/SRIO\"]]"
#define hpc_mpc8548_ECM_DATA_BUS_GRANT_PCI_PCI_X_PEX_DMA_SRIO_VT_REF "t[hpc.mpc8548_ECM_DATA_BUS_GRANT_PCI_PCI_X_PEX_DMA_SRIO]"

#define hpc_mpc8548_ECM_DATA_BUS_GRANT_SAP_I2C_SECURITY_VT_DEF "S[hpc.mpc8548_ECM_DATA_BUS_GRANT_SAP_I2C_SECURITY,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM data bus grant SAP/IC/Security\"]]"
#define hpc_mpc8548_ECM_DATA_BUS_GRANT_SAP_I2C_SECURITY_VT_REF "t[hpc.mpc8548_ECM_DATA_BUS_GRANT_SAP_I2C_SECURITY]"

#define hpc_mpc8548_ECM_DISPATCH_VT_DEF "S[hpc.mpc8548_ECM_DISPATCH,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch\"]]"
#define hpc_mpc8548_ECM_DISPATCH_VT_REF "t[hpc.mpc8548_ECM_DISPATCH]"

#define hpc_mpc8548_ECM_DISPATCH_FROM_CORE_VT_DEF "S[hpc.mpc8548_ECM_DISPATCH_FROM_CORE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch from core\"]]"
#define hpc_mpc8548_ECM_DISPATCH_FROM_CORE_VT_REF "t[hpc.mpc8548_ECM_DISPATCH_FROM_CORE]"

#define hpc_mpc8548_ECM_DISPATCH_FROM_DMA_VT_DEF "S[hpc.mpc8548_ECM_DISPATCH_FROM_DMA,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch from DMA\"]]"
#define hpc_mpc8548_ECM_DISPATCH_FROM_DMA_VT_REF "t[hpc.mpc8548_ECM_DISPATCH_FROM_DMA]"

#define hpc_mpc8548_ECM_DISPATCH_FROM_ETSEC1_VT_DEF "S[hpc.mpc8548_ECM_DISPATCH_FROM_ETSEC1,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch from eTSEC1\"]]"
#define hpc_mpc8548_ECM_DISPATCH_FROM_ETSEC1_VT_REF "t[hpc.mpc8548_ECM_DISPATCH_FROM_ETSEC1]"

#define hpc_mpc8548_ECM_DISPATCH_FROM_ETSEC2_VT_DEF "S[hpc.mpc8548_ECM_DISPATCH_FROM_ETSEC2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch from eTSEC2\"]]"
#define hpc_mpc8548_ECM_DISPATCH_FROM_ETSEC2_VT_REF "t[hpc.mpc8548_ECM_DISPATCH_FROM_ETSEC2]"

#define hpc_mpc8548_ECM_DISPATCH_FROM_ETSEC3_VT_DEF "S[hpc.mpc8548_ECM_DISPATCH_FROM_ETSEC3,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch from eTSEC3\"]]"
#define hpc_mpc8548_ECM_DISPATCH_FROM_ETSEC3_VT_REF "t[hpc.mpc8548_ECM_DISPATCH_FROM_ETSEC3]"

#define hpc_mpc8548_ECM_DISPATCH_FROM_ETSEC4_VT_DEF "S[hpc.mpc8548_ECM_DISPATCH_FROM_ETSEC4,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch from eTSEC4\"]]"
#define hpc_mpc8548_ECM_DISPATCH_FROM_ETSEC4_VT_REF "t[hpc.mpc8548_ECM_DISPATCH_FROM_ETSEC4]"

#define hpc_mpc8548_ECM_DISPATCH_FROM_OTHER_VT_DEF "S[hpc.mpc8548_ECM_DISPATCH_FROM_OTHER,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch from other\"]]"
#define hpc_mpc8548_ECM_DISPATCH_FROM_OTHER_VT_REF "t[hpc.mpc8548_ECM_DISPATCH_FROM_OTHER]"

#define hpc_mpc8548_ECM_DISPATCH_FROM_PCI1_PEX1_VT_DEF "S[hpc.mpc8548_ECM_DISPATCH_FROM_PCI1_PEX1,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch from PCI1/PEX1\"]]"
#define hpc_mpc8548_ECM_DISPATCH_FROM_PCI1_PEX1_VT_REF "t[hpc.mpc8548_ECM_DISPATCH_FROM_PCI1_PEX1]"

#define hpc_mpc8548_ECM_DISPATCH_FROM_PCI2_PEX2_VT_DEF "S[hpc.mpc8548_ECM_DISPATCH_FROM_PCI2_PEX2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch from PCI2/PEX2\"]]"
#define hpc_mpc8548_ECM_DISPATCH_FROM_PCI2_PEX2_VT_REF "t[hpc.mpc8548_ECM_DISPATCH_FROM_PCI2_PEX2]"

#define hpc_mpc8548_ECM_DISPATCH_FROM_PCI3_PEX3_VT_DEF "S[hpc.mpc8548_ECM_DISPATCH_FROM_PCI3_PEX3,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch from PCI2/PEX3\"]]"
#define hpc_mpc8548_ECM_DISPATCH_FROM_PCI3_PEX3_VT_REF "t[hpc.mpc8548_ECM_DISPATCH_FROM_PCI3_PEX3]"

#define hpc_mpc8548_ECM_DISPATCH_FROM_RIO_MESSAGE_UNIT_DOOR_BELL_OR_PORT_WRITE_VT_DEF "S[hpc.mpc8548_ECM_DISPATCH_FROM_RIO_MESSAGE_UNIT_DOOR_BELL_OR_PORT_WRITE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch from RIO Message Unit, Door Bell or Port Write\"]]"
#define hpc_mpc8548_ECM_DISPATCH_FROM_RIO_MESSAGE_UNIT_DOOR_BELL_OR_PORT_WRITE_VT_REF "t[hpc.mpc8548_ECM_DISPATCH_FROM_RIO_MESSAGE_UNIT_DOOR_BELL_OR_PORT_WRITE]"

#define hpc_mpc8548_ECM_DISPATCH_FROM_SECURITY_VT_DEF "S[hpc.mpc8548_ECM_DISPATCH_FROM_SECURITY,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch from Security\"]]"
#define hpc_mpc8548_ECM_DISPATCH_FROM_SECURITY_VT_REF "t[hpc.mpc8548_ECM_DISPATCH_FROM_SECURITY]"

#define hpc_mpc8548_ECM_DISPATCH_FROM_SRIO_VT_DEF "S[hpc.mpc8548_ECM_DISPATCH_FROM_SRIO,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch from SRIO\"]]"
#define hpc_mpc8548_ECM_DISPATCH_FROM_SRIO_VT_REF "t[hpc.mpc8548_ECM_DISPATCH_FROM_SRIO]"

#define hpc_mpc8548_ECM_DISPATCH_READ_VT_DEF "S[hpc.mpc8548_ECM_DISPATCH_READ,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch read\"]]"
#define hpc_mpc8548_ECM_DISPATCH_READ_VT_REF "t[hpc.mpc8548_ECM_DISPATCH_READ]"

#define hpc_mpc8548_ECM_DISPATCH_READ_ATOMIC_CLR_SET_DEC_INC_VT_DEF "S[hpc.mpc8548_ECM_DISPATCH_READ_ATOMIC_CLR_SET_DEC_INC,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch read atomic clr, set, dec, inc\"]]"
#define hpc_mpc8548_ECM_DISPATCH_READ_ATOMIC_CLR_SET_DEC_INC_VT_REF "t[hpc.mpc8548_ECM_DISPATCH_READ_ATOMIC_CLR_SET_DEC_INC]"

#define hpc_mpc8548_ECM_DISPATCH_TO_CCSR_VT_DEF "S[hpc.mpc8548_ECM_DISPATCH_TO_CCSR,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch to CCSR\"]]"
#define hpc_mpc8548_ECM_DISPATCH_TO_CCSR_VT_REF "t[hpc.mpc8548_ECM_DISPATCH_TO_CCSR]"

#define hpc_mpc8548_ECM_DISPATCH_TO_DDR_VT_DEF "S[hpc.mpc8548_ECM_DISPATCH_TO_DDR,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch to DDR\"]]"
#define hpc_mpc8548_ECM_DISPATCH_TO_DDR_VT_REF "t[hpc.mpc8548_ECM_DISPATCH_TO_DDR]"

#define hpc_mpc8548_ECM_DISPATCH_TO_L2_VT_DEF "S[hpc.mpc8548_ECM_DISPATCH_TO_L2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch to L2\"]]"
#define hpc_mpc8548_ECM_DISPATCH_TO_L2_VT_REF "t[hpc.mpc8548_ECM_DISPATCH_TO_L2]"

#define hpc_mpc8548_ECM_DISPATCH_TO_LBC_VT_DEF "S[hpc.mpc8548_ECM_DISPATCH_TO_LBC,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch to LBC\"]]"
#define hpc_mpc8548_ECM_DISPATCH_TO_LBC_VT_REF "t[hpc.mpc8548_ECM_DISPATCH_TO_LBC]"

#define hpc_mpc8548_ECM_DISPATCH_TO_PCI1_PEX1_VT_DEF "S[hpc.mpc8548_ECM_DISPATCH_TO_PCI1_PEX1,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch to PCI1/PEX1\"]]"
#define hpc_mpc8548_ECM_DISPATCH_TO_PCI1_PEX1_VT_REF "t[hpc.mpc8548_ECM_DISPATCH_TO_PCI1_PEX1]"

#define hpc_mpc8548_ECM_DISPATCH_TO_PCI2_PEX2_VT_DEF "S[hpc.mpc8548_ECM_DISPATCH_TO_PCI2_PEX2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch to PCI2/PEX2\"]]"
#define hpc_mpc8548_ECM_DISPATCH_TO_PCI2_PEX2_VT_REF "t[hpc.mpc8548_ECM_DISPATCH_TO_PCI2_PEX2]"

#define hpc_mpc8548_ECM_DISPATCH_TO_PCI3_PEX3_VT_DEF "S[hpc.mpc8548_ECM_DISPATCH_TO_PCI3_PEX3,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch to PCI3/PEX3\"]]"
#define hpc_mpc8548_ECM_DISPATCH_TO_PCI3_PEX3_VT_REF "t[hpc.mpc8548_ECM_DISPATCH_TO_PCI3_PEX3]"

#define hpc_mpc8548_ECM_DISPATCH_TO_SRAM_VT_DEF "S[hpc.mpc8548_ECM_DISPATCH_TO_SRAM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch to SRAM\"]]"
#define hpc_mpc8548_ECM_DISPATCH_TO_SRAM_VT_REF "t[hpc.mpc8548_ECM_DISPATCH_TO_SRAM]"

#define hpc_mpc8548_ECM_DISPATCH_TO_SRIO_VT_DEF "S[hpc.mpc8548_ECM_DISPATCH_TO_SRIO,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch to SRIO\"]]"
#define hpc_mpc8548_ECM_DISPATCH_TO_SRIO_VT_REF "t[hpc.mpc8548_ECM_DISPATCH_TO_SRIO]"

#define hpc_mpc8548_ECM_DISPATCH_WRITE_VT_DEF "S[hpc.mpc8548_ECM_DISPATCH_WRITE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch write\"]]"
#define hpc_mpc8548_ECM_DISPATCH_WRITE_VT_REF "t[hpc.mpc8548_ECM_DISPATCH_WRITE]"

#define hpc_mpc8548_ECM_DISPATCH_WRITE_ALLOCATE_VT_DEF "S[hpc.mpc8548_ECM_DISPATCH_WRITE_ALLOCATE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch write allocate\"]]"
#define hpc_mpc8548_ECM_DISPATCH_WRITE_ALLOCATE_VT_REF "t[hpc.mpc8548_ECM_DISPATCH_WRITE_ALLOCATE]"

#define hpc_mpc8548_ECM_E500_DIRECT_READ_BUS_BEAT_VT_DEF "S[hpc.mpc8548_ECM_E500_DIRECT_READ_BUS_BEAT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM e500 direct read bus beat\"]]"
#define hpc_mpc8548_ECM_E500_DIRECT_READ_BUS_BEAT_VT_REF "t[hpc.mpc8548_ECM_E500_DIRECT_READ_BUS_BEAT]"

#define hpc_mpc8548_ECM_E500_DIRECT_READ_BUS_BEAT_FORWARDED_VT_DEF "S[hpc.mpc8548_ECM_E500_DIRECT_READ_BUS_BEAT_FORWARDED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM e500 direct read bus beat forwarded\"]]"
#define hpc_mpc8548_ECM_E500_DIRECT_READ_BUS_BEAT_FORWARDED_VT_REF "t[hpc.mpc8548_ECM_E500_DIRECT_READ_BUS_BEAT_FORWARDED]"

#define hpc_mpc8548_ECM_GLOBAL_DATA_BUS_BEAT_VT_DEF "S[hpc.mpc8548_ECM_GLOBAL_DATA_BUS_BEAT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM global data bus beat\"]]"
#define hpc_mpc8548_ECM_GLOBAL_DATA_BUS_BEAT_VT_REF "t[hpc.mpc8548_ECM_GLOBAL_DATA_BUS_BEAT]"

#define hpc_mpc8548_ECM_REQUEST_WAIT_CORE_VT_DEF "S[hpc.mpc8548_ECM_REQUEST_WAIT_CORE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM request wait core\"]]"
#define hpc_mpc8548_ECM_REQUEST_WAIT_CORE_VT_REF "t[hpc.mpc8548_ECM_REQUEST_WAIT_CORE]"

#define hpc_mpc8548_ECM_REQUEST_WAIT_ETSEC1_2_VT_DEF "S[hpc.mpc8548_ECM_REQUEST_WAIT_ETSEC1_2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM request wait eTSEC1-2\"]]"
#define hpc_mpc8548_ECM_REQUEST_WAIT_ETSEC1_2_VT_REF "t[hpc.mpc8548_ECM_REQUEST_WAIT_ETSEC1_2]"

#define hpc_mpc8548_ECM_REQUEST_WAIT_ETSEC3_4_VT_DEF "S[hpc.mpc8548_ECM_REQUEST_WAIT_ETSEC3_4,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM request wait eTSEC3-4\"]]"
#define hpc_mpc8548_ECM_REQUEST_WAIT_ETSEC3_4_VT_REF "t[hpc.mpc8548_ECM_REQUEST_WAIT_ETSEC3_4]"

#define hpc_mpc8548_ECM_REQUEST_WAIT_PCI_PCI_X_PEX_DMA_SRIO_VT_DEF "S[hpc.mpc8548_ECM_REQUEST_WAIT_PCI_PCI_X_PEX_DMA_SRIO,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM request wait PCI/PCI-X/PEX/DMA/SRIO\"]]"
#define hpc_mpc8548_ECM_REQUEST_WAIT_PCI_PCI_X_PEX_DMA_SRIO_VT_REF "t[hpc.mpc8548_ECM_REQUEST_WAIT_PCI_PCI_X_PEX_DMA_SRIO]"

#define hpc_mpc8548_ECM_REQUEST_WAIT_SAP_I2C_SECURITY_VT_DEF "S[hpc.mpc8548_ECM_REQUEST_WAIT_SAP_I2C_SECURITY,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM request wait SAP/I2C/Security\"]]"
#define hpc_mpc8548_ECM_REQUEST_WAIT_SAP_I2C_SECURITY_VT_REF "t[hpc.mpc8548_ECM_REQUEST_WAIT_SAP_I2C_SECURITY]"

#define hpc_mpc8548_ETSEC1_DMA_READ_DATA_BEATS_VT_DEF "S[hpc.mpc8548_ETSEC1_DMA_READ_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DMA RD data beats\"]]"
#define hpc_mpc8548_ETSEC1_DMA_READ_DATA_BEATS_VT_REF "t[hpc.mpc8548_ETSEC1_DMA_READ_DATA_BEATS]"

#define hpc_mpc8548_ETSEC1_DMA_READ_REQUEST_VT_DEF "S[hpc.mpc8548_ETSEC1_DMA_READ_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DMA RD Request\"]]"
#define hpc_mpc8548_ETSEC1_DMA_READ_REQUEST_VT_REF "t[hpc.mpc8548_ETSEC1_DMA_READ_REQUEST]"

#define hpc_mpc8548_ETSEC1_DMA_WRITE_DATA_BEATS_VT_DEF "S[hpc.mpc8548_ETSEC1_DMA_WRITE_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DMA WR data beats\"]]"
#define hpc_mpc8548_ETSEC1_DMA_WRITE_DATA_BEATS_VT_REF "t[hpc.mpc8548_ETSEC1_DMA_WRITE_DATA_BEATS]"

#define hpc_mpc8548_ETSEC1_DMA_WRITE_REQUEST_VT_DEF "S[hpc.mpc8548_ETSEC1_DMA_WRITE_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DMA RR Request\"]]"
#define hpc_mpc8548_ETSEC1_DMA_WRITE_REQUEST_VT_REF "t[hpc.mpc8548_ETSEC1_DMA_WRITE_REQUEST]"

#define hpc_mpc8548_ETSEC1_IP_OR_TCP_UDP_RX_CHECKSUM_ERROR_VT_DEF "S[hpc.mpc8548_ETSEC1_IP_OR_TCP_UDP_RX_CHECKSUM_ERROR,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"IP or TCP/UDP Rx CS ERR\"]]"
#define hpc_mpc8548_ETSEC1_IP_OR_TCP_UDP_RX_CHECKSUM_ERROR_VT_REF "t[hpc.mpc8548_ETSEC1_IP_OR_TCP_UDP_RX_CHECKSUM_ERROR]"

#define hpc_mpc8548_ETSEC1_NUMBER_OF_CYCLES_RX_FIFO_EQ_FULL_VT_DEF "S[hpc.mpc8548_ETSEC1_NUMBER_OF_CYCLES_RX_FIFO_EQ_FULL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of CYC Rx FIFO = full\"]]"
#define hpc_mpc8548_ETSEC1_NUMBER_OF_CYCLES_RX_FIFO_EQ_FULL_VT_REF "t[hpc.mpc8548_ETSEC1_NUMBER_OF_CYCLES_RX_FIFO_EQ_FULL]"

#define hpc_mpc8548_ETSEC1_NUMBER_OF_CYCLES_RX_FIFO_GT_1_2_FULL_VT_DEF "S[hpc.mpc8548_ETSEC1_NUMBER_OF_CYCLES_RX_FIFO_GT_1_2_FULL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of CYC Rx FIFO>1/2 full\"]]"
#define hpc_mpc8548_ETSEC1_NUMBER_OF_CYCLES_RX_FIFO_GT_1_2_FULL_VT_REF "t[hpc.mpc8548_ETSEC1_NUMBER_OF_CYCLES_RX_FIFO_GT_1_2_FULL]"

#define hpc_mpc8548_ETSEC1_NUMBER_OF_CYCLES_RX_FIFO_GT_1_4_FULL_VT_DEF "S[hpc.mpc8548_ETSEC1_NUMBER_OF_CYCLES_RX_FIFO_GT_1_4_FULL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of CYC Rx FIFO>1/4 full\"]]"
#define hpc_mpc8548_ETSEC1_NUMBER_OF_CYCLES_RX_FIFO_GT_1_4_FULL_VT_REF "t[hpc.mpc8548_ETSEC1_NUMBER_OF_CYCLES_RX_FIFO_GT_1_4_FULL]"

#define hpc_mpc8548_ETSEC1_NUMBER_OF_CYCLES_RX_FIFO_GT_3_4_FULL_VT_DEF "S[hpc.mpc8548_ETSEC1_NUMBER_OF_CYCLES_RX_FIFO_GT_3_4_FULL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of CYC Rx FIFO>3/4 full\"]]"
#define hpc_mpc8548_ETSEC1_NUMBER_OF_CYCLES_RX_FIFO_GT_3_4_FULL_VT_REF "t[hpc.mpc8548_ETSEC1_NUMBER_OF_CYCLES_RX_FIFO_GT_3_4_FULL]"

#define hpc_mpc8548_ETSEC1_NUMBER_OF_DROPPED_FRAMES_VT_DEF "S[hpc.mpc8548_ETSEC1_NUMBER_OF_DROPPED_FRAMES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of dropped frames\"]]"
#define hpc_mpc8548_ETSEC1_NUMBER_OF_DROPPED_FRAMES_VT_REF "t[hpc.mpc8548_ETSEC1_NUMBER_OF_DROPPED_FRAMES]"

#define hpc_mpc8548_ETSEC1_NUMBER_OF_REJECTED_FRAMES_BY_FILER_VT_DEF "S[hpc.mpc8548_ETSEC1_NUMBER_OF_REJECTED_FRAMES_BY_FILER,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of REJ FRMs by filer\"]]"
#define hpc_mpc8548_ETSEC1_NUMBER_OF_REJECTED_FRAMES_BY_FILER_VT_REF "t[hpc.mpc8548_ETSEC1_NUMBER_OF_REJECTED_FRAMES_BY_FILER]"

#define hpc_mpc8548_ETSEC1_NUMBER_OF_REJECTED_FRAMES_DUE_TO_FILER_ERROR_VT_DEF "S[hpc.mpc8548_ETSEC1_NUMBER_OF_REJECTED_FRAMES_DUE_TO_FILER_ERROR,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of rej frms due to filer ERR\"]]"
#define hpc_mpc8548_ETSEC1_NUMBER_OF_REJECTED_FRAMES_DUE_TO_FILER_ERROR_VT_REF "t[hpc.mpc8548_ETSEC1_NUMBER_OF_REJECTED_FRAMES_DUE_TO_FILER_ERROR]"

#define hpc_mpc8548_ETSEC1_READ_DATA_LIFETIME_DURATION_THRESHOLD_VT_DEF "S[hpc.mpc8548_ETSEC1_READ_DATA_LIFETIME_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RD data lifetime (DT)\"]]"
#define hpc_mpc8548_ETSEC1_READ_DATA_LIFETIME_DURATION_THRESHOLD_VT_REF "t[hpc.mpc8548_ETSEC1_READ_DATA_LIFETIME_DURATION_THRESHOLD]"

#define hpc_mpc8548_ETSEC1_RXBD_READ_LIFETIME_DURATION_THRESHOLD_VT_DEF "S[hpc.mpc8548_ETSEC1_RXBD_READ_LIFETIME_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RxBD RD lifetime (DT)\"]]"
#define hpc_mpc8548_ETSEC1_RXBD_READ_LIFETIME_DURATION_THRESHOLD_VT_REF "t[hpc.mpc8548_ETSEC1_RXBD_READ_LIFETIME_DURATION_THRESHOLD]"

#define hpc_mpc8548_ETSEC1_RXBD_WRITE_LIFETIME_DURATION_THRESHOLD_VT_DEF "S[hpc.mpc8548_ETSEC1_RXBD_WRITE_LIFETIME_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RxBD WR lifetime (DT)\"]]"
#define hpc_mpc8548_ETSEC1_RXBD_WRITE_LIFETIME_DURATION_THRESHOLD_VT_REF "t[hpc.mpc8548_ETSEC1_RXBD_WRITE_LIFETIME_DURATION_THRESHOLD]"

#define hpc_mpc8548_ETSEC1_RX_IP_PACKETS_CHECKED_FOR_CHECKSUM_VT_DEF "S[hpc.mpc8548_ETSEC1_RX_IP_PACKETS_CHECKED_FOR_CHECKSUM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Rx IP pkts checked for CS\"]]"
#define hpc_mpc8548_ETSEC1_RX_IP_PACKETS_CHECKED_FOR_CHECKSUM_VT_REF "t[hpc.mpc8548_ETSEC1_RX_IP_PACKETS_CHECKED_FOR_CHECKSUM]"

#define hpc_mpc8548_ETSEC1_TCP_UDP_PACKETS_CHECKED_FOR_CS_VT_DEF "S[hpc.mpc8548_ETSEC1_TCP_UDP_PACKETS_CHECKED_FOR_CS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TCP/UDP pkts checked for CS\"]]"
#define hpc_mpc8548_ETSEC1_TCP_UDP_PACKETS_CHECKED_FOR_CS_VT_REF "t[hpc.mpc8548_ETSEC1_TCP_UDP_PACKETS_CHECKED_FOR_CS]"

#define hpc_mpc8548_ETSEC1_TXBD_READ_LIFETIME_DURATION_THRESHOLD_VT_DEF "S[hpc.mpc8548_ETSEC1_TXBD_READ_LIFETIME_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TxBD RD lifetime (DT)\"]]"
#define hpc_mpc8548_ETSEC1_TXBD_READ_LIFETIME_DURATION_THRESHOLD_VT_REF "t[hpc.mpc8548_ETSEC1_TXBD_READ_LIFETIME_DURATION_THRESHOLD]"

#define hpc_mpc8548_ETSEC1_TXBD_WRITE_LIFETIME_DURATION_THRESHOLD_VT_DEF "S[hpc.mpc8548_ETSEC1_TXBD_WRITE_LIFETIME_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TxBD WR lifetime (DT)\"]]"
#define hpc_mpc8548_ETSEC1_TXBD_WRITE_LIFETIME_DURATION_THRESHOLD_VT_REF "t[hpc.mpc8548_ETSEC1_TXBD_WRITE_LIFETIME_DURATION_THRESHOLD]"

#define hpc_mpc8548_ETSEC1_TX_IP_PACKET_WITH_CHECKSUM_VT_DEF "S[hpc.mpc8548_ETSEC1_TX_IP_PACKET_WITH_CHECKSUM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TX IP pkt with CS\"]]"
#define hpc_mpc8548_ETSEC1_TX_IP_PACKET_WITH_CHECKSUM_VT_REF "t[hpc.mpc8548_ETSEC1_TX_IP_PACKET_WITH_CHECKSUM]"

#define hpc_mpc8548_ETSEC1_TX_TCP_UDP_PACKET_WITH_CHECKSUM_VT_DEF "S[hpc.mpc8548_ETSEC1_TX_TCP_UDP_PACKET_WITH_CHECKSUM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TX TCP/UDP pkt with CS\"]]"
#define hpc_mpc8548_ETSEC1_TX_TCP_UDP_PACKET_WITH_CHECKSUM_VT_REF "t[hpc.mpc8548_ETSEC1_TX_TCP_UDP_PACKET_WITH_CHECKSUM]"

#define hpc_mpc8548_ETSEC2_DMA_READ_DATA_BEATS_VT_DEF "S[hpc.mpc8548_ETSEC2_DMA_READ_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DMA RD data beats\"]]"
#define hpc_mpc8548_ETSEC2_DMA_READ_DATA_BEATS_VT_REF "t[hpc.mpc8548_ETSEC2_DMA_READ_DATA_BEATS]"

#define hpc_mpc8548_ETSEC2_DMA_READ_REQUEST_VT_DEF "S[hpc.mpc8548_ETSEC2_DMA_READ_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DMA RD Request\"]]"
#define hpc_mpc8548_ETSEC2_DMA_READ_REQUEST_VT_REF "t[hpc.mpc8548_ETSEC2_DMA_READ_REQUEST]"

#define hpc_mpc8548_ETSEC2_DMA_WRITE_DATA_BEATS_VT_DEF "S[hpc.mpc8548_ETSEC2_DMA_WRITE_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DMA WR data beats\"]]"
#define hpc_mpc8548_ETSEC2_DMA_WRITE_DATA_BEATS_VT_REF "t[hpc.mpc8548_ETSEC2_DMA_WRITE_DATA_BEATS]"

#define hpc_mpc8548_ETSEC2_DMA_WRITE_REQUEST_VT_DEF "S[hpc.mpc8548_ETSEC2_DMA_WRITE_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DMA RR Request\"]]"
#define hpc_mpc8548_ETSEC2_DMA_WRITE_REQUEST_VT_REF "t[hpc.mpc8548_ETSEC2_DMA_WRITE_REQUEST]"

#define hpc_mpc8548_ETSEC2_IP_OR_TCP_UDP_RX_CHECKSUM_ERROR_VT_DEF "S[hpc.mpc8548_ETSEC2_IP_OR_TCP_UDP_RX_CHECKSUM_ERROR,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"IP or TCP/UDP Rx CS ERR\"]]"
#define hpc_mpc8548_ETSEC2_IP_OR_TCP_UDP_RX_CHECKSUM_ERROR_VT_REF "t[hpc.mpc8548_ETSEC2_IP_OR_TCP_UDP_RX_CHECKSUM_ERROR]"

#define hpc_mpc8548_ETSEC2_NUMBER_OF_CYCLES_RX_FIFO_EQ_FULL_VT_DEF "S[hpc.mpc8548_ETSEC2_NUMBER_OF_CYCLES_RX_FIFO_EQ_FULL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of CYC Rx FIFO = full\"]]"
#define hpc_mpc8548_ETSEC2_NUMBER_OF_CYCLES_RX_FIFO_EQ_FULL_VT_REF "t[hpc.mpc8548_ETSEC2_NUMBER_OF_CYCLES_RX_FIFO_EQ_FULL]"

#define hpc_mpc8548_ETSEC2_NUMBER_OF_CYCLES_RX_FIFO_GT_1_2_FULL_VT_DEF "S[hpc.mpc8548_ETSEC2_NUMBER_OF_CYCLES_RX_FIFO_GT_1_2_FULL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of CYC Rx FIFO>1/2 full\"]]"
#define hpc_mpc8548_ETSEC2_NUMBER_OF_CYCLES_RX_FIFO_GT_1_2_FULL_VT_REF "t[hpc.mpc8548_ETSEC2_NUMBER_OF_CYCLES_RX_FIFO_GT_1_2_FULL]"

#define hpc_mpc8548_ETSEC2_NUMBER_OF_CYCLES_RX_FIFO_GT_1_4_FULL_VT_DEF "S[hpc.mpc8548_ETSEC2_NUMBER_OF_CYCLES_RX_FIFO_GT_1_4_FULL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of CYC Rx FIFO>1/4 full\"]]"
#define hpc_mpc8548_ETSEC2_NUMBER_OF_CYCLES_RX_FIFO_GT_1_4_FULL_VT_REF "t[hpc.mpc8548_ETSEC2_NUMBER_OF_CYCLES_RX_FIFO_GT_1_4_FULL]"

#define hpc_mpc8548_ETSEC2_NUMBER_OF_CYCLES_RX_FIFO_GT_3_4_FULL_VT_DEF "S[hpc.mpc8548_ETSEC2_NUMBER_OF_CYCLES_RX_FIFO_GT_3_4_FULL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of CYC Rx FIFO>3/4 full\"]]"
#define hpc_mpc8548_ETSEC2_NUMBER_OF_CYCLES_RX_FIFO_GT_3_4_FULL_VT_REF "t[hpc.mpc8548_ETSEC2_NUMBER_OF_CYCLES_RX_FIFO_GT_3_4_FULL]"

#define hpc_mpc8548_ETSEC2_NUMBER_OF_DROPPED_FRAMES_VT_DEF "S[hpc.mpc8548_ETSEC2_NUMBER_OF_DROPPED_FRAMES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of dropped frames\"]]"
#define hpc_mpc8548_ETSEC2_NUMBER_OF_DROPPED_FRAMES_VT_REF "t[hpc.mpc8548_ETSEC2_NUMBER_OF_DROPPED_FRAMES]"

#define hpc_mpc8548_ETSEC2_NUMBER_OF_REJECTED_FRAMES_BY_FILER_VT_DEF "S[hpc.mpc8548_ETSEC2_NUMBER_OF_REJECTED_FRAMES_BY_FILER,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of REJ FRMs by filer\"]]"
#define hpc_mpc8548_ETSEC2_NUMBER_OF_REJECTED_FRAMES_BY_FILER_VT_REF "t[hpc.mpc8548_ETSEC2_NUMBER_OF_REJECTED_FRAMES_BY_FILER]"

#define hpc_mpc8548_ETSEC2_NUMBER_OF_REJECTED_FRAMES_DUE_TO_FILER_ERROR_VT_DEF "S[hpc.mpc8548_ETSEC2_NUMBER_OF_REJECTED_FRAMES_DUE_TO_FILER_ERROR,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of rej frms due to filer ERR\"]]"
#define hpc_mpc8548_ETSEC2_NUMBER_OF_REJECTED_FRAMES_DUE_TO_FILER_ERROR_VT_REF "t[hpc.mpc8548_ETSEC2_NUMBER_OF_REJECTED_FRAMES_DUE_TO_FILER_ERROR]"

#define hpc_mpc8548_ETSEC2_READ_DATA_LIFETIME_DURATION_THRESHOLD_VT_DEF "S[hpc.mpc8548_ETSEC2_READ_DATA_LIFETIME_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RD data lifetime (DT)\"]]"
#define hpc_mpc8548_ETSEC2_READ_DATA_LIFETIME_DURATION_THRESHOLD_VT_REF "t[hpc.mpc8548_ETSEC2_READ_DATA_LIFETIME_DURATION_THRESHOLD]"

#define hpc_mpc8548_ETSEC2_RXBD_READ_LIFETIME_DURATION_THRESHOLD_VT_DEF "S[hpc.mpc8548_ETSEC2_RXBD_READ_LIFETIME_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RxBD RD lifetime (DT)\"]]"
#define hpc_mpc8548_ETSEC2_RXBD_READ_LIFETIME_DURATION_THRESHOLD_VT_REF "t[hpc.mpc8548_ETSEC2_RXBD_READ_LIFETIME_DURATION_THRESHOLD]"

#define hpc_mpc8548_ETSEC2_RXBD_WRITE_LIFETIME_DURATION_THRESHOLD_VT_DEF "S[hpc.mpc8548_ETSEC2_RXBD_WRITE_LIFETIME_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RxBD WR lifetime (DT)\"]]"
#define hpc_mpc8548_ETSEC2_RXBD_WRITE_LIFETIME_DURATION_THRESHOLD_VT_REF "t[hpc.mpc8548_ETSEC2_RXBD_WRITE_LIFETIME_DURATION_THRESHOLD]"

#define hpc_mpc8548_ETSEC2_RX_IP_PACKETS_CHECKED_FOR_CHECKSUM_VT_DEF "S[hpc.mpc8548_ETSEC2_RX_IP_PACKETS_CHECKED_FOR_CHECKSUM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Rx IP pkts checked for CS\"]]"
#define hpc_mpc8548_ETSEC2_RX_IP_PACKETS_CHECKED_FOR_CHECKSUM_VT_REF "t[hpc.mpc8548_ETSEC2_RX_IP_PACKETS_CHECKED_FOR_CHECKSUM]"

#define hpc_mpc8548_ETSEC2_TCP_UDP_PACKETS_CHECKED_FOR_CS_VT_DEF "S[hpc.mpc8548_ETSEC2_TCP_UDP_PACKETS_CHECKED_FOR_CS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TCP/UDP pkts checked for CS\"]]"
#define hpc_mpc8548_ETSEC2_TCP_UDP_PACKETS_CHECKED_FOR_CS_VT_REF "t[hpc.mpc8548_ETSEC2_TCP_UDP_PACKETS_CHECKED_FOR_CS]"

#define hpc_mpc8548_ETSEC2_TXBD_READ_LIFETIME_DURATION_THRESHOLD_VT_DEF "S[hpc.mpc8548_ETSEC2_TXBD_READ_LIFETIME_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TxBD RD lifetime (DT)\"]]"
#define hpc_mpc8548_ETSEC2_TXBD_READ_LIFETIME_DURATION_THRESHOLD_VT_REF "t[hpc.mpc8548_ETSEC2_TXBD_READ_LIFETIME_DURATION_THRESHOLD]"

#define hpc_mpc8548_ETSEC2_TXBD_WRITE_LIFETIME_DURATION_THRESHOLD_VT_DEF "S[hpc.mpc8548_ETSEC2_TXBD_WRITE_LIFETIME_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TxBD WR lifetime (DT)\"]]"
#define hpc_mpc8548_ETSEC2_TXBD_WRITE_LIFETIME_DURATION_THRESHOLD_VT_REF "t[hpc.mpc8548_ETSEC2_TXBD_WRITE_LIFETIME_DURATION_THRESHOLD]"

#define hpc_mpc8548_ETSEC2_TX_IP_PACKET_WITH_CHECKSUM_VT_DEF "S[hpc.mpc8548_ETSEC2_TX_IP_PACKET_WITH_CHECKSUM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TX IP pkt with CS\"]]"
#define hpc_mpc8548_ETSEC2_TX_IP_PACKET_WITH_CHECKSUM_VT_REF "t[hpc.mpc8548_ETSEC2_TX_IP_PACKET_WITH_CHECKSUM]"

#define hpc_mpc8548_ETSEC2_TX_TCP_UDP_PACKET_WITH_CHECKSUM_VT_DEF "S[hpc.mpc8548_ETSEC2_TX_TCP_UDP_PACKET_WITH_CHECKSUM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TX TCP/UDP pkt with CS\"]]"
#define hpc_mpc8548_ETSEC2_TX_TCP_UDP_PACKET_WITH_CHECKSUM_VT_REF "t[hpc.mpc8548_ETSEC2_TX_TCP_UDP_PACKET_WITH_CHECKSUM]"

#define hpc_mpc8548_ETSEC3_DMA_READ_DATA_BEATS_VT_DEF "S[hpc.mpc8548_ETSEC3_DMA_READ_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DMA RD data beats\"]]"
#define hpc_mpc8548_ETSEC3_DMA_READ_DATA_BEATS_VT_REF "t[hpc.mpc8548_ETSEC3_DMA_READ_DATA_BEATS]"

#define hpc_mpc8548_ETSEC3_DMA_READ_REQUEST_VT_DEF "S[hpc.mpc8548_ETSEC3_DMA_READ_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DMA RD Request\"]]"
#define hpc_mpc8548_ETSEC3_DMA_READ_REQUEST_VT_REF "t[hpc.mpc8548_ETSEC3_DMA_READ_REQUEST]"

#define hpc_mpc8548_ETSEC3_DMA_WRITE_DATA_BEATS_VT_DEF "S[hpc.mpc8548_ETSEC3_DMA_WRITE_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DMA WR data beats\"]]"
#define hpc_mpc8548_ETSEC3_DMA_WRITE_DATA_BEATS_VT_REF "t[hpc.mpc8548_ETSEC3_DMA_WRITE_DATA_BEATS]"

#define hpc_mpc8548_ETSEC3_DMA_WRITE_REQUEST_VT_DEF "S[hpc.mpc8548_ETSEC3_DMA_WRITE_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DMA RR Request\"]]"
#define hpc_mpc8548_ETSEC3_DMA_WRITE_REQUEST_VT_REF "t[hpc.mpc8548_ETSEC3_DMA_WRITE_REQUEST]"

#define hpc_mpc8548_ETSEC3_IP_OR_TCP_UDP_RX_CHECKSUM_ERROR_VT_DEF "S[hpc.mpc8548_ETSEC3_IP_OR_TCP_UDP_RX_CHECKSUM_ERROR,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"IP or TCP/UDP Rx CS ERR\"]]"
#define hpc_mpc8548_ETSEC3_IP_OR_TCP_UDP_RX_CHECKSUM_ERROR_VT_REF "t[hpc.mpc8548_ETSEC3_IP_OR_TCP_UDP_RX_CHECKSUM_ERROR]"

#define hpc_mpc8548_ETSEC3_NUMBER_OF_CYCLES_RX_FIFO_EQ_FULL_VT_DEF "S[hpc.mpc8548_ETSEC3_NUMBER_OF_CYCLES_RX_FIFO_EQ_FULL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of CYC Rx FIFO = full\"]]"
#define hpc_mpc8548_ETSEC3_NUMBER_OF_CYCLES_RX_FIFO_EQ_FULL_VT_REF "t[hpc.mpc8548_ETSEC3_NUMBER_OF_CYCLES_RX_FIFO_EQ_FULL]"

#define hpc_mpc8548_ETSEC3_NUMBER_OF_CYCLES_RX_FIFO_GT_1_2_FULL_VT_DEF "S[hpc.mpc8548_ETSEC3_NUMBER_OF_CYCLES_RX_FIFO_GT_1_2_FULL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of CYC Rx FIFO>1/2 full\"]]"
#define hpc_mpc8548_ETSEC3_NUMBER_OF_CYCLES_RX_FIFO_GT_1_2_FULL_VT_REF "t[hpc.mpc8548_ETSEC3_NUMBER_OF_CYCLES_RX_FIFO_GT_1_2_FULL]"

#define hpc_mpc8548_ETSEC3_NUMBER_OF_CYCLES_RX_FIFO_GT_1_4_FULL_VT_DEF "S[hpc.mpc8548_ETSEC3_NUMBER_OF_CYCLES_RX_FIFO_GT_1_4_FULL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of CYC Rx FIFO>1/4 full\"]]"
#define hpc_mpc8548_ETSEC3_NUMBER_OF_CYCLES_RX_FIFO_GT_1_4_FULL_VT_REF "t[hpc.mpc8548_ETSEC3_NUMBER_OF_CYCLES_RX_FIFO_GT_1_4_FULL]"

#define hpc_mpc8548_ETSEC3_NUMBER_OF_CYCLES_RX_FIFO_GT_3_4_FULL_VT_DEF "S[hpc.mpc8548_ETSEC3_NUMBER_OF_CYCLES_RX_FIFO_GT_3_4_FULL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of CYC Rx FIFO>3/4 full\"]]"
#define hpc_mpc8548_ETSEC3_NUMBER_OF_CYCLES_RX_FIFO_GT_3_4_FULL_VT_REF "t[hpc.mpc8548_ETSEC3_NUMBER_OF_CYCLES_RX_FIFO_GT_3_4_FULL]"

#define hpc_mpc8548_ETSEC3_NUMBER_OF_DROPPED_FRAMES_VT_DEF "S[hpc.mpc8548_ETSEC3_NUMBER_OF_DROPPED_FRAMES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of dropped frames\"]]"
#define hpc_mpc8548_ETSEC3_NUMBER_OF_DROPPED_FRAMES_VT_REF "t[hpc.mpc8548_ETSEC3_NUMBER_OF_DROPPED_FRAMES]"

#define hpc_mpc8548_ETSEC3_NUMBER_OF_REJECTED_FRAMES_BY_FILER_VT_DEF "S[hpc.mpc8548_ETSEC3_NUMBER_OF_REJECTED_FRAMES_BY_FILER,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of REJ FRMs by filer\"]]"
#define hpc_mpc8548_ETSEC3_NUMBER_OF_REJECTED_FRAMES_BY_FILER_VT_REF "t[hpc.mpc8548_ETSEC3_NUMBER_OF_REJECTED_FRAMES_BY_FILER]"

#define hpc_mpc8548_ETSEC3_NUMBER_OF_REJECTED_FRAMES_DUE_TO_FILER_ERROR_VT_DEF "S[hpc.mpc8548_ETSEC3_NUMBER_OF_REJECTED_FRAMES_DUE_TO_FILER_ERROR,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of rej frms due to filer ERR\"]]"
#define hpc_mpc8548_ETSEC3_NUMBER_OF_REJECTED_FRAMES_DUE_TO_FILER_ERROR_VT_REF "t[hpc.mpc8548_ETSEC3_NUMBER_OF_REJECTED_FRAMES_DUE_TO_FILER_ERROR]"

#define hpc_mpc8548_ETSEC3_READ_DATA_LIFETIME_DURATION_THRESHOLD_VT_DEF "S[hpc.mpc8548_ETSEC3_READ_DATA_LIFETIME_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RD data lifetime (DT)\"]]"
#define hpc_mpc8548_ETSEC3_READ_DATA_LIFETIME_DURATION_THRESHOLD_VT_REF "t[hpc.mpc8548_ETSEC3_READ_DATA_LIFETIME_DURATION_THRESHOLD]"

#define hpc_mpc8548_ETSEC3_RXBD_READ_LIFETIME_DURATION_THRESHOLD_VT_DEF "S[hpc.mpc8548_ETSEC3_RXBD_READ_LIFETIME_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RxBD RD lifetime (DT)\"]]"
#define hpc_mpc8548_ETSEC3_RXBD_READ_LIFETIME_DURATION_THRESHOLD_VT_REF "t[hpc.mpc8548_ETSEC3_RXBD_READ_LIFETIME_DURATION_THRESHOLD]"

#define hpc_mpc8548_ETSEC3_RXBD_WRITE_LIFETIME_DURATION_THRESHOLD_VT_DEF "S[hpc.mpc8548_ETSEC3_RXBD_WRITE_LIFETIME_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RxBD WR lifetime (DT)\"]]"
#define hpc_mpc8548_ETSEC3_RXBD_WRITE_LIFETIME_DURATION_THRESHOLD_VT_REF "t[hpc.mpc8548_ETSEC3_RXBD_WRITE_LIFETIME_DURATION_THRESHOLD]"

#define hpc_mpc8548_ETSEC3_RX_IP_PACKETS_CHECKED_FOR_CHECKSUM_VT_DEF "S[hpc.mpc8548_ETSEC3_RX_IP_PACKETS_CHECKED_FOR_CHECKSUM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Rx IP pkts checked for CS\"]]"
#define hpc_mpc8548_ETSEC3_RX_IP_PACKETS_CHECKED_FOR_CHECKSUM_VT_REF "t[hpc.mpc8548_ETSEC3_RX_IP_PACKETS_CHECKED_FOR_CHECKSUM]"

#define hpc_mpc8548_ETSEC3_TCP_UDP_PACKETS_CHECKED_FOR_CS_VT_DEF "S[hpc.mpc8548_ETSEC3_TCP_UDP_PACKETS_CHECKED_FOR_CS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TCP/UDP pkts checked for CS\"]]"
#define hpc_mpc8548_ETSEC3_TCP_UDP_PACKETS_CHECKED_FOR_CS_VT_REF "t[hpc.mpc8548_ETSEC3_TCP_UDP_PACKETS_CHECKED_FOR_CS]"

#define hpc_mpc8548_ETSEC3_TXBD_READ_LIFETIME_DURATION_THRESHOLD_VT_DEF "S[hpc.mpc8548_ETSEC3_TXBD_READ_LIFETIME_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TxBD RD lifetime (DT)\"]]"
#define hpc_mpc8548_ETSEC3_TXBD_READ_LIFETIME_DURATION_THRESHOLD_VT_REF "t[hpc.mpc8548_ETSEC3_TXBD_READ_LIFETIME_DURATION_THRESHOLD]"

#define hpc_mpc8548_ETSEC3_TXBD_WRITE_LIFETIME_DURATION_THRESHOLD_VT_DEF "S[hpc.mpc8548_ETSEC3_TXBD_WRITE_LIFETIME_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TxBD WR lifetime (DT)\"]]"
#define hpc_mpc8548_ETSEC3_TXBD_WRITE_LIFETIME_DURATION_THRESHOLD_VT_REF "t[hpc.mpc8548_ETSEC3_TXBD_WRITE_LIFETIME_DURATION_THRESHOLD]"

#define hpc_mpc8548_ETSEC3_TX_IP_PACKET_WITH_CHECKSUM_VT_DEF "S[hpc.mpc8548_ETSEC3_TX_IP_PACKET_WITH_CHECKSUM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TX IP pkt with CS\"]]"
#define hpc_mpc8548_ETSEC3_TX_IP_PACKET_WITH_CHECKSUM_VT_REF "t[hpc.mpc8548_ETSEC3_TX_IP_PACKET_WITH_CHECKSUM]"

#define hpc_mpc8548_ETSEC3_TX_TCP_UDP_PACKET_WITH_CHECKSUM_VT_DEF "S[hpc.mpc8548_ETSEC3_TX_TCP_UDP_PACKET_WITH_CHECKSUM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TX TCP/UDP pkt with CS\"]]"
#define hpc_mpc8548_ETSEC3_TX_TCP_UDP_PACKET_WITH_CHECKSUM_VT_REF "t[hpc.mpc8548_ETSEC3_TX_TCP_UDP_PACKET_WITH_CHECKSUM]"

#define hpc_mpc8548_ETSEC4_DMA_READ_DATA_BEATS_VT_DEF "S[hpc.mpc8548_ETSEC4_DMA_READ_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DMA RD data beats\"]]"
#define hpc_mpc8548_ETSEC4_DMA_READ_DATA_BEATS_VT_REF "t[hpc.mpc8548_ETSEC4_DMA_READ_DATA_BEATS]"

#define hpc_mpc8548_ETSEC4_DMA_READ_REQUEST_VT_DEF "S[hpc.mpc8548_ETSEC4_DMA_READ_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DMA RD Request\"]]"
#define hpc_mpc8548_ETSEC4_DMA_READ_REQUEST_VT_REF "t[hpc.mpc8548_ETSEC4_DMA_READ_REQUEST]"

#define hpc_mpc8548_ETSEC4_DMA_WRITE_DATA_BEATS_VT_DEF "S[hpc.mpc8548_ETSEC4_DMA_WRITE_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DMA WR data beats\"]]"
#define hpc_mpc8548_ETSEC4_DMA_WRITE_DATA_BEATS_VT_REF "t[hpc.mpc8548_ETSEC4_DMA_WRITE_DATA_BEATS]"

#define hpc_mpc8548_ETSEC4_DMA_WRITE_REQUEST_VT_DEF "S[hpc.mpc8548_ETSEC4_DMA_WRITE_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DMA RR Request\"]]"
#define hpc_mpc8548_ETSEC4_DMA_WRITE_REQUEST_VT_REF "t[hpc.mpc8548_ETSEC4_DMA_WRITE_REQUEST]"

#define hpc_mpc8548_ETSEC4_IP_OR_TCP_UDP_RX_CHECKSUM_ERROR_VT_DEF "S[hpc.mpc8548_ETSEC4_IP_OR_TCP_UDP_RX_CHECKSUM_ERROR,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"IP or TCP/UDP Rx CS ERR\"]]"
#define hpc_mpc8548_ETSEC4_IP_OR_TCP_UDP_RX_CHECKSUM_ERROR_VT_REF "t[hpc.mpc8548_ETSEC4_IP_OR_TCP_UDP_RX_CHECKSUM_ERROR]"

#define hpc_mpc8548_ETSEC4_NUMBER_OF_CYCLES_RX_FIFO_EQ_FULL_VT_DEF "S[hpc.mpc8548_ETSEC4_NUMBER_OF_CYCLES_RX_FIFO_EQ_FULL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of CYC Rx FIFO = full\"]]"
#define hpc_mpc8548_ETSEC4_NUMBER_OF_CYCLES_RX_FIFO_EQ_FULL_VT_REF "t[hpc.mpc8548_ETSEC4_NUMBER_OF_CYCLES_RX_FIFO_EQ_FULL]"

#define hpc_mpc8548_ETSEC4_NUMBER_OF_CYCLES_RX_FIFO_GT_1_2_FULL_VT_DEF "S[hpc.mpc8548_ETSEC4_NUMBER_OF_CYCLES_RX_FIFO_GT_1_2_FULL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of CYC Rx FIFO>1/2 full\"]]"
#define hpc_mpc8548_ETSEC4_NUMBER_OF_CYCLES_RX_FIFO_GT_1_2_FULL_VT_REF "t[hpc.mpc8548_ETSEC4_NUMBER_OF_CYCLES_RX_FIFO_GT_1_2_FULL]"

#define hpc_mpc8548_ETSEC4_NUMBER_OF_CYCLES_RX_FIFO_GT_1_4_FULL_VT_DEF "S[hpc.mpc8548_ETSEC4_NUMBER_OF_CYCLES_RX_FIFO_GT_1_4_FULL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of CYC Rx FIFO>1/4 full\"]]"
#define hpc_mpc8548_ETSEC4_NUMBER_OF_CYCLES_RX_FIFO_GT_1_4_FULL_VT_REF "t[hpc.mpc8548_ETSEC4_NUMBER_OF_CYCLES_RX_FIFO_GT_1_4_FULL]"

#define hpc_mpc8548_ETSEC4_NUMBER_OF_CYCLES_RX_FIFO_GT_3_4_FULL_VT_DEF "S[hpc.mpc8548_ETSEC4_NUMBER_OF_CYCLES_RX_FIFO_GT_3_4_FULL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of CYC Rx FIFO>3/4 full\"]]"
#define hpc_mpc8548_ETSEC4_NUMBER_OF_CYCLES_RX_FIFO_GT_3_4_FULL_VT_REF "t[hpc.mpc8548_ETSEC4_NUMBER_OF_CYCLES_RX_FIFO_GT_3_4_FULL]"

#define hpc_mpc8548_ETSEC4_NUMBER_OF_DROPPED_FRAMES_VT_DEF "S[hpc.mpc8548_ETSEC4_NUMBER_OF_DROPPED_FRAMES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of dropped frames\"]]"
#define hpc_mpc8548_ETSEC4_NUMBER_OF_DROPPED_FRAMES_VT_REF "t[hpc.mpc8548_ETSEC4_NUMBER_OF_DROPPED_FRAMES]"

#define hpc_mpc8548_ETSEC4_NUMBER_OF_REJECTED_FRAMES_BY_FILER_VT_DEF "S[hpc.mpc8548_ETSEC4_NUMBER_OF_REJECTED_FRAMES_BY_FILER,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of REJ FRMs by filer\"]]"
#define hpc_mpc8548_ETSEC4_NUMBER_OF_REJECTED_FRAMES_BY_FILER_VT_REF "t[hpc.mpc8548_ETSEC4_NUMBER_OF_REJECTED_FRAMES_BY_FILER]"

#define hpc_mpc8548_ETSEC4_NUMBER_OF_REJECTED_FRAMES_DUE_TO_FILER_ERROR_VT_DEF "S[hpc.mpc8548_ETSEC4_NUMBER_OF_REJECTED_FRAMES_DUE_TO_FILER_ERROR,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of rej frms due to filer ERR\"]]"
#define hpc_mpc8548_ETSEC4_NUMBER_OF_REJECTED_FRAMES_DUE_TO_FILER_ERROR_VT_REF "t[hpc.mpc8548_ETSEC4_NUMBER_OF_REJECTED_FRAMES_DUE_TO_FILER_ERROR]"

#define hpc_mpc8548_ETSEC4_READ_DATA_LIFETIME_DURATION_THRESHOLD_VT_DEF "S[hpc.mpc8548_ETSEC4_READ_DATA_LIFETIME_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RD data lifetime (DT)\"]]"
#define hpc_mpc8548_ETSEC4_READ_DATA_LIFETIME_DURATION_THRESHOLD_VT_REF "t[hpc.mpc8548_ETSEC4_READ_DATA_LIFETIME_DURATION_THRESHOLD]"

#define hpc_mpc8548_ETSEC4_RXBD_READ_LIFETIME_DURATION_THRESHOLD_VT_DEF "S[hpc.mpc8548_ETSEC4_RXBD_READ_LIFETIME_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RxBD RD lifetime (DT)\"]]"
#define hpc_mpc8548_ETSEC4_RXBD_READ_LIFETIME_DURATION_THRESHOLD_VT_REF "t[hpc.mpc8548_ETSEC4_RXBD_READ_LIFETIME_DURATION_THRESHOLD]"

#define hpc_mpc8548_ETSEC4_RXBD_WRITE_LIFETIME_DURATION_THRESHOLD_VT_DEF "S[hpc.mpc8548_ETSEC4_RXBD_WRITE_LIFETIME_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RxBD WR lifetime (DT)\"]]"
#define hpc_mpc8548_ETSEC4_RXBD_WRITE_LIFETIME_DURATION_THRESHOLD_VT_REF "t[hpc.mpc8548_ETSEC4_RXBD_WRITE_LIFETIME_DURATION_THRESHOLD]"

#define hpc_mpc8548_ETSEC4_RX_IP_PACKETS_CHECKED_FOR_CHECKSUM_VT_DEF "S[hpc.mpc8548_ETSEC4_RX_IP_PACKETS_CHECKED_FOR_CHECKSUM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Rx IP pkts checked for CS\"]]"
#define hpc_mpc8548_ETSEC4_RX_IP_PACKETS_CHECKED_FOR_CHECKSUM_VT_REF "t[hpc.mpc8548_ETSEC4_RX_IP_PACKETS_CHECKED_FOR_CHECKSUM]"

#define hpc_mpc8548_ETSEC4_TCP_UDP_PACKETS_CHECKED_FOR_CS_VT_DEF "S[hpc.mpc8548_ETSEC4_TCP_UDP_PACKETS_CHECKED_FOR_CS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TCP/UDP pkts checked for CS\"]]"
#define hpc_mpc8548_ETSEC4_TCP_UDP_PACKETS_CHECKED_FOR_CS_VT_REF "t[hpc.mpc8548_ETSEC4_TCP_UDP_PACKETS_CHECKED_FOR_CS]"

#define hpc_mpc8548_ETSEC4_TXBD_READ_LIFETIME_DURATION_THRESHOLD_VT_DEF "S[hpc.mpc8548_ETSEC4_TXBD_READ_LIFETIME_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TxBD RD lifetime (DT)\"]]"
#define hpc_mpc8548_ETSEC4_TXBD_READ_LIFETIME_DURATION_THRESHOLD_VT_REF "t[hpc.mpc8548_ETSEC4_TXBD_READ_LIFETIME_DURATION_THRESHOLD]"

#define hpc_mpc8548_ETSEC4_TXBD_WRITE_LIFETIME_DURATION_THRESHOLD_VT_DEF "S[hpc.mpc8548_ETSEC4_TXBD_WRITE_LIFETIME_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TxBD WR lifetime (DT)\"]]"
#define hpc_mpc8548_ETSEC4_TXBD_WRITE_LIFETIME_DURATION_THRESHOLD_VT_REF "t[hpc.mpc8548_ETSEC4_TXBD_WRITE_LIFETIME_DURATION_THRESHOLD]"

#define hpc_mpc8548_ETSEC4_TX_IP_PACKET_WITH_CHECKSUM_VT_DEF "S[hpc.mpc8548_ETSEC4_TX_IP_PACKET_WITH_CHECKSUM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TX IP pkt with CS\"]]"
#define hpc_mpc8548_ETSEC4_TX_IP_PACKET_WITH_CHECKSUM_VT_REF "t[hpc.mpc8548_ETSEC4_TX_IP_PACKET_WITH_CHECKSUM]"

#define hpc_mpc8548_ETSEC4_TX_TCP_UDP_PACKET_WITH_CHECKSUM_VT_DEF "S[hpc.mpc8548_ETSEC4_TX_TCP_UDP_PACKET_WITH_CHECKSUM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TX TCP/UDP pkt with CS\"]]"
#define hpc_mpc8548_ETSEC4_TX_TCP_UDP_PACKET_WITH_CHECKSUM_VT_REF "t[hpc.mpc8548_ETSEC4_TX_TCP_UDP_PACKET_WITH_CHECKSUM]"

#define hpc_mpc8548_EXTERNAL_EVENT_VT_DEF "S[hpc.mpc8548_EXTERNAL_EVENT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"External event\"]]"
#define hpc_mpc8548_EXTERNAL_EVENT_VT_REF "t[hpc.mpc8548_EXTERNAL_EVENT]"

#define hpc_mpc8548_FORCED_PAGE_CLOSINGS_DUE_TO_COLLISION_WITH_BANK_AND_SUB_BANK_VT_DEF "S[hpc.mpc8548_FORCED_PAGE_CLOSINGS_DUE_TO_COLLISION_WITH_BANK_AND_SUB_BANK,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Forced page closings due to collision with bank and sub-bank\"]]"
#define hpc_mpc8548_FORCED_PAGE_CLOSINGS_DUE_TO_COLLISION_WITH_BANK_AND_SUB_BANK_VT_REF "t[hpc.mpc8548_FORCED_PAGE_CLOSINGS_DUE_TO_COLLISION_WITH_BANK_AND_SUB_BANK]"

#define hpc_mpc8548_FORCED_PAGE_CLOSINGS_NOT_CAUSED_BY_A_REFRESH_VT_DEF "S[hpc.mpc8548_FORCED_PAGE_CLOSINGS_NOT_CAUSED_BY_A_REFRESH,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Forced page closings not caused by a refresh\"]]"
#define hpc_mpc8548_FORCED_PAGE_CLOSINGS_NOT_CAUSED_BY_A_REFRESH_VT_REF "t[hpc.mpc8548_FORCED_PAGE_CLOSINGS_NOT_CAUSED_BY_A_REFRESH]"

#define hpc_mpc8548_FORCE_PAGE_CLOSINGS_VT_DEF "S[hpc.mpc8548_FORCE_PAGE_CLOSINGS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Force page closings\"]]"
#define hpc_mpc8548_FORCE_PAGE_CLOSINGS_VT_REF "t[hpc.mpc8548_FORCE_PAGE_CLOSINGS]"

#define hpc_mpc8548_INBOUND_BUFFER_IS_FULL_FOR_PRIORITY_0_VT_DEF "S[hpc.mpc8548_INBOUND_BUFFER_IS_FULL_FOR_PRIORITY_0,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound Buff full for Prio 0\"]]"
#define hpc_mpc8548_INBOUND_BUFFER_IS_FULL_FOR_PRIORITY_0_VT_REF "t[hpc.mpc8548_INBOUND_BUFFER_IS_FULL_FOR_PRIORITY_0]"

#define hpc_mpc8548_INBOUND_BUFFER_IS_FULL_TO_PRIORITY_0_VT_DEF "S[hpc.mpc8548_INBOUND_BUFFER_IS_FULL_TO_PRIORITY_0,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound Buf full to Pri 0\"]]"
#define hpc_mpc8548_INBOUND_BUFFER_IS_FULL_TO_PRIORITY_0_VT_REF "t[hpc.mpc8548_INBOUND_BUFFER_IS_FULL_TO_PRIORITY_0]"

#define hpc_mpc8548_INBOUND_G2PI_DATA_VT_DEF "S[hpc.mpc8548_INBOUND_G2PI_DATA,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound G2PI data\"]]"
#define hpc_mpc8548_INBOUND_G2PI_DATA_VT_REF "t[hpc.mpc8548_INBOUND_G2PI_DATA]"

#define hpc_mpc8548_INBOUND_G2PI_READ_VT_DEF "S[hpc.mpc8548_INBOUND_G2PI_READ,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound G2PI read\"]]"
#define hpc_mpc8548_INBOUND_G2PI_READ_VT_REF "t[hpc.mpc8548_INBOUND_G2PI_READ]"

#define hpc_mpc8548_INBOUND_G2PI_WRITE_VT_DEF "S[hpc.mpc8548_INBOUND_G2PI_WRITE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound G2PI write\"]]"
#define hpc_mpc8548_INBOUND_G2PI_WRITE_VT_REF "t[hpc.mpc8548_INBOUND_G2PI_WRITE]"

#define hpc_mpc8548_INBOUND_NON_IDLES_RECEIVED_VT_DEF "S[hpc.mpc8548_INBOUND_NON_IDLES_RECEIVED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound non-idles Rx\"]]"
#define hpc_mpc8548_INBOUND_NON_IDLES_RECEIVED_VT_REF "t[hpc.mpc8548_INBOUND_NON_IDLES_RECEIVED]"

#define hpc_mpc8548_INBOUND_PACKET_ACCEPTED_VT_DEF "S[hpc.mpc8548_INBOUND_PACKET_ACCEPTED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound Pkt accepted\"]]"
#define hpc_mpc8548_INBOUND_PACKET_ACCEPTED_VT_REF "t[hpc.mpc8548_INBOUND_PACKET_ACCEPTED]"

#define hpc_mpc8548_INBOUND_PACKET_RECEIVED_VT_DEF "S[hpc.mpc8548_INBOUND_PACKET_RECEIVED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound Pkt Rx\"]]"
#define hpc_mpc8548_INBOUND_PACKET_RECEIVED_VT_REF "t[hpc.mpc8548_INBOUND_PACKET_RECEIVED]"

#define hpc_mpc8548_INBOUND_PACKET_RETRY_OCCURRED_VT_DEF "S[hpc.mpc8548_INBOUND_PACKET_RETRY_OCCURRED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound Pkt retry occurred\"]]"
#define hpc_mpc8548_INBOUND_PACKET_RETRY_OCCURRED_VT_REF "t[hpc.mpc8548_INBOUND_PACKET_RETRY_OCCURRED]"

#define hpc_mpc8548_INBOUND_PRIORITY_0_PACKET_ACCEPTED_VT_DEF "S[hpc.mpc8548_INBOUND_PRIORITY_0_PACKET_ACCEPTED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound Pri 0 Pkt accepted\"]]"
#define hpc_mpc8548_INBOUND_PRIORITY_0_PACKET_ACCEPTED_VT_REF "t[hpc.mpc8548_INBOUND_PRIORITY_0_PACKET_ACCEPTED]"

#define hpc_mpc8548_INBOUND_PRIORITY_0_PACKET_RECEIVED_VT_DEF "S[hpc.mpc8548_INBOUND_PRIORITY_0_PACKET_RECEIVED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound Prio 0 Pkt Rx\"]]"
#define hpc_mpc8548_INBOUND_PRIORITY_0_PACKET_RECEIVED_VT_REF "t[hpc.mpc8548_INBOUND_PRIORITY_0_PACKET_RECEIVED]"

#define hpc_mpc8548_INBOUND_STATIC_QUEUE_0_START_DURATION_THRESHOLD_VT_DEF "S[hpc.mpc8548_INBOUND_STATIC_QUEUE_0_START_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound Static Queue 0 start\"]]"
#define hpc_mpc8548_INBOUND_STATIC_QUEUE_0_START_DURATION_THRESHOLD_VT_REF "t[hpc.mpc8548_INBOUND_STATIC_QUEUE_0_START_DURATION_THRESHOLD]"

#define hpc_mpc8548_L2_ALLOCATES_FROM_ANY_SOURCE_VT_DEF "S[hpc.mpc8548_L2_ALLOCATES_FROM_ANY_SOURCE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2 allocates, from any source\"]]"
#define hpc_mpc8548_L2_ALLOCATES_FROM_ANY_SOURCE_VT_REF "t[hpc.mpc8548_L2_ALLOCATES_FROM_ANY_SOURCE]"

#define hpc_mpc8548_L2_CLEARING_OF_LOCKS_VT_DEF "S[hpc.mpc8548_L2_CLEARING_OF_LOCKS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2 clearing of locks\"]]"
#define hpc_mpc8548_L2_CLEARING_OF_LOCKS_VT_REF "t[hpc.mpc8548_L2_CLEARING_OF_LOCKS]"

#define hpc_mpc8548_L2_FAILED_LOCK_ATTEMPTS_DUE_TO_FULL_SET_VT_DEF "S[hpc.mpc8548_L2_FAILED_LOCK_ATTEMPTS_DUE_TO_FULL_SET,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2 failed lock attempts due to full set\"]]"
#define hpc_mpc8548_L2_FAILED_LOCK_ATTEMPTS_DUE_TO_FULL_SET_VT_REF "t[hpc.mpc8548_L2_FAILED_LOCK_ATTEMPTS_DUE_TO_FULL_SET]"

#define hpc_mpc8548_L2_INVALIDATIONS_OF_LINES_VT_DEF "S[hpc.mpc8548_L2_INVALIDATIONS_OF_LINES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2 invalidations of lines\"]]"
#define hpc_mpc8548_L2_INVALIDATIONS_OF_LINES_VT_REF "t[hpc.mpc8548_L2_INVALIDATIONS_OF_LINES]"

#define hpc_mpc8548_L2_RETRIES_DUE_TO_ADDRESS_COLLISION_VT_DEF "S[hpc.mpc8548_L2_RETRIES_DUE_TO_ADDRESS_COLLISION,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2 retries due to address collision\"]]"
#define hpc_mpc8548_L2_RETRIES_DUE_TO_ADDRESS_COLLISION_VT_REF "t[hpc.mpc8548_L2_RETRIES_DUE_TO_ADDRESS_COLLISION]"

#define hpc_mpc8548_L2_RETRIES_DUE_TO_FULL_WRITE_QUEUE_VT_DEF "S[hpc.mpc8548_L2_RETRIES_DUE_TO_FULL_WRITE_QUEUE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2 retries due to full write queue\"]]"
#define hpc_mpc8548_L2_RETRIES_DUE_TO_FULL_WRITE_QUEUE_VT_REF "t[hpc.mpc8548_L2_RETRIES_DUE_TO_FULL_WRITE_QUEUE]"

#define hpc_mpc8548_L2_VICTIMIZATIONS_OF_VALID_LINES_VT_DEF "S[hpc.mpc8548_L2_VICTIMIZATIONS_OF_VALID_LINES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2 victimizations of valid lines\"]]"
#define hpc_mpc8548_L2_VICTIMIZATIONS_OF_VALID_LINES_VT_REF "t[hpc.mpc8548_L2_VICTIMIZATIONS_OF_VALID_LINES]"

#define hpc_mpc8548_MAG2CU_MAGENTA_DATA_BEATS_VT_DEF "S[hpc.mpc8548_MAG2CU_MAGENTA_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Mag2Cu magenta data beats\"]]"
#define hpc_mpc8548_MAG2CU_MAGENTA_DATA_BEATS_VT_REF "t[hpc.mpc8548_MAG2CU_MAGENTA_DATA_BEATS]"

#define hpc_mpc8548_MAG2CU_MAGENTA_READ_DATA_BEATS_VT_DEF "S[hpc.mpc8548_MAG2CU_MAGENTA_READ_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Mag2Cu magenta read data beats\"]]"
#define hpc_mpc8548_MAG2CU_MAGENTA_READ_DATA_BEATS_VT_REF "t[hpc.mpc8548_MAG2CU_MAGENTA_READ_DATA_BEATS]"

#define hpc_mpc8548_MAG2CU_MAGENTA_READ_REQUESTS_VT_DEF "S[hpc.mpc8548_MAG2CU_MAGENTA_READ_REQUESTS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Mag2Cu magenta read requests\"]]"
#define hpc_mpc8548_MAG2CU_MAGENTA_READ_REQUESTS_VT_REF "t[hpc.mpc8548_MAG2CU_MAGENTA_READ_REQUESTS]"

#define hpc_mpc8548_MAG2CU_MAGENTA_REQUESTS_VT_DEF "S[hpc.mpc8548_MAG2CU_MAGENTA_REQUESTS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Mag2Cu magenta requests\"]]"
#define hpc_mpc8548_MAG2CU_MAGENTA_REQUESTS_VT_REF "t[hpc.mpc8548_MAG2CU_MAGENTA_REQUESTS]"

#define hpc_mpc8548_MAG2CU_MAGENTA_REQUEST_LESS_THAN_32_BYTES_VT_DEF "S[hpc.mpc8548_MAG2CU_MAGENTA_REQUEST_LESS_THAN_32_BYTES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Mag2Cu magenta request less than 32 bytes\"]]"
#define hpc_mpc8548_MAG2CU_MAGENTA_REQUEST_LESS_THAN_32_BYTES_VT_REF "t[hpc.mpc8548_MAG2CU_MAGENTA_REQUEST_LESS_THAN_32_BYTES]"

#define hpc_mpc8548_MEM_TQ_READ_WRITE_ADDRESS_COLLISION_VT_DEF "S[hpc.mpc8548_MEM_TQ_READ_WRITE_ADDRESS_COLLISION,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"MEM TQ RD/WR address collision\"]]"
#define hpc_mpc8548_MEM_TQ_READ_WRITE_ADDRESS_COLLISION_VT_REF "t[hpc.mpc8548_MEM_TQ_READ_WRITE_ADDRESS_COLLISION]"

#define hpc_mpc8548_NON_CORE_BURST_WRITE_TO_L2_CACHE_EXTERNAL_WRITE_OR_SRAM_VT_DEF "S[hpc.mpc8548_NON_CORE_BURST_WRITE_TO_L2_CACHE_EXTERNAL_WRITE_OR_SRAM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Non-core burst write to L2 (cache external write or SRAM)\"]]"
#define hpc_mpc8548_NON_CORE_BURST_WRITE_TO_L2_CACHE_EXTERNAL_WRITE_OR_SRAM_VT_REF "t[hpc.mpc8548_NON_CORE_BURST_WRITE_TO_L2_CACHE_EXTERNAL_WRITE_OR_SRAM]"

#define hpc_mpc8548_NON_CORE_NON_BURST_WRITE_TO_L2_VT_DEF "S[hpc.mpc8548_NON_CORE_NON_BURST_WRITE_TO_L2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Non-core non-burst write to L2\"]]"
#define hpc_mpc8548_NON_CORE_NON_BURST_WRITE_TO_L2_VT_REF "t[hpc.mpc8548_NON_CORE_NON_BURST_WRITE_TO_L2]"

#define hpc_mpc8548_NON_CORE_READ_HIT_IN_L2_VT_DEF "S[hpc.mpc8548_NON_CORE_READ_HIT_IN_L2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Non-core RD hit in L2\"]]"
#define hpc_mpc8548_NON_CORE_READ_HIT_IN_L2_VT_REF "t[hpc.mpc8548_NON_CORE_READ_HIT_IN_L2]"

#define hpc_mpc8548_NON_CORE_READ_MISS_IN_L2_VT_DEF "S[hpc.mpc8548_NON_CORE_READ_MISS_IN_L2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Non-core RD miss in L2\"]]"
#define hpc_mpc8548_NON_CORE_READ_MISS_IN_L2_VT_REF "t[hpc.mpc8548_NON_CORE_READ_MISS_IN_L2]"

#define hpc_mpc8548_NON_CORE_WRITE_MISSES_CACHE_EXTERNAL_WRITE_WINDOW_AND_SRAM_MEMORY_RANGE_VT_DEF "S[hpc.mpc8548_NON_CORE_WRITE_MISSES_CACHE_EXTERNAL_WRITE_WINDOW_AND_SRAM_MEMORY_RANGE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Noncore write misses cache external write window and SRAM memory range\"]]"
#define hpc_mpc8548_NON_CORE_WRITE_MISSES_CACHE_EXTERNAL_WRITE_WINDOW_AND_SRAM_MEMORY_RANGE_VT_REF "t[hpc.mpc8548_NON_CORE_WRITE_MISSES_CACHE_EXTERNAL_WRITE_WINDOW_AND_SRAM_MEMORY_RANGE]"

#define hpc_mpc8548_NON_PIPELINED_READ_HITS_IN_THE_ROW_OPEN_TABLE_VT_DEF "S[hpc.mpc8548_NON_PIPELINED_READ_HITS_IN_THE_ROW_OPEN_TABLE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Non-pipelined read hits in the row open table\"]]"
#define hpc_mpc8548_NON_PIPELINED_READ_HITS_IN_THE_ROW_OPEN_TABLE_VT_REF "t[hpc.mpc8548_NON_PIPELINED_READ_HITS_IN_THE_ROW_OPEN_TABLE]"

#define hpc_mpc8548_NON_PIPELINED_READ_MISSES_IN_THE_ROW_OPEN_TABLE_VT_DEF "S[hpc.mpc8548_NON_PIPELINED_READ_MISSES_IN_THE_ROW_OPEN_TABLE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Non-pipelined read misses in the row open table\"]]"
#define hpc_mpc8548_NON_PIPELINED_READ_MISSES_IN_THE_ROW_OPEN_TABLE_VT_REF "t[hpc.mpc8548_NON_PIPELINED_READ_MISSES_IN_THE_ROW_OPEN_TABLE]"

#define hpc_mpc8548_NON_PIPELINED_READ_OR_WRITE_HITS_IN_THE_ROW_OPEN_TABLE_VT_DEF "S[hpc.mpc8548_NON_PIPELINED_READ_OR_WRITE_HITS_IN_THE_ROW_OPEN_TABLE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Non-pipelined read or write hits in the row open table\"]]"
#define hpc_mpc8548_NON_PIPELINED_READ_OR_WRITE_HITS_IN_THE_ROW_OPEN_TABLE_VT_REF "t[hpc.mpc8548_NON_PIPELINED_READ_OR_WRITE_HITS_IN_THE_ROW_OPEN_TABLE]"

#define hpc_mpc8548_NON_PIPELINED_READ_OR_WRITE_MISSES_IN_THE_ROW_OPEN_TABLE_VT_DEF "S[hpc.mpc8548_NON_PIPELINED_READ_OR_WRITE_MISSES_IN_THE_ROW_OPEN_TABLE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Non-pipelined read or write misses in the row open table\"]]"
#define hpc_mpc8548_NON_PIPELINED_READ_OR_WRITE_MISSES_IN_THE_ROW_OPEN_TABLE_VT_REF "t[hpc.mpc8548_NON_PIPELINED_READ_OR_WRITE_MISSES_IN_THE_ROW_OPEN_TABLE]"

#define hpc_mpc8548_OUTBOUND_BUFFER_IS_FULL_VT_DEF "S[hpc.mpc8548_OUTBOUND_BUFFER_IS_FULL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Outbound Buf is full\"]]"
#define hpc_mpc8548_OUTBOUND_BUFFER_IS_FULL_VT_REF "t[hpc.mpc8548_OUTBOUND_BUFFER_IS_FULL]"

#define hpc_mpc8548_OUTBOUND_BUFFER_IS_FULL_TO_PRIORITY_0_VT_DEF "S[hpc.mpc8548_OUTBOUND_BUFFER_IS_FULL_TO_PRIORITY_0,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Outbound Buf is full to Pri 0\"]]"
#define hpc_mpc8548_OUTBOUND_BUFFER_IS_FULL_TO_PRIORITY_0_VT_REF "t[hpc.mpc8548_OUTBOUND_BUFFER_IS_FULL_TO_PRIORITY_0]"

#define hpc_mpc8548_OUTBOUND_G2PI_DATA_VT_DEF "S[hpc.mpc8548_OUTBOUND_G2PI_DATA,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Outbound G2PI data\"]]"
#define hpc_mpc8548_OUTBOUND_G2PI_DATA_VT_REF "t[hpc.mpc8548_OUTBOUND_G2PI_DATA]"

#define hpc_mpc8548_OUTBOUND_G2PI_READ_VT_DEF "S[hpc.mpc8548_OUTBOUND_G2PI_READ,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Outbound G2PI read\"]]"
#define hpc_mpc8548_OUTBOUND_G2PI_READ_VT_REF "t[hpc.mpc8548_OUTBOUND_G2PI_READ]"

#define hpc_mpc8548_OUTBOUND_G2PI_WRITE_VT_DEF "S[hpc.mpc8548_OUTBOUND_G2PI_WRITE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Outbound G2PI write\"]]"
#define hpc_mpc8548_OUTBOUND_G2PI_WRITE_VT_REF "t[hpc.mpc8548_OUTBOUND_G2PI_WRITE]"

#define hpc_mpc8548_OUTBOUND_NON_IDLES_TRANSMITTED_VT_DEF "S[hpc.mpc8548_OUTBOUND_NON_IDLES_TRANSMITTED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Outbound non-idles Tx\"]]"
#define hpc_mpc8548_OUTBOUND_NON_IDLES_TRANSMITTED_VT_REF "t[hpc.mpc8548_OUTBOUND_NON_IDLES_TRANSMITTED]"

#define hpc_mpc8548_OUTBOUND_PACKET_SENT_TO_RAPIDIO_INTERFACE_VT_DEF "S[hpc.mpc8548_OUTBOUND_PACKET_SENT_TO_RAPIDIO_INTERFACE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Outbound Pkt sent to RapidIO interface\"]]"
#define hpc_mpc8548_OUTBOUND_PACKET_SENT_TO_RAPIDIO_INTERFACE_VT_REF "t[hpc.mpc8548_OUTBOUND_PACKET_SENT_TO_RAPIDIO_INTERFACE]"

#define hpc_mpc8548_OUTBOUND_PACKET_SENT_TO_RIO_OF_PRIORITY_0_VT_DEF "S[hpc.mpc8548_OUTBOUND_PACKET_SENT_TO_RIO_OF_PRIORITY_0,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Outbound Pkt sent to RIO of Pri 0\"]]"
#define hpc_mpc8548_OUTBOUND_PACKET_SENT_TO_RIO_OF_PRIORITY_0_VT_REF "t[hpc.mpc8548_OUTBOUND_PACKET_SENT_TO_RIO_OF_PRIORITY_0]"

#define hpc_mpc8548_OUTBOUND_PACKET_WAS_MISALIGNED_VT_DEF "S[hpc.mpc8548_OUTBOUND_PACKET_WAS_MISALIGNED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Outbound Pkt was misaligned\"]]"
#define hpc_mpc8548_OUTBOUND_PACKET_WAS_MISALIGNED_VT_REF "t[hpc.mpc8548_OUTBOUND_PACKET_WAS_MISALIGNED]"

#define hpc_mpc8548_OUTBOUND_PACKET_WAS_REORDERED_VT_DEF "S[hpc.mpc8548_OUTBOUND_PACKET_WAS_REORDERED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Outbound Pkt was reordered\"]]"
#define hpc_mpc8548_OUTBOUND_PACKET_WAS_REORDERED_VT_REF "t[hpc.mpc8548_OUTBOUND_PACKET_WAS_REORDERED]"

#define hpc_mpc8548_OUTBOUND_PACKET_WAS_RETRIED_VT_DEF "S[hpc.mpc8548_OUTBOUND_PACKET_WAS_RETRIED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Outbound Pkt was retried\"]]"
#define hpc_mpc8548_OUTBOUND_PACKET_WAS_RETRIED_VT_REF "t[hpc.mpc8548_OUTBOUND_PACKET_WAS_RETRIED]"

#define hpc_mpc8548_OUTBOUND_STATIC_QUEUE_0_START_DURATION_THRESHOLD_VT_DEF "S[hpc.mpc8548_OUTBOUND_STATIC_QUEUE_0_START_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Outbound Static Queue 0 start\"]]"
#define hpc_mpc8548_OUTBOUND_STATIC_QUEUE_0_START_DURATION_THRESHOLD_VT_REF "t[hpc.mpc8548_OUTBOUND_STATIC_QUEUE_0_START_DURATION_THRESHOLD]"

#define hpc_mpc8548_PACKET_SENT_TO_OCEAN_VT_DEF "S[hpc.mpc8548_PACKET_SENT_TO_OCEAN,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Pkt sent to OCeaN\"]]"
#define hpc_mpc8548_PACKET_SENT_TO_OCEAN_VT_REF "t[hpc.mpc8548_PACKET_SENT_TO_OCEAN]"

#define hpc_mpc8548_PACKET_SENT_TO_OCEAN_OF_PRIORITY_0_VT_DEF "S[hpc.mpc8548_PACKET_SENT_TO_OCEAN_OF_PRIORITY_0,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Pkt sent to OCeaN of Prio 0\"]]"
#define hpc_mpc8548_PACKET_SENT_TO_OCEAN_OF_PRIORITY_0_VT_REF "t[hpc.mpc8548_PACKET_SENT_TO_OCEAN_OF_PRIORITY_0]"

#define hpc_mpc8548_PCI_2_BYTE_ENABLE_TRANSACTIONS_VT_DEF "S[hpc.mpc8548_PCI_2_BYTE_ENABLE_TRANSACTIONS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI byte enable transactions\"]]"
#define hpc_mpc8548_PCI_2_BYTE_ENABLE_TRANSACTIONS_VT_REF "t[hpc.mpc8548_PCI_2_BYTE_ENABLE_TRANSACTIONS]"

#define hpc_mpc8548_PCI_2_CLOCK_CYCLES_VT_DEF "S[hpc.mpc8548_PCI_2_CLOCK_CYCLES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI clock cycles\"]]"
#define hpc_mpc8548_PCI_2_CLOCK_CYCLES_VT_REF "t[hpc.mpc8548_PCI_2_CLOCK_CYCLES]"

#define hpc_mpc8548_PCI_2_DUAL_ADDRESS_CYCLES_VT_DEF "S[hpc.mpc8548_PCI_2_DUAL_ADDRESS_CYCLES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI dual address cycles\"]]"
#define hpc_mpc8548_PCI_2_DUAL_ADDRESS_CYCLES_VT_REF "t[hpc.mpc8548_PCI_2_DUAL_ADDRESS_CYCLES]"

#define hpc_mpc8548_PCI_2_IDLE_CYCLES_VT_DEF "S[hpc.mpc8548_PCI_2_IDLE_CYCLES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI idle cycles\"]]"
#define hpc_mpc8548_PCI_2_IDLE_CYCLES_VT_REF "t[hpc.mpc8548_PCI_2_IDLE_CYCLES]"

#define hpc_mpc8548_PCI_2_INBOUND_32_BIT_READ_DATA_BEATS_VT_DEF "S[hpc.mpc8548_PCI_2_INBOUND_32_BIT_READ_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI inbound 32-bit read data beats\"]]"
#define hpc_mpc8548_PCI_2_INBOUND_32_BIT_READ_DATA_BEATS_VT_REF "t[hpc.mpc8548_PCI_2_INBOUND_32_BIT_READ_DATA_BEATS]"

#define hpc_mpc8548_PCI_2_INBOUND_32_BIT_WRITE_DATA_BEATS_VT_DEF "S[hpc.mpc8548_PCI_2_INBOUND_32_BIT_WRITE_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI inbound 32-bit write data beats\"]]"
#define hpc_mpc8548_PCI_2_INBOUND_32_BIT_WRITE_DATA_BEATS_VT_REF "t[hpc.mpc8548_PCI_2_INBOUND_32_BIT_WRITE_DATA_BEATS]"

#define hpc_mpc8548_PCI_2_INBOUND_CONFIG_READS_VT_DEF "S[hpc.mpc8548_PCI_2_INBOUND_CONFIG_READS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI inbound config reads\"]]"
#define hpc_mpc8548_PCI_2_INBOUND_CONFIG_READS_VT_REF "t[hpc.mpc8548_PCI_2_INBOUND_CONFIG_READS]"

#define hpc_mpc8548_PCI_2_INBOUND_CONFIG_WRITES_VT_DEF "S[hpc.mpc8548_PCI_2_INBOUND_CONFIG_WRITES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI inbound config writes\"]]"
#define hpc_mpc8548_PCI_2_INBOUND_CONFIG_WRITES_VT_REF "t[hpc.mpc8548_PCI_2_INBOUND_CONFIG_WRITES]"

#define hpc_mpc8548_PCI_2_INBOUND_MEMORY_READ_VT_DEF "S[hpc.mpc8548_PCI_2_INBOUND_MEMORY_READ,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI inbound memory read\"]]"
#define hpc_mpc8548_PCI_2_INBOUND_MEMORY_READ_VT_REF "t[hpc.mpc8548_PCI_2_INBOUND_MEMORY_READ]"

#define hpc_mpc8548_PCI_2_INBOUND_MEMORY_READLINE_VT_DEF "S[hpc.mpc8548_PCI_2_INBOUND_MEMORY_READLINE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI inbound memory readline\"]]"
#define hpc_mpc8548_PCI_2_INBOUND_MEMORY_READLINE_VT_REF "t[hpc.mpc8548_PCI_2_INBOUND_MEMORY_READLINE]"

#define hpc_mpc8548_PCI_2_INBOUND_MEMORY_READS_VT_DEF "S[hpc.mpc8548_PCI_2_INBOUND_MEMORY_READS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI inbound memory reads\"]]"
#define hpc_mpc8548_PCI_2_INBOUND_MEMORY_READS_VT_REF "t[hpc.mpc8548_PCI_2_INBOUND_MEMORY_READS]"

#define hpc_mpc8548_PCI_2_INBOUND_MEMORY_READ_MULTIPLE_VT_DEF "S[hpc.mpc8548_PCI_2_INBOUND_MEMORY_READ_MULTIPLE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI inbound memory read multiple\"]]"
#define hpc_mpc8548_PCI_2_INBOUND_MEMORY_READ_MULTIPLE_VT_REF "t[hpc.mpc8548_PCI_2_INBOUND_MEMORY_READ_MULTIPLE]"

#define hpc_mpc8548_PCI_2_INBOUND_MEMORY_WRITES_VT_DEF "S[hpc.mpc8548_PCI_2_INBOUND_MEMORY_WRITES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI inbound memory writes\"]]"
#define hpc_mpc8548_PCI_2_INBOUND_MEMORY_WRITES_VT_REF "t[hpc.mpc8548_PCI_2_INBOUND_MEMORY_WRITES]"

#define hpc_mpc8548_PCI_2_INBOUND_PURGEABLE_READS_VT_DEF "S[hpc.mpc8548_PCI_2_INBOUND_PURGEABLE_READS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI inbound purgeable reads\"]]"
#define hpc_mpc8548_PCI_2_INBOUND_PURGEABLE_READS_VT_REF "t[hpc.mpc8548_PCI_2_INBOUND_PURGEABLE_READS]"

#define hpc_mpc8548_PCI_2_INBOUND_SPECULATIVE_READS_PURGEABLE_READS_DISCARDED_VT_DEF "S[hpc.mpc8548_PCI_2_INBOUND_SPECULATIVE_READS_PURGEABLE_READS_DISCARDED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI inbound (speculative reads) purgeable reads discarded\"]]"
#define hpc_mpc8548_PCI_2_INBOUND_SPECULATIVE_READS_PURGEABLE_READS_DISCARDED_VT_REF "t[hpc.mpc8548_PCI_2_INBOUND_SPECULATIVE_READS_PURGEABLE_READS_DISCARDED]"

#define hpc_mpc8548_PCI_2_INTERNAL_CYCLES_VT_DEF "S[hpc.mpc8548_PCI_2_INTERNAL_CYCLES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI internal cycles\"]]"
#define hpc_mpc8548_PCI_2_INTERNAL_CYCLES_VT_REF "t[hpc.mpc8548_PCI_2_INTERNAL_CYCLES]"

#define hpc_mpc8548_PCI_2_NON_BYTE_ENABLE_TRANSACTIONS_VT_DEF "S[hpc.mpc8548_PCI_2_NON_BYTE_ENABLE_TRANSACTIONS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI non-byte enable transactions\"]]"
#define hpc_mpc8548_PCI_2_NON_BYTE_ENABLE_TRANSACTIONS_VT_REF "t[hpc.mpc8548_PCI_2_NON_BYTE_ENABLE_TRANSACTIONS]"

#define hpc_mpc8548_PCI_2_OUTBOUND_32_BIT_READ_DATA_BEATS_VT_DEF "S[hpc.mpc8548_PCI_2_OUTBOUND_32_BIT_READ_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI outbound 32-bit read data beats\"]]"
#define hpc_mpc8548_PCI_2_OUTBOUND_32_BIT_READ_DATA_BEATS_VT_REF "t[hpc.mpc8548_PCI_2_OUTBOUND_32_BIT_READ_DATA_BEATS]"

#define hpc_mpc8548_PCI_2_OUTBOUND_32_BIT_WRITE_DATA_BEATS_VT_DEF "S[hpc.mpc8548_PCI_2_OUTBOUND_32_BIT_WRITE_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI outbound 32-bit write data beats\"]]"
#define hpc_mpc8548_PCI_2_OUTBOUND_32_BIT_WRITE_DATA_BEATS_VT_REF "t[hpc.mpc8548_PCI_2_OUTBOUND_32_BIT_WRITE_DATA_BEATS]"

#define hpc_mpc8548_PCI_2_OUTBOUND_CONFIG_READS_VT_DEF "S[hpc.mpc8548_PCI_2_OUTBOUND_CONFIG_READS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI outbound config reads\"]]"
#define hpc_mpc8548_PCI_2_OUTBOUND_CONFIG_READS_VT_REF "t[hpc.mpc8548_PCI_2_OUTBOUND_CONFIG_READS]"

#define hpc_mpc8548_PCI_2_OUTBOUND_CONFIG_WRITES_VT_DEF "S[hpc.mpc8548_PCI_2_OUTBOUND_CONFIG_WRITES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI outbound config writes\"]]"
#define hpc_mpc8548_PCI_2_OUTBOUND_CONFIG_WRITES_VT_REF "t[hpc.mpc8548_PCI_2_OUTBOUND_CONFIG_WRITES]"

#define hpc_mpc8548_PCI_2_OUTBOUND_IO_READS_VT_DEF "S[hpc.mpc8548_PCI_2_OUTBOUND_IO_READS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI outbound I/O reads\"]]"
#define hpc_mpc8548_PCI_2_OUTBOUND_IO_READS_VT_REF "t[hpc.mpc8548_PCI_2_OUTBOUND_IO_READS]"

#define hpc_mpc8548_PCI_2_OUTBOUND_IO_WRITES_VT_DEF "S[hpc.mpc8548_PCI_2_OUTBOUND_IO_WRITES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI outbound I/O writes\"]]"
#define hpc_mpc8548_PCI_2_OUTBOUND_IO_WRITES_VT_REF "t[hpc.mpc8548_PCI_2_OUTBOUND_IO_WRITES]"

#define hpc_mpc8548_PCI_2_OUTBOUND_MEMORY_READS_VT_DEF "S[hpc.mpc8548_PCI_2_OUTBOUND_MEMORY_READS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI outbound memory reads\"]]"
#define hpc_mpc8548_PCI_2_OUTBOUND_MEMORY_READS_VT_REF "t[hpc.mpc8548_PCI_2_OUTBOUND_MEMORY_READS]"

#define hpc_mpc8548_PCI_2_OUTBOUND_MEMORY_READS_ALL_VT_DEF "S[hpc.mpc8548_PCI_2_OUTBOUND_MEMORY_READS_ALL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI outbound memory reads\"]]"
#define hpc_mpc8548_PCI_2_OUTBOUND_MEMORY_READS_ALL_VT_REF "t[hpc.mpc8548_PCI_2_OUTBOUND_MEMORY_READS_ALL]"

#define hpc_mpc8548_PCI_2_OUTBOUND_MEMORY_READ_LINES_VT_DEF "S[hpc.mpc8548_PCI_2_OUTBOUND_MEMORY_READ_LINES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI outbound memory read lines\"]]"
#define hpc_mpc8548_PCI_2_OUTBOUND_MEMORY_READ_LINES_VT_REF "t[hpc.mpc8548_PCI_2_OUTBOUND_MEMORY_READ_LINES]"

#define hpc_mpc8548_PCI_2_OUTBOUND_MEMORY_WRITES_VT_DEF "S[hpc.mpc8548_PCI_2_OUTBOUND_MEMORY_WRITES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI outbound memory writes\"]]"
#define hpc_mpc8548_PCI_2_OUTBOUND_MEMORY_WRITES_VT_REF "t[hpc.mpc8548_PCI_2_OUTBOUND_MEMORY_WRITES]"

#define hpc_mpc8548_PCI_2_READ_UNLOCK_VT_DEF "S[hpc.mpc8548_PCI_2_READ_UNLOCK,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI read unlock\"]]"
#define hpc_mpc8548_PCI_2_READ_UNLOCK_VT_REF "t[hpc.mpc8548_PCI_2_READ_UNLOCK]"

#define hpc_mpc8548_PCI_2_SNOOPABLE_VT_DEF "S[hpc.mpc8548_PCI_2_SNOOPABLE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI snoopable\"]]"
#define hpc_mpc8548_PCI_2_SNOOPABLE_VT_REF "t[hpc.mpc8548_PCI_2_SNOOPABLE]"

#define hpc_mpc8548_PCI_2_TOTAL_TRANSACTIONS_VT_DEF "S[hpc.mpc8548_PCI_2_TOTAL_TRANSACTIONS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI total transactions\"]]"
#define hpc_mpc8548_PCI_2_TOTAL_TRANSACTIONS_VT_REF "t[hpc.mpc8548_PCI_2_TOTAL_TRANSACTIONS]"

#define hpc_mpc8548_PCI_2_WAIT_VT_DEF "S[hpc.mpc8548_PCI_2_WAIT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI wait\"]]"
#define hpc_mpc8548_PCI_2_WAIT_VT_REF "t[hpc.mpc8548_PCI_2_WAIT]"

#define hpc_mpc8548_PCI_2_WRITE_STASH_VT_DEF "S[hpc.mpc8548_PCI_2_WRITE_STASH,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI write stash\"]]"
#define hpc_mpc8548_PCI_2_WRITE_STASH_VT_REF "t[hpc.mpc8548_PCI_2_WRITE_STASH]"

#define hpc_mpc8548_PCI_2_WRITE_STASH_WITH_LOCK_VT_DEF "S[hpc.mpc8548_PCI_2_WRITE_STASH_WITH_LOCK,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI write stash with lock\"]]"
#define hpc_mpc8548_PCI_2_WRITE_STASH_WITH_LOCK_VT_REF "t[hpc.mpc8548_PCI_2_WRITE_STASH_WITH_LOCK]"

#define hpc_mpc8548_PCI_INBOUND_MEMORY_READLINE_PCI_X_INBOUND_MEMORY_ALIAS_READ_VT_DEF "S[hpc.mpc8548_PCI_INBOUND_MEMORY_READLINE_PCI_X_INBOUND_MEMORY_ALIAS_READ,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI inbound MEM readline PCI-X inbound memory alias RD\"]]"
#define hpc_mpc8548_PCI_INBOUND_MEMORY_READLINE_PCI_X_INBOUND_MEMORY_ALIAS_READ_VT_REF "t[hpc.mpc8548_PCI_INBOUND_MEMORY_READLINE_PCI_X_INBOUND_MEMORY_ALIAS_READ]"

#define hpc_mpc8548_PCI_INBOUND_MEMORY_READ_MULTIPLE_PCI_X_INBOUND_MEMORY_BLOCK_READ_VT_DEF "S[hpc.mpc8548_PCI_INBOUND_MEMORY_READ_MULTIPLE_PCI_X_INBOUND_MEMORY_BLOCK_READ,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI inbound MEM RD multiple PCI-X inbound MEM BLK RD\"]]"
#define hpc_mpc8548_PCI_INBOUND_MEMORY_READ_MULTIPLE_PCI_X_INBOUND_MEMORY_BLOCK_READ_VT_REF "t[hpc.mpc8548_PCI_INBOUND_MEMORY_READ_MULTIPLE_PCI_X_INBOUND_MEMORY_BLOCK_READ]"

#define hpc_mpc8548_PCI_INBOUND_MEMORY_READ_PCI_X_INBOUND_MEMORY_32_BIT_READ_VT_DEF "S[hpc.mpc8548_PCI_INBOUND_MEMORY_READ_PCI_X_INBOUND_MEMORY_32_BIT_READ,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI inbound MEM RD PCI-X inbound MEM 32-bit RD\"]]"
#define hpc_mpc8548_PCI_INBOUND_MEMORY_READ_PCI_X_INBOUND_MEMORY_32_BIT_READ_VT_REF "t[hpc.mpc8548_PCI_INBOUND_MEMORY_READ_PCI_X_INBOUND_MEMORY_32_BIT_READ]"

#define hpc_mpc8548_PCI_OUTBOUND_CONFIG_READS_PCI_X_OUTBOUND_CONFIG_READS_ATTEMPTED_VT_DEF "S[hpc.mpc8548_PCI_OUTBOUND_CONFIG_READS_PCI_X_OUTBOUND_CONFIG_READS_ATTEMPTED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI outbound config RDs/PCI-X outbound config RDs attempted\"]]"
#define hpc_mpc8548_PCI_OUTBOUND_CONFIG_READS_PCI_X_OUTBOUND_CONFIG_READS_ATTEMPTED_VT_REF "t[hpc.mpc8548_PCI_OUTBOUND_CONFIG_READS_PCI_X_OUTBOUND_CONFIG_READS_ATTEMPTED]"

#define hpc_mpc8548_PCI_OUTBOUND_MEMORY_READS_PCI_X_OUTBOUND_MEMORY_DWORD_READS_ATTEMPTED_VT_DEF "S[hpc.mpc8548_PCI_OUTBOUND_MEMORY_READS_PCI_X_OUTBOUND_MEMORY_DWORD_READS_ATTEMPTED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI outbound MEM RDs/PCI-X outbound MEM DWORD RDs attempted\"]]"
#define hpc_mpc8548_PCI_OUTBOUND_MEMORY_READS_PCI_X_OUTBOUND_MEMORY_DWORD_READS_ATTEMPTED_VT_REF "t[hpc.mpc8548_PCI_OUTBOUND_MEMORY_READS_PCI_X_OUTBOUND_MEMORY_DWORD_READS_ATTEMPTED]"

#define hpc_mpc8548_PCI_OUTBOUND_MEMORY_READ_LINES_PCI_X_OUTBOUND_MEMORY_BURST_READ_ATTEMPTED_VT_DEF "S[hpc.mpc8548_PCI_OUTBOUND_MEMORY_READ_LINES_PCI_X_OUTBOUND_MEMORY_BURST_READ_ATTEMPTED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI outbound MEM RD lines/PCI-X outbound MEM burst RD attempted\"]]"
#define hpc_mpc8548_PCI_OUTBOUND_MEMORY_READ_LINES_PCI_X_OUTBOUND_MEMORY_BURST_READ_ATTEMPTED_VT_REF "t[hpc.mpc8548_PCI_OUTBOUND_MEMORY_READ_LINES_PCI_X_OUTBOUND_MEMORY_BURST_READ_ATTEMPTED]"

#define hpc_mpc8548_PCI_OUTBOUND_MEMORY_WRITES_PCI_X_OUTBOUND_MEMORY_WRITES_ATTEMPTED_VT_DEF "S[hpc.mpc8548_PCI_OUTBOUND_MEMORY_WRITES_PCI_X_OUTBOUND_MEMORY_WRITES_ATTEMPTED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI outbound MEM WRs/PCI-X outbound MEM WRs attempted\"]]"
#define hpc_mpc8548_PCI_OUTBOUND_MEMORY_WRITES_PCI_X_OUTBOUND_MEMORY_WRITES_ATTEMPTED_VT_REF "t[hpc.mpc8548_PCI_OUTBOUND_MEMORY_WRITES_PCI_X_OUTBOUND_MEMORY_WRITES_ATTEMPTED]"

#define hpc_mpc8548_PCI_PCI_X_64_BIT_TRANSACTIONS_VT_DEF "S[hpc.mpc8548_PCI_PCI_X_64_BIT_TRANSACTIONS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X 64-bit transactions\"]]"
#define hpc_mpc8548_PCI_PCI_X_64_BIT_TRANSACTIONS_VT_REF "t[hpc.mpc8548_PCI_PCI_X_64_BIT_TRANSACTIONS]"

#define hpc_mpc8548_PCI_PCI_X_BYTE_ENABLE_TRANSACTIONS_VT_DEF "S[hpc.mpc8548_PCI_PCI_X_BYTE_ENABLE_TRANSACTIONS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X byte enable transactions\"]]"
#define hpc_mpc8548_PCI_PCI_X_BYTE_ENABLE_TRANSACTIONS_VT_REF "t[hpc.mpc8548_PCI_PCI_X_BYTE_ENABLE_TRANSACTIONS]"

#define hpc_mpc8548_PCI_PCI_X_CLOCK_CYCLES_VT_DEF "S[hpc.mpc8548_PCI_PCI_X_CLOCK_CYCLES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X CLK CYCs\"]]"
#define hpc_mpc8548_PCI_PCI_X_CLOCK_CYCLES_VT_REF "t[hpc.mpc8548_PCI_PCI_X_CLOCK_CYCLES]"

#define hpc_mpc8548_PCI_PCI_X_DUAL_ADDRESS_CYCLES_VT_DEF "S[hpc.mpc8548_PCI_PCI_X_DUAL_ADDRESS_CYCLES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X dual address CYCs\"]]"
#define hpc_mpc8548_PCI_PCI_X_DUAL_ADDRESS_CYCLES_VT_REF "t[hpc.mpc8548_PCI_PCI_X_DUAL_ADDRESS_CYCLES]"

#define hpc_mpc8548_PCI_PCI_X_IDLE_CYCLES_VT_DEF "S[hpc.mpc8548_PCI_PCI_X_IDLE_CYCLES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X idle CYCs\"]]"
#define hpc_mpc8548_PCI_PCI_X_IDLE_CYCLES_VT_REF "t[hpc.mpc8548_PCI_PCI_X_IDLE_CYCLES]"

#define hpc_mpc8548_PCI_PCI_X_INBOUND_32_BIT_READ_DATA_BEATS_VT_DEF "S[hpc.mpc8548_PCI_PCI_X_INBOUND_32_BIT_READ_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X inbound 32-bit RD data beats\"]]"
#define hpc_mpc8548_PCI_PCI_X_INBOUND_32_BIT_READ_DATA_BEATS_VT_REF "t[hpc.mpc8548_PCI_PCI_X_INBOUND_32_BIT_READ_DATA_BEATS]"

#define hpc_mpc8548_PCI_PCI_X_INBOUND_32_BIT_WRITE_DATA_BEATS_VT_DEF "S[hpc.mpc8548_PCI_PCI_X_INBOUND_32_BIT_WRITE_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X inbound 32-bit WR data beats\"]]"
#define hpc_mpc8548_PCI_PCI_X_INBOUND_32_BIT_WRITE_DATA_BEATS_VT_REF "t[hpc.mpc8548_PCI_PCI_X_INBOUND_32_BIT_WRITE_DATA_BEATS]"

#define hpc_mpc8548_PCI_PCI_X_INBOUND_64_BIT_READ_DATA_BEATS_VT_DEF "S[hpc.mpc8548_PCI_PCI_X_INBOUND_64_BIT_READ_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X inbound 64-bit RD data beats\"]]"
#define hpc_mpc8548_PCI_PCI_X_INBOUND_64_BIT_READ_DATA_BEATS_VT_REF "t[hpc.mpc8548_PCI_PCI_X_INBOUND_64_BIT_READ_DATA_BEATS]"

#define hpc_mpc8548_PCI_PCI_X_INBOUND_64_BIT_WRITE_DATA_BEATS_VT_DEF "S[hpc.mpc8548_PCI_PCI_X_INBOUND_64_BIT_WRITE_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X inbound 64-bit WR data beats\"]]"
#define hpc_mpc8548_PCI_PCI_X_INBOUND_64_BIT_WRITE_DATA_BEATS_VT_REF "t[hpc.mpc8548_PCI_PCI_X_INBOUND_64_BIT_WRITE_DATA_BEATS]"

#define hpc_mpc8548_PCI_PCI_X_INBOUND_CONFIG_READS_VT_DEF "S[hpc.mpc8548_PCI_PCI_X_INBOUND_CONFIG_READS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X inbound CFG RDs\"]]"
#define hpc_mpc8548_PCI_PCI_X_INBOUND_CONFIG_READS_VT_REF "t[hpc.mpc8548_PCI_PCI_X_INBOUND_CONFIG_READS]"

#define hpc_mpc8548_PCI_PCI_X_INBOUND_CONFIG_WRITES_VT_DEF "S[hpc.mpc8548_PCI_PCI_X_INBOUND_CONFIG_WRITES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X inbound CFG WRs\"]]"
#define hpc_mpc8548_PCI_PCI_X_INBOUND_CONFIG_WRITES_VT_REF "t[hpc.mpc8548_PCI_PCI_X_INBOUND_CONFIG_WRITES]"

#define hpc_mpc8548_PCI_PCI_X_INBOUND_MEMORY_READS_VT_DEF "S[hpc.mpc8548_PCI_PCI_X_INBOUND_MEMORY_READS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X inbound MEM RDs\"]]"
#define hpc_mpc8548_PCI_PCI_X_INBOUND_MEMORY_READS_VT_REF "t[hpc.mpc8548_PCI_PCI_X_INBOUND_MEMORY_READS]"

#define hpc_mpc8548_PCI_PCI_X_INBOUND_MEMORY_WRITES_VT_DEF "S[hpc.mpc8548_PCI_PCI_X_INBOUND_MEMORY_WRITES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X inbound MEM WRs\"]]"
#define hpc_mpc8548_PCI_PCI_X_INBOUND_MEMORY_WRITES_VT_REF "t[hpc.mpc8548_PCI_PCI_X_INBOUND_MEMORY_WRITES]"

#define hpc_mpc8548_PCI_PCI_X_INBOUND_PURGEABLE_READS_VT_DEF "S[hpc.mpc8548_PCI_PCI_X_INBOUND_PURGEABLE_READS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X inbound purgeable reads\"]]"
#define hpc_mpc8548_PCI_PCI_X_INBOUND_PURGEABLE_READS_VT_REF "t[hpc.mpc8548_PCI_PCI_X_INBOUND_PURGEABLE_READS]"

#define hpc_mpc8548_PCI_PCI_X_INBOUND_SPECULATIVE_READS_PURGEABLE_READS_DISCARDED_VT_DEF "S[hpc.mpc8548_PCI_PCI_X_INBOUND_SPECULATIVE_READS_PURGEABLE_READS_DISCARDED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X inbound (SPEC RDs) purgeable RDs discarded\"]]"
#define hpc_mpc8548_PCI_PCI_X_INBOUND_SPECULATIVE_READS_PURGEABLE_READS_DISCARDED_VT_REF "t[hpc.mpc8548_PCI_PCI_X_INBOUND_SPECULATIVE_READS_PURGEABLE_READS_DISCARDED]"

#define hpc_mpc8548_PCI_PCI_X_INBOUND_TOTAL_READ_DATA_BEATS_VT_DEF "S[hpc.mpc8548_PCI_PCI_X_INBOUND_TOTAL_READ_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X inbound total RD data beats\"]]"
#define hpc_mpc8548_PCI_PCI_X_INBOUND_TOTAL_READ_DATA_BEATS_VT_REF "t[hpc.mpc8548_PCI_PCI_X_INBOUND_TOTAL_READ_DATA_BEATS]"

#define hpc_mpc8548_PCI_PCI_X_INBOUND_TOTAL_WRITE_DATA_BEATS_VT_DEF "S[hpc.mpc8548_PCI_PCI_X_INBOUND_TOTAL_WRITE_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X inbound total WR data beats\"]]"
#define hpc_mpc8548_PCI_PCI_X_INBOUND_TOTAL_WRITE_DATA_BEATS_VT_REF "t[hpc.mpc8548_PCI_PCI_X_INBOUND_TOTAL_WRITE_DATA_BEATS]"

#define hpc_mpc8548_PCI_PCI_X_INTERNAL_CYCLES_VT_DEF "S[hpc.mpc8548_PCI_PCI_X_INTERNAL_CYCLES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X internal CYCs\"]]"
#define hpc_mpc8548_PCI_PCI_X_INTERNAL_CYCLES_VT_REF "t[hpc.mpc8548_PCI_PCI_X_INTERNAL_CYCLES]"

#define hpc_mpc8548_PCI_PCI_X_NON_BYTE_ENABLE_TRANSACTIONS_VT_DEF "S[hpc.mpc8548_PCI_PCI_X_NON_BYTE_ENABLE_TRANSACTIONS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X non-byte enable transactions\"]]"
#define hpc_mpc8548_PCI_PCI_X_NON_BYTE_ENABLE_TRANSACTIONS_VT_REF "t[hpc.mpc8548_PCI_PCI_X_NON_BYTE_ENABLE_TRANSACTIONS]"

#define hpc_mpc8548_PCI_PCI_X_OUTBOUND_32_BIT_READ_DATA_BEATS_VT_DEF "S[hpc.mpc8548_PCI_PCI_X_OUTBOUND_32_BIT_READ_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X outbound 32-bit RD data beats\"]]"
#define hpc_mpc8548_PCI_PCI_X_OUTBOUND_32_BIT_READ_DATA_BEATS_VT_REF "t[hpc.mpc8548_PCI_PCI_X_OUTBOUND_32_BIT_READ_DATA_BEATS]"

#define hpc_mpc8548_PCI_PCI_X_OUTBOUND_32_BIT_WRITE_DATA_BEATS_VT_DEF "S[hpc.mpc8548_PCI_PCI_X_OUTBOUND_32_BIT_WRITE_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X outbound 32-bit WR data beats\"]]"
#define hpc_mpc8548_PCI_PCI_X_OUTBOUND_32_BIT_WRITE_DATA_BEATS_VT_REF "t[hpc.mpc8548_PCI_PCI_X_OUTBOUND_32_BIT_WRITE_DATA_BEATS]"

#define hpc_mpc8548_PCI_PCI_X_OUTBOUND_64_BIT_READ_DATA_BEATS_VT_DEF "S[hpc.mpc8548_PCI_PCI_X_OUTBOUND_64_BIT_READ_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X outbound 64-bit RD data beats\"]]"
#define hpc_mpc8548_PCI_PCI_X_OUTBOUND_64_BIT_READ_DATA_BEATS_VT_REF "t[hpc.mpc8548_PCI_PCI_X_OUTBOUND_64_BIT_READ_DATA_BEATS]"

#define hpc_mpc8548_PCI_PCI_X_OUTBOUND_64_BIT_WRITE_DATA_BEATS_VT_DEF "S[hpc.mpc8548_PCI_PCI_X_OUTBOUND_64_BIT_WRITE_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X outbound 64-bit WR data beats\"]]"
#define hpc_mpc8548_PCI_PCI_X_OUTBOUND_64_BIT_WRITE_DATA_BEATS_VT_REF "t[hpc.mpc8548_PCI_PCI_X_OUTBOUND_64_BIT_WRITE_DATA_BEATS]"

#define hpc_mpc8548_PCI_PCI_X_OUTBOUND_CONFIG_WRITES_VT_DEF "S[hpc.mpc8548_PCI_PCI_X_OUTBOUND_CONFIG_WRITES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X outbound config WRs\"]]"
#define hpc_mpc8548_PCI_PCI_X_OUTBOUND_CONFIG_WRITES_VT_REF "t[hpc.mpc8548_PCI_PCI_X_OUTBOUND_CONFIG_WRITES]"

#define hpc_mpc8548_PCI_PCI_X_OUTBOUND_I_O_READS_VT_DEF "S[hpc.mpc8548_PCI_PCI_X_OUTBOUND_I_O_READS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X outbound I/O RDs\"]]"
#define hpc_mpc8548_PCI_PCI_X_OUTBOUND_I_O_READS_VT_REF "t[hpc.mpc8548_PCI_PCI_X_OUTBOUND_I_O_READS]"

#define hpc_mpc8548_PCI_PCI_X_OUTBOUND_I_O_WRITES_VT_DEF "S[hpc.mpc8548_PCI_PCI_X_OUTBOUND_I_O_WRITES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X outbound I/O WRs\"]]"
#define hpc_mpc8548_PCI_PCI_X_OUTBOUND_I_O_WRITES_VT_REF "t[hpc.mpc8548_PCI_PCI_X_OUTBOUND_I_O_WRITES]"

#define hpc_mpc8548_PCI_PCI_X_OUTBOUND_MEMORY_READS_VT_DEF "S[hpc.mpc8548_PCI_PCI_X_OUTBOUND_MEMORY_READS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X outbound MEM RDs\"]]"
#define hpc_mpc8548_PCI_PCI_X_OUTBOUND_MEMORY_READS_VT_REF "t[hpc.mpc8548_PCI_PCI_X_OUTBOUND_MEMORY_READS]"

#define hpc_mpc8548_PCI_PCI_X_OUTBOUND_TOTAL_READ_DATA_BEATS_VT_DEF "S[hpc.mpc8548_PCI_PCI_X_OUTBOUND_TOTAL_READ_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X outbound total RD data beats\"]]"
#define hpc_mpc8548_PCI_PCI_X_OUTBOUND_TOTAL_READ_DATA_BEATS_VT_REF "t[hpc.mpc8548_PCI_PCI_X_OUTBOUND_TOTAL_READ_DATA_BEATS]"

#define hpc_mpc8548_PCI_PCI_X_OUTBOUND_TOTAL_WRITE_DATA_BEATS_VT_DEF "S[hpc.mpc8548_PCI_PCI_X_OUTBOUND_TOTAL_WRITE_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X outbound total WR data beats\"]]"
#define hpc_mpc8548_PCI_PCI_X_OUTBOUND_TOTAL_WRITE_DATA_BEATS_VT_REF "t[hpc.mpc8548_PCI_PCI_X_OUTBOUND_TOTAL_WRITE_DATA_BEATS]"

#define hpc_mpc8548_PCI_PCI_X_READ_UNLOCK_VT_DEF "S[hpc.mpc8548_PCI_PCI_X_READ_UNLOCK,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X read unlock\"]]"
#define hpc_mpc8548_PCI_PCI_X_READ_UNLOCK_VT_REF "t[hpc.mpc8548_PCI_PCI_X_READ_UNLOCK]"

#define hpc_mpc8548_PCI_PCI_X_SNOOPABLE_VT_DEF "S[hpc.mpc8548_PCI_PCI_X_SNOOPABLE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X snoopable\"]]"
#define hpc_mpc8548_PCI_PCI_X_SNOOPABLE_VT_REF "t[hpc.mpc8548_PCI_PCI_X_SNOOPABLE]"

#define hpc_mpc8548_PCI_PCI_X_TOTAL_TRANSACTIONS_VT_DEF "S[hpc.mpc8548_PCI_PCI_X_TOTAL_TRANSACTIONS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X total transactions\"]]"
#define hpc_mpc8548_PCI_PCI_X_TOTAL_TRANSACTIONS_VT_REF "t[hpc.mpc8548_PCI_PCI_X_TOTAL_TRANSACTIONS]"

#define hpc_mpc8548_PCI_PCI_X_WRITE_STASH_VT_DEF "S[hpc.mpc8548_PCI_PCI_X_WRITE_STASH,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X write stash\"]]"
#define hpc_mpc8548_PCI_PCI_X_WRITE_STASH_VT_REF "t[hpc.mpc8548_PCI_PCI_X_WRITE_STASH]"

#define hpc_mpc8548_PCI_PCI_X_WRITE_STASH_WITH_LOCK_VT_DEF "S[hpc.mpc8548_PCI_PCI_X_WRITE_STASH_WITH_LOCK,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI/PCI-X write stash with lock\"]]"
#define hpc_mpc8548_PCI_PCI_X_WRITE_STASH_WITH_LOCK_VT_REF "t[hpc.mpc8548_PCI_PCI_X_WRITE_STASH_WITH_LOCK]"

#define hpc_mpc8548_PCI_WAIT_PCI_X_INITIAL_WAIT_VT_DEF "S[hpc.mpc8548_PCI_WAIT_PCI_X_INITIAL_WAIT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PCI wait/PCI-X initial wait\"]]"
#define hpc_mpc8548_PCI_WAIT_PCI_X_INITIAL_WAIT_VT_REF "t[hpc.mpc8548_PCI_WAIT_PCI_X_INITIAL_WAIT]"

#define hpc_mpc8548_PEX_SYMBOL_DECODE_ERROR_VT_DEF "S[hpc.mpc8548_PEX_SYMBOL_DECODE_ERROR,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PEX Symbol Decode Error\"]]"
#define hpc_mpc8548_PEX_SYMBOL_DECODE_ERROR_VT_REF "t[hpc.mpc8548_PEX_SYMBOL_DECODE_ERROR]"

#define hpc_mpc8548_PEX_SYMBOL_DISPARITY_ERROR_VT_DEF "S[hpc.mpc8548_PEX_SYMBOL_DISPARITY_ERROR,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PEX Symbol Disparity Error\"]]"
#define hpc_mpc8548_PEX_SYMBOL_DISPARITY_ERROR_VT_REF "t[hpc.mpc8548_PEX_SYMBOL_DISPARITY_ERROR]"

#define hpc_mpc8548_PEX_SYMBOL_GAIN_OF_1_WHEN_SKP_DETECTED_VT_DEF "S[hpc.mpc8548_PEX_SYMBOL_GAIN_OF_1_WHEN_SKP_DETECTED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PEX Symbol Gain of 1 when SKP detected\"]]"
#define hpc_mpc8548_PEX_SYMBOL_GAIN_OF_1_WHEN_SKP_DETECTED_VT_REF "t[hpc.mpc8548_PEX_SYMBOL_GAIN_OF_1_WHEN_SKP_DETECTED]"

#define hpc_mpc8548_PEX_SYMBOL_GAIN_OF_2_WHEN_SKP_DETECTED_VT_DEF "S[hpc.mpc8548_PEX_SYMBOL_GAIN_OF_2_WHEN_SKP_DETECTED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PEX Symbol Gain of 2 when SKP detected\"]]"
#define hpc_mpc8548_PEX_SYMBOL_GAIN_OF_2_WHEN_SKP_DETECTED_VT_REF "t[hpc.mpc8548_PEX_SYMBOL_GAIN_OF_2_WHEN_SKP_DETECTED]"

#define hpc_mpc8548_PEX_SYMBOL_GAIN_OF_3_WHEN_SKP_DETECTED_VT_DEF "S[hpc.mpc8548_PEX_SYMBOL_GAIN_OF_3_WHEN_SKP_DETECTED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PEX Symbol Gain of 3 when SKP detected\"]]"
#define hpc_mpc8548_PEX_SYMBOL_GAIN_OF_3_WHEN_SKP_DETECTED_VT_REF "t[hpc.mpc8548_PEX_SYMBOL_GAIN_OF_3_WHEN_SKP_DETECTED]"

#define hpc_mpc8548_PEX_SYMBOL_LOSS_OF_1_WHEN_SKP_DETECTED_VT_DEF "S[hpc.mpc8548_PEX_SYMBOL_LOSS_OF_1_WHEN_SKP_DETECTED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PEX Symbol Loss of 1 when SKP detected\"]]"
#define hpc_mpc8548_PEX_SYMBOL_LOSS_OF_1_WHEN_SKP_DETECTED_VT_REF "t[hpc.mpc8548_PEX_SYMBOL_LOSS_OF_1_WHEN_SKP_DETECTED]"

#define hpc_mpc8548_PEX_SYMBOL_LOSS_OF_2_WHEN_SKP_DETECTED_VT_DEF "S[hpc.mpc8548_PEX_SYMBOL_LOSS_OF_2_WHEN_SKP_DETECTED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PEX Symbol Loss of 2 when SKP detected\"]]"
#define hpc_mpc8548_PEX_SYMBOL_LOSS_OF_2_WHEN_SKP_DETECTED_VT_REF "t[hpc.mpc8548_PEX_SYMBOL_LOSS_OF_2_WHEN_SKP_DETECTED]"

#define hpc_mpc8548_PEX_SYMBOL_LOSS_OF_3_WHEN_SKP_DETECTED_VT_DEF "S[hpc.mpc8548_PEX_SYMBOL_LOSS_OF_3_WHEN_SKP_DETECTED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PEX Symbol Loss of 3 when SKP detected\"]]"
#define hpc_mpc8548_PEX_SYMBOL_LOSS_OF_3_WHEN_SKP_DETECTED_VT_REF "t[hpc.mpc8548_PEX_SYMBOL_LOSS_OF_3_WHEN_SKP_DETECTED]"

#define hpc_mpc8548_PIC_INTERRUPT_SERVICE_CYCLES_VT_DEF "S[hpc.mpc8548_PIC_INTERRUPT_SERVICE_CYCLES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PIC interrupt service cycles\"]]"
#define hpc_mpc8548_PIC_INTERRUPT_SERVICE_CYCLES_VT_REF "t[hpc.mpc8548_PIC_INTERRUPT_SERVICE_CYCLES]"

#define hpc_mpc8548_PIC_INTERRUPT_WAIT_CYCLES_VT_DEF "S[hpc.mpc8548_PIC_INTERRUPT_WAIT_CYCLES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PIC interrupt wait cycles\"]]"
#define hpc_mpc8548_PIC_INTERRUPT_WAIT_CYCLES_VT_REF "t[hpc.mpc8548_PIC_INTERRUPT_WAIT_CYCLES]"

#define hpc_mpc8548_PIC_TOTAL_INTERRUPT_COUNT_VT_DEF "S[hpc.mpc8548_PIC_TOTAL_INTERRUPT_COUNT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PIC total interrupt count\"]]"
#define hpc_mpc8548_PIC_TOTAL_INTERRUPT_COUNT_VT_REF "t[hpc.mpc8548_PIC_TOTAL_INTERRUPT_COUNT]"

#define hpc_mpc8548_PIPELINED_READ_HITS_IN_THE_ROW_OPEN_TABLE_VT_DEF "S[hpc.mpc8548_PIPELINED_READ_HITS_IN_THE_ROW_OPEN_TABLE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Pipelined read hits in the row open table\"]]"
#define hpc_mpc8548_PIPELINED_READ_HITS_IN_THE_ROW_OPEN_TABLE_VT_REF "t[hpc.mpc8548_PIPELINED_READ_HITS_IN_THE_ROW_OPEN_TABLE]"

#define hpc_mpc8548_PIPELINED_READ_MISSES_IN_THE_ROW_OPEN_TABLE_VT_DEF "S[hpc.mpc8548_PIPELINED_READ_MISSES_IN_THE_ROW_OPEN_TABLE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Pipelined read misses in the row open table\"]]"
#define hpc_mpc8548_PIPELINED_READ_MISSES_IN_THE_ROW_OPEN_TABLE_VT_REF "t[hpc.mpc8548_PIPELINED_READ_MISSES_IN_THE_ROW_OPEN_TABLE]"

#define hpc_mpc8548_PIPELINED_READ_OR_WRITE_HITS_IN_THE_ROW_OPEN_TABLE_VT_DEF "S[hpc.mpc8548_PIPELINED_READ_OR_WRITE_HITS_IN_THE_ROW_OPEN_TABLE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Pipelined read or write hits in the row open table\"]]"
#define hpc_mpc8548_PIPELINED_READ_OR_WRITE_HITS_IN_THE_ROW_OPEN_TABLE_VT_REF "t[hpc.mpc8548_PIPELINED_READ_OR_WRITE_HITS_IN_THE_ROW_OPEN_TABLE]"

#define hpc_mpc8548_PIPELINED_READ_OR_WRITE_MISSES_IN_THE_ROW_OPEN_TABLE_VT_DEF "S[hpc.mpc8548_PIPELINED_READ_OR_WRITE_MISSES_IN_THE_ROW_OPEN_TABLE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Pipelined read or write misses in the row open table\"]]"
#define hpc_mpc8548_PIPELINED_READ_OR_WRITE_MISSES_IN_THE_ROW_OPEN_TABLE_VT_REF "t[hpc.mpc8548_PIPELINED_READ_OR_WRITE_MISSES_IN_THE_ROW_OPEN_TABLE]"

#define hpc_mpc8548_RAP_IO_MU_INBOUND_BUFFER_IS_FULL_VT_DEF "S[hpc.mpc8548_RAP_IO_MU_INBOUND_BUFFER_IS_FULL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound Buff full\"]]"
#define hpc_mpc8548_RAP_IO_MU_INBOUND_BUFFER_IS_FULL_VT_REF "t[hpc.mpc8548_RAP_IO_MU_INBOUND_BUFFER_IS_FULL]"

#define hpc_mpc8548_READS_OR_WRITES_FROM_CORE_VT_DEF "S[hpc.mpc8548_READS_OR_WRITES_FROM_CORE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RDs or WRs from core\"]]"
#define hpc_mpc8548_READS_OR_WRITES_FROM_CORE_VT_REF "t[hpc.mpc8548_READS_OR_WRITES_FROM_CORE]"

#define hpc_mpc8548_READS_OR_WRITES_FROM_DMA_VT_DEF "S[hpc.mpc8548_READS_OR_WRITES_FROM_DMA,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RDs or WRs from DMA\"]]"
#define hpc_mpc8548_READS_OR_WRITES_FROM_DMA_VT_REF "t[hpc.mpc8548_READS_OR_WRITES_FROM_DMA]"

#define hpc_mpc8548_READS_OR_WRITES_FROM_ETSEC_1_4_VT_DEF "S[hpc.mpc8548_READS_OR_WRITES_FROM_ETSEC_1_4,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RDs or WRs from eTSEC 1-4\"]]"
#define hpc_mpc8548_READS_OR_WRITES_FROM_ETSEC_1_4_VT_REF "t[hpc.mpc8548_READS_OR_WRITES_FROM_ETSEC_1_4]"

#define hpc_mpc8548_READS_OR_WRITES_FROM_HIGH_SPEED_INTERFACES_VT_DEF "S[hpc.mpc8548_READS_OR_WRITES_FROM_HIGH_SPEED_INTERFACES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RDs or WRs from high speed interfaces\"]]"
#define hpc_mpc8548_READS_OR_WRITES_FROM_HIGH_SPEED_INTERFACES_VT_REF "t[hpc.mpc8548_READS_OR_WRITES_FROM_HIGH_SPEED_INTERFACES]"

#define hpc_mpc8548_READS_OR_WRITES_FROM_PCI_VT_DEF "S[hpc.mpc8548_READS_OR_WRITES_FROM_PCI,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RDs or WRs from PCI\"]]"
#define hpc_mpc8548_READS_OR_WRITES_FROM_PCI_VT_REF "t[hpc.mpc8548_READS_OR_WRITES_FROM_PCI]"

#define hpc_mpc8548_READS_OR_WRITES_FROM_SECURITY_VT_DEF "S[hpc.mpc8548_READS_OR_WRITES_FROM_SECURITY,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RDs or WRs from Security\"]]"
#define hpc_mpc8548_READS_OR_WRITES_FROM_SECURITY_VT_REF "t[hpc.mpc8548_READS_OR_WRITES_FROM_SECURITY]"

#define hpc_mpc8548_READ_MODIFY_WRITE_TRANSACTIONS_DUE_TO_ECC_VT_DEF "S[hpc.mpc8548_READ_MODIFY_WRITE_TRANSACTIONS_DUE_TO_ECC,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Read-modify-write transactions due to ECC\"]]"
#define hpc_mpc8548_READ_MODIFY_WRITE_TRANSACTIONS_DUE_TO_ECC_VT_REF "t[hpc.mpc8548_READ_MODIFY_WRITE_TRANSACTIONS_DUE_TO_ECC]"

#define hpc_mpc8548_REQUESTS_GRANTED_TO_ECM_PORT_VT_DEF "S[hpc.mpc8548_REQUESTS_GRANTED_TO_ECM_PORT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Requests granted to ECM port\"]]"
#define hpc_mpc8548_REQUESTS_GRANTED_TO_ECM_PORT_VT_REF "t[hpc.mpc8548_REQUESTS_GRANTED_TO_ECM_PORT]"

#define hpc_mpc8548_ROW_OPEN_TABLE_HITS_VT_DEF "S[hpc.mpc8548_ROW_OPEN_TABLE_HITS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Row open table hits\"]]"
#define hpc_mpc8548_ROW_OPEN_TABLE_HITS_VT_REF "t[hpc.mpc8548_ROW_OPEN_TABLE_HITS]"

#define hpc_mpc8548_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_CORE_VT_DEF "S[hpc.mpc8548_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_CORE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Row open table hits for RDs or WRs from core\"]]"
#define hpc_mpc8548_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_CORE_VT_REF "t[hpc.mpc8548_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_CORE]"

#define hpc_mpc8548_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_DMA_VT_DEF "S[hpc.mpc8548_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_DMA,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Row open table hits for RDs or WRs from DMA\"]]"
#define hpc_mpc8548_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_DMA_VT_REF "t[hpc.mpc8548_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_DMA]"

#define hpc_mpc8548_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_ETSEC_1_4_VT_DEF "S[hpc.mpc8548_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_ETSEC_1_4,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Row open table hits for RDs or WRs from eTSEC 1-4\"]]"
#define hpc_mpc8548_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_ETSEC_1_4_VT_REF "t[hpc.mpc8548_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_ETSEC_1_4]"

#define hpc_mpc8548_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_HIGH_SPEED_INTERFACES_VT_DEF "S[hpc.mpc8548_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_HIGH_SPEED_INTERFACES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Row open table hits for RDs or WRs from high speed interfaces\"]]"
#define hpc_mpc8548_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_HIGH_SPEED_INTERFACES_VT_REF "t[hpc.mpc8548_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_HIGH_SPEED_INTERFACES]"

#define hpc_mpc8548_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_PCI_VT_DEF "S[hpc.mpc8548_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_PCI,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Row open table hits for RDs or WRs from PCI\"]]"
#define hpc_mpc8548_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_PCI_VT_REF "t[hpc.mpc8548_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_PCI]"

#define hpc_mpc8548_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_SECURITY_VT_DEF "S[hpc.mpc8548_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_SECURITY,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Row open table hits for RDs or WRs from Security\"]]"
#define hpc_mpc8548_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_SECURITY_VT_REF "t[hpc.mpc8548_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_SECURITY]"

#define hpc_mpc8548_ROW_OPEN_TABLE_MISSES_VT_DEF "S[hpc.mpc8548_ROW_OPEN_TABLE_MISSES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Row open table misses\"]]"
#define hpc_mpc8548_ROW_OPEN_TABLE_MISSES_VT_REF "t[hpc.mpc8548_ROW_OPEN_TABLE_MISSES]"

#define hpc_mpc8548_SDRAM_BANK_MISSES_VT_DEF "S[hpc.mpc8548_SDRAM_BANK_MISSES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SDRAM bank misses\"]]"
#define hpc_mpc8548_SDRAM_BANK_MISSES_VT_REF "t[hpc.mpc8548_SDRAM_BANK_MISSES]"

#define hpc_mpc8548_SDRAM_PAGE_MISSES_VT_DEF "S[hpc.mpc8548_SDRAM_PAGE_MISSES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SDRAM page misses\"]]"
#define hpc_mpc8548_SDRAM_PAGE_MISSES_VT_REF "t[hpc.mpc8548_SDRAM_PAGE_MISSES]"

#define hpc_mpc8548_SER_RAP_IO_INBOUND_BUFFER_IS_FULL_VT_DEF "S[hpc.mpc8548_SER_RAP_IO_INBOUND_BUFFER_IS_FULL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound Buf full\"]]"
#define hpc_mpc8548_SER_RAP_IO_INBOUND_BUFFER_IS_FULL_VT_REF "t[hpc.mpc8548_SER_RAP_IO_INBOUND_BUFFER_IS_FULL]"

#define hpc_mpc8548_SYSTEM_CYCLES_VT_DEF "S[hpc.mpc8548_SYSTEM_CYCLES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"System cycles\"]]"
#define hpc_mpc8548_SYSTEM_CYCLES_VT_REF "t[hpc.mpc8548_SYSTEM_CYCLES]"

#define hpc_mpc8548_TRACE_BUFFER_HITS_VT_DEF "S[hpc.mpc8548_TRACE_BUFFER_HITS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Trace buffer hits\"]]"
#define hpc_mpc8548_TRACE_BUFFER_HITS_VT_REF "t[hpc.mpc8548_TRACE_BUFFER_HITS]"

#define hpc_mpc8548_UART0_BAUD_RATE_VT_DEF "S[hpc.mpc8548_UART0_BAUD_RATE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"UART0 baud rate\"]]"
#define hpc_mpc8548_UART0_BAUD_RATE_VT_REF "t[hpc.mpc8548_UART0_BAUD_RATE]"

#define hpc_mpc8548_UART1_BAUD_RATE_VT_DEF "S[hpc.mpc8548_UART1_BAUD_RATE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"UART1 baud rate\"]]"
#define hpc_mpc8548_UART1_BAUD_RATE_VT_REF "t[hpc.mpc8548_UART1_BAUD_RATE]"

#define hpc_mpc8548_WATCHPOINT_MONITOR_HITS_VT_DEF "S[hpc.mpc8548_WATCHPOINT_MONITOR_HITS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Watchpoint monitor hits\"]]"
#define hpc_mpc8548_WATCHPOINT_MONITOR_HITS_VT_REF "t[hpc.mpc8548_WATCHPOINT_MONITOR_HITS]"

#define HPC_MPC8548_TYPE_ALL_VT_DEFS \
	hpc_mpc8548_ATOMIC_RESERVATION_TIME_OUTS_FOR_ECM_PORT_VT_DEF \
	hpc_mpc8548_BANK_1_HITS_CHIP_SELECT_VT_DEF \
	hpc_mpc8548_BANK_2_HITS_CHIP_SELECT_VT_DEF \
	hpc_mpc8548_BANK_3_HITS_CHIP_SELECT_VT_DEF \
	hpc_mpc8548_BANK_4_HITS_CHIP_SELECT_VT_DEF \
	hpc_mpc8548_BANK_5_HITS_CHIP_SELECT_VT_DEF \
	hpc_mpc8548_BANK_6_HITS_CHIP_SELECT_VT_DEF \
	hpc_mpc8548_BANK_7_HITS_CHIP_SELECT_VT_DEF \
	hpc_mpc8548_BANK_8_HITS_CHIP_SELECT_VT_DEF \
	hpc_mpc8548_CORE_DATA_ACCESSES_TO_L2_THAT_HIT_VT_DEF \
	hpc_mpc8548_CORE_DATA_ACCESSES_TO_L2_THAT_MISS_VT_DEF \
	hpc_mpc8548_CORE_INSTRUCTION_ACCESSES_TO_L2_THAT_HIT_VT_DEF \
	hpc_mpc8548_CORE_INSTRUCTION_ACCESSES_TO_L2_THAT_MISS_VT_DEF \
	hpc_mpc8548_CYCLES_ATOMIC_RESERVATION_FOR_ECM_PORT_IS_ENABLED_VT_DEF \
	hpc_mpc8548_CYCLES_A_READ_IS_TAKING_IN_GPCM_VT_DEF \
	hpc_mpc8548_CYCLES_A_READ_IS_TAKING_IN_SDRAM_VT_DEF \
	hpc_mpc8548_CYCLES_A_READ_IS_TAKING_IN_UPM_VT_DEF \
	hpc_mpc8548_CYCLES_A_WRITE_IS_TAKING_IN_GPCM_VT_DEF \
	hpc_mpc8548_CYCLES_A_WRITE_IS_TAKING_IN_SDRAM_VT_DEF \
	hpc_mpc8548_CYCLES_A_WRITE_IS_TAKING_IN_UPM_VT_DEF \
	hpc_mpc8548_DMA_CHANNEL_0_DESCRIPTOR_REQUEST_VT_DEF \
	hpc_mpc8548_DMA_CHANNEL_0_READ_DW_OR_LESS_VT_DEF \
	hpc_mpc8548_DMA_CHANNEL_0_READ_DW_OR_LESS_EVENT2_VT_DEF \
	hpc_mpc8548_DMA_CHANNEL_0_READ_REQUEST_VT_DEF \
	hpc_mpc8548_DMA_CHANNEL_0_WRITE_DW_OR_LESS_VT_DEF \
	hpc_mpc8548_DMA_CHANNEL_0_WRITE_REQUEST_VT_DEF \
	hpc_mpc8548_DMA_CHANNEL_1_DESCRIPTOR_REQUEST_VT_DEF \
	hpc_mpc8548_DMA_CHANNEL_1_READ_DW_OR_LESS_VT_DEF \
	hpc_mpc8548_DMA_CHANNEL_1_READ_DW_OR_LESS_EVENT2_VT_DEF \
	hpc_mpc8548_DMA_CHANNEL_1_READ_REQUEST_VT_DEF \
	hpc_mpc8548_DMA_CHANNEL_1_WRITE_DW_OR_LESS_VT_DEF \
	hpc_mpc8548_DMA_CHANNEL_1_WRITE_REQUEST_VT_DEF \
	hpc_mpc8548_DMA_CHANNEL_2_DESCRIPTOR_REQUEST_VT_DEF \
	hpc_mpc8548_DMA_CHANNEL_2_READ_DW_OR_LESS_VT_DEF \
	hpc_mpc8548_DMA_CHANNEL_2_READ_DW_OR_LESS_EVENT2_VT_DEF \
	hpc_mpc8548_DMA_CHANNEL_2_READ_REQUEST_VT_DEF \
	hpc_mpc8548_DMA_CHANNEL_2_WRITE_DW_OR_LESS_VT_DEF \
	hpc_mpc8548_DMA_CHANNEL_2_WRITE_REQUEST_VT_DEF \
	hpc_mpc8548_DMA_CHANNEL_3_DESCRIPTOR_REQUEST_VT_DEF \
	hpc_mpc8548_DMA_CHANNEL_3_READ_DW_OR_LESS_VT_DEF \
	hpc_mpc8548_DMA_CHANNEL_3_READ_DW_OR_LESS_EVENT2_VT_DEF \
	hpc_mpc8548_DMA_CHANNEL_3_READ_REQUEST_VT_DEF \
	hpc_mpc8548_DMA_CHANNEL_3_WRITE_DW_OR_LESS_VT_DEF \
	hpc_mpc8548_DMA_CHANNEL_3_WRITE_REQUEST_VT_DEF \
	hpc_mpc8548_DRAM_READ_VT_DEF \
	hpc_mpc8548_DRAM_WRITE_VT_DEF \
	hpc_mpc8548_ECM_CANCEL_VT_DEF \
	hpc_mpc8548_ECM_DATA_BUS_GRANT_DDR_VT_DEF \
	hpc_mpc8548_ECM_DATA_BUS_GRANT_ETSEC1_2_VT_DEF \
	hpc_mpc8548_ECM_DATA_BUS_GRANT_ETSEC3_4_VT_DEF \
	hpc_mpc8548_ECM_DATA_BUS_GRANT_LBC_VT_DEF \
	hpc_mpc8548_ECM_DATA_BUS_GRANT_PCI_PCI_X_PEX_DMA_SRIO_VT_DEF \
	hpc_mpc8548_ECM_DATA_BUS_GRANT_SAP_I2C_SECURITY_VT_DEF \
	hpc_mpc8548_ECM_DISPATCH_VT_DEF \
	hpc_mpc8548_ECM_DISPATCH_FROM_CORE_VT_DEF \
	hpc_mpc8548_ECM_DISPATCH_FROM_DMA_VT_DEF \
	hpc_mpc8548_ECM_DISPATCH_FROM_ETSEC1_VT_DEF \
	hpc_mpc8548_ECM_DISPATCH_FROM_ETSEC2_VT_DEF \
	hpc_mpc8548_ECM_DISPATCH_FROM_ETSEC3_VT_DEF \
	hpc_mpc8548_ECM_DISPATCH_FROM_ETSEC4_VT_DEF \
	hpc_mpc8548_ECM_DISPATCH_FROM_OTHER_VT_DEF \
	hpc_mpc8548_ECM_DISPATCH_FROM_PCI1_PEX1_VT_DEF \
	hpc_mpc8548_ECM_DISPATCH_FROM_PCI2_PEX2_VT_DEF \
	hpc_mpc8548_ECM_DISPATCH_FROM_PCI3_PEX3_VT_DEF \
	hpc_mpc8548_ECM_DISPATCH_FROM_RIO_MESSAGE_UNIT_DOOR_BELL_OR_PORT_WRITE_VT_DEF \
	hpc_mpc8548_ECM_DISPATCH_FROM_SECURITY_VT_DEF \
	hpc_mpc8548_ECM_DISPATCH_FROM_SRIO_VT_DEF \
	hpc_mpc8548_ECM_DISPATCH_READ_VT_DEF \
	hpc_mpc8548_ECM_DISPATCH_READ_ATOMIC_CLR_SET_DEC_INC_VT_DEF \
	hpc_mpc8548_ECM_DISPATCH_TO_CCSR_VT_DEF \
	hpc_mpc8548_ECM_DISPATCH_TO_DDR_VT_DEF \
	hpc_mpc8548_ECM_DISPATCH_TO_L2_VT_DEF \
	hpc_mpc8548_ECM_DISPATCH_TO_LBC_VT_DEF \
	hpc_mpc8548_ECM_DISPATCH_TO_PCI1_PEX1_VT_DEF \
	hpc_mpc8548_ECM_DISPATCH_TO_PCI2_PEX2_VT_DEF \
	hpc_mpc8548_ECM_DISPATCH_TO_PCI3_PEX3_VT_DEF \
	hpc_mpc8548_ECM_DISPATCH_TO_SRAM_VT_DEF \
	hpc_mpc8548_ECM_DISPATCH_TO_SRIO_VT_DEF \
	hpc_mpc8548_ECM_DISPATCH_WRITE_VT_DEF \
	hpc_mpc8548_ECM_DISPATCH_WRITE_ALLOCATE_VT_DEF \
	hpc_mpc8548_ECM_E500_DIRECT_READ_BUS_BEAT_VT_DEF \
	hpc_mpc8548_ECM_E500_DIRECT_READ_BUS_BEAT_FORWARDED_VT_DEF \
	hpc_mpc8548_ECM_GLOBAL_DATA_BUS_BEAT_VT_DEF \
	hpc_mpc8548_ECM_REQUEST_WAIT_CORE_VT_DEF \
	hpc_mpc8548_ECM_REQUEST_WAIT_ETSEC1_2_VT_DEF \
	hpc_mpc8548_ECM_REQUEST_WAIT_ETSEC3_4_VT_DEF \
	hpc_mpc8548_ECM_REQUEST_WAIT_PCI_PCI_X_PEX_DMA_SRIO_VT_DEF \
	hpc_mpc8548_ECM_REQUEST_WAIT_SAP_I2C_SECURITY_VT_DEF \
	hpc_mpc8548_ETSEC1_DMA_READ_DATA_BEATS_VT_DEF \
	hpc_mpc8548_ETSEC1_DMA_READ_REQUEST_VT_DEF \
	hpc_mpc8548_ETSEC1_DMA_WRITE_DATA_BEATS_VT_DEF \
	hpc_mpc8548_ETSEC1_DMA_WRITE_REQUEST_VT_DEF \
	hpc_mpc8548_ETSEC1_IP_OR_TCP_UDP_RX_CHECKSUM_ERROR_VT_DEF \
	hpc_mpc8548_ETSEC1_NUMBER_OF_CYCLES_RX_FIFO_EQ_FULL_VT_DEF \
	hpc_mpc8548_ETSEC1_NUMBER_OF_CYCLES_RX_FIFO_GT_1_2_FULL_VT_DEF \
	hpc_mpc8548_ETSEC1_NUMBER_OF_CYCLES_RX_FIFO_GT_1_4_FULL_VT_DEF \
	hpc_mpc8548_ETSEC1_NUMBER_OF_CYCLES_RX_FIFO_GT_3_4_FULL_VT_DEF \
	hpc_mpc8548_ETSEC1_NUMBER_OF_DROPPED_FRAMES_VT_DEF \
	hpc_mpc8548_ETSEC1_NUMBER_OF_REJECTED_FRAMES_BY_FILER_VT_DEF \
	hpc_mpc8548_ETSEC1_NUMBER_OF_REJECTED_FRAMES_DUE_TO_FILER_ERROR_VT_DEF \
	hpc_mpc8548_ETSEC1_READ_DATA_LIFETIME_DURATION_THRESHOLD_VT_DEF \
	hpc_mpc8548_ETSEC1_RXBD_READ_LIFETIME_DURATION_THRESHOLD_VT_DEF \
	hpc_mpc8548_ETSEC1_RXBD_WRITE_LIFETIME_DURATION_THRESHOLD_VT_DEF \
	hpc_mpc8548_ETSEC1_RX_IP_PACKETS_CHECKED_FOR_CHECKSUM_VT_DEF \
	hpc_mpc8548_ETSEC1_TCP_UDP_PACKETS_CHECKED_FOR_CS_VT_DEF \
	hpc_mpc8548_ETSEC1_TXBD_READ_LIFETIME_DURATION_THRESHOLD_VT_DEF \
	hpc_mpc8548_ETSEC1_TXBD_WRITE_LIFETIME_DURATION_THRESHOLD_VT_DEF \
	hpc_mpc8548_ETSEC1_TX_IP_PACKET_WITH_CHECKSUM_VT_DEF \
	hpc_mpc8548_ETSEC1_TX_TCP_UDP_PACKET_WITH_CHECKSUM_VT_DEF \
	hpc_mpc8548_ETSEC2_DMA_READ_DATA_BEATS_VT_DEF \
	hpc_mpc8548_ETSEC2_DMA_READ_REQUEST_VT_DEF \
	hpc_mpc8548_ETSEC2_DMA_WRITE_DATA_BEATS_VT_DEF \
	hpc_mpc8548_ETSEC2_DMA_WRITE_REQUEST_VT_DEF \
	hpc_mpc8548_ETSEC2_IP_OR_TCP_UDP_RX_CHECKSUM_ERROR_VT_DEF \
	hpc_mpc8548_ETSEC2_NUMBER_OF_CYCLES_RX_FIFO_EQ_FULL_VT_DEF \
	hpc_mpc8548_ETSEC2_NUMBER_OF_CYCLES_RX_FIFO_GT_1_2_FULL_VT_DEF \
	hpc_mpc8548_ETSEC2_NUMBER_OF_CYCLES_RX_FIFO_GT_1_4_FULL_VT_DEF \
	hpc_mpc8548_ETSEC2_NUMBER_OF_CYCLES_RX_FIFO_GT_3_4_FULL_VT_DEF \
	hpc_mpc8548_ETSEC2_NUMBER_OF_DROPPED_FRAMES_VT_DEF \
	hpc_mpc8548_ETSEC2_NUMBER_OF_REJECTED_FRAMES_BY_FILER_VT_DEF \
	hpc_mpc8548_ETSEC2_NUMBER_OF_REJECTED_FRAMES_DUE_TO_FILER_ERROR_VT_DEF \
	hpc_mpc8548_ETSEC2_READ_DATA_LIFETIME_DURATION_THRESHOLD_VT_DEF \
	hpc_mpc8548_ETSEC2_RXBD_READ_LIFETIME_DURATION_THRESHOLD_VT_DEF \
	hpc_mpc8548_ETSEC2_RXBD_WRITE_LIFETIME_DURATION_THRESHOLD_VT_DEF \
	hpc_mpc8548_ETSEC2_RX_IP_PACKETS_CHECKED_FOR_CHECKSUM_VT_DEF \
	hpc_mpc8548_ETSEC2_TCP_UDP_PACKETS_CHECKED_FOR_CS_VT_DEF \
	hpc_mpc8548_ETSEC2_TXBD_READ_LIFETIME_DURATION_THRESHOLD_VT_DEF \
	hpc_mpc8548_ETSEC2_TXBD_WRITE_LIFETIME_DURATION_THRESHOLD_VT_DEF \
	hpc_mpc8548_ETSEC2_TX_IP_PACKET_WITH_CHECKSUM_VT_DEF \
	hpc_mpc8548_ETSEC2_TX_TCP_UDP_PACKET_WITH_CHECKSUM_VT_DEF \
	hpc_mpc8548_ETSEC3_DMA_READ_DATA_BEATS_VT_DEF \
	hpc_mpc8548_ETSEC3_DMA_READ_REQUEST_VT_DEF \
	hpc_mpc8548_ETSEC3_DMA_WRITE_DATA_BEATS_VT_DEF \
	hpc_mpc8548_ETSEC3_DMA_WRITE_REQUEST_VT_DEF \
	hpc_mpc8548_ETSEC3_IP_OR_TCP_UDP_RX_CHECKSUM_ERROR_VT_DEF \
	hpc_mpc8548_ETSEC3_NUMBER_OF_CYCLES_RX_FIFO_EQ_FULL_VT_DEF \
	hpc_mpc8548_ETSEC3_NUMBER_OF_CYCLES_RX_FIFO_GT_1_2_FULL_VT_DEF \
	hpc_mpc8548_ETSEC3_NUMBER_OF_CYCLES_RX_FIFO_GT_1_4_FULL_VT_DEF \
	hpc_mpc8548_ETSEC3_NUMBER_OF_CYCLES_RX_FIFO_GT_3_4_FULL_VT_DEF \
	hpc_mpc8548_ETSEC3_NUMBER_OF_DROPPED_FRAMES_VT_DEF \
	hpc_mpc8548_ETSEC3_NUMBER_OF_REJECTED_FRAMES_BY_FILER_VT_DEF \
	hpc_mpc8548_ETSEC3_NUMBER_OF_REJECTED_FRAMES_DUE_TO_FILER_ERROR_VT_DEF \
	hpc_mpc8548_ETSEC3_READ_DATA_LIFETIME_DURATION_THRESHOLD_VT_DEF \
	hpc_mpc8548_ETSEC3_RXBD_READ_LIFETIME_DURATION_THRESHOLD_VT_DEF \
	hpc_mpc8548_ETSEC3_RXBD_WRITE_LIFETIME_DURATION_THRESHOLD_VT_DEF \
	hpc_mpc8548_ETSEC3_RX_IP_PACKETS_CHECKED_FOR_CHECKSUM_VT_DEF \
	hpc_mpc8548_ETSEC3_TCP_UDP_PACKETS_CHECKED_FOR_CS_VT_DEF \
	hpc_mpc8548_ETSEC3_TXBD_READ_LIFETIME_DURATION_THRESHOLD_VT_DEF \
	hpc_mpc8548_ETSEC3_TXBD_WRITE_LIFETIME_DURATION_THRESHOLD_VT_DEF \
	hpc_mpc8548_ETSEC3_TX_IP_PACKET_WITH_CHECKSUM_VT_DEF \
	hpc_mpc8548_ETSEC3_TX_TCP_UDP_PACKET_WITH_CHECKSUM_VT_DEF \
	hpc_mpc8548_ETSEC4_DMA_READ_DATA_BEATS_VT_DEF \
	hpc_mpc8548_ETSEC4_DMA_READ_REQUEST_VT_DEF \
	hpc_mpc8548_ETSEC4_DMA_WRITE_DATA_BEATS_VT_DEF \
	hpc_mpc8548_ETSEC4_DMA_WRITE_REQUEST_VT_DEF \
	hpc_mpc8548_ETSEC4_IP_OR_TCP_UDP_RX_CHECKSUM_ERROR_VT_DEF \
	hpc_mpc8548_ETSEC4_NUMBER_OF_CYCLES_RX_FIFO_EQ_FULL_VT_DEF \
	hpc_mpc8548_ETSEC4_NUMBER_OF_CYCLES_RX_FIFO_GT_1_2_FULL_VT_DEF \
	hpc_mpc8548_ETSEC4_NUMBER_OF_CYCLES_RX_FIFO_GT_1_4_FULL_VT_DEF \
	hpc_mpc8548_ETSEC4_NUMBER_OF_CYCLES_RX_FIFO_GT_3_4_FULL_VT_DEF \
	hpc_mpc8548_ETSEC4_NUMBER_OF_DROPPED_FRAMES_VT_DEF \
	hpc_mpc8548_ETSEC4_NUMBER_OF_REJECTED_FRAMES_BY_FILER_VT_DEF \
	hpc_mpc8548_ETSEC4_NUMBER_OF_REJECTED_FRAMES_DUE_TO_FILER_ERROR_VT_DEF \
	hpc_mpc8548_ETSEC4_READ_DATA_LIFETIME_DURATION_THRESHOLD_VT_DEF \
	hpc_mpc8548_ETSEC4_RXBD_READ_LIFETIME_DURATION_THRESHOLD_VT_DEF \
	hpc_mpc8548_ETSEC4_RXBD_WRITE_LIFETIME_DURATION_THRESHOLD_VT_DEF \
	hpc_mpc8548_ETSEC4_RX_IP_PACKETS_CHECKED_FOR_CHECKSUM_VT_DEF \
	hpc_mpc8548_ETSEC4_TCP_UDP_PACKETS_CHECKED_FOR_CS_VT_DEF \
	hpc_mpc8548_ETSEC4_TXBD_READ_LIFETIME_DURATION_THRESHOLD_VT_DEF \
	hpc_mpc8548_ETSEC4_TXBD_WRITE_LIFETIME_DURATION_THRESHOLD_VT_DEF \
	hpc_mpc8548_ETSEC4_TX_IP_PACKET_WITH_CHECKSUM_VT_DEF \
	hpc_mpc8548_ETSEC4_TX_TCP_UDP_PACKET_WITH_CHECKSUM_VT_DEF \
	hpc_mpc8548_EXTERNAL_EVENT_VT_DEF \
	hpc_mpc8548_FORCED_PAGE_CLOSINGS_DUE_TO_COLLISION_WITH_BANK_AND_SUB_BANK_VT_DEF \
	hpc_mpc8548_FORCED_PAGE_CLOSINGS_NOT_CAUSED_BY_A_REFRESH_VT_DEF \
	hpc_mpc8548_FORCE_PAGE_CLOSINGS_VT_DEF \
	hpc_mpc8548_INBOUND_BUFFER_IS_FULL_FOR_PRIORITY_0_VT_DEF \
	hpc_mpc8548_INBOUND_BUFFER_IS_FULL_TO_PRIORITY_0_VT_DEF \
	hpc_mpc8548_INBOUND_G2PI_DATA_VT_DEF \
	hpc_mpc8548_INBOUND_G2PI_READ_VT_DEF \
	hpc_mpc8548_INBOUND_G2PI_WRITE_VT_DEF \
	hpc_mpc8548_INBOUND_NON_IDLES_RECEIVED_VT_DEF \
	hpc_mpc8548_INBOUND_PACKET_ACCEPTED_VT_DEF \
	hpc_mpc8548_INBOUND_PACKET_RECEIVED_VT_DEF \
	hpc_mpc8548_INBOUND_PACKET_RETRY_OCCURRED_VT_DEF \
	hpc_mpc8548_INBOUND_PRIORITY_0_PACKET_ACCEPTED_VT_DEF \
	hpc_mpc8548_INBOUND_PRIORITY_0_PACKET_RECEIVED_VT_DEF \
	hpc_mpc8548_INBOUND_STATIC_QUEUE_0_START_DURATION_THRESHOLD_VT_DEF \
	hpc_mpc8548_L2_ALLOCATES_FROM_ANY_SOURCE_VT_DEF \
	hpc_mpc8548_L2_CLEARING_OF_LOCKS_VT_DEF \
	hpc_mpc8548_L2_FAILED_LOCK_ATTEMPTS_DUE_TO_FULL_SET_VT_DEF \
	hpc_mpc8548_L2_INVALIDATIONS_OF_LINES_VT_DEF \
	hpc_mpc8548_L2_RETRIES_DUE_TO_ADDRESS_COLLISION_VT_DEF \
	hpc_mpc8548_L2_RETRIES_DUE_TO_FULL_WRITE_QUEUE_VT_DEF \
	hpc_mpc8548_L2_VICTIMIZATIONS_OF_VALID_LINES_VT_DEF \
	hpc_mpc8548_MAG2CU_MAGENTA_DATA_BEATS_VT_DEF \
	hpc_mpc8548_MAG2CU_MAGENTA_READ_DATA_BEATS_VT_DEF \
	hpc_mpc8548_MAG2CU_MAGENTA_READ_REQUESTS_VT_DEF \
	hpc_mpc8548_MAG2CU_MAGENTA_REQUESTS_VT_DEF \
	hpc_mpc8548_MAG2CU_MAGENTA_REQUEST_LESS_THAN_32_BYTES_VT_DEF \
	hpc_mpc8548_MEM_TQ_READ_WRITE_ADDRESS_COLLISION_VT_DEF \
	hpc_mpc8548_NON_CORE_BURST_WRITE_TO_L2_CACHE_EXTERNAL_WRITE_OR_SRAM_VT_DEF \
	hpc_mpc8548_NON_CORE_NON_BURST_WRITE_TO_L2_VT_DEF \
	hpc_mpc8548_NON_CORE_READ_HIT_IN_L2_VT_DEF \
	hpc_mpc8548_NON_CORE_READ_MISS_IN_L2_VT_DEF \
	hpc_mpc8548_NON_CORE_WRITE_MISSES_CACHE_EXTERNAL_WRITE_WINDOW_AND_SRAM_MEMORY_RANGE_VT_DEF \
	hpc_mpc8548_NON_PIPELINED_READ_HITS_IN_THE_ROW_OPEN_TABLE_VT_DEF \
	hpc_mpc8548_NON_PIPELINED_READ_MISSES_IN_THE_ROW_OPEN_TABLE_VT_DEF \
	hpc_mpc8548_NON_PIPELINED_READ_OR_WRITE_HITS_IN_THE_ROW_OPEN_TABLE_VT_DEF \
	hpc_mpc8548_NON_PIPELINED_READ_OR_WRITE_MISSES_IN_THE_ROW_OPEN_TABLE_VT_DEF \
	hpc_mpc8548_OUTBOUND_BUFFER_IS_FULL_VT_DEF \
	hpc_mpc8548_OUTBOUND_BUFFER_IS_FULL_TO_PRIORITY_0_VT_DEF \
	hpc_mpc8548_OUTBOUND_G2PI_DATA_VT_DEF \
	hpc_mpc8548_OUTBOUND_G2PI_READ_VT_DEF \
	hpc_mpc8548_OUTBOUND_G2PI_WRITE_VT_DEF \
	hpc_mpc8548_OUTBOUND_NON_IDLES_TRANSMITTED_VT_DEF \
	hpc_mpc8548_OUTBOUND_PACKET_SENT_TO_RAPIDIO_INTERFACE_VT_DEF \
	hpc_mpc8548_OUTBOUND_PACKET_SENT_TO_RIO_OF_PRIORITY_0_VT_DEF \
	hpc_mpc8548_OUTBOUND_PACKET_WAS_MISALIGNED_VT_DEF \
	hpc_mpc8548_OUTBOUND_PACKET_WAS_REORDERED_VT_DEF \
	hpc_mpc8548_OUTBOUND_PACKET_WAS_RETRIED_VT_DEF \
	hpc_mpc8548_OUTBOUND_STATIC_QUEUE_0_START_DURATION_THRESHOLD_VT_DEF \
	hpc_mpc8548_PACKET_SENT_TO_OCEAN_VT_DEF \
	hpc_mpc8548_PACKET_SENT_TO_OCEAN_OF_PRIORITY_0_VT_DEF \
	hpc_mpc8548_PCI_2_BYTE_ENABLE_TRANSACTIONS_VT_DEF \
	hpc_mpc8548_PCI_2_CLOCK_CYCLES_VT_DEF \
	hpc_mpc8548_PCI_2_DUAL_ADDRESS_CYCLES_VT_DEF \
	hpc_mpc8548_PCI_2_IDLE_CYCLES_VT_DEF \
	hpc_mpc8548_PCI_2_INBOUND_32_BIT_READ_DATA_BEATS_VT_DEF \
	hpc_mpc8548_PCI_2_INBOUND_32_BIT_WRITE_DATA_BEATS_VT_DEF \
	hpc_mpc8548_PCI_2_INBOUND_CONFIG_READS_VT_DEF \
	hpc_mpc8548_PCI_2_INBOUND_CONFIG_WRITES_VT_DEF \
	hpc_mpc8548_PCI_2_INBOUND_MEMORY_READ_VT_DEF \
	hpc_mpc8548_PCI_2_INBOUND_MEMORY_READLINE_VT_DEF \
	hpc_mpc8548_PCI_2_INBOUND_MEMORY_READS_VT_DEF \
	hpc_mpc8548_PCI_2_INBOUND_MEMORY_READ_MULTIPLE_VT_DEF \
	hpc_mpc8548_PCI_2_INBOUND_MEMORY_WRITES_VT_DEF \
	hpc_mpc8548_PCI_2_INBOUND_PURGEABLE_READS_VT_DEF \
	hpc_mpc8548_PCI_2_INBOUND_SPECULATIVE_READS_PURGEABLE_READS_DISCARDED_VT_DEF \
	hpc_mpc8548_PCI_2_INTERNAL_CYCLES_VT_DEF \
	hpc_mpc8548_PCI_2_NON_BYTE_ENABLE_TRANSACTIONS_VT_DEF \
	hpc_mpc8548_PCI_2_OUTBOUND_32_BIT_READ_DATA_BEATS_VT_DEF \
	hpc_mpc8548_PCI_2_OUTBOUND_32_BIT_WRITE_DATA_BEATS_VT_DEF \
	hpc_mpc8548_PCI_2_OUTBOUND_CONFIG_READS_VT_DEF \
	hpc_mpc8548_PCI_2_OUTBOUND_CONFIG_WRITES_VT_DEF \
	hpc_mpc8548_PCI_2_OUTBOUND_IO_READS_VT_DEF \
	hpc_mpc8548_PCI_2_OUTBOUND_IO_WRITES_VT_DEF \
	hpc_mpc8548_PCI_2_OUTBOUND_MEMORY_READS_VT_DEF \
	hpc_mpc8548_PCI_2_OUTBOUND_MEMORY_READS_ALL_VT_DEF \
	hpc_mpc8548_PCI_2_OUTBOUND_MEMORY_READ_LINES_VT_DEF \
	hpc_mpc8548_PCI_2_OUTBOUND_MEMORY_WRITES_VT_DEF \
	hpc_mpc8548_PCI_2_READ_UNLOCK_VT_DEF \
	hpc_mpc8548_PCI_2_SNOOPABLE_VT_DEF \
	hpc_mpc8548_PCI_2_TOTAL_TRANSACTIONS_VT_DEF \
	hpc_mpc8548_PCI_2_WAIT_VT_DEF \
	hpc_mpc8548_PCI_2_WRITE_STASH_VT_DEF \
	hpc_mpc8548_PCI_2_WRITE_STASH_WITH_LOCK_VT_DEF \
	hpc_mpc8548_PCI_INBOUND_MEMORY_READLINE_PCI_X_INBOUND_MEMORY_ALIAS_READ_VT_DEF \
	hpc_mpc8548_PCI_INBOUND_MEMORY_READ_MULTIPLE_PCI_X_INBOUND_MEMORY_BLOCK_READ_VT_DEF \
	hpc_mpc8548_PCI_INBOUND_MEMORY_READ_PCI_X_INBOUND_MEMORY_32_BIT_READ_VT_DEF \
	hpc_mpc8548_PCI_OUTBOUND_CONFIG_READS_PCI_X_OUTBOUND_CONFIG_READS_ATTEMPTED_VT_DEF \
	hpc_mpc8548_PCI_OUTBOUND_MEMORY_READS_PCI_X_OUTBOUND_MEMORY_DWORD_READS_ATTEMPTED_VT_DEF \
	hpc_mpc8548_PCI_OUTBOUND_MEMORY_READ_LINES_PCI_X_OUTBOUND_MEMORY_BURST_READ_ATTEMPTED_VT_DEF \
	hpc_mpc8548_PCI_OUTBOUND_MEMORY_WRITES_PCI_X_OUTBOUND_MEMORY_WRITES_ATTEMPTED_VT_DEF \
	hpc_mpc8548_PCI_PCI_X_64_BIT_TRANSACTIONS_VT_DEF \
	hpc_mpc8548_PCI_PCI_X_BYTE_ENABLE_TRANSACTIONS_VT_DEF \
	hpc_mpc8548_PCI_PCI_X_CLOCK_CYCLES_VT_DEF \
	hpc_mpc8548_PCI_PCI_X_DUAL_ADDRESS_CYCLES_VT_DEF \
	hpc_mpc8548_PCI_PCI_X_IDLE_CYCLES_VT_DEF \
	hpc_mpc8548_PCI_PCI_X_INBOUND_32_BIT_READ_DATA_BEATS_VT_DEF \
	hpc_mpc8548_PCI_PCI_X_INBOUND_32_BIT_WRITE_DATA_BEATS_VT_DEF \
	hpc_mpc8548_PCI_PCI_X_INBOUND_64_BIT_READ_DATA_BEATS_VT_DEF \
	hpc_mpc8548_PCI_PCI_X_INBOUND_64_BIT_WRITE_DATA_BEATS_VT_DEF \
	hpc_mpc8548_PCI_PCI_X_INBOUND_CONFIG_READS_VT_DEF \
	hpc_mpc8548_PCI_PCI_X_INBOUND_CONFIG_WRITES_VT_DEF \
	hpc_mpc8548_PCI_PCI_X_INBOUND_MEMORY_READS_VT_DEF \
	hpc_mpc8548_PCI_PCI_X_INBOUND_MEMORY_WRITES_VT_DEF \
	hpc_mpc8548_PCI_PCI_X_INBOUND_PURGEABLE_READS_VT_DEF \
	hpc_mpc8548_PCI_PCI_X_INBOUND_SPECULATIVE_READS_PURGEABLE_READS_DISCARDED_VT_DEF \
	hpc_mpc8548_PCI_PCI_X_INBOUND_TOTAL_READ_DATA_BEATS_VT_DEF \
	hpc_mpc8548_PCI_PCI_X_INBOUND_TOTAL_WRITE_DATA_BEATS_VT_DEF \
	hpc_mpc8548_PCI_PCI_X_INTERNAL_CYCLES_VT_DEF \
	hpc_mpc8548_PCI_PCI_X_NON_BYTE_ENABLE_TRANSACTIONS_VT_DEF \
	hpc_mpc8548_PCI_PCI_X_OUTBOUND_32_BIT_READ_DATA_BEATS_VT_DEF \
	hpc_mpc8548_PCI_PCI_X_OUTBOUND_32_BIT_WRITE_DATA_BEATS_VT_DEF \
	hpc_mpc8548_PCI_PCI_X_OUTBOUND_64_BIT_READ_DATA_BEATS_VT_DEF \
	hpc_mpc8548_PCI_PCI_X_OUTBOUND_64_BIT_WRITE_DATA_BEATS_VT_DEF \
	hpc_mpc8548_PCI_PCI_X_OUTBOUND_CONFIG_WRITES_VT_DEF \
	hpc_mpc8548_PCI_PCI_X_OUTBOUND_I_O_READS_VT_DEF \
	hpc_mpc8548_PCI_PCI_X_OUTBOUND_I_O_WRITES_VT_DEF \
	hpc_mpc8548_PCI_PCI_X_OUTBOUND_MEMORY_READS_VT_DEF \
	hpc_mpc8548_PCI_PCI_X_OUTBOUND_TOTAL_READ_DATA_BEATS_VT_DEF \
	hpc_mpc8548_PCI_PCI_X_OUTBOUND_TOTAL_WRITE_DATA_BEATS_VT_DEF \
	hpc_mpc8548_PCI_PCI_X_READ_UNLOCK_VT_DEF \
	hpc_mpc8548_PCI_PCI_X_SNOOPABLE_VT_DEF \
	hpc_mpc8548_PCI_PCI_X_TOTAL_TRANSACTIONS_VT_DEF \
	hpc_mpc8548_PCI_PCI_X_WRITE_STASH_VT_DEF \
	hpc_mpc8548_PCI_PCI_X_WRITE_STASH_WITH_LOCK_VT_DEF \
	hpc_mpc8548_PCI_WAIT_PCI_X_INITIAL_WAIT_VT_DEF \
	hpc_mpc8548_PEX_SYMBOL_DECODE_ERROR_VT_DEF \
	hpc_mpc8548_PEX_SYMBOL_DISPARITY_ERROR_VT_DEF \
	hpc_mpc8548_PEX_SYMBOL_GAIN_OF_1_WHEN_SKP_DETECTED_VT_DEF \
	hpc_mpc8548_PEX_SYMBOL_GAIN_OF_2_WHEN_SKP_DETECTED_VT_DEF \
	hpc_mpc8548_PEX_SYMBOL_GAIN_OF_3_WHEN_SKP_DETECTED_VT_DEF \
	hpc_mpc8548_PEX_SYMBOL_LOSS_OF_1_WHEN_SKP_DETECTED_VT_DEF \
	hpc_mpc8548_PEX_SYMBOL_LOSS_OF_2_WHEN_SKP_DETECTED_VT_DEF \
	hpc_mpc8548_PEX_SYMBOL_LOSS_OF_3_WHEN_SKP_DETECTED_VT_DEF \
	hpc_mpc8548_PIC_INTERRUPT_SERVICE_CYCLES_VT_DEF \
	hpc_mpc8548_PIC_INTERRUPT_WAIT_CYCLES_VT_DEF \
	hpc_mpc8548_PIC_TOTAL_INTERRUPT_COUNT_VT_DEF \
	hpc_mpc8548_PIPELINED_READ_HITS_IN_THE_ROW_OPEN_TABLE_VT_DEF \
	hpc_mpc8548_PIPELINED_READ_MISSES_IN_THE_ROW_OPEN_TABLE_VT_DEF \
	hpc_mpc8548_PIPELINED_READ_OR_WRITE_HITS_IN_THE_ROW_OPEN_TABLE_VT_DEF \
	hpc_mpc8548_PIPELINED_READ_OR_WRITE_MISSES_IN_THE_ROW_OPEN_TABLE_VT_DEF \
	hpc_mpc8548_RAP_IO_MU_INBOUND_BUFFER_IS_FULL_VT_DEF \
	hpc_mpc8548_READS_OR_WRITES_FROM_CORE_VT_DEF \
	hpc_mpc8548_READS_OR_WRITES_FROM_DMA_VT_DEF \
	hpc_mpc8548_READS_OR_WRITES_FROM_ETSEC_1_4_VT_DEF \
	hpc_mpc8548_READS_OR_WRITES_FROM_HIGH_SPEED_INTERFACES_VT_DEF \
	hpc_mpc8548_READS_OR_WRITES_FROM_PCI_VT_DEF \
	hpc_mpc8548_READS_OR_WRITES_FROM_SECURITY_VT_DEF \
	hpc_mpc8548_READ_MODIFY_WRITE_TRANSACTIONS_DUE_TO_ECC_VT_DEF \
	hpc_mpc8548_REQUESTS_GRANTED_TO_ECM_PORT_VT_DEF \
	hpc_mpc8548_ROW_OPEN_TABLE_HITS_VT_DEF \
	hpc_mpc8548_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_CORE_VT_DEF \
	hpc_mpc8548_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_DMA_VT_DEF \
	hpc_mpc8548_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_ETSEC_1_4_VT_DEF \
	hpc_mpc8548_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_HIGH_SPEED_INTERFACES_VT_DEF \
	hpc_mpc8548_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_PCI_VT_DEF \
	hpc_mpc8548_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_SECURITY_VT_DEF \
	hpc_mpc8548_ROW_OPEN_TABLE_MISSES_VT_DEF \
	hpc_mpc8548_SDRAM_BANK_MISSES_VT_DEF \
	hpc_mpc8548_SDRAM_PAGE_MISSES_VT_DEF \
	hpc_mpc8548_SER_RAP_IO_INBOUND_BUFFER_IS_FULL_VT_DEF \
	hpc_mpc8548_SYSTEM_CYCLES_VT_DEF \
	hpc_mpc8548_TRACE_BUFFER_HITS_VT_DEF \
	hpc_mpc8548_UART0_BAUD_RATE_VT_DEF \
	hpc_mpc8548_UART1_BAUD_RATE_VT_DEF \
	hpc_mpc8548_WATCHPOINT_MONITOR_HITS_VT_DEF \

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif
