ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"hw_i2c.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/hw_i2c.c"
  18              		.global	__aeabi_ui2f
  19              		.global	__aeabi_f2d
  20              		.global	__aeabi_dmul
  21              		.global	__aeabi_d2uiz
  22              		.section	.text.i2c_init,"ax",%progbits
  23              		.align	1
  24              		.global	i2c_init
  25              		.syntax unified
  26              		.thumb
  27              		.thumb_func
  29              	i2c_init:
  30              	.LVL0:
  31              	.LFB65:
   1:Core/Src/hw_i2c.c **** /* Includes ------------------------------------------------------------------*/
   2:Core/Src/hw_i2c.c **** #include "hw_i2c.h"
   3:Core/Src/hw_i2c.c **** 
   4:Core/Src/hw_i2c.c **** /* interrupt vars */
   5:Core/Src/hw_i2c.c **** static volatile uint8_t idx;
   6:Core/Src/hw_i2c.c **** static volatile I2C_EVT last_event;
   7:Core/Src/hw_i2c.c **** static volatile I2C_ERR last_error;
   8:Core/Src/hw_i2c.c **** 
   9:Core/Src/hw_i2c.c **** /* I2C Base Address */
  10:Core/Src/hw_i2c.c **** static I2C_TypeDef *i2cx;
  11:Core/Src/hw_i2c.c **** 
  12:Core/Src/hw_i2c.c **** /* interrupt callbacks */
  13:Core/Src/hw_i2c.c **** static void (*i2c_evt_callback)(void);
  14:Core/Src/hw_i2c.c **** static void (*i2c_err_callback)(void);
  15:Core/Src/hw_i2c.c **** 
  16:Core/Src/hw_i2c.c **** /* */
  17:Core/Src/hw_i2c.c **** I2C_EVT EVT_LIST[] = {
  18:Core/Src/hw_i2c.c ****     I2C_EVT_SB,
  19:Core/Src/hw_i2c.c ****     I2C_EVT_ADDR,
  20:Core/Src/hw_i2c.c ****     I2C_EVT_ADD10,
  21:Core/Src/hw_i2c.c ****     I2C_EVT_BTF,
  22:Core/Src/hw_i2c.c ****     I2C_EVT_TxE,
  23:Core/Src/hw_i2c.c ****     I2C_EVT_RxNE};
  24:Core/Src/hw_i2c.c **** 
  25:Core/Src/hw_i2c.c **** /* */
  26:Core/Src/hw_i2c.c **** I2C_ERR ERR_LIST[] = {
  27:Core/Src/hw_i2c.c ****     I2C_ERR_BERR,
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 2


  28:Core/Src/hw_i2c.c ****     I2C_ERR_ARLO,
  29:Core/Src/hw_i2c.c ****     I2C_ERR_AF,
  30:Core/Src/hw_i2c.c ****     I2C_ERR_OVR,
  31:Core/Src/hw_i2c.c ****     I2C_ERR_PECERR,
  32:Core/Src/hw_i2c.c ****     I2C_ERR_TIMEOUT,
  33:Core/Src/hw_i2c.c ****     I2C_ERR_SMBALERT};
  34:Core/Src/hw_i2c.c **** 
  35:Core/Src/hw_i2c.c **** int i2c_init(I2C_PERIPH periph, I2C_SPD spd, bool remap)
  36:Core/Src/hw_i2c.c **** {
  32              		.loc 1 36 1 view -0
  33              		.cfi_startproc
  34              		@ args = 0, pretend = 0, frame = 24
  35              		@ frame_needed = 0, uses_anonymous_args = 0
  36              		.loc 1 36 1 is_stmt 0 view .LVU1
  37 0000 10B5     		push	{r4, lr}
  38              		.cfi_def_cfa_offset 8
  39              		.cfi_offset 4, -8
  40              		.cfi_offset 14, -4
  41 0002 86B0     		sub	sp, sp, #24
  42              		.cfi_def_cfa_offset 32
  37:Core/Src/hw_i2c.c ****   /* GPIO handlers */
  38:Core/Src/hw_i2c.c ****   stmgpio_t pin_i2c_scl, pin_i2c_sda;
  43              		.loc 1 38 3 is_stmt 1 view .LVU2
  39:Core/Src/hw_i2c.c ****   uint32_t temp;
  44              		.loc 1 39 3 view .LVU3
  40:Core/Src/hw_i2c.c **** 
  41:Core/Src/hw_i2c.c ****   /* Apply periph dependent settings */
  42:Core/Src/hw_i2c.c ****   switch (periph)
  45              		.loc 1 42 3 view .LVU4
  46 0004 20B1     		cbz	r0, .L2
  47 0006 0128     		cmp	r0, #1
  48 0008 38D0     		beq	.L3
  49 000a 0120     		movs	r0, #1
  50              	.LVL1:
  51              	.L1:
  43:Core/Src/hw_i2c.c ****   {
  44:Core/Src/hw_i2c.c ****   case I2C_PERIPH_I2C1:
  45:Core/Src/hw_i2c.c ****     i2cx = I2C1;
  46:Core/Src/hw_i2c.c ****     /* register interrupt handlers */
  47:Core/Src/hw_i2c.c ****     NVIC_SetPriority(I2C1_EV_IRQn, I2C_EV_IRQ_PRIORITY);
  48:Core/Src/hw_i2c.c ****     NVIC_EnableIRQ(I2C1_EV_IRQn);
  49:Core/Src/hw_i2c.c ****     NVIC_SetPriority(I2C1_ER_IRQn, I2C_ER_IRQ_PRIORITY);
  50:Core/Src/hw_i2c.c ****     NVIC_EnableIRQ(I2C1_ER_IRQn);
  51:Core/Src/hw_i2c.c ****     RCC->APB1ENR |= RCC_APB1ENR_I2C1EN; // Enable the I2C clock
  52:Core/Src/hw_i2c.c ****     if (remap)
  53:Core/Src/hw_i2c.c ****     { // Set the pin remap for i2c1 if requested
  54:Core/Src/hw_i2c.c ****       AFIO->MAPR |= AFIO_MAPR_I2C1_REMAP;
  55:Core/Src/hw_i2c.c ****       /* Setup the GPIO pins */
  56:Core/Src/hw_i2c.c ****       pin_i2c_scl.port = I2C1_SCL_PORT_REMAP;
  57:Core/Src/hw_i2c.c ****       pin_i2c_scl.pin = I2C1_SCL_PIN_REMAP;
  58:Core/Src/hw_i2c.c ****       pin_i2c_sda.port = I2C1_SDA_PORT_REMAP;
  59:Core/Src/hw_i2c.c ****       pin_i2c_sda.pin = I2C1_SDA_PIN_REMAP;
  60:Core/Src/hw_i2c.c ****     }
  61:Core/Src/hw_i2c.c ****     else
  62:Core/Src/hw_i2c.c ****     {
  63:Core/Src/hw_i2c.c ****       AFIO->MAPR &= ~AFIO_MAPR_I2C1_REMAP;
  64:Core/Src/hw_i2c.c ****       /* Setup the GPIO pins */
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 3


  65:Core/Src/hw_i2c.c ****       pin_i2c_scl.port = I2C1_SCL_PORT_DEFAULT;
  66:Core/Src/hw_i2c.c ****       pin_i2c_scl.pin = I2C1_SCL_PIN_DEFAULT;
  67:Core/Src/hw_i2c.c ****       pin_i2c_sda.port = I2C1_SDA_PORT_DEFAULT;
  68:Core/Src/hw_i2c.c ****       pin_i2c_sda.pin = I2C1_SDA_PIN_DEFAULT;
  69:Core/Src/hw_i2c.c ****     }
  70:Core/Src/hw_i2c.c ****     break;
  71:Core/Src/hw_i2c.c ****   case I2C_PERIPH_I2C2:
  72:Core/Src/hw_i2c.c ****     i2cx = I2C2;
  73:Core/Src/hw_i2c.c ****     /* register interrupt handlers */
  74:Core/Src/hw_i2c.c ****     NVIC_SetPriority(I2C2_EV_IRQn, I2C_EV_IRQ_PRIORITY);
  75:Core/Src/hw_i2c.c ****     NVIC_EnableIRQ(I2C2_EV_IRQn);
  76:Core/Src/hw_i2c.c ****     NVIC_SetPriority(I2C2_ER_IRQn, I2C_ER_IRQ_PRIORITY);
  77:Core/Src/hw_i2c.c ****     NVIC_EnableIRQ(I2C2_ER_IRQn);
  78:Core/Src/hw_i2c.c ****     RCC->APB1ENR |= RCC_APB1ENR_I2C2EN; // Enable the I2C clock
  79:Core/Src/hw_i2c.c ****     /* Setup the GPIO pins */
  80:Core/Src/hw_i2c.c ****     pin_i2c_scl.port = I2C2_SCL_PORT_DEFAULT;
  81:Core/Src/hw_i2c.c ****     pin_i2c_scl.pin = I2C2_SCL_PIN_DEFAULT;
  82:Core/Src/hw_i2c.c ****     pin_i2c_sda.port = I2C2_SDA_PORT_DEFAULT;
  83:Core/Src/hw_i2c.c ****     pin_i2c_sda.pin = I2C2_SDA_PIN_DEFAULT;
  84:Core/Src/hw_i2c.c ****     break;
  85:Core/Src/hw_i2c.c ****   default:
  86:Core/Src/hw_i2c.c ****     return EXIT_FAILURE;
  87:Core/Src/hw_i2c.c ****     break;
  88:Core/Src/hw_i2c.c ****   }
  89:Core/Src/hw_i2c.c **** 
  90:Core/Src/hw_i2c.c ****   /* Disable i2c peripheral to apply settings */
  91:Core/Src/hw_i2c.c ****   i2cx->CR1 &= ~I2C_CR1_PE;
  92:Core/Src/hw_i2c.c **** 
  93:Core/Src/hw_i2c.c ****   /* RM0008 Rev21 p.758 Step 1/5: Prog input periph clock I2Cx_CR2 */
  94:Core/Src/hw_i2c.c ****   i2cx->CR2 &= ~I2C_CR2_DMAEN;   // Disable DMA
  95:Core/Src/hw_i2c.c ****   i2cx->CR2 &= ~I2C_CR2_ITBUFEN; // Disable TX buffer interrupt
  96:Core/Src/hw_i2c.c ****   i2cx->CR2 |= I2C_CR2_ITEVTEN;  // Enable event interrupt
  97:Core/Src/hw_i2c.c ****   i2cx->CR2 |= I2C_CR2_ITERREN;  // Enable error interrupt
  98:Core/Src/hw_i2c.c ****   i2cx->CR2 &= ~I2C_CR2_FREQ;    // Clear then Set APB bus frequency
  99:Core/Src/hw_i2c.c ****   switch (RCC->CFGR & RCC_CFGR_PPRE2)
 100:Core/Src/hw_i2c.c ****   {
 101:Core/Src/hw_i2c.c ****   case RCC_CFGR_PPRE2_DIV16:
 102:Core/Src/hw_i2c.c ****     i2cx->CR2 |= (uint32_t)(SystemCoreClock / 1000000) >> 4;
 103:Core/Src/hw_i2c.c ****     break;
 104:Core/Src/hw_i2c.c ****   case RCC_CFGR_PPRE2_DIV8:
 105:Core/Src/hw_i2c.c ****     i2cx->CR2 |= (uint32_t)(SystemCoreClock / 1000000) >> 3;
 106:Core/Src/hw_i2c.c ****     break;
 107:Core/Src/hw_i2c.c ****   case RCC_CFGR_PPRE2_DIV4:
 108:Core/Src/hw_i2c.c ****     i2cx->CR2 |= (uint32_t)(SystemCoreClock / 1000000) >> 2;
 109:Core/Src/hw_i2c.c ****     break;
 110:Core/Src/hw_i2c.c ****   case RCC_CFGR_PPRE2_DIV2:
 111:Core/Src/hw_i2c.c ****     i2cx->CR2 |= (uint32_t)(SystemCoreClock / 1000000) >> 1;
 112:Core/Src/hw_i2c.c ****     break;
 113:Core/Src/hw_i2c.c ****   default:
 114:Core/Src/hw_i2c.c ****     i2cx->CR2 |= (uint32_t)(SystemCoreClock / 1000000);
 115:Core/Src/hw_i2c.c ****     break;
 116:Core/Src/hw_i2c.c ****   }
 117:Core/Src/hw_i2c.c **** 
 118:Core/Src/hw_i2c.c ****   /* RM0008 Rev21 p.758 Step 2/5: Configure clock control regs RCC / CCR */
 119:Core/Src/hw_i2c.c ****   /* RM0008 Rev21 p.758 Step 3/5: Configure rise time reg TRISE */
 120:Core/Src/hw_i2c.c ****   RCC->APB2ENR |= RCC_APB2ENR_IOPBEN | RCC_APB2ENR_AFIOEN; // Enable port B clock and alt func cloc
 121:Core/Src/hw_i2c.c ****   i2cx->TRISE &= ~I2C_TRISE_TRISE;
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 4


 122:Core/Src/hw_i2c.c ****   switch (spd)
 123:Core/Src/hw_i2c.c ****   {
 124:Core/Src/hw_i2c.c ****   case I2C_SPD_STD:
 125:Core/Src/hw_i2c.c ****     i2cx->CCR &= ~I2C_CCR_FS;  // Set to standard mode
 126:Core/Src/hw_i2c.c ****     i2cx->CCR = (uint32_t)(5.0 * ((float)(i2cx->CR2 | I2C_CR2_FREQ))); // Set clock for 100kHz
 127:Core/Src/hw_i2c.c ****     i2cx->TRISE |= 0x25;
 128:Core/Src/hw_i2c.c ****     //i2cx->TRISE |= ((uint32_t)(i2cx->CR2 | I2C_CR2_FREQ)) + 1; // Set rise time
 129:Core/Src/hw_i2c.c ****     i2cx->CCR = i2cx->CCR;
 130:Core/Src/hw_i2c.c ****     break;
 131:Core/Src/hw_i2c.c ****   case I2C_SPD_FAST:
 132:Core/Src/hw_i2c.c ****     i2cx->CCR |= I2C_CCR_FS;  // Set to fast mode
 133:Core/Src/hw_i2c.c ****     i2cx->CCR &= ~I2C_CCR_DUTY;  // Set low period double that of high
 134:Core/Src/hw_i2c.c ****     if (i2cx->CCR | I2C_CCR_DUTY) {
 135:Core/Src/hw_i2c.c ****       i2cx->CCR = (uint32_t)(5.0 / 6.0 * ((float)(i2cx->CR2 | I2C_CR2_FREQ))); // Set clock for 100
 136:Core/Src/hw_i2c.c ****     } else {
 137:Core/Src/hw_i2c.c ****       i2cx->CCR = (uint32_t)(1.0 / 10.0 * ((float)(i2cx->CR2 | I2C_CR2_FREQ))); // Set clock for 10
 138:Core/Src/hw_i2c.c ****     }
 139:Core/Src/hw_i2c.c ****     i2cx->TRISE = ((uint32_t)(0.3*((float)(i2cx->CR2 | I2C_CR2_FREQ)))) + 1; // Set rise time
 140:Core/Src/hw_i2c.c ****     break;
 141:Core/Src/hw_i2c.c ****   default:
 142:Core/Src/hw_i2c.c ****     return EXIT_FAILURE;
 143:Core/Src/hw_i2c.c ****     break;
 144:Core/Src/hw_i2c.c ****   }
 145:Core/Src/hw_i2c.c **** 
 146:Core/Src/hw_i2c.c ****   /* RM0008 Rev21 p.758 Step 4/5: prog I2Cx_CR1 */
 147:Core/Src/hw_i2c.c ****   while ((i2cx->CR1 & I2C_CR1_START) || ((i2cx->CR1 & I2C_CR1_STOP)))
 148:Core/Src/hw_i2c.c ****     ;                              // blocking wait for start/stop before writing CR1
 149:Core/Src/hw_i2c.c ****   i2cx->CR1 &= ~I2C_CR1_NOSTRETCH; // Enable clock stretching
 150:Core/Src/hw_i2c.c ****   i2cx->CR1 &= ~I2C_CR1_ENGC;      // Disable general call
 151:Core/Src/hw_i2c.c ****   i2cx->CR1 &= ~I2C_CR1_SMBUS;     // Disable SMBUS. Using I2C
 152:Core/Src/hw_i2c.c **** 
 153:Core/Src/hw_i2c.c ****   /* finish GPIO setup */
 154:Core/Src/hw_i2c.c ****   pin_i2c_scl.cfg = OUT_ALT_OPENDRAIN;
 155:Core/Src/hw_i2c.c ****   pin_i2c_scl.dir = OUTPUT_50MHz;
 156:Core/Src/hw_i2c.c ****   pin_i2c_scl.pull = PULLUP;
 157:Core/Src/hw_i2c.c ****   ASSERT_INT(stmgpio_setup(&pin_i2c_scl));
 158:Core/Src/hw_i2c.c ****   pin_i2c_sda.cfg = OUT_ALT_OPENDRAIN;
 159:Core/Src/hw_i2c.c ****   pin_i2c_sda.dir = OUTPUT_50MHz;
 160:Core/Src/hw_i2c.c ****   pin_i2c_sda.pull = PULLUP;
 161:Core/Src/hw_i2c.c ****   ASSERT_INT(stmgpio_setup(&pin_i2c_sda));
 162:Core/Src/hw_i2c.c **** 
 163:Core/Src/hw_i2c.c ****   /* Set slave address (to humour the silicon) */
 164:Core/Src/hw_i2c.c ****   i2cx->OAR1 = 0x32;
 165:Core/Src/hw_i2c.c ****   i2cx->OAR2 = 0x32;
 166:Core/Src/hw_i2c.c **** 
 167:Core/Src/hw_i2c.c ****   /* enable i2c peripheral to apply settings */
 168:Core/Src/hw_i2c.c ****   i2cx->CR1 |= I2C_CR1_PE;
 169:Core/Src/hw_i2c.c **** 
 170:Core/Src/hw_i2c.c ****   /* Trigger reset before first usage */
 171:Core/Src/hw_i2c.c ****   // i2cx_reset_periph();
 172:Core/Src/hw_i2c.c **** 
 173:Core/Src/hw_i2c.c ****   /* hooray */
 174:Core/Src/hw_i2c.c ****   // dbg_log(DBG_TYPE_SUCCESS, DBG_CODE_INIT, DBG_LIB_NAME, sizeof(DBG_LIB_NAME));
 175:Core/Src/hw_i2c.c ****   return EXIT_SUCCESS;
 176:Core/Src/hw_i2c.c **** }
  52              		.loc 1 176 1 is_stmt 0 view .LVU5
  53 000c 06B0     		add	sp, sp, #24
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 5


  54              		.cfi_remember_state
  55              		.cfi_def_cfa_offset 8
  56              		@ sp needed
  57 000e 10BD     		pop	{r4, pc}
  58              	.LVL2:
  59              	.L2:
  60              		.cfi_restore_state
  45:Core/Src/hw_i2c.c ****     /* register interrupt handlers */
  61              		.loc 1 45 5 is_stmt 1 view .LVU6
  45:Core/Src/hw_i2c.c ****     /* register interrupt handlers */
  62              		.loc 1 45 10 is_stmt 0 view .LVU7
  63 0010 A14B     		ldr	r3, .L22+16
  64 0012 A248     		ldr	r0, .L22+20
  65              	.LVL3:
  45:Core/Src/hw_i2c.c ****     /* register interrupt handlers */
  66              		.loc 1 45 10 view .LVU8
  67 0014 1860     		str	r0, [r3]
  47:Core/Src/hw_i2c.c ****     NVIC_EnableIRQ(I2C1_EV_IRQn);
  68              		.loc 1 47 5 is_stmt 1 view .LVU9
  69              	.LVL4:
  70              	.LBB18:
  71              	.LBI18:
  72              		.file 2 "Drivers/CMSIS/Include/core_cm3.h"
   1:Drivers/CMSIS/Include/core_cm3.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm3.h ****  * @file     core_cm3.h
   3:Drivers/CMSIS/Include/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm3.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/Include/core_cm3.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm3.h **** /*
   8:Drivers/CMSIS/Include/core_cm3.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm3.h ****  *
  10:Drivers/CMSIS/Include/core_cm3.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm3.h ****  *
  12:Drivers/CMSIS/Include/core_cm3.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm3.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm3.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm3.h ****  *
  16:Drivers/CMSIS/Include/core_cm3.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm3.h ****  *
  18:Drivers/CMSIS/Include/core_cm3.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm3.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm3.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm3.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm3.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm3.h ****  */
  24:Drivers/CMSIS/Include/core_cm3.h **** 
  25:Drivers/CMSIS/Include/core_cm3.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm3.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm3.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm3.h **** #endif
  30:Drivers/CMSIS/Include/core_cm3.h **** 
  31:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm3.h **** 
  34:Drivers/CMSIS/Include/core_cm3.h **** #include <stdint.h>
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 6


  35:Drivers/CMSIS/Include/core_cm3.h **** 
  36:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm3.h **** #endif
  39:Drivers/CMSIS/Include/core_cm3.h **** 
  40:Drivers/CMSIS/Include/core_cm3.h **** /**
  41:Drivers/CMSIS/Include/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm3.h **** 
  44:Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm3.h **** 
  47:Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm3.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm3.h **** 
  50:Drivers/CMSIS/Include/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm3.h ****  */
  53:Drivers/CMSIS/Include/core_cm3.h **** 
  54:Drivers/CMSIS/Include/core_cm3.h **** 
  55:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm3.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm3.h **** /**
  59:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup Cortex_M3
  60:Drivers/CMSIS/Include/core_cm3.h ****   @{
  61:Drivers/CMSIS/Include/core_cm3.h ****  */
  62:Drivers/CMSIS/Include/core_cm3.h **** 
  63:Drivers/CMSIS/Include/core_cm3.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm3.h **** 
  65:Drivers/CMSIS/Include/core_cm3.h **** /*  CMSIS CM3 definitions */
  66:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm3.h **** 
  71:Drivers/CMSIS/Include/core_cm3.h **** #define __CORTEX_M                (3U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm3.h **** 
  73:Drivers/CMSIS/Include/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm3.h ****     This core does not support an FPU at all
  75:Drivers/CMSIS/Include/core_cm3.h **** */
  76:Drivers/CMSIS/Include/core_cm3.h **** #define __FPU_USED       0U
  77:Drivers/CMSIS/Include/core_cm3.h **** 
  78:Drivers/CMSIS/Include/core_cm3.h **** #if defined ( __CC_ARM )
  79:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TARGET_FPU_VFP
  80:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  82:Drivers/CMSIS/Include/core_cm3.h **** 
  83:Drivers/CMSIS/Include/core_cm3.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __ARM_PCS_VFP
  85:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm3.h **** 
  88:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __GNUC__ )
  89:Drivers/CMSIS/Include/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  90:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Drivers/CMSIS/Include/core_cm3.h ****   #endif
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 7


  92:Drivers/CMSIS/Include/core_cm3.h **** 
  93:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __ICCARM__ )
  94:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __ARMVFP__
  95:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  97:Drivers/CMSIS/Include/core_cm3.h **** 
  98:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TI_ARM__ )
  99:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
 100:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 102:Drivers/CMSIS/Include/core_cm3.h **** 
 103:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TASKING__ )
 104:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __FPU_VFP__
 105:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 107:Drivers/CMSIS/Include/core_cm3.h **** 
 108:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __CSMC__ )
 109:Drivers/CMSIS/Include/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 110:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 112:Drivers/CMSIS/Include/core_cm3.h **** 
 113:Drivers/CMSIS/Include/core_cm3.h **** #endif
 114:Drivers/CMSIS/Include/core_cm3.h **** 
 115:Drivers/CMSIS/Include/core_cm3.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Drivers/CMSIS/Include/core_cm3.h **** 
 117:Drivers/CMSIS/Include/core_cm3.h **** 
 118:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 119:Drivers/CMSIS/Include/core_cm3.h **** }
 120:Drivers/CMSIS/Include/core_cm3.h **** #endif
 121:Drivers/CMSIS/Include/core_cm3.h **** 
 122:Drivers/CMSIS/Include/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 123:Drivers/CMSIS/Include/core_cm3.h **** 
 124:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CMSIS_GENERIC
 125:Drivers/CMSIS/Include/core_cm3.h **** 
 126:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 127:Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 128:Drivers/CMSIS/Include/core_cm3.h **** 
 129:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 130:Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
 131:Drivers/CMSIS/Include/core_cm3.h **** #endif
 132:Drivers/CMSIS/Include/core_cm3.h **** 
 133:Drivers/CMSIS/Include/core_cm3.h **** /* check device defines and use defaults */
 134:Drivers/CMSIS/Include/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __CM3_REV
 136:Drivers/CMSIS/Include/core_cm3.h ****     #define __CM3_REV               0x0200U
 137:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 138:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 139:Drivers/CMSIS/Include/core_cm3.h **** 
 140:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __MPU_PRESENT
 141:Drivers/CMSIS/Include/core_cm3.h ****     #define __MPU_PRESENT             0U
 142:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 143:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 144:Drivers/CMSIS/Include/core_cm3.h **** 
 145:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 146:Drivers/CMSIS/Include/core_cm3.h ****     #define __NVIC_PRIO_BITS          3U
 147:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 148:Drivers/CMSIS/Include/core_cm3.h ****   #endif
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 8


 149:Drivers/CMSIS/Include/core_cm3.h **** 
 150:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 151:Drivers/CMSIS/Include/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 152:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 153:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 154:Drivers/CMSIS/Include/core_cm3.h **** #endif
 155:Drivers/CMSIS/Include/core_cm3.h **** 
 156:Drivers/CMSIS/Include/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 157:Drivers/CMSIS/Include/core_cm3.h **** /**
 158:Drivers/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 159:Drivers/CMSIS/Include/core_cm3.h **** 
 160:Drivers/CMSIS/Include/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 161:Drivers/CMSIS/Include/core_cm3.h ****     \li to specify the access to peripheral variables.
 162:Drivers/CMSIS/Include/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 163:Drivers/CMSIS/Include/core_cm3.h **** */
 164:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 165:Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 166:Drivers/CMSIS/Include/core_cm3.h **** #else
 167:Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 168:Drivers/CMSIS/Include/core_cm3.h **** #endif
 169:Drivers/CMSIS/Include/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 170:Drivers/CMSIS/Include/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 171:Drivers/CMSIS/Include/core_cm3.h **** 
 172:Drivers/CMSIS/Include/core_cm3.h **** /* following defines should be used for structure members */
 173:Drivers/CMSIS/Include/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 174:Drivers/CMSIS/Include/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 175:Drivers/CMSIS/Include/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 176:Drivers/CMSIS/Include/core_cm3.h **** 
 177:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group Cortex_M3 */
 178:Drivers/CMSIS/Include/core_cm3.h **** 
 179:Drivers/CMSIS/Include/core_cm3.h **** 
 180:Drivers/CMSIS/Include/core_cm3.h **** 
 181:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
 182:Drivers/CMSIS/Include/core_cm3.h ****  *                 Register Abstraction
 183:Drivers/CMSIS/Include/core_cm3.h ****   Core Register contain:
 184:Drivers/CMSIS/Include/core_cm3.h ****   - Core Register
 185:Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Register
 186:Drivers/CMSIS/Include/core_cm3.h ****   - Core SCB Register
 187:Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Register
 188:Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Register
 189:Drivers/CMSIS/Include/core_cm3.h ****   - Core MPU Register
 190:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
 191:Drivers/CMSIS/Include/core_cm3.h **** /**
 192:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 193:Drivers/CMSIS/Include/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 194:Drivers/CMSIS/Include/core_cm3.h **** */
 195:Drivers/CMSIS/Include/core_cm3.h **** 
 196:Drivers/CMSIS/Include/core_cm3.h **** /**
 197:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 198:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 199:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Core Register type definitions.
 200:Drivers/CMSIS/Include/core_cm3.h ****   @{
 201:Drivers/CMSIS/Include/core_cm3.h ****  */
 202:Drivers/CMSIS/Include/core_cm3.h **** 
 203:Drivers/CMSIS/Include/core_cm3.h **** /**
 204:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 205:Drivers/CMSIS/Include/core_cm3.h ****  */
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 9


 206:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 207:Drivers/CMSIS/Include/core_cm3.h **** {
 208:Drivers/CMSIS/Include/core_cm3.h ****   struct
 209:Drivers/CMSIS/Include/core_cm3.h ****   {
 210:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
 211:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 212:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 213:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 214:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 215:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 216:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 217:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 218:Drivers/CMSIS/Include/core_cm3.h **** } APSR_Type;
 219:Drivers/CMSIS/Include/core_cm3.h **** 
 220:Drivers/CMSIS/Include/core_cm3.h **** /* APSR Register Definitions */
 221:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 222:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 223:Drivers/CMSIS/Include/core_cm3.h **** 
 224:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 225:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 226:Drivers/CMSIS/Include/core_cm3.h **** 
 227:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 228:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 229:Drivers/CMSIS/Include/core_cm3.h **** 
 230:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 231:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 232:Drivers/CMSIS/Include/core_cm3.h **** 
 233:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 234:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 235:Drivers/CMSIS/Include/core_cm3.h **** 
 236:Drivers/CMSIS/Include/core_cm3.h **** 
 237:Drivers/CMSIS/Include/core_cm3.h **** /**
 238:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 239:Drivers/CMSIS/Include/core_cm3.h ****  */
 240:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 241:Drivers/CMSIS/Include/core_cm3.h **** {
 242:Drivers/CMSIS/Include/core_cm3.h ****   struct
 243:Drivers/CMSIS/Include/core_cm3.h ****   {
 244:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 245:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 246:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 247:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 248:Drivers/CMSIS/Include/core_cm3.h **** } IPSR_Type;
 249:Drivers/CMSIS/Include/core_cm3.h **** 
 250:Drivers/CMSIS/Include/core_cm3.h **** /* IPSR Register Definitions */
 251:Drivers/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 252:Drivers/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 253:Drivers/CMSIS/Include/core_cm3.h **** 
 254:Drivers/CMSIS/Include/core_cm3.h **** 
 255:Drivers/CMSIS/Include/core_cm3.h **** /**
 256:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 257:Drivers/CMSIS/Include/core_cm3.h ****  */
 258:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 259:Drivers/CMSIS/Include/core_cm3.h **** {
 260:Drivers/CMSIS/Include/core_cm3.h ****   struct
 261:Drivers/CMSIS/Include/core_cm3.h ****   {
 262:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 10


 263:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 264:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 265:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:8;               /*!< bit: 16..23  Reserved */
 266:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 267:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 268:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 269:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 270:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 271:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 272:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 273:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 274:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 275:Drivers/CMSIS/Include/core_cm3.h **** } xPSR_Type;
 276:Drivers/CMSIS/Include/core_cm3.h **** 
 277:Drivers/CMSIS/Include/core_cm3.h **** /* xPSR Register Definitions */
 278:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 279:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 280:Drivers/CMSIS/Include/core_cm3.h **** 
 281:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 282:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 283:Drivers/CMSIS/Include/core_cm3.h **** 
 284:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 285:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 286:Drivers/CMSIS/Include/core_cm3.h **** 
 287:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 288:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 289:Drivers/CMSIS/Include/core_cm3.h **** 
 290:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 291:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 292:Drivers/CMSIS/Include/core_cm3.h **** 
 293:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 294:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 295:Drivers/CMSIS/Include/core_cm3.h **** 
 296:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 297:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 298:Drivers/CMSIS/Include/core_cm3.h **** 
 299:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 300:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 301:Drivers/CMSIS/Include/core_cm3.h **** 
 302:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 303:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 304:Drivers/CMSIS/Include/core_cm3.h **** 
 305:Drivers/CMSIS/Include/core_cm3.h **** 
 306:Drivers/CMSIS/Include/core_cm3.h **** /**
 307:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 308:Drivers/CMSIS/Include/core_cm3.h ****  */
 309:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 310:Drivers/CMSIS/Include/core_cm3.h **** {
 311:Drivers/CMSIS/Include/core_cm3.h ****   struct
 312:Drivers/CMSIS/Include/core_cm3.h ****   {
 313:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 314:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 315:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 316:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 317:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 318:Drivers/CMSIS/Include/core_cm3.h **** } CONTROL_Type;
 319:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 11


 320:Drivers/CMSIS/Include/core_cm3.h **** /* CONTROL Register Definitions */
 321:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 322:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 323:Drivers/CMSIS/Include/core_cm3.h **** 
 324:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 325:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 326:Drivers/CMSIS/Include/core_cm3.h **** 
 327:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CORE */
 328:Drivers/CMSIS/Include/core_cm3.h **** 
 329:Drivers/CMSIS/Include/core_cm3.h **** 
 330:Drivers/CMSIS/Include/core_cm3.h **** /**
 331:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 332:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 333:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 334:Drivers/CMSIS/Include/core_cm3.h ****   @{
 335:Drivers/CMSIS/Include/core_cm3.h ****  */
 336:Drivers/CMSIS/Include/core_cm3.h **** 
 337:Drivers/CMSIS/Include/core_cm3.h **** /**
 338:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 339:Drivers/CMSIS/Include/core_cm3.h ****  */
 340:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 341:Drivers/CMSIS/Include/core_cm3.h **** {
 342:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 343:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[24U];
 344:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 345:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RSERVED1[24U];
 346:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 347:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[24U];
 348:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 349:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[24U];
 350:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 351:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[56U];
 352:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 353:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[644U];
 354:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 355:Drivers/CMSIS/Include/core_cm3.h **** }  NVIC_Type;
 356:Drivers/CMSIS/Include/core_cm3.h **** 
 357:Drivers/CMSIS/Include/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 358:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 359:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 360:Drivers/CMSIS/Include/core_cm3.h **** 
 361:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 362:Drivers/CMSIS/Include/core_cm3.h **** 
 363:Drivers/CMSIS/Include/core_cm3.h **** 
 364:Drivers/CMSIS/Include/core_cm3.h **** /**
 365:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 366:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 367:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
 368:Drivers/CMSIS/Include/core_cm3.h ****   @{
 369:Drivers/CMSIS/Include/core_cm3.h ****  */
 370:Drivers/CMSIS/Include/core_cm3.h **** 
 371:Drivers/CMSIS/Include/core_cm3.h **** /**
 372:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
 373:Drivers/CMSIS/Include/core_cm3.h ****  */
 374:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 375:Drivers/CMSIS/Include/core_cm3.h **** {
 376:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 12


 377:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 378:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 379:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 380:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 381:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 382:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 383:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 384:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 385:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 386:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 387:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 388:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 389:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 390:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 391:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 392:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 393:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 394:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 395:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[5U];
 396:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 397:Drivers/CMSIS/Include/core_cm3.h **** } SCB_Type;
 398:Drivers/CMSIS/Include/core_cm3.h **** 
 399:Drivers/CMSIS/Include/core_cm3.h **** /* SCB CPUID Register Definitions */
 400:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 401:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 402:Drivers/CMSIS/Include/core_cm3.h **** 
 403:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 404:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 405:Drivers/CMSIS/Include/core_cm3.h **** 
 406:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 407:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 408:Drivers/CMSIS/Include/core_cm3.h **** 
 409:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 410:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 411:Drivers/CMSIS/Include/core_cm3.h **** 
 412:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 413:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 414:Drivers/CMSIS/Include/core_cm3.h **** 
 415:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 416:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 417:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 418:Drivers/CMSIS/Include/core_cm3.h **** 
 419:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 420:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 421:Drivers/CMSIS/Include/core_cm3.h **** 
 422:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 423:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 424:Drivers/CMSIS/Include/core_cm3.h **** 
 425:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 426:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 427:Drivers/CMSIS/Include/core_cm3.h **** 
 428:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 429:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 430:Drivers/CMSIS/Include/core_cm3.h **** 
 431:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 432:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 433:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 13


 434:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 435:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 436:Drivers/CMSIS/Include/core_cm3.h **** 
 437:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 438:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 439:Drivers/CMSIS/Include/core_cm3.h **** 
 440:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 441:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 442:Drivers/CMSIS/Include/core_cm3.h **** 
 443:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 444:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 445:Drivers/CMSIS/Include/core_cm3.h **** 
 446:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 447:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV < 0x0201U)                   /* core r2p1 */
 448:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 449:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 450:Drivers/CMSIS/Include/core_cm3.h **** 
 451:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 452:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 453:Drivers/CMSIS/Include/core_cm3.h **** #else
 454:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 455:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 456:Drivers/CMSIS/Include/core_cm3.h **** #endif
 457:Drivers/CMSIS/Include/core_cm3.h **** 
 458:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 459:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 460:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 461:Drivers/CMSIS/Include/core_cm3.h **** 
 462:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 463:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 464:Drivers/CMSIS/Include/core_cm3.h **** 
 465:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 466:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm3.h **** 
 468:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 469:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 470:Drivers/CMSIS/Include/core_cm3.h **** 
 471:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 472:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm3.h **** 
 474:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 475:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm3.h **** 
 477:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 478:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm3.h **** 
 480:Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Control Register Definitions */
 481:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 482:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 483:Drivers/CMSIS/Include/core_cm3.h **** 
 484:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 485:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 486:Drivers/CMSIS/Include/core_cm3.h **** 
 487:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 488:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm3.h **** 
 490:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configuration Control Register Definitions */
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 14


 491:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 493:Drivers/CMSIS/Include/core_cm3.h **** 
 494:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 496:Drivers/CMSIS/Include/core_cm3.h **** 
 497:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 499:Drivers/CMSIS/Include/core_cm3.h **** 
 500:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Include/core_cm3.h **** 
 503:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 505:Drivers/CMSIS/Include/core_cm3.h **** 
 506:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 508:Drivers/CMSIS/Include/core_cm3.h **** 
 509:Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 510:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 512:Drivers/CMSIS/Include/core_cm3.h **** 
 513:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 514:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm3.h **** 
 516:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 517:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm3.h **** 
 519:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 520:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm3.h **** 
 522:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 523:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm3.h **** 
 525:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 526:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm3.h **** 
 528:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 529:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm3.h **** 
 531:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 532:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm3.h **** 
 534:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 535:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm3.h **** 
 537:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 538:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 539:Drivers/CMSIS/Include/core_cm3.h **** 
 540:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 542:Drivers/CMSIS/Include/core_cm3.h **** 
 543:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 545:Drivers/CMSIS/Include/core_cm3.h **** 
 546:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 547:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 15


 548:Drivers/CMSIS/Include/core_cm3.h **** 
 549:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm3.h **** 
 552:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
 553:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 555:Drivers/CMSIS/Include/core_cm3.h **** 
 556:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 558:Drivers/CMSIS/Include/core_cm3.h **** 
 559:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 561:Drivers/CMSIS/Include/core_cm3.h **** 
 562:Drivers/CMSIS/Include/core_cm3.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 563:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 564:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm3.h **** 
 566:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 567:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 568:Drivers/CMSIS/Include/core_cm3.h **** 
 569:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 571:Drivers/CMSIS/Include/core_cm3.h **** 
 572:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 574:Drivers/CMSIS/Include/core_cm3.h **** 
 575:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 577:Drivers/CMSIS/Include/core_cm3.h **** 
 578:Drivers/CMSIS/Include/core_cm3.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 579:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 580:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm3.h **** 
 582:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 583:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm3.h **** 
 585:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 586:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm3.h **** 
 588:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 589:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm3.h **** 
 591:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 592:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm3.h **** 
 594:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 595:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm3.h **** 
 597:Drivers/CMSIS/Include/core_cm3.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 598:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm3.h **** 
 601:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 602:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm3.h **** 
 604:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 16


 605:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm3.h **** 
 607:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm3.h **** 
 610:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 611:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm3.h **** 
 613:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 614:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm3.h **** 
 616:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 617:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm3.h **** 
 620:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 621:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm3.h **** 
 623:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 624:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm3.h **** 
 626:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 627:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm3.h **** 
 630:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm3.h **** 
 633:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm3.h **** 
 636:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm3.h **** 
 639:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 640:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm3.h **** 
 642:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCB */
 643:Drivers/CMSIS/Include/core_cm3.h **** 
 644:Drivers/CMSIS/Include/core_cm3.h **** 
 645:Drivers/CMSIS/Include/core_cm3.h **** /**
 646:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 647:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 648:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 649:Drivers/CMSIS/Include/core_cm3.h ****   @{
 650:Drivers/CMSIS/Include/core_cm3.h ****  */
 651:Drivers/CMSIS/Include/core_cm3.h **** 
 652:Drivers/CMSIS/Include/core_cm3.h **** /**
 653:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 654:Drivers/CMSIS/Include/core_cm3.h ****  */
 655:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 656:Drivers/CMSIS/Include/core_cm3.h **** {
 657:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 658:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 659:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV >= 0x200U)
 660:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 661:Drivers/CMSIS/Include/core_cm3.h **** #else
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 17


 662:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 663:Drivers/CMSIS/Include/core_cm3.h **** #endif
 664:Drivers/CMSIS/Include/core_cm3.h **** } SCnSCB_Type;
 665:Drivers/CMSIS/Include/core_cm3.h **** 
 666:Drivers/CMSIS/Include/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 667:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 668:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 669:Drivers/CMSIS/Include/core_cm3.h **** 
 670:Drivers/CMSIS/Include/core_cm3.h **** /* Auxiliary Control Register Definitions */
 671:Drivers/CMSIS/Include/core_cm3.h **** 
 672:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 673:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 674:Drivers/CMSIS/Include/core_cm3.h **** 
 675:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 676:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 677:Drivers/CMSIS/Include/core_cm3.h **** 
 678:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 679:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 680:Drivers/CMSIS/Include/core_cm3.h **** 
 681:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 682:Drivers/CMSIS/Include/core_cm3.h **** 
 683:Drivers/CMSIS/Include/core_cm3.h **** 
 684:Drivers/CMSIS/Include/core_cm3.h **** /**
 685:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 686:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 687:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 688:Drivers/CMSIS/Include/core_cm3.h ****   @{
 689:Drivers/CMSIS/Include/core_cm3.h ****  */
 690:Drivers/CMSIS/Include/core_cm3.h **** 
 691:Drivers/CMSIS/Include/core_cm3.h **** /**
 692:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 693:Drivers/CMSIS/Include/core_cm3.h ****  */
 694:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 695:Drivers/CMSIS/Include/core_cm3.h **** {
 696:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 697:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 698:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 699:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 700:Drivers/CMSIS/Include/core_cm3.h **** } SysTick_Type;
 701:Drivers/CMSIS/Include/core_cm3.h **** 
 702:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 703:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 704:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 705:Drivers/CMSIS/Include/core_cm3.h **** 
 706:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 707:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 708:Drivers/CMSIS/Include/core_cm3.h **** 
 709:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 710:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 711:Drivers/CMSIS/Include/core_cm3.h **** 
 712:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 713:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 714:Drivers/CMSIS/Include/core_cm3.h **** 
 715:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Reload Register Definitions */
 716:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 717:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 718:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 18


 719:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Current Register Definitions */
 720:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 721:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 722:Drivers/CMSIS/Include/core_cm3.h **** 
 723:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Calibration Register Definitions */
 724:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 725:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 726:Drivers/CMSIS/Include/core_cm3.h **** 
 727:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 728:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 729:Drivers/CMSIS/Include/core_cm3.h **** 
 730:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 731:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 732:Drivers/CMSIS/Include/core_cm3.h **** 
 733:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 734:Drivers/CMSIS/Include/core_cm3.h **** 
 735:Drivers/CMSIS/Include/core_cm3.h **** 
 736:Drivers/CMSIS/Include/core_cm3.h **** /**
 737:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 738:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 739:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 740:Drivers/CMSIS/Include/core_cm3.h ****   @{
 741:Drivers/CMSIS/Include/core_cm3.h ****  */
 742:Drivers/CMSIS/Include/core_cm3.h **** 
 743:Drivers/CMSIS/Include/core_cm3.h **** /**
 744:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 745:Drivers/CMSIS/Include/core_cm3.h ****  */
 746:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 747:Drivers/CMSIS/Include/core_cm3.h **** {
 748:Drivers/CMSIS/Include/core_cm3.h ****   __OM  union
 749:Drivers/CMSIS/Include/core_cm3.h ****   {
 750:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 751:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 752:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 753:Drivers/CMSIS/Include/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 754:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[864U];
 755:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 756:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[15U];
 757:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 758:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[15U];
 759:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 760:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[29U];
 761:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 762:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 763:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 764:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[43U];
 765:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 766:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 767:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[6U];
 768:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 769:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 770:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 771:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 772:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 773:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 774:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 775:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 19


 776:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 777:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 778:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 779:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 780:Drivers/CMSIS/Include/core_cm3.h **** } ITM_Type;
 781:Drivers/CMSIS/Include/core_cm3.h **** 
 782:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 783:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 784:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 785:Drivers/CMSIS/Include/core_cm3.h **** 
 786:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Control Register Definitions */
 787:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 788:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 789:Drivers/CMSIS/Include/core_cm3.h **** 
 790:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 791:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 792:Drivers/CMSIS/Include/core_cm3.h **** 
 793:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 794:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 795:Drivers/CMSIS/Include/core_cm3.h **** 
 796:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 797:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 798:Drivers/CMSIS/Include/core_cm3.h **** 
 799:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 800:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 801:Drivers/CMSIS/Include/core_cm3.h **** 
 802:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 803:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 804:Drivers/CMSIS/Include/core_cm3.h **** 
 805:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 806:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 807:Drivers/CMSIS/Include/core_cm3.h **** 
 808:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 809:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 810:Drivers/CMSIS/Include/core_cm3.h **** 
 811:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 812:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 813:Drivers/CMSIS/Include/core_cm3.h **** 
 814:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Write Register Definitions */
 815:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 816:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 817:Drivers/CMSIS/Include/core_cm3.h **** 
 818:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Read Register Definitions */
 819:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 820:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 821:Drivers/CMSIS/Include/core_cm3.h **** 
 822:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 823:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 824:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 825:Drivers/CMSIS/Include/core_cm3.h **** 
 826:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Lock Status Register Definitions */
 827:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 828:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 829:Drivers/CMSIS/Include/core_cm3.h **** 
 830:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 831:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 832:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 20


 833:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 834:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 835:Drivers/CMSIS/Include/core_cm3.h **** 
 836:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 837:Drivers/CMSIS/Include/core_cm3.h **** 
 838:Drivers/CMSIS/Include/core_cm3.h **** 
 839:Drivers/CMSIS/Include/core_cm3.h **** /**
 840:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 841:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 842:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 843:Drivers/CMSIS/Include/core_cm3.h ****   @{
 844:Drivers/CMSIS/Include/core_cm3.h ****  */
 845:Drivers/CMSIS/Include/core_cm3.h **** 
 846:Drivers/CMSIS/Include/core_cm3.h **** /**
 847:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 848:Drivers/CMSIS/Include/core_cm3.h ****  */
 849:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 850:Drivers/CMSIS/Include/core_cm3.h **** {
 851:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 852:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 853:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 854:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 855:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 856:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 857:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 858:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 859:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 860:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 861:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 862:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 863:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 864:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 865:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 866:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 867:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 868:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 869:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 870:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[1U];
 871:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 872:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 873:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 874:Drivers/CMSIS/Include/core_cm3.h **** } DWT_Type;
 875:Drivers/CMSIS/Include/core_cm3.h **** 
 876:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Control Register Definitions */
 877:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 878:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 879:Drivers/CMSIS/Include/core_cm3.h **** 
 880:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 881:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 882:Drivers/CMSIS/Include/core_cm3.h **** 
 883:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 884:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 885:Drivers/CMSIS/Include/core_cm3.h **** 
 886:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 887:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 888:Drivers/CMSIS/Include/core_cm3.h **** 
 889:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 21


 890:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 891:Drivers/CMSIS/Include/core_cm3.h **** 
 892:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 893:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 894:Drivers/CMSIS/Include/core_cm3.h **** 
 895:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 896:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 897:Drivers/CMSIS/Include/core_cm3.h **** 
 898:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 899:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 900:Drivers/CMSIS/Include/core_cm3.h **** 
 901:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 902:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 903:Drivers/CMSIS/Include/core_cm3.h **** 
 904:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 905:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 906:Drivers/CMSIS/Include/core_cm3.h **** 
 907:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 908:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 909:Drivers/CMSIS/Include/core_cm3.h **** 
 910:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 911:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 912:Drivers/CMSIS/Include/core_cm3.h **** 
 913:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 914:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 915:Drivers/CMSIS/Include/core_cm3.h **** 
 916:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 917:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 918:Drivers/CMSIS/Include/core_cm3.h **** 
 919:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 920:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 921:Drivers/CMSIS/Include/core_cm3.h **** 
 922:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 923:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 924:Drivers/CMSIS/Include/core_cm3.h **** 
 925:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 926:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 927:Drivers/CMSIS/Include/core_cm3.h **** 
 928:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 929:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 930:Drivers/CMSIS/Include/core_cm3.h **** 
 931:Drivers/CMSIS/Include/core_cm3.h **** /* DWT CPI Count Register Definitions */
 932:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 933:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 934:Drivers/CMSIS/Include/core_cm3.h **** 
 935:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 936:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 937:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 938:Drivers/CMSIS/Include/core_cm3.h **** 
 939:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 940:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 941:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 942:Drivers/CMSIS/Include/core_cm3.h **** 
 943:Drivers/CMSIS/Include/core_cm3.h **** /* DWT LSU Count Register Definitions */
 944:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 945:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 946:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 22


 947:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 948:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 949:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 950:Drivers/CMSIS/Include/core_cm3.h **** 
 951:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 952:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 953:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 954:Drivers/CMSIS/Include/core_cm3.h **** 
 955:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 956:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 957:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 958:Drivers/CMSIS/Include/core_cm3.h **** 
 959:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 960:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 961:Drivers/CMSIS/Include/core_cm3.h **** 
 962:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
 963:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 964:Drivers/CMSIS/Include/core_cm3.h **** 
 965:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 966:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 967:Drivers/CMSIS/Include/core_cm3.h **** 
 968:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 969:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 970:Drivers/CMSIS/Include/core_cm3.h **** 
 971:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 972:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 973:Drivers/CMSIS/Include/core_cm3.h **** 
 974:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 975:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 976:Drivers/CMSIS/Include/core_cm3.h **** 
 977:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 978:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 979:Drivers/CMSIS/Include/core_cm3.h **** 
 980:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 981:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 982:Drivers/CMSIS/Include/core_cm3.h **** 
 983:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 984:Drivers/CMSIS/Include/core_cm3.h **** 
 985:Drivers/CMSIS/Include/core_cm3.h **** 
 986:Drivers/CMSIS/Include/core_cm3.h **** /**
 987:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 988:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 989:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 990:Drivers/CMSIS/Include/core_cm3.h ****   @{
 991:Drivers/CMSIS/Include/core_cm3.h ****  */
 992:Drivers/CMSIS/Include/core_cm3.h **** 
 993:Drivers/CMSIS/Include/core_cm3.h **** /**
 994:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 995:Drivers/CMSIS/Include/core_cm3.h ****  */
 996:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 997:Drivers/CMSIS/Include/core_cm3.h **** {
 998:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 999:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1000:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[2U];
1001:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1002:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[55U];
1003:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 23


1004:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[131U];
1005:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1006:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1007:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1008:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[759U];
1009:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1010:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1011:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1012:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[1U];
1013:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1014:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1015:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1016:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[39U];
1017:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1018:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1019:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED7[8U];
1020:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1021:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1022:Drivers/CMSIS/Include/core_cm3.h **** } TPI_Type;
1023:Drivers/CMSIS/Include/core_cm3.h **** 
1024:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1025:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1026:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1027:Drivers/CMSIS/Include/core_cm3.h **** 
1028:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1029:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1030:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1031:Drivers/CMSIS/Include/core_cm3.h **** 
1032:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
1033:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1034:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1035:Drivers/CMSIS/Include/core_cm3.h **** 
1036:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1037:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1038:Drivers/CMSIS/Include/core_cm3.h **** 
1039:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1040:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1041:Drivers/CMSIS/Include/core_cm3.h **** 
1042:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1043:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1044:Drivers/CMSIS/Include/core_cm3.h **** 
1045:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
1046:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1047:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1048:Drivers/CMSIS/Include/core_cm3.h **** 
1049:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1050:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1051:Drivers/CMSIS/Include/core_cm3.h **** 
1052:Drivers/CMSIS/Include/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1053:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1054:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1055:Drivers/CMSIS/Include/core_cm3.h **** 
1056:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1057:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1058:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1059:Drivers/CMSIS/Include/core_cm3.h **** 
1060:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 24


1061:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1062:Drivers/CMSIS/Include/core_cm3.h **** 
1063:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1064:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1065:Drivers/CMSIS/Include/core_cm3.h **** 
1066:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1067:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1068:Drivers/CMSIS/Include/core_cm3.h **** 
1069:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1070:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1071:Drivers/CMSIS/Include/core_cm3.h **** 
1072:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1073:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1074:Drivers/CMSIS/Include/core_cm3.h **** 
1075:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1076:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1077:Drivers/CMSIS/Include/core_cm3.h **** 
1078:Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1079:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1080:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1081:Drivers/CMSIS/Include/core_cm3.h **** 
1082:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1083:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1084:Drivers/CMSIS/Include/core_cm3.h **** 
1085:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1086:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1087:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1088:Drivers/CMSIS/Include/core_cm3.h **** 
1089:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1090:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1091:Drivers/CMSIS/Include/core_cm3.h **** 
1092:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1093:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1094:Drivers/CMSIS/Include/core_cm3.h **** 
1095:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1096:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1097:Drivers/CMSIS/Include/core_cm3.h **** 
1098:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1099:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1100:Drivers/CMSIS/Include/core_cm3.h **** 
1101:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1102:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1103:Drivers/CMSIS/Include/core_cm3.h **** 
1104:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1105:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1106:Drivers/CMSIS/Include/core_cm3.h **** 
1107:Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1108:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1109:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1110:Drivers/CMSIS/Include/core_cm3.h **** 
1111:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1112:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1113:Drivers/CMSIS/Include/core_cm3.h **** 
1114:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1115:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1116:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1117:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 25


1118:Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVID Register Definitions */
1119:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1120:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1121:Drivers/CMSIS/Include/core_cm3.h **** 
1122:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1123:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1124:Drivers/CMSIS/Include/core_cm3.h **** 
1125:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1126:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1127:Drivers/CMSIS/Include/core_cm3.h **** 
1128:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1129:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1130:Drivers/CMSIS/Include/core_cm3.h **** 
1131:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1132:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1133:Drivers/CMSIS/Include/core_cm3.h **** 
1134:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1135:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1136:Drivers/CMSIS/Include/core_cm3.h **** 
1137:Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1138:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1139:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1140:Drivers/CMSIS/Include/core_cm3.h **** 
1141:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1142:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1143:Drivers/CMSIS/Include/core_cm3.h **** 
1144:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1145:Drivers/CMSIS/Include/core_cm3.h **** 
1146:Drivers/CMSIS/Include/core_cm3.h **** 
1147:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1148:Drivers/CMSIS/Include/core_cm3.h **** /**
1149:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1150:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1151:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1152:Drivers/CMSIS/Include/core_cm3.h ****   @{
1153:Drivers/CMSIS/Include/core_cm3.h ****  */
1154:Drivers/CMSIS/Include/core_cm3.h **** 
1155:Drivers/CMSIS/Include/core_cm3.h **** /**
1156:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1157:Drivers/CMSIS/Include/core_cm3.h ****  */
1158:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1159:Drivers/CMSIS/Include/core_cm3.h **** {
1160:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1161:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1162:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1163:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1164:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1165:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1166:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1167:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1168:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1169:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1170:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1171:Drivers/CMSIS/Include/core_cm3.h **** } MPU_Type;
1172:Drivers/CMSIS/Include/core_cm3.h **** 
1173:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_RALIASES                  4U
1174:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 26


1175:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Type Register Definitions */
1176:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1177:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1178:Drivers/CMSIS/Include/core_cm3.h **** 
1179:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1180:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1181:Drivers/CMSIS/Include/core_cm3.h **** 
1182:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1183:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1184:Drivers/CMSIS/Include/core_cm3.h **** 
1185:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Control Register Definitions */
1186:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1187:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1188:Drivers/CMSIS/Include/core_cm3.h **** 
1189:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1190:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1191:Drivers/CMSIS/Include/core_cm3.h **** 
1192:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1193:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1194:Drivers/CMSIS/Include/core_cm3.h **** 
1195:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Number Register Definitions */
1196:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1197:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1198:Drivers/CMSIS/Include/core_cm3.h **** 
1199:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Base Address Register Definitions */
1200:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1201:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1202:Drivers/CMSIS/Include/core_cm3.h **** 
1203:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1204:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1205:Drivers/CMSIS/Include/core_cm3.h **** 
1206:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1207:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1208:Drivers/CMSIS/Include/core_cm3.h **** 
1209:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1210:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1211:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1212:Drivers/CMSIS/Include/core_cm3.h **** 
1213:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1214:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1215:Drivers/CMSIS/Include/core_cm3.h **** 
1216:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1217:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1218:Drivers/CMSIS/Include/core_cm3.h **** 
1219:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1220:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1221:Drivers/CMSIS/Include/core_cm3.h **** 
1222:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1223:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1224:Drivers/CMSIS/Include/core_cm3.h **** 
1225:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1226:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1227:Drivers/CMSIS/Include/core_cm3.h **** 
1228:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1229:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1230:Drivers/CMSIS/Include/core_cm3.h **** 
1231:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 27


1232:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1233:Drivers/CMSIS/Include/core_cm3.h **** 
1234:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1235:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1236:Drivers/CMSIS/Include/core_cm3.h **** 
1237:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1238:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1239:Drivers/CMSIS/Include/core_cm3.h **** 
1240:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_MPU */
1241:Drivers/CMSIS/Include/core_cm3.h **** #endif
1242:Drivers/CMSIS/Include/core_cm3.h **** 
1243:Drivers/CMSIS/Include/core_cm3.h **** 
1244:Drivers/CMSIS/Include/core_cm3.h **** /**
1245:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1246:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1247:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
1248:Drivers/CMSIS/Include/core_cm3.h ****   @{
1249:Drivers/CMSIS/Include/core_cm3.h ****  */
1250:Drivers/CMSIS/Include/core_cm3.h **** 
1251:Drivers/CMSIS/Include/core_cm3.h **** /**
1252:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1253:Drivers/CMSIS/Include/core_cm3.h ****  */
1254:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1255:Drivers/CMSIS/Include/core_cm3.h **** {
1256:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1257:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1258:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1259:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1260:Drivers/CMSIS/Include/core_cm3.h **** } CoreDebug_Type;
1261:Drivers/CMSIS/Include/core_cm3.h **** 
1262:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
1263:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1264:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1265:Drivers/CMSIS/Include/core_cm3.h **** 
1266:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1267:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1268:Drivers/CMSIS/Include/core_cm3.h **** 
1269:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1270:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1271:Drivers/CMSIS/Include/core_cm3.h **** 
1272:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1273:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1274:Drivers/CMSIS/Include/core_cm3.h **** 
1275:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1276:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1277:Drivers/CMSIS/Include/core_cm3.h **** 
1278:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1279:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1280:Drivers/CMSIS/Include/core_cm3.h **** 
1281:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1282:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1283:Drivers/CMSIS/Include/core_cm3.h **** 
1284:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1285:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1286:Drivers/CMSIS/Include/core_cm3.h **** 
1287:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1288:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 28


1289:Drivers/CMSIS/Include/core_cm3.h **** 
1290:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1291:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1292:Drivers/CMSIS/Include/core_cm3.h **** 
1293:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1294:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1295:Drivers/CMSIS/Include/core_cm3.h **** 
1296:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1297:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1298:Drivers/CMSIS/Include/core_cm3.h **** 
1299:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1300:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1301:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1302:Drivers/CMSIS/Include/core_cm3.h **** 
1303:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1304:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1305:Drivers/CMSIS/Include/core_cm3.h **** 
1306:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
1307:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1308:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1309:Drivers/CMSIS/Include/core_cm3.h **** 
1310:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1311:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1312:Drivers/CMSIS/Include/core_cm3.h **** 
1313:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1314:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1315:Drivers/CMSIS/Include/core_cm3.h **** 
1316:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1317:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1318:Drivers/CMSIS/Include/core_cm3.h **** 
1319:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1320:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1321:Drivers/CMSIS/Include/core_cm3.h **** 
1322:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1323:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1324:Drivers/CMSIS/Include/core_cm3.h **** 
1325:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1326:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1327:Drivers/CMSIS/Include/core_cm3.h **** 
1328:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1329:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1330:Drivers/CMSIS/Include/core_cm3.h **** 
1331:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1332:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1333:Drivers/CMSIS/Include/core_cm3.h **** 
1334:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1335:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1336:Drivers/CMSIS/Include/core_cm3.h **** 
1337:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1338:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1339:Drivers/CMSIS/Include/core_cm3.h **** 
1340:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1341:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1342:Drivers/CMSIS/Include/core_cm3.h **** 
1343:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1344:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1345:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 29


1346:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1347:Drivers/CMSIS/Include/core_cm3.h **** 
1348:Drivers/CMSIS/Include/core_cm3.h **** 
1349:Drivers/CMSIS/Include/core_cm3.h **** /**
1350:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1351:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1352:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1353:Drivers/CMSIS/Include/core_cm3.h ****   @{
1354:Drivers/CMSIS/Include/core_cm3.h ****  */
1355:Drivers/CMSIS/Include/core_cm3.h **** 
1356:Drivers/CMSIS/Include/core_cm3.h **** /**
1357:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1358:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1359:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1360:Drivers/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted value.
1361:Drivers/CMSIS/Include/core_cm3.h **** */
1362:Drivers/CMSIS/Include/core_cm3.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1363:Drivers/CMSIS/Include/core_cm3.h **** 
1364:Drivers/CMSIS/Include/core_cm3.h **** /**
1365:Drivers/CMSIS/Include/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1366:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1367:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1368:Drivers/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted bit field value.
1369:Drivers/CMSIS/Include/core_cm3.h **** */
1370:Drivers/CMSIS/Include/core_cm3.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1371:Drivers/CMSIS/Include/core_cm3.h **** 
1372:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
1373:Drivers/CMSIS/Include/core_cm3.h **** 
1374:Drivers/CMSIS/Include/core_cm3.h **** 
1375:Drivers/CMSIS/Include/core_cm3.h **** /**
1376:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1377:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1378:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1379:Drivers/CMSIS/Include/core_cm3.h ****   @{
1380:Drivers/CMSIS/Include/core_cm3.h ****  */
1381:Drivers/CMSIS/Include/core_cm3.h **** 
1382:Drivers/CMSIS/Include/core_cm3.h **** /* Memory mapping of Core Hardware */
1383:Drivers/CMSIS/Include/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1384:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1385:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1386:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1387:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1388:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1389:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1390:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1391:Drivers/CMSIS/Include/core_cm3.h **** 
1392:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1393:Drivers/CMSIS/Include/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1394:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1395:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1396:Drivers/CMSIS/Include/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1397:Drivers/CMSIS/Include/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1398:Drivers/CMSIS/Include/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1399:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1400:Drivers/CMSIS/Include/core_cm3.h **** 
1401:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1402:Drivers/CMSIS/Include/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 30


1403:Drivers/CMSIS/Include/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1404:Drivers/CMSIS/Include/core_cm3.h **** #endif
1405:Drivers/CMSIS/Include/core_cm3.h **** 
1406:Drivers/CMSIS/Include/core_cm3.h **** /*@} */
1407:Drivers/CMSIS/Include/core_cm3.h **** 
1408:Drivers/CMSIS/Include/core_cm3.h **** 
1409:Drivers/CMSIS/Include/core_cm3.h **** 
1410:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
1411:Drivers/CMSIS/Include/core_cm3.h ****  *                Hardware Abstraction Layer
1412:Drivers/CMSIS/Include/core_cm3.h ****   Core Function Interface contains:
1413:Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Functions
1414:Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Functions
1415:Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Functions
1416:Drivers/CMSIS/Include/core_cm3.h ****   - Core Register Access Functions
1417:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
1418:Drivers/CMSIS/Include/core_cm3.h **** /**
1419:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1420:Drivers/CMSIS/Include/core_cm3.h **** */
1421:Drivers/CMSIS/Include/core_cm3.h **** 
1422:Drivers/CMSIS/Include/core_cm3.h **** 
1423:Drivers/CMSIS/Include/core_cm3.h **** 
1424:Drivers/CMSIS/Include/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1425:Drivers/CMSIS/Include/core_cm3.h **** /**
1426:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1427:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1428:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1429:Drivers/CMSIS/Include/core_cm3.h ****   @{
1430:Drivers/CMSIS/Include/core_cm3.h ****  */
1431:Drivers/CMSIS/Include/core_cm3.h **** 
1432:Drivers/CMSIS/Include/core_cm3.h **** #ifdef CMSIS_NVIC_VIRTUAL
1433:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1434:Drivers/CMSIS/Include/core_cm3.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1435:Drivers/CMSIS/Include/core_cm3.h ****   #endif
1436:Drivers/CMSIS/Include/core_cm3.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1437:Drivers/CMSIS/Include/core_cm3.h **** #else
1438:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1439:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1440:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1441:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1442:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1443:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1444:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1445:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1446:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetActive              __NVIC_GetActive
1447:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1448:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1449:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1450:Drivers/CMSIS/Include/core_cm3.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1451:Drivers/CMSIS/Include/core_cm3.h **** 
1452:Drivers/CMSIS/Include/core_cm3.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1453:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1454:Drivers/CMSIS/Include/core_cm3.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1455:Drivers/CMSIS/Include/core_cm3.h ****   #endif
1456:Drivers/CMSIS/Include/core_cm3.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1457:Drivers/CMSIS/Include/core_cm3.h **** #else
1458:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetVector              __NVIC_SetVector
1459:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetVector              __NVIC_GetVector
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 31


1460:Drivers/CMSIS/Include/core_cm3.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1461:Drivers/CMSIS/Include/core_cm3.h **** 
1462:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_USER_IRQ_OFFSET          16
1463:Drivers/CMSIS/Include/core_cm3.h **** 
1464:Drivers/CMSIS/Include/core_cm3.h **** 
1465:Drivers/CMSIS/Include/core_cm3.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1466:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1467:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1468:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1469:Drivers/CMSIS/Include/core_cm3.h **** 
1470:Drivers/CMSIS/Include/core_cm3.h **** 
1471:Drivers/CMSIS/Include/core_cm3.h **** /**
1472:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Priority Grouping
1473:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1474:Drivers/CMSIS/Include/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1475:Drivers/CMSIS/Include/core_cm3.h ****            Only values from 0..7 are used.
1476:Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1477:Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1478:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1479:Drivers/CMSIS/Include/core_cm3.h ****  */
1480:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1481:Drivers/CMSIS/Include/core_cm3.h **** {
1482:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t reg_value;
1483:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1484:Drivers/CMSIS/Include/core_cm3.h **** 
1485:Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1486:Drivers/CMSIS/Include/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1487:Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  (reg_value                                   |
1488:Drivers/CMSIS/Include/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1489:Drivers/CMSIS/Include/core_cm3.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key a
1490:Drivers/CMSIS/Include/core_cm3.h ****   SCB->AIRCR =  reg_value;
1491:Drivers/CMSIS/Include/core_cm3.h **** }
1492:Drivers/CMSIS/Include/core_cm3.h **** 
1493:Drivers/CMSIS/Include/core_cm3.h **** 
1494:Drivers/CMSIS/Include/core_cm3.h **** /**
1495:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Priority Grouping
1496:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1497:Drivers/CMSIS/Include/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1498:Drivers/CMSIS/Include/core_cm3.h ****  */
1499:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1500:Drivers/CMSIS/Include/core_cm3.h **** {
1501:Drivers/CMSIS/Include/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1502:Drivers/CMSIS/Include/core_cm3.h **** }
1503:Drivers/CMSIS/Include/core_cm3.h **** 
1504:Drivers/CMSIS/Include/core_cm3.h **** 
1505:Drivers/CMSIS/Include/core_cm3.h **** /**
1506:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Enable Interrupt
1507:Drivers/CMSIS/Include/core_cm3.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1508:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1509:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1510:Drivers/CMSIS/Include/core_cm3.h ****  */
1511:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1512:Drivers/CMSIS/Include/core_cm3.h **** {
1513:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1514:Drivers/CMSIS/Include/core_cm3.h ****   {
1515:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1516:Drivers/CMSIS/Include/core_cm3.h ****   }
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 32


1517:Drivers/CMSIS/Include/core_cm3.h **** }
1518:Drivers/CMSIS/Include/core_cm3.h **** 
1519:Drivers/CMSIS/Include/core_cm3.h **** 
1520:Drivers/CMSIS/Include/core_cm3.h **** /**
1521:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Enable status
1522:Drivers/CMSIS/Include/core_cm3.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1523:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1524:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt is not enabled.
1525:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt is enabled.
1526:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1527:Drivers/CMSIS/Include/core_cm3.h ****  */
1528:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1529:Drivers/CMSIS/Include/core_cm3.h **** {
1530:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1531:Drivers/CMSIS/Include/core_cm3.h ****   {
1532:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1533:Drivers/CMSIS/Include/core_cm3.h ****   }
1534:Drivers/CMSIS/Include/core_cm3.h ****   else
1535:Drivers/CMSIS/Include/core_cm3.h ****   {
1536:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1537:Drivers/CMSIS/Include/core_cm3.h ****   }
1538:Drivers/CMSIS/Include/core_cm3.h **** }
1539:Drivers/CMSIS/Include/core_cm3.h **** 
1540:Drivers/CMSIS/Include/core_cm3.h **** 
1541:Drivers/CMSIS/Include/core_cm3.h **** /**
1542:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Disable Interrupt
1543:Drivers/CMSIS/Include/core_cm3.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1544:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1545:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1546:Drivers/CMSIS/Include/core_cm3.h ****  */
1547:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1548:Drivers/CMSIS/Include/core_cm3.h **** {
1549:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1550:Drivers/CMSIS/Include/core_cm3.h ****   {
1551:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1552:Drivers/CMSIS/Include/core_cm3.h ****     __DSB();
1553:Drivers/CMSIS/Include/core_cm3.h ****     __ISB();
1554:Drivers/CMSIS/Include/core_cm3.h ****   }
1555:Drivers/CMSIS/Include/core_cm3.h **** }
1556:Drivers/CMSIS/Include/core_cm3.h **** 
1557:Drivers/CMSIS/Include/core_cm3.h **** 
1558:Drivers/CMSIS/Include/core_cm3.h **** /**
1559:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Pending Interrupt
1560:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1561:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1562:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not pending.
1563:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is pending.
1564:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1565:Drivers/CMSIS/Include/core_cm3.h ****  */
1566:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1567:Drivers/CMSIS/Include/core_cm3.h **** {
1568:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1569:Drivers/CMSIS/Include/core_cm3.h ****   {
1570:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1571:Drivers/CMSIS/Include/core_cm3.h ****   }
1572:Drivers/CMSIS/Include/core_cm3.h ****   else
1573:Drivers/CMSIS/Include/core_cm3.h ****   {
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 33


1574:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1575:Drivers/CMSIS/Include/core_cm3.h ****   }
1576:Drivers/CMSIS/Include/core_cm3.h **** }
1577:Drivers/CMSIS/Include/core_cm3.h **** 
1578:Drivers/CMSIS/Include/core_cm3.h **** 
1579:Drivers/CMSIS/Include/core_cm3.h **** /**
1580:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Pending Interrupt
1581:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1582:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1583:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1584:Drivers/CMSIS/Include/core_cm3.h ****  */
1585:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1586:Drivers/CMSIS/Include/core_cm3.h **** {
1587:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1588:Drivers/CMSIS/Include/core_cm3.h ****   {
1589:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1590:Drivers/CMSIS/Include/core_cm3.h ****   }
1591:Drivers/CMSIS/Include/core_cm3.h **** }
1592:Drivers/CMSIS/Include/core_cm3.h **** 
1593:Drivers/CMSIS/Include/core_cm3.h **** 
1594:Drivers/CMSIS/Include/core_cm3.h **** /**
1595:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Clear Pending Interrupt
1596:Drivers/CMSIS/Include/core_cm3.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1597:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1598:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1599:Drivers/CMSIS/Include/core_cm3.h ****  */
1600:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1601:Drivers/CMSIS/Include/core_cm3.h **** {
1602:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1603:Drivers/CMSIS/Include/core_cm3.h ****   {
1604:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1605:Drivers/CMSIS/Include/core_cm3.h ****   }
1606:Drivers/CMSIS/Include/core_cm3.h **** }
1607:Drivers/CMSIS/Include/core_cm3.h **** 
1608:Drivers/CMSIS/Include/core_cm3.h **** 
1609:Drivers/CMSIS/Include/core_cm3.h **** /**
1610:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Active Interrupt
1611:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1612:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1613:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not active.
1614:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is active.
1615:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1616:Drivers/CMSIS/Include/core_cm3.h ****  */
1617:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1618:Drivers/CMSIS/Include/core_cm3.h **** {
1619:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1620:Drivers/CMSIS/Include/core_cm3.h ****   {
1621:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1622:Drivers/CMSIS/Include/core_cm3.h ****   }
1623:Drivers/CMSIS/Include/core_cm3.h ****   else
1624:Drivers/CMSIS/Include/core_cm3.h ****   {
1625:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1626:Drivers/CMSIS/Include/core_cm3.h ****   }
1627:Drivers/CMSIS/Include/core_cm3.h **** }
1628:Drivers/CMSIS/Include/core_cm3.h **** 
1629:Drivers/CMSIS/Include/core_cm3.h **** 
1630:Drivers/CMSIS/Include/core_cm3.h **** /**
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 34


1631:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Interrupt Priority
1632:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1633:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1634:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1635:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1636:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]  priority  Priority to set.
1637:Drivers/CMSIS/Include/core_cm3.h ****   \note    The priority cannot be set for every processor exception.
1638:Drivers/CMSIS/Include/core_cm3.h ****  */
1639:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
  73              		.loc 2 1639 22 view .LVU10
  74              	.LBB19:
1640:Drivers/CMSIS/Include/core_cm3.h **** {
1641:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
  75              		.loc 2 1641 3 view .LVU11
1642:Drivers/CMSIS/Include/core_cm3.h ****   {
1643:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
  76              		.loc 2 1643 5 view .LVU12
  77              		.loc 2 1643 46 is_stmt 0 view .LVU13
  78 0016 A24B     		ldr	r3, .L22+24
  79 0018 0020     		movs	r0, #0
  80 001a 83F81F03 		strb	r0, [r3, #799]
  81              	.LVL5:
  82              		.loc 2 1643 46 view .LVU14
  83              	.LBE19:
  84              	.LBE18:
  48:Core/Src/hw_i2c.c ****     NVIC_SetPriority(I2C1_ER_IRQn, I2C_ER_IRQ_PRIORITY);
  85              		.loc 1 48 5 is_stmt 1 view .LVU15
  86              	.LBB20:
  87              	.LBI20:
1511:Drivers/CMSIS/Include/core_cm3.h **** {
  88              		.loc 2 1511 22 view .LVU16
  89              	.LBB21:
1513:Drivers/CMSIS/Include/core_cm3.h ****   {
  90              		.loc 2 1513 3 view .LVU17
1515:Drivers/CMSIS/Include/core_cm3.h ****   }
  91              		.loc 2 1515 5 view .LVU18
1515:Drivers/CMSIS/Include/core_cm3.h ****   }
  92              		.loc 2 1515 43 is_stmt 0 view .LVU19
  93 001e 4FF00044 		mov	r4, #-2147483648
  94 0022 1C60     		str	r4, [r3]
  95              	.LVL6:
1515:Drivers/CMSIS/Include/core_cm3.h ****   }
  96              		.loc 2 1515 43 view .LVU20
  97              	.LBE21:
  98              	.LBE20:
  49:Core/Src/hw_i2c.c ****     NVIC_EnableIRQ(I2C1_ER_IRQn);
  99              		.loc 1 49 5 is_stmt 1 view .LVU21
 100              	.LBB22:
 101              	.LBI22:
1639:Drivers/CMSIS/Include/core_cm3.h **** {
 102              		.loc 2 1639 22 view .LVU22
 103              	.LBB23:
1641:Drivers/CMSIS/Include/core_cm3.h ****   {
 104              		.loc 2 1641 3 view .LVU23
 105              		.loc 2 1643 5 view .LVU24
 106              		.loc 2 1643 46 is_stmt 0 view .LVU25
 107 0024 83F82003 		strb	r0, [r3, #800]
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 35


 108              	.LVL7:
 109              		.loc 2 1643 46 view .LVU26
 110              	.LBE23:
 111              	.LBE22:
  50:Core/Src/hw_i2c.c ****     RCC->APB1ENR |= RCC_APB1ENR_I2C1EN; // Enable the I2C clock
 112              		.loc 1 50 5 is_stmt 1 view .LVU27
 113              	.LBB24:
 114              	.LBI24:
1511:Drivers/CMSIS/Include/core_cm3.h **** {
 115              		.loc 2 1511 22 view .LVU28
 116              	.LBB25:
1513:Drivers/CMSIS/Include/core_cm3.h ****   {
 117              		.loc 2 1513 3 view .LVU29
1515:Drivers/CMSIS/Include/core_cm3.h ****   }
 118              		.loc 2 1515 5 view .LVU30
1515:Drivers/CMSIS/Include/core_cm3.h ****   }
 119              		.loc 2 1515 43 is_stmt 0 view .LVU31
 120 0028 0120     		movs	r0, #1
 121 002a 5860     		str	r0, [r3, #4]
 122              	.LVL8:
1515:Drivers/CMSIS/Include/core_cm3.h ****   }
 123              		.loc 2 1515 43 view .LVU32
 124              	.LBE25:
 125              	.LBE24:
  51:Core/Src/hw_i2c.c ****     if (remap)
 126              		.loc 1 51 5 is_stmt 1 view .LVU33
  51:Core/Src/hw_i2c.c ****     if (remap)
 127              		.loc 1 51 8 is_stmt 0 view .LVU34
 128 002c 9D48     		ldr	r0, .L22+28
 129 002e C369     		ldr	r3, [r0, #28]
  51:Core/Src/hw_i2c.c ****     if (remap)
 130              		.loc 1 51 18 view .LVU35
 131 0030 43F40013 		orr	r3, r3, #2097152
 132 0034 C361     		str	r3, [r0, #28]
  52:Core/Src/hw_i2c.c ****     { // Set the pin remap for i2c1 if requested
 133              		.loc 1 52 5 is_stmt 1 view .LVU36
  52:Core/Src/hw_i2c.c ****     { // Set the pin remap for i2c1 if requested
 134              		.loc 1 52 8 is_stmt 0 view .LVU37
 135 0036 82B1     		cbz	r2, .L5
  54:Core/Src/hw_i2c.c ****       /* Setup the GPIO pins */
 136              		.loc 1 54 7 is_stmt 1 view .LVU38
  54:Core/Src/hw_i2c.c ****       /* Setup the GPIO pins */
 137              		.loc 1 54 11 is_stmt 0 view .LVU39
 138 0038 9B4A     		ldr	r2, .L22+32
 139              	.LVL9:
  54:Core/Src/hw_i2c.c ****       /* Setup the GPIO pins */
 140              		.loc 1 54 11 view .LVU40
 141 003a 5368     		ldr	r3, [r2, #4]
  54:Core/Src/hw_i2c.c ****       /* Setup the GPIO pins */
 142              		.loc 1 54 18 view .LVU41
 143 003c 43F00203 		orr	r3, r3, #2
 144 0040 5360     		str	r3, [r2, #4]
  56:Core/Src/hw_i2c.c ****       pin_i2c_scl.pin = I2C1_SCL_PIN_REMAP;
 145              		.loc 1 56 7 is_stmt 1 view .LVU42
  56:Core/Src/hw_i2c.c ****       pin_i2c_scl.pin = I2C1_SCL_PIN_REMAP;
 146              		.loc 1 56 24 is_stmt 0 view .LVU43
 147 0042 4223     		movs	r3, #66
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 36


 148 0044 8DF81030 		strb	r3, [sp, #16]
  57:Core/Src/hw_i2c.c ****       pin_i2c_sda.port = I2C1_SDA_PORT_REMAP;
 149              		.loc 1 57 7 is_stmt 1 view .LVU44
  57:Core/Src/hw_i2c.c ****       pin_i2c_sda.port = I2C1_SDA_PORT_REMAP;
 150              		.loc 1 57 23 is_stmt 0 view .LVU45
 151 0048 0822     		movs	r2, #8
 152 004a 8DF81120 		strb	r2, [sp, #17]
  58:Core/Src/hw_i2c.c ****       pin_i2c_sda.pin = I2C1_SDA_PIN_REMAP;
 153              		.loc 1 58 7 is_stmt 1 view .LVU46
  58:Core/Src/hw_i2c.c ****       pin_i2c_sda.pin = I2C1_SDA_PIN_REMAP;
 154              		.loc 1 58 24 is_stmt 0 view .LVU47
 155 004e 8DF80430 		strb	r3, [sp, #4]
  59:Core/Src/hw_i2c.c ****     }
 156              		.loc 1 59 7 is_stmt 1 view .LVU48
  59:Core/Src/hw_i2c.c ****     }
 157              		.loc 1 59 23 is_stmt 0 view .LVU49
 158 0052 0923     		movs	r3, #9
 159 0054 8DF80530 		strb	r3, [sp, #5]
 160 0058 2DE0     		b	.L6
 161              	.LVL10:
 162              	.L5:
  63:Core/Src/hw_i2c.c ****       /* Setup the GPIO pins */
 163              		.loc 1 63 7 is_stmt 1 view .LVU50
  63:Core/Src/hw_i2c.c ****       /* Setup the GPIO pins */
 164              		.loc 1 63 11 is_stmt 0 view .LVU51
 165 005a 934A     		ldr	r2, .L22+32
 166              	.LVL11:
  63:Core/Src/hw_i2c.c ****       /* Setup the GPIO pins */
 167              		.loc 1 63 11 view .LVU52
 168 005c 5368     		ldr	r3, [r2, #4]
  63:Core/Src/hw_i2c.c ****       /* Setup the GPIO pins */
 169              		.loc 1 63 18 view .LVU53
 170 005e 23F00203 		bic	r3, r3, #2
 171 0062 5360     		str	r3, [r2, #4]
  65:Core/Src/hw_i2c.c ****       pin_i2c_scl.pin = I2C1_SCL_PIN_DEFAULT;
 172              		.loc 1 65 7 is_stmt 1 view .LVU54
  65:Core/Src/hw_i2c.c ****       pin_i2c_scl.pin = I2C1_SCL_PIN_DEFAULT;
 173              		.loc 1 65 24 is_stmt 0 view .LVU55
 174 0064 4223     		movs	r3, #66
 175 0066 8DF81030 		strb	r3, [sp, #16]
  66:Core/Src/hw_i2c.c ****       pin_i2c_sda.port = I2C1_SDA_PORT_DEFAULT;
 176              		.loc 1 66 7 is_stmt 1 view .LVU56
  66:Core/Src/hw_i2c.c ****       pin_i2c_sda.port = I2C1_SDA_PORT_DEFAULT;
 177              		.loc 1 66 23 is_stmt 0 view .LVU57
 178 006a 0622     		movs	r2, #6
 179 006c 8DF81120 		strb	r2, [sp, #17]
  67:Core/Src/hw_i2c.c ****       pin_i2c_sda.pin = I2C1_SDA_PIN_DEFAULT;
 180              		.loc 1 67 7 is_stmt 1 view .LVU58
  67:Core/Src/hw_i2c.c ****       pin_i2c_sda.pin = I2C1_SDA_PIN_DEFAULT;
 181              		.loc 1 67 24 is_stmt 0 view .LVU59
 182 0070 8DF80430 		strb	r3, [sp, #4]
  68:Core/Src/hw_i2c.c ****     }
 183              		.loc 1 68 7 is_stmt 1 view .LVU60
  68:Core/Src/hw_i2c.c ****     }
 184              		.loc 1 68 23 is_stmt 0 view .LVU61
 185 0074 0723     		movs	r3, #7
 186 0076 8DF80530 		strb	r3, [sp, #5]
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 37


 187 007a 1CE0     		b	.L6
 188              	.LVL12:
 189              	.L3:
  72:Core/Src/hw_i2c.c ****     /* register interrupt handlers */
 190              		.loc 1 72 5 is_stmt 1 view .LVU62
  72:Core/Src/hw_i2c.c ****     /* register interrupt handlers */
 191              		.loc 1 72 10 is_stmt 0 view .LVU63
 192 007c 864B     		ldr	r3, .L22+16
 193 007e 8B4A     		ldr	r2, .L22+36
 194              	.LVL13:
  72:Core/Src/hw_i2c.c ****     /* register interrupt handlers */
 195              		.loc 1 72 10 view .LVU64
 196 0080 1A60     		str	r2, [r3]
  74:Core/Src/hw_i2c.c ****     NVIC_EnableIRQ(I2C2_EV_IRQn);
 197              		.loc 1 74 5 is_stmt 1 view .LVU65
 198              	.LVL14:
 199              	.LBB26:
 200              	.LBI26:
1639:Drivers/CMSIS/Include/core_cm3.h **** {
 201              		.loc 2 1639 22 view .LVU66
 202              	.LBB27:
1641:Drivers/CMSIS/Include/core_cm3.h ****   {
 203              		.loc 2 1641 3 view .LVU67
 204              		.loc 2 1643 5 view .LVU68
 205              		.loc 2 1643 46 is_stmt 0 view .LVU69
 206 0082 874B     		ldr	r3, .L22+24
 207 0084 0022     		movs	r2, #0
 208 0086 83F82123 		strb	r2, [r3, #801]
 209              	.LVL15:
 210              		.loc 2 1643 46 view .LVU70
 211              	.LBE27:
 212              	.LBE26:
  75:Core/Src/hw_i2c.c ****     NVIC_SetPriority(I2C2_ER_IRQn, I2C_ER_IRQ_PRIORITY);
 213              		.loc 1 75 5 is_stmt 1 view .LVU71
 214              	.LBB28:
 215              	.LBI28:
1511:Drivers/CMSIS/Include/core_cm3.h **** {
 216              		.loc 2 1511 22 view .LVU72
 217              	.LBB29:
1513:Drivers/CMSIS/Include/core_cm3.h ****   {
 218              		.loc 2 1513 3 view .LVU73
1515:Drivers/CMSIS/Include/core_cm3.h ****   }
 219              		.loc 2 1515 5 view .LVU74
1515:Drivers/CMSIS/Include/core_cm3.h ****   }
 220              		.loc 2 1515 43 is_stmt 0 view .LVU75
 221 008a 0220     		movs	r0, #2
 222              	.LVL16:
1515:Drivers/CMSIS/Include/core_cm3.h ****   }
 223              		.loc 2 1515 43 view .LVU76
 224 008c 5860     		str	r0, [r3, #4]
 225              	.LVL17:
1515:Drivers/CMSIS/Include/core_cm3.h ****   }
 226              		.loc 2 1515 43 view .LVU77
 227              	.LBE29:
 228              	.LBE28:
  76:Core/Src/hw_i2c.c ****     NVIC_EnableIRQ(I2C2_ER_IRQn);
 229              		.loc 1 76 5 is_stmt 1 view .LVU78
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 38


 230              	.LBB30:
 231              	.LBI30:
1639:Drivers/CMSIS/Include/core_cm3.h **** {
 232              		.loc 2 1639 22 view .LVU79
 233              	.LBB31:
1641:Drivers/CMSIS/Include/core_cm3.h ****   {
 234              		.loc 2 1641 3 view .LVU80
 235              		.loc 2 1643 5 view .LVU81
 236              		.loc 2 1643 46 is_stmt 0 view .LVU82
 237 008e 83F82223 		strb	r2, [r3, #802]
 238              	.LVL18:
 239              		.loc 2 1643 46 view .LVU83
 240              	.LBE31:
 241              	.LBE30:
  77:Core/Src/hw_i2c.c ****     RCC->APB1ENR |= RCC_APB1ENR_I2C2EN; // Enable the I2C clock
 242              		.loc 1 77 5 is_stmt 1 view .LVU84
 243              	.LBB32:
 244              	.LBI32:
1511:Drivers/CMSIS/Include/core_cm3.h **** {
 245              		.loc 2 1511 22 view .LVU85
 246              	.LBB33:
1513:Drivers/CMSIS/Include/core_cm3.h ****   {
 247              		.loc 2 1513 3 view .LVU86
1515:Drivers/CMSIS/Include/core_cm3.h ****   }
 248              		.loc 2 1515 5 view .LVU87
1515:Drivers/CMSIS/Include/core_cm3.h ****   }
 249              		.loc 2 1515 43 is_stmt 0 view .LVU88
 250 0092 0422     		movs	r2, #4
 251 0094 5A60     		str	r2, [r3, #4]
 252              	.LVL19:
1515:Drivers/CMSIS/Include/core_cm3.h ****   }
 253              		.loc 2 1515 43 view .LVU89
 254              	.LBE33:
 255              	.LBE32:
  78:Core/Src/hw_i2c.c ****     /* Setup the GPIO pins */
 256              		.loc 1 78 5 is_stmt 1 view .LVU90
  78:Core/Src/hw_i2c.c ****     /* Setup the GPIO pins */
 257              		.loc 1 78 8 is_stmt 0 view .LVU91
 258 0096 834A     		ldr	r2, .L22+28
 259 0098 D369     		ldr	r3, [r2, #28]
  78:Core/Src/hw_i2c.c ****     /* Setup the GPIO pins */
 260              		.loc 1 78 18 view .LVU92
 261 009a 43F48003 		orr	r3, r3, #4194304
 262 009e D361     		str	r3, [r2, #28]
  80:Core/Src/hw_i2c.c ****     pin_i2c_scl.pin = I2C2_SCL_PIN_DEFAULT;
 263              		.loc 1 80 5 is_stmt 1 view .LVU93
  80:Core/Src/hw_i2c.c ****     pin_i2c_scl.pin = I2C2_SCL_PIN_DEFAULT;
 264              		.loc 1 80 22 is_stmt 0 view .LVU94
 265 00a0 4223     		movs	r3, #66
 266 00a2 8DF81030 		strb	r3, [sp, #16]
  81:Core/Src/hw_i2c.c ****     pin_i2c_sda.port = I2C2_SDA_PORT_DEFAULT;
 267              		.loc 1 81 5 is_stmt 1 view .LVU95
  81:Core/Src/hw_i2c.c ****     pin_i2c_sda.port = I2C2_SDA_PORT_DEFAULT;
 268              		.loc 1 81 21 is_stmt 0 view .LVU96
 269 00a6 0A22     		movs	r2, #10
 270 00a8 8DF81120 		strb	r2, [sp, #17]
  82:Core/Src/hw_i2c.c ****     pin_i2c_sda.pin = I2C2_SDA_PIN_DEFAULT;
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 39


 271              		.loc 1 82 5 is_stmt 1 view .LVU97
  82:Core/Src/hw_i2c.c ****     pin_i2c_sda.pin = I2C2_SDA_PIN_DEFAULT;
 272              		.loc 1 82 22 is_stmt 0 view .LVU98
 273 00ac 8DF80430 		strb	r3, [sp, #4]
  83:Core/Src/hw_i2c.c ****     break;
 274              		.loc 1 83 5 is_stmt 1 view .LVU99
  83:Core/Src/hw_i2c.c ****     break;
 275              		.loc 1 83 21 is_stmt 0 view .LVU100
 276 00b0 0B23     		movs	r3, #11
 277 00b2 8DF80530 		strb	r3, [sp, #5]
  84:Core/Src/hw_i2c.c ****   default:
 278              		.loc 1 84 5 is_stmt 1 view .LVU101
 279              	.L6:
  87:Core/Src/hw_i2c.c ****   }
 280              		.loc 1 87 5 view .LVU102
  91:Core/Src/hw_i2c.c **** 
 281              		.loc 1 91 3 view .LVU103
  91:Core/Src/hw_i2c.c **** 
 282              		.loc 1 91 7 is_stmt 0 view .LVU104
 283 00b6 784B     		ldr	r3, .L22+16
 284 00b8 1C68     		ldr	r4, [r3]
 285 00ba 2368     		ldr	r3, [r4]
  91:Core/Src/hw_i2c.c **** 
 286              		.loc 1 91 13 view .LVU105
 287 00bc 23F00103 		bic	r3, r3, #1
 288 00c0 2360     		str	r3, [r4]
  94:Core/Src/hw_i2c.c ****   i2cx->CR2 &= ~I2C_CR2_ITBUFEN; // Disable TX buffer interrupt
 289              		.loc 1 94 3 is_stmt 1 view .LVU106
  94:Core/Src/hw_i2c.c ****   i2cx->CR2 &= ~I2C_CR2_ITBUFEN; // Disable TX buffer interrupt
 290              		.loc 1 94 7 is_stmt 0 view .LVU107
 291 00c2 6368     		ldr	r3, [r4, #4]
  94:Core/Src/hw_i2c.c ****   i2cx->CR2 &= ~I2C_CR2_ITBUFEN; // Disable TX buffer interrupt
 292              		.loc 1 94 13 view .LVU108
 293 00c4 23F40063 		bic	r3, r3, #2048
 294 00c8 6360     		str	r3, [r4, #4]
  95:Core/Src/hw_i2c.c ****   i2cx->CR2 |= I2C_CR2_ITEVTEN;  // Enable event interrupt
 295              		.loc 1 95 3 is_stmt 1 view .LVU109
  95:Core/Src/hw_i2c.c ****   i2cx->CR2 |= I2C_CR2_ITEVTEN;  // Enable event interrupt
 296              		.loc 1 95 7 is_stmt 0 view .LVU110
 297 00ca 6368     		ldr	r3, [r4, #4]
  95:Core/Src/hw_i2c.c ****   i2cx->CR2 |= I2C_CR2_ITEVTEN;  // Enable event interrupt
 298              		.loc 1 95 13 view .LVU111
 299 00cc 23F48063 		bic	r3, r3, #1024
 300 00d0 6360     		str	r3, [r4, #4]
  96:Core/Src/hw_i2c.c ****   i2cx->CR2 |= I2C_CR2_ITERREN;  // Enable error interrupt
 301              		.loc 1 96 3 is_stmt 1 view .LVU112
  96:Core/Src/hw_i2c.c ****   i2cx->CR2 |= I2C_CR2_ITERREN;  // Enable error interrupt
 302              		.loc 1 96 7 is_stmt 0 view .LVU113
 303 00d2 6368     		ldr	r3, [r4, #4]
  96:Core/Src/hw_i2c.c ****   i2cx->CR2 |= I2C_CR2_ITERREN;  // Enable error interrupt
 304              		.loc 1 96 13 view .LVU114
 305 00d4 43F40073 		orr	r3, r3, #512
 306 00d8 6360     		str	r3, [r4, #4]
  97:Core/Src/hw_i2c.c ****   i2cx->CR2 &= ~I2C_CR2_FREQ;    // Clear then Set APB bus frequency
 307              		.loc 1 97 3 is_stmt 1 view .LVU115
  97:Core/Src/hw_i2c.c ****   i2cx->CR2 &= ~I2C_CR2_FREQ;    // Clear then Set APB bus frequency
 308              		.loc 1 97 7 is_stmt 0 view .LVU116
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 40


 309 00da 6368     		ldr	r3, [r4, #4]
  97:Core/Src/hw_i2c.c ****   i2cx->CR2 &= ~I2C_CR2_FREQ;    // Clear then Set APB bus frequency
 310              		.loc 1 97 13 view .LVU117
 311 00dc 43F48073 		orr	r3, r3, #256
 312 00e0 6360     		str	r3, [r4, #4]
  98:Core/Src/hw_i2c.c ****   switch (RCC->CFGR & RCC_CFGR_PPRE2)
 313              		.loc 1 98 3 is_stmt 1 view .LVU118
  98:Core/Src/hw_i2c.c ****   switch (RCC->CFGR & RCC_CFGR_PPRE2)
 314              		.loc 1 98 7 is_stmt 0 view .LVU119
 315 00e2 6368     		ldr	r3, [r4, #4]
  98:Core/Src/hw_i2c.c ****   switch (RCC->CFGR & RCC_CFGR_PPRE2)
 316              		.loc 1 98 13 view .LVU120
 317 00e4 23F03F03 		bic	r3, r3, #63
 318 00e8 6360     		str	r3, [r4, #4]
  99:Core/Src/hw_i2c.c ****   {
 319              		.loc 1 99 3 is_stmt 1 view .LVU121
  99:Core/Src/hw_i2c.c ****   {
 320              		.loc 1 99 14 is_stmt 0 view .LVU122
 321 00ea 6E4B     		ldr	r3, .L22+28
 322 00ec 5B68     		ldr	r3, [r3, #4]
  99:Core/Src/hw_i2c.c ****   {
 323              		.loc 1 99 21 view .LVU123
 324 00ee 03F46053 		and	r3, r3, #14336
  99:Core/Src/hw_i2c.c ****   {
 325              		.loc 1 99 3 view .LVU124
 326 00f2 B3F5405F 		cmp	r3, #12288
 327 00f6 2AD0     		beq	.L7
 328 00f8 0FD8     		bhi	.L8
 329 00fa B3F5005F 		cmp	r3, #8192
 330 00fe 30D0     		beq	.L9
 331 0100 B3F5205F 		cmp	r3, #10240
 332 0104 37D1     		bne	.L11
 108:Core/Src/hw_i2c.c ****     break;
 333              		.loc 1 108 5 is_stmt 1 view .LVU125
 108:Core/Src/hw_i2c.c ****     break;
 334              		.loc 1 108 9 is_stmt 0 view .LVU126
 335 0106 6368     		ldr	r3, [r4, #4]
 108:Core/Src/hw_i2c.c ****     break;
 336              		.loc 1 108 18 view .LVU127
 337 0108 694A     		ldr	r2, .L22+40
 338 010a 1268     		ldr	r2, [r2]
 339 010c 6948     		ldr	r0, .L22+44
 340 010e A0FB0202 		umull	r0, r2, r0, r2
 108:Core/Src/hw_i2c.c ****     break;
 341              		.loc 1 108 15 view .LVU128
 342 0112 43EA1253 		orr	r3, r3, r2, lsr #20
 343 0116 6360     		str	r3, [r4, #4]
 109:Core/Src/hw_i2c.c ****   case RCC_CFGR_PPRE2_DIV2:
 344              		.loc 1 109 5 is_stmt 1 view .LVU129
 345 0118 0BE0     		b	.L12
 346              	.L8:
  99:Core/Src/hw_i2c.c ****   {
 347              		.loc 1 99 3 is_stmt 0 view .LVU130
 348 011a B3F5605F 		cmp	r3, #14336
 349 011e 2AD1     		bne	.L11
 102:Core/Src/hw_i2c.c ****     break;
 350              		.loc 1 102 5 is_stmt 1 view .LVU131
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 41


 102:Core/Src/hw_i2c.c ****     break;
 351              		.loc 1 102 9 is_stmt 0 view .LVU132
 352 0120 6368     		ldr	r3, [r4, #4]
 102:Core/Src/hw_i2c.c ****     break;
 353              		.loc 1 102 18 view .LVU133
 354 0122 634A     		ldr	r2, .L22+40
 355 0124 1268     		ldr	r2, [r2]
 356 0126 6348     		ldr	r0, .L22+44
 357 0128 A0FB0202 		umull	r0, r2, r0, r2
 102:Core/Src/hw_i2c.c ****     break;
 358              		.loc 1 102 15 view .LVU134
 359 012c 43EA9253 		orr	r3, r3, r2, lsr #22
 360 0130 6360     		str	r3, [r4, #4]
 103:Core/Src/hw_i2c.c ****   case RCC_CFGR_PPRE2_DIV8:
 361              		.loc 1 103 5 is_stmt 1 view .LVU135
 362              	.L12:
 120:Core/Src/hw_i2c.c ****   i2cx->TRISE &= ~I2C_TRISE_TRISE;
 363              		.loc 1 120 3 view .LVU136
 120:Core/Src/hw_i2c.c ****   i2cx->TRISE &= ~I2C_TRISE_TRISE;
 364              		.loc 1 120 6 is_stmt 0 view .LVU137
 365 0132 5C4A     		ldr	r2, .L22+28
 366 0134 9369     		ldr	r3, [r2, #24]
 120:Core/Src/hw_i2c.c ****   i2cx->TRISE &= ~I2C_TRISE_TRISE;
 367              		.loc 1 120 16 view .LVU138
 368 0136 43F00903 		orr	r3, r3, #9
 369 013a 9361     		str	r3, [r2, #24]
 121:Core/Src/hw_i2c.c ****   switch (spd)
 370              		.loc 1 121 3 is_stmt 1 view .LVU139
 121:Core/Src/hw_i2c.c ****   switch (spd)
 371              		.loc 1 121 7 is_stmt 0 view .LVU140
 372 013c 236A     		ldr	r3, [r4, #32]
 121:Core/Src/hw_i2c.c ****   switch (spd)
 373              		.loc 1 121 15 view .LVU141
 374 013e 23F03F03 		bic	r3, r3, #63
 375 0142 2362     		str	r3, [r4, #32]
 122:Core/Src/hw_i2c.c ****   {
 376              		.loc 1 122 3 is_stmt 1 view .LVU142
 377 0144 09B3     		cbz	r1, .L13
 378 0146 0129     		cmp	r1, #1
 379 0148 5AD0     		beq	.L14
 380 014a 0120     		movs	r0, #1
 381 014c 5EE7     		b	.L1
 382              	.L7:
 105:Core/Src/hw_i2c.c ****     break;
 383              		.loc 1 105 5 view .LVU143
 105:Core/Src/hw_i2c.c ****     break;
 384              		.loc 1 105 9 is_stmt 0 view .LVU144
 385 014e 6368     		ldr	r3, [r4, #4]
 105:Core/Src/hw_i2c.c ****     break;
 386              		.loc 1 105 18 view .LVU145
 387 0150 574A     		ldr	r2, .L22+40
 388 0152 1268     		ldr	r2, [r2]
 389 0154 5748     		ldr	r0, .L22+44
 390 0156 A0FB0202 		umull	r0, r2, r0, r2
 105:Core/Src/hw_i2c.c ****     break;
 391              		.loc 1 105 15 view .LVU146
 392 015a 43EA5253 		orr	r3, r3, r2, lsr #21
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 42


 393 015e 6360     		str	r3, [r4, #4]
 106:Core/Src/hw_i2c.c ****   case RCC_CFGR_PPRE2_DIV4:
 394              		.loc 1 106 5 is_stmt 1 view .LVU147
 395 0160 E7E7     		b	.L12
 396              	.L9:
 111:Core/Src/hw_i2c.c ****     break;
 397              		.loc 1 111 5 view .LVU148
 111:Core/Src/hw_i2c.c ****     break;
 398              		.loc 1 111 9 is_stmt 0 view .LVU149
 399 0162 6368     		ldr	r3, [r4, #4]
 111:Core/Src/hw_i2c.c ****     break;
 400              		.loc 1 111 18 view .LVU150
 401 0164 524A     		ldr	r2, .L22+40
 402 0166 1268     		ldr	r2, [r2]
 403 0168 5248     		ldr	r0, .L22+44
 404 016a A0FB0202 		umull	r0, r2, r0, r2
 111:Core/Src/hw_i2c.c ****     break;
 405              		.loc 1 111 15 view .LVU151
 406 016e 43EAD243 		orr	r3, r3, r2, lsr #19
 407 0172 6360     		str	r3, [r4, #4]
 112:Core/Src/hw_i2c.c ****   default:
 408              		.loc 1 112 5 is_stmt 1 view .LVU152
 409 0174 DDE7     		b	.L12
 410              	.L11:
 114:Core/Src/hw_i2c.c ****     break;
 411              		.loc 1 114 5 view .LVU153
 114:Core/Src/hw_i2c.c ****     break;
 412              		.loc 1 114 9 is_stmt 0 view .LVU154
 413 0176 6368     		ldr	r3, [r4, #4]
 114:Core/Src/hw_i2c.c ****     break;
 414              		.loc 1 114 18 view .LVU155
 415 0178 4D4A     		ldr	r2, .L22+40
 416 017a 1268     		ldr	r2, [r2]
 417 017c 4D48     		ldr	r0, .L22+44
 418 017e A0FB0202 		umull	r0, r2, r0, r2
 114:Core/Src/hw_i2c.c ****     break;
 419              		.loc 1 114 15 view .LVU156
 420 0182 43EA9243 		orr	r3, r3, r2, lsr #18
 421 0186 6360     		str	r3, [r4, #4]
 115:Core/Src/hw_i2c.c ****   }
 422              		.loc 1 115 5 is_stmt 1 view .LVU157
 423 0188 D3E7     		b	.L12
 424              	.L13:
 125:Core/Src/hw_i2c.c ****     i2cx->CCR = (uint32_t)(5.0 * ((float)(i2cx->CR2 | I2C_CR2_FREQ))); // Set clock for 100kHz
 425              		.loc 1 125 5 view .LVU158
 125:Core/Src/hw_i2c.c ****     i2cx->CCR = (uint32_t)(5.0 * ((float)(i2cx->CR2 | I2C_CR2_FREQ))); // Set clock for 100kHz
 426              		.loc 1 125 9 is_stmt 0 view .LVU159
 427 018a E369     		ldr	r3, [r4, #28]
 125:Core/Src/hw_i2c.c ****     i2cx->CCR = (uint32_t)(5.0 * ((float)(i2cx->CR2 | I2C_CR2_FREQ))); // Set clock for 100kHz
 428              		.loc 1 125 15 view .LVU160
 429 018c 23F40043 		bic	r3, r3, #32768
 430 0190 E361     		str	r3, [r4, #28]
 126:Core/Src/hw_i2c.c ****     i2cx->TRISE |= 0x25;
 431              		.loc 1 126 5 is_stmt 1 view .LVU161
 126:Core/Src/hw_i2c.c ****     i2cx->TRISE |= 0x25;
 432              		.loc 1 126 47 is_stmt 0 view .LVU162
 433 0192 6068     		ldr	r0, [r4, #4]
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 43


 126:Core/Src/hw_i2c.c ****     i2cx->TRISE |= 0x25;
 434              		.loc 1 126 35 view .LVU163
 435 0194 40F03F00 		orr	r0, r0, #63
 436 0198 FFF7FEFF 		bl	__aeabi_ui2f
 437              	.LVL20:
 126:Core/Src/hw_i2c.c ****     i2cx->TRISE |= 0x25;
 438              		.loc 1 126 35 view .LVU164
 439 019c FFF7FEFF 		bl	__aeabi_f2d
 440              	.LVL21:
 126:Core/Src/hw_i2c.c ****     i2cx->TRISE |= 0x25;
 441              		.loc 1 126 32 view .LVU165
 442 01a0 0022     		movs	r2, #0
 443 01a2 454B     		ldr	r3, .L22+48
 444 01a4 FFF7FEFF 		bl	__aeabi_dmul
 445              	.LVL22:
 126:Core/Src/hw_i2c.c ****     i2cx->TRISE |= 0x25;
 446              		.loc 1 126 17 view .LVU166
 447 01a8 FFF7FEFF 		bl	__aeabi_d2uiz
 448              	.LVL23:
 126:Core/Src/hw_i2c.c ****     i2cx->TRISE |= 0x25;
 449              		.loc 1 126 15 view .LVU167
 450 01ac E061     		str	r0, [r4, #28]
 127:Core/Src/hw_i2c.c ****     //i2cx->TRISE |= ((uint32_t)(i2cx->CR2 | I2C_CR2_FREQ)) + 1; // Set rise time
 451              		.loc 1 127 5 is_stmt 1 view .LVU168
 127:Core/Src/hw_i2c.c ****     //i2cx->TRISE |= ((uint32_t)(i2cx->CR2 | I2C_CR2_FREQ)) + 1; // Set rise time
 452              		.loc 1 127 9 is_stmt 0 view .LVU169
 453 01ae 236A     		ldr	r3, [r4, #32]
 127:Core/Src/hw_i2c.c ****     //i2cx->TRISE |= ((uint32_t)(i2cx->CR2 | I2C_CR2_FREQ)) + 1; // Set rise time
 454              		.loc 1 127 17 view .LVU170
 455 01b0 43F02503 		orr	r3, r3, #37
 456 01b4 2362     		str	r3, [r4, #32]
 129:Core/Src/hw_i2c.c ****     break;
 457              		.loc 1 129 5 is_stmt 1 view .LVU171
 129:Core/Src/hw_i2c.c ****     break;
 458              		.loc 1 129 21 is_stmt 0 view .LVU172
 459 01b6 E369     		ldr	r3, [r4, #28]
 129:Core/Src/hw_i2c.c ****     break;
 460              		.loc 1 129 15 view .LVU173
 461 01b8 E361     		str	r3, [r4, #28]
 130:Core/Src/hw_i2c.c ****   case I2C_SPD_FAST:
 462              		.loc 1 130 5 is_stmt 1 view .LVU174
 463              	.L16:
 147:Core/Src/hw_i2c.c ****     ;                              // blocking wait for start/stop before writing CR1
 464              		.loc 1 147 38 discriminator 3 view .LVU175
 147:Core/Src/hw_i2c.c ****     ;                              // blocking wait for start/stop before writing CR1
 465              		.loc 1 147 15 is_stmt 0 discriminator 3 view .LVU176
 466 01ba 2368     		ldr	r3, [r4]
 147:Core/Src/hw_i2c.c ****     ;                              // blocking wait for start/stop before writing CR1
 467              		.loc 1 147 38 discriminator 3 view .LVU177
 468 01bc 13F4807F 		tst	r3, #256
 469 01c0 FBD1     		bne	.L16
 147:Core/Src/hw_i2c.c ****     ;                              // blocking wait for start/stop before writing CR1
 470              		.loc 1 147 47 discriminator 2 view .LVU178
 471 01c2 2368     		ldr	r3, [r4]
 147:Core/Src/hw_i2c.c ****     ;                              // blocking wait for start/stop before writing CR1
 472              		.loc 1 147 38 discriminator 2 view .LVU179
 473 01c4 13F4007F 		tst	r3, #512
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 44


 474 01c8 F7D1     		bne	.L16
 149:Core/Src/hw_i2c.c ****   i2cx->CR1 &= ~I2C_CR1_ENGC;      // Disable general call
 475              		.loc 1 149 3 is_stmt 1 view .LVU180
 149:Core/Src/hw_i2c.c ****   i2cx->CR1 &= ~I2C_CR1_ENGC;      // Disable general call
 476              		.loc 1 149 7 is_stmt 0 view .LVU181
 477 01ca 2368     		ldr	r3, [r4]
 149:Core/Src/hw_i2c.c ****   i2cx->CR1 &= ~I2C_CR1_ENGC;      // Disable general call
 478              		.loc 1 149 13 view .LVU182
 479 01cc 23F08003 		bic	r3, r3, #128
 480 01d0 2360     		str	r3, [r4]
 150:Core/Src/hw_i2c.c ****   i2cx->CR1 &= ~I2C_CR1_SMBUS;     // Disable SMBUS. Using I2C
 481              		.loc 1 150 3 is_stmt 1 view .LVU183
 150:Core/Src/hw_i2c.c ****   i2cx->CR1 &= ~I2C_CR1_SMBUS;     // Disable SMBUS. Using I2C
 482              		.loc 1 150 7 is_stmt 0 view .LVU184
 483 01d2 2368     		ldr	r3, [r4]
 150:Core/Src/hw_i2c.c ****   i2cx->CR1 &= ~I2C_CR1_SMBUS;     // Disable SMBUS. Using I2C
 484              		.loc 1 150 13 view .LVU185
 485 01d4 23F04003 		bic	r3, r3, #64
 486 01d8 2360     		str	r3, [r4]
 151:Core/Src/hw_i2c.c **** 
 487              		.loc 1 151 3 is_stmt 1 view .LVU186
 151:Core/Src/hw_i2c.c **** 
 488              		.loc 1 151 7 is_stmt 0 view .LVU187
 489 01da 2368     		ldr	r3, [r4]
 151:Core/Src/hw_i2c.c **** 
 490              		.loc 1 151 13 view .LVU188
 491 01dc 23F00203 		bic	r3, r3, #2
 492 01e0 2360     		str	r3, [r4]
 154:Core/Src/hw_i2c.c ****   pin_i2c_scl.dir = OUTPUT_50MHz;
 493              		.loc 1 154 3 is_stmt 1 view .LVU189
 154:Core/Src/hw_i2c.c ****   pin_i2c_scl.dir = OUTPUT_50MHz;
 494              		.loc 1 154 19 is_stmt 0 view .LVU190
 495 01e2 0723     		movs	r3, #7
 496 01e4 8DF80F30 		strb	r3, [sp, #15]
 155:Core/Src/hw_i2c.c ****   pin_i2c_scl.pull = PULLUP;
 497              		.loc 1 155 3 is_stmt 1 view .LVU191
 155:Core/Src/hw_i2c.c ****   pin_i2c_scl.pull = PULLUP;
 498              		.loc 1 155 19 is_stmt 0 view .LVU192
 499 01e8 0323     		movs	r3, #3
 500 01ea 8DF80D30 		strb	r3, [sp, #13]
 156:Core/Src/hw_i2c.c ****   ASSERT_INT(stmgpio_setup(&pin_i2c_scl));
 501              		.loc 1 156 3 is_stmt 1 view .LVU193
 156:Core/Src/hw_i2c.c ****   ASSERT_INT(stmgpio_setup(&pin_i2c_scl));
 502              		.loc 1 156 20 is_stmt 0 view .LVU194
 503 01ee 0123     		movs	r3, #1
 504 01f0 8DF80E30 		strb	r3, [sp, #14]
 157:Core/Src/hw_i2c.c ****   pin_i2c_sda.cfg = OUT_ALT_OPENDRAIN;
 505              		.loc 1 157 3 is_stmt 1 view .LVU195
 506 01f4 03A8     		add	r0, sp, #12
 507 01f6 FFF7FEFF 		bl	stmgpio_setup
 508              	.LVL24:
 509 01fa 50B3     		cbz	r0, .L21
 510 01fc 0120     		movs	r0, #1
 511 01fe 05E7     		b	.L1
 512              	.LVL25:
 513              	.L14:
 132:Core/Src/hw_i2c.c ****     i2cx->CCR &= ~I2C_CCR_DUTY;  // Set low period double that of high
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 45


 514              		.loc 1 132 5 view .LVU196
 132:Core/Src/hw_i2c.c ****     i2cx->CCR &= ~I2C_CCR_DUTY;  // Set low period double that of high
 515              		.loc 1 132 9 is_stmt 0 view .LVU197
 516 0200 E369     		ldr	r3, [r4, #28]
 132:Core/Src/hw_i2c.c ****     i2cx->CCR &= ~I2C_CCR_DUTY;  // Set low period double that of high
 517              		.loc 1 132 15 view .LVU198
 518 0202 43F40043 		orr	r3, r3, #32768
 519 0206 E361     		str	r3, [r4, #28]
 133:Core/Src/hw_i2c.c ****     if (i2cx->CCR | I2C_CCR_DUTY) {
 520              		.loc 1 133 5 is_stmt 1 view .LVU199
 133:Core/Src/hw_i2c.c ****     if (i2cx->CCR | I2C_CCR_DUTY) {
 521              		.loc 1 133 9 is_stmt 0 view .LVU200
 522 0208 E369     		ldr	r3, [r4, #28]
 133:Core/Src/hw_i2c.c ****     if (i2cx->CCR | I2C_CCR_DUTY) {
 523              		.loc 1 133 15 view .LVU201
 524 020a 23F48043 		bic	r3, r3, #16384
 525 020e E361     		str	r3, [r4, #28]
 134:Core/Src/hw_i2c.c ****       i2cx->CCR = (uint32_t)(5.0 / 6.0 * ((float)(i2cx->CR2 | I2C_CR2_FREQ))); // Set clock for 100
 526              		.loc 1 134 5 is_stmt 1 view .LVU202
 134:Core/Src/hw_i2c.c ****       i2cx->CCR = (uint32_t)(5.0 / 6.0 * ((float)(i2cx->CR2 | I2C_CR2_FREQ))); // Set clock for 100
 527              		.loc 1 134 13 is_stmt 0 view .LVU203
 528 0210 E369     		ldr	r3, [r4, #28]
 135:Core/Src/hw_i2c.c ****     } else {
 529              		.loc 1 135 7 is_stmt 1 view .LVU204
 135:Core/Src/hw_i2c.c ****     } else {
 530              		.loc 1 135 55 is_stmt 0 view .LVU205
 531 0212 6068     		ldr	r0, [r4, #4]
 135:Core/Src/hw_i2c.c ****     } else {
 532              		.loc 1 135 43 view .LVU206
 533 0214 40F03F00 		orr	r0, r0, #63
 534 0218 FFF7FEFF 		bl	__aeabi_ui2f
 535              	.LVL26:
 135:Core/Src/hw_i2c.c ****     } else {
 536              		.loc 1 135 43 view .LVU207
 537 021c FFF7FEFF 		bl	__aeabi_f2d
 538              	.LVL27:
 135:Core/Src/hw_i2c.c ****     } else {
 539              		.loc 1 135 40 view .LVU208
 540 0220 19A3     		adr	r3, .L22
 541 0222 D3E90023 		ldrd	r2, [r3]
 542 0226 FFF7FEFF 		bl	__aeabi_dmul
 543              	.LVL28:
 135:Core/Src/hw_i2c.c ****     } else {
 544              		.loc 1 135 19 view .LVU209
 545 022a FFF7FEFF 		bl	__aeabi_d2uiz
 546              	.LVL29:
 135:Core/Src/hw_i2c.c ****     } else {
 547              		.loc 1 135 17 view .LVU210
 548 022e E061     		str	r0, [r4, #28]
 139:Core/Src/hw_i2c.c ****     break;
 549              		.loc 1 139 5 is_stmt 1 view .LVU211
 139:Core/Src/hw_i2c.c ****     break;
 550              		.loc 1 139 48 is_stmt 0 view .LVU212
 551 0230 6068     		ldr	r0, [r4, #4]
 139:Core/Src/hw_i2c.c ****     break;
 552              		.loc 1 139 36 view .LVU213
 553 0232 40F03F00 		orr	r0, r0, #63
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 46


 554 0236 FFF7FEFF 		bl	__aeabi_ui2f
 555              	.LVL30:
 556 023a FFF7FEFF 		bl	__aeabi_f2d
 557              	.LVL31:
 139:Core/Src/hw_i2c.c ****     break;
 558              		.loc 1 139 34 view .LVU214
 559 023e 14A3     		adr	r3, .L22+8
 560 0240 D3E90023 		ldrd	r2, [r3]
 561 0244 FFF7FEFF 		bl	__aeabi_dmul
 562              	.LVL32:
 139:Core/Src/hw_i2c.c ****     break;
 563              		.loc 1 139 20 view .LVU215
 564 0248 FFF7FEFF 		bl	__aeabi_d2uiz
 565              	.LVL33:
 139:Core/Src/hw_i2c.c ****     break;
 566              		.loc 1 139 73 view .LVU216
 567 024c 0130     		adds	r0, r0, #1
 139:Core/Src/hw_i2c.c ****     break;
 568              		.loc 1 139 17 view .LVU217
 569 024e 2062     		str	r0, [r4, #32]
 140:Core/Src/hw_i2c.c ****   default:
 570              		.loc 1 140 5 is_stmt 1 view .LVU218
 571 0250 B3E7     		b	.L16
 572              	.L21:
 158:Core/Src/hw_i2c.c ****   pin_i2c_sda.dir = OUTPUT_50MHz;
 573              		.loc 1 158 3 view .LVU219
 158:Core/Src/hw_i2c.c ****   pin_i2c_sda.dir = OUTPUT_50MHz;
 574              		.loc 1 158 19 is_stmt 0 view .LVU220
 575 0252 0723     		movs	r3, #7
 576 0254 8DF80330 		strb	r3, [sp, #3]
 159:Core/Src/hw_i2c.c ****   pin_i2c_sda.pull = PULLUP;
 577              		.loc 1 159 3 is_stmt 1 view .LVU221
 159:Core/Src/hw_i2c.c ****   pin_i2c_sda.pull = PULLUP;
 578              		.loc 1 159 19 is_stmt 0 view .LVU222
 579 0258 0323     		movs	r3, #3
 580 025a 8DF80130 		strb	r3, [sp, #1]
 160:Core/Src/hw_i2c.c ****   ASSERT_INT(stmgpio_setup(&pin_i2c_sda));
 581              		.loc 1 160 3 is_stmt 1 view .LVU223
 160:Core/Src/hw_i2c.c ****   ASSERT_INT(stmgpio_setup(&pin_i2c_sda));
 582              		.loc 1 160 20 is_stmt 0 view .LVU224
 583 025e 0123     		movs	r3, #1
 584 0260 8DF80230 		strb	r3, [sp, #2]
 161:Core/Src/hw_i2c.c **** 
 585              		.loc 1 161 3 is_stmt 1 view .LVU225
 586 0264 6846     		mov	r0, sp
 587 0266 FFF7FEFF 		bl	stmgpio_setup
 588              	.LVL34:
 589 026a 48B9     		cbnz	r0, .L19
 164:Core/Src/hw_i2c.c ****   i2cx->OAR2 = 0x32;
 590              		.loc 1 164 3 view .LVU226
 164:Core/Src/hw_i2c.c ****   i2cx->OAR2 = 0x32;
 591              		.loc 1 164 7 is_stmt 0 view .LVU227
 592 026c 0A4B     		ldr	r3, .L22+16
 593 026e 1B68     		ldr	r3, [r3]
 164:Core/Src/hw_i2c.c ****   i2cx->OAR2 = 0x32;
 594              		.loc 1 164 14 view .LVU228
 595 0270 3222     		movs	r2, #50
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 47


 596 0272 9A60     		str	r2, [r3, #8]
 165:Core/Src/hw_i2c.c **** 
 597              		.loc 1 165 3 is_stmt 1 view .LVU229
 165:Core/Src/hw_i2c.c **** 
 598              		.loc 1 165 14 is_stmt 0 view .LVU230
 599 0274 DA60     		str	r2, [r3, #12]
 168:Core/Src/hw_i2c.c **** 
 600              		.loc 1 168 3 is_stmt 1 view .LVU231
 168:Core/Src/hw_i2c.c **** 
 601              		.loc 1 168 7 is_stmt 0 view .LVU232
 602 0276 1A68     		ldr	r2, [r3]
 168:Core/Src/hw_i2c.c **** 
 603              		.loc 1 168 13 view .LVU233
 604 0278 42F00102 		orr	r2, r2, #1
 605 027c 1A60     		str	r2, [r3]
 175:Core/Src/hw_i2c.c **** }
 606              		.loc 1 175 3 is_stmt 1 view .LVU234
 175:Core/Src/hw_i2c.c **** }
 607              		.loc 1 175 10 is_stmt 0 view .LVU235
 608 027e C5E6     		b	.L1
 609              	.L19:
 161:Core/Src/hw_i2c.c **** 
 610              		.loc 1 161 3 view .LVU236
 611 0280 0120     		movs	r0, #1
 612 0282 C3E6     		b	.L1
 613              	.L23:
 614 0284 AFF30080 		.align	3
 615              	.L22:
 616 0288 ABAAAAAA 		.word	-1431655765
 617 028c AAAAEA3F 		.word	1072343722
 618 0290 33333333 		.word	858993459
 619 0294 3333D33F 		.word	1070805811
 620 0298 00000000 		.word	i2cx
 621 029c 00540040 		.word	1073763328
 622 02a0 00E100E0 		.word	-536813312
 623 02a4 00100240 		.word	1073876992
 624 02a8 00000140 		.word	1073807360
 625 02ac 00580040 		.word	1073764352
 626 02b0 00000000 		.word	SystemCoreClock
 627 02b4 83DE1B43 		.word	1125899907
 628 02b8 00001440 		.word	1075052544
 629              		.cfi_endproc
 630              	.LFE65:
 632              		.section	.text.i2c_reset_periph,"ax",%progbits
 633              		.align	1
 634              		.global	i2c_reset_periph
 635              		.syntax unified
 636              		.thumb
 637              		.thumb_func
 639              	i2c_reset_periph:
 640              	.LFB66:
 177:Core/Src/hw_i2c.c **** 
 178:Core/Src/hw_i2c.c **** void i2c_reset_periph(void)
 179:Core/Src/hw_i2c.c **** {
 641              		.loc 1 179 1 is_stmt 1 view -0
 642              		.cfi_startproc
 643              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 48


 644              		@ frame_needed = 0, uses_anonymous_args = 0
 645              		@ link register save eliminated.
 180:Core/Src/hw_i2c.c ****   i2cx->CR1 |= I2C_CR1_SWRST;
 646              		.loc 1 180 3 view .LVU238
 647              		.loc 1 180 7 is_stmt 0 view .LVU239
 648 0000 054B     		ldr	r3, .L25
 649 0002 1B68     		ldr	r3, [r3]
 650 0004 1A68     		ldr	r2, [r3]
 651              		.loc 1 180 13 view .LVU240
 652 0006 42F40042 		orr	r2, r2, #32768
 653 000a 1A60     		str	r2, [r3]
 181:Core/Src/hw_i2c.c ****   // make sure the I2C lines are released and the bus is free
 182:Core/Src/hw_i2c.c ****   i2cx->CR1 &= ~I2C_CR1_SWRST;
 654              		.loc 1 182 3 is_stmt 1 view .LVU241
 655              		.loc 1 182 7 is_stmt 0 view .LVU242
 656 000c 1A68     		ldr	r2, [r3]
 657              		.loc 1 182 13 view .LVU243
 658 000e 22F40042 		bic	r2, r2, #32768
 659 0012 1A60     		str	r2, [r3]
 183:Core/Src/hw_i2c.c **** }
 660              		.loc 1 183 1 view .LVU244
 661 0014 7047     		bx	lr
 662              	.L26:
 663 0016 00BF     		.align	2
 664              	.L25:
 665 0018 00000000 		.word	i2cx
 666              		.cfi_endproc
 667              	.LFE66:
 669              		.section	.text.i2c_ack_bit,"ax",%progbits
 670              		.align	1
 671              		.global	i2c_ack_bit
 672              		.syntax unified
 673              		.thumb
 674              		.thumb_func
 676              	i2c_ack_bit:
 677              	.LFB68:
 184:Core/Src/hw_i2c.c **** 
 185:Core/Src/hw_i2c.c **** void i2c_enable_periph(void)
 186:Core/Src/hw_i2c.c **** {
 187:Core/Src/hw_i2c.c ****   /* enable peripheral */
 188:Core/Src/hw_i2c.c ****   i2cx->CR1 |= I2C_CR1_PE;
 189:Core/Src/hw_i2c.c ****   /* enable ack on byte rcv */
 190:Core/Src/hw_i2c.c ****   i2c_ack_bit();
 191:Core/Src/hw_i2c.c **** }
 192:Core/Src/hw_i2c.c **** 
 193:Core/Src/hw_i2c.c **** void i2c_ack_bit(void)
 194:Core/Src/hw_i2c.c **** {
 678              		.loc 1 194 1 is_stmt 1 view -0
 679              		.cfi_startproc
 680              		@ args = 0, pretend = 0, frame = 0
 681              		@ frame_needed = 0, uses_anonymous_args = 0
 682              		@ link register save eliminated.
 195:Core/Src/hw_i2c.c ****   /* enable ack on byte rcv */
 196:Core/Src/hw_i2c.c ****   i2cx->CR1 |= I2C_CR1_ACK;
 683              		.loc 1 196 3 view .LVU246
 684              		.loc 1 196 7 is_stmt 0 view .LVU247
 685 0000 034B     		ldr	r3, .L28
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 49


 686 0002 1A68     		ldr	r2, [r3]
 687 0004 1368     		ldr	r3, [r2]
 688              		.loc 1 196 13 view .LVU248
 689 0006 43F48063 		orr	r3, r3, #1024
 690 000a 1360     		str	r3, [r2]
 197:Core/Src/hw_i2c.c **** }
 691              		.loc 1 197 1 view .LVU249
 692 000c 7047     		bx	lr
 693              	.L29:
 694 000e 00BF     		.align	2
 695              	.L28:
 696 0010 00000000 		.word	i2cx
 697              		.cfi_endproc
 698              	.LFE68:
 700              		.section	.text.i2c_enable_periph,"ax",%progbits
 701              		.align	1
 702              		.global	i2c_enable_periph
 703              		.syntax unified
 704              		.thumb
 705              		.thumb_func
 707              	i2c_enable_periph:
 708              	.LFB67:
 186:Core/Src/hw_i2c.c ****   /* enable peripheral */
 709              		.loc 1 186 1 is_stmt 1 view -0
 710              		.cfi_startproc
 711              		@ args = 0, pretend = 0, frame = 0
 712              		@ frame_needed = 0, uses_anonymous_args = 0
 713 0000 08B5     		push	{r3, lr}
 714              		.cfi_def_cfa_offset 8
 715              		.cfi_offset 3, -8
 716              		.cfi_offset 14, -4
 188:Core/Src/hw_i2c.c ****   /* enable ack on byte rcv */
 717              		.loc 1 188 3 view .LVU251
 188:Core/Src/hw_i2c.c ****   /* enable ack on byte rcv */
 718              		.loc 1 188 7 is_stmt 0 view .LVU252
 719 0002 044B     		ldr	r3, .L32
 720 0004 1A68     		ldr	r2, [r3]
 721 0006 1368     		ldr	r3, [r2]
 188:Core/Src/hw_i2c.c ****   /* enable ack on byte rcv */
 722              		.loc 1 188 13 view .LVU253
 723 0008 43F00103 		orr	r3, r3, #1
 724 000c 1360     		str	r3, [r2]
 190:Core/Src/hw_i2c.c **** }
 725              		.loc 1 190 3 is_stmt 1 view .LVU254
 726 000e FFF7FEFF 		bl	i2c_ack_bit
 727              	.LVL35:
 191:Core/Src/hw_i2c.c **** 
 728              		.loc 1 191 1 is_stmt 0 view .LVU255
 729 0012 08BD     		pop	{r3, pc}
 730              	.L33:
 731              		.align	2
 732              	.L32:
 733 0014 00000000 		.word	i2cx
 734              		.cfi_endproc
 735              	.LFE67:
 737              		.section	.text.i2c_nack_bit,"ax",%progbits
 738              		.align	1
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 50


 739              		.global	i2c_nack_bit
 740              		.syntax unified
 741              		.thumb
 742              		.thumb_func
 744              	i2c_nack_bit:
 745              	.LFB69:
 198:Core/Src/hw_i2c.c **** 
 199:Core/Src/hw_i2c.c **** void i2c_nack_bit(void)
 200:Core/Src/hw_i2c.c **** {
 746              		.loc 1 200 1 is_stmt 1 view -0
 747              		.cfi_startproc
 748              		@ args = 0, pretend = 0, frame = 0
 749              		@ frame_needed = 0, uses_anonymous_args = 0
 750              		@ link register save eliminated.
 201:Core/Src/hw_i2c.c ****   /* enable ack on byte rcv */
 202:Core/Src/hw_i2c.c ****   i2cx->CR1 &= ~I2C_CR1_ACK;
 751              		.loc 1 202 3 view .LVU257
 752              		.loc 1 202 7 is_stmt 0 view .LVU258
 753 0000 034B     		ldr	r3, .L35
 754 0002 1A68     		ldr	r2, [r3]
 755 0004 1368     		ldr	r3, [r2]
 756              		.loc 1 202 13 view .LVU259
 757 0006 23F48063 		bic	r3, r3, #1024
 758 000a 1360     		str	r3, [r2]
 203:Core/Src/hw_i2c.c **** }
 759              		.loc 1 203 1 view .LVU260
 760 000c 7047     		bx	lr
 761              	.L36:
 762 000e 00BF     		.align	2
 763              	.L35:
 764 0010 00000000 		.word	i2cx
 765              		.cfi_endproc
 766              	.LFE69:
 768              		.section	.text.i2c_disable_periph,"ax",%progbits
 769              		.align	1
 770              		.global	i2c_disable_periph
 771              		.syntax unified
 772              		.thumb
 773              		.thumb_func
 775              	i2c_disable_periph:
 776              	.LFB70:
 204:Core/Src/hw_i2c.c **** 
 205:Core/Src/hw_i2c.c **** void i2c_disable_periph(void)
 206:Core/Src/hw_i2c.c **** {
 777              		.loc 1 206 1 is_stmt 1 view -0
 778              		.cfi_startproc
 779              		@ args = 0, pretend = 0, frame = 0
 780              		@ frame_needed = 0, uses_anonymous_args = 0
 781              		@ link register save eliminated.
 207:Core/Src/hw_i2c.c ****   /* disable peripheral */
 208:Core/Src/hw_i2c.c ****   i2cx->CR1 &= ~I2C_CR1_PE;
 782              		.loc 1 208 3 view .LVU262
 783              		.loc 1 208 7 is_stmt 0 view .LVU263
 784 0000 034B     		ldr	r3, .L38
 785 0002 1A68     		ldr	r2, [r3]
 786 0004 1368     		ldr	r3, [r2]
 787              		.loc 1 208 13 view .LVU264
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 51


 788 0006 23F00103 		bic	r3, r3, #1
 789 000a 1360     		str	r3, [r2]
 209:Core/Src/hw_i2c.c **** }
 790              		.loc 1 209 1 view .LVU265
 791 000c 7047     		bx	lr
 792              	.L39:
 793 000e 00BF     		.align	2
 794              	.L38:
 795 0010 00000000 		.word	i2cx
 796              		.cfi_endproc
 797              	.LFE70:
 799              		.section	.text.i2c_start,"ax",%progbits
 800              		.align	1
 801              		.global	i2c_start
 802              		.syntax unified
 803              		.thumb
 804              		.thumb_func
 806              	i2c_start:
 807              	.LFB71:
 210:Core/Src/hw_i2c.c **** 
 211:Core/Src/hw_i2c.c **** void i2c_start(void)
 212:Core/Src/hw_i2c.c **** {
 808              		.loc 1 212 1 is_stmt 1 view -0
 809              		.cfi_startproc
 810              		@ args = 0, pretend = 0, frame = 0
 811              		@ frame_needed = 0, uses_anonymous_args = 0
 812              		@ link register save eliminated.
 213:Core/Src/hw_i2c.c ****   /* trigger start bit to be sent */
 214:Core/Src/hw_i2c.c ****   i2cx->CR1 |= I2C_CR1_START;
 813              		.loc 1 214 3 view .LVU267
 814              		.loc 1 214 7 is_stmt 0 view .LVU268
 815 0000 034B     		ldr	r3, .L41
 816 0002 1A68     		ldr	r2, [r3]
 817 0004 1368     		ldr	r3, [r2]
 818              		.loc 1 214 13 view .LVU269
 819 0006 43F48073 		orr	r3, r3, #256
 820 000a 1360     		str	r3, [r2]
 215:Core/Src/hw_i2c.c **** 
 216:Core/Src/hw_i2c.c ****   /* Workaround: Errata 2.8.7 can't start due to analogue filters
 217:Core/Src/hw_i2c.c ****   if (i2cx->SR2 & I2C_SR2_BUSY)
 218:Core/Src/hw_i2c.c ****   {
 219:Core/Src/hw_i2c.c ****     // Step 1
 220:Core/Src/hw_i2c.c ****     i2c_disable_periph();
 221:Core/Src/hw_i2c.c ****     // Step 2
 222:Core/Src/hw_i2c.c ****     // i2cx_scl.cfg = OUT_OPENDRAIN;
 223:Core/Src/hw_i2c.c ****     // i2cx_sda.cfg = OUT_OPENDRAIN;
 224:Core/Src/hw_i2c.c ****     // ASSERT_INT(stmgpio_setup(&i2cx_scl));
 225:Core/Src/hw_i2c.c ****     // ASSERT_INT(stmgpio_setup(&i2cx_sda));
 226:Core/Src/hw_i2c.c ****     // stmgpio_write(&i2cx_scl, PIN_HIGH);
 227:Core/Src/hw_i2c.c ****     // stmgpio_write(&i2cx_sda, PIN_HIGH);
 228:Core/Src/hw_i2c.c ****     GPIOB->CRH &= 0xFFF0;
 229:Core/Src/hw_i2c.c ****     GPIOB->CRH |= 0x0005;
 230:Core/Src/hw_i2c.c ****     GPIOB->CRH |= (0x0005 << 4);
 231:Core/Src/hw_i2c.c ****     //GPIOB->ODR |= I2C_SCL_PIN;
 232:Core/Src/hw_i2c.c ****     //GPIOB->ODR |= I2C_SDA_PIN;
 233:Core/Src/hw_i2c.c ****     // Step 3
 234:Core/Src/hw_i2c.c ****     // while(PIN_LOW == stmgpio_read(&i2cx_scl));
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 52


 235:Core/Src/hw_i2c.c ****     // while(PIN_LOW == stmgpio_read(&i2cx_sda));
 236:Core/Src/hw_i2c.c ****     while ((GPIOB->IDR & I2C_SCL_PIN))
 237:Core/Src/hw_i2c.c ****       ;
 238:Core/Src/hw_i2c.c ****     while ((GPIOB->IDR & I2C_SDA_PIN))
 239:Core/Src/hw_i2c.c ****       ;
 240:Core/Src/hw_i2c.c ****     // Step 4
 241:Core/Src/hw_i2c.c ****     // stmgpio_write(&i2cx_sda, PIN_LOW);
 242:Core/Src/hw_i2c.c ****     GPIOB->ODR &= ~I2C_SDA_PIN;
 243:Core/Src/hw_i2c.c ****     // Step 5
 244:Core/Src/hw_i2c.c ****     // while(PIN_HIGH == stmgpio_read(&i2cx_sda));
 245:Core/Src/hw_i2c.c ****     while (!(GPIOB->IDR & I2C_SDA_PIN))
 246:Core/Src/hw_i2c.c ****       ;
 247:Core/Src/hw_i2c.c ****     // Step 6
 248:Core/Src/hw_i2c.c ****     // stmgpio_write(&i2cx_scl, PIN_LOW);
 249:Core/Src/hw_i2c.c ****     GPIOB->ODR &= ~I2C_SCL_PIN;
 250:Core/Src/hw_i2c.c ****     // Step 7
 251:Core/Src/hw_i2c.c ****     // while(PIN_HIGH == stmgpio_read(&i2cx_scl));
 252:Core/Src/hw_i2c.c ****     while (!(GPIOB->IDR & I2C_SCL_PIN))
 253:Core/Src/hw_i2c.c ****       ;
 254:Core/Src/hw_i2c.c ****     // Step 8
 255:Core/Src/hw_i2c.c ****     // stmgpio_write(&i2cx_scl, PIN_HIGH);
 256:Core/Src/hw_i2c.c ****     GPIOB->ODR |= I2C_SCL_PIN;
 257:Core/Src/hw_i2c.c ****     // Step 9
 258:Core/Src/hw_i2c.c ****     // while(PIN_LOW == stmgpio_read(&i2cx_scl));
 259:Core/Src/hw_i2c.c ****     while ((GPIOB->IDR & I2C_SCL_PIN))
 260:Core/Src/hw_i2c.c ****       ;
 261:Core/Src/hw_i2c.c ****     // Step 10
 262:Core/Src/hw_i2c.c ****     // stmgpio_write(&i2cx_sda, PIN_HIGH);
 263:Core/Src/hw_i2c.c ****     GPIOB->ODR |= I2C_SDA_PIN;
 264:Core/Src/hw_i2c.c ****     // Step 11
 265:Core/Src/hw_i2c.c ****     // while(PIN_LOW == stmgpio_read(&i2cx_sda));
 266:Core/Src/hw_i2c.c ****     while (!(GPIOB->IDR & I2C_SDA_PIN))
 267:Core/Src/hw_i2c.c ****       ;
 268:Core/Src/hw_i2c.c ****     // Step 12
 269:Core/Src/hw_i2c.c ****     // i2cx_scl.cfg = OUT_ALT_OPENDRAIN;
 270:Core/Src/hw_i2c.c ****     // i2cx_sda.cfg = OUT_ALT_OPENDRAIN;
 271:Core/Src/hw_i2c.c ****     // ASSERT_INT(stmgpio_setup(&i2cx_scl));
 272:Core/Src/hw_i2c.c ****     // ASSERT_INT(stmgpio_setup(&i2cx_sda));
 273:Core/Src/hw_i2c.c ****     GPIOB->CRH &= 0xFFF0;
 274:Core/Src/hw_i2c.c ****     GPIOB->CRH |= 0x000D;
 275:Core/Src/hw_i2c.c ****     GPIOB->CRH |= (0x000D << 4);
 276:Core/Src/hw_i2c.c ****     // Step 13
 277:Core/Src/hw_i2c.c ****     i2cx->CR1 |= I2C_CR1_SWRST;
 278:Core/Src/hw_i2c.c ****     // Step 14
 279:Core/Src/hw_i2c.c ****     i2cx->CR1 &= ~I2C_CR1_SWRST;
 280:Core/Src/hw_i2c.c ****     // Step 15
 281:Core/Src/hw_i2c.c ****     i2c_enable_periph();
 282:Core/Src/hw_i2c.c **** 
 283:Core/Src/hw_i2c.c ****   }*/
 284:Core/Src/hw_i2c.c **** }
 821              		.loc 1 284 1 view .LVU270
 822 000c 7047     		bx	lr
 823              	.L42:
 824 000e 00BF     		.align	2
 825              	.L41:
 826 0010 00000000 		.word	i2cx
 827              		.cfi_endproc
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 53


 828              	.LFE71:
 830              		.section	.text.i2c_stop,"ax",%progbits
 831              		.align	1
 832              		.global	i2c_stop
 833              		.syntax unified
 834              		.thumb
 835              		.thumb_func
 837              	i2c_stop:
 838              	.LFB72:
 285:Core/Src/hw_i2c.c **** 
 286:Core/Src/hw_i2c.c **** void i2c_stop(void)
 287:Core/Src/hw_i2c.c **** {
 839              		.loc 1 287 1 is_stmt 1 view -0
 840              		.cfi_startproc
 841              		@ args = 0, pretend = 0, frame = 0
 842              		@ frame_needed = 0, uses_anonymous_args = 0
 843              		@ link register save eliminated.
 288:Core/Src/hw_i2c.c ****   /* trigger start bit to be sent */
 289:Core/Src/hw_i2c.c ****   i2cx->CR1 |= I2C_CR1_STOP;
 844              		.loc 1 289 3 view .LVU272
 845              		.loc 1 289 7 is_stmt 0 view .LVU273
 846 0000 034B     		ldr	r3, .L44
 847 0002 1A68     		ldr	r2, [r3]
 848 0004 1368     		ldr	r3, [r2]
 849              		.loc 1 289 13 view .LVU274
 850 0006 43F40073 		orr	r3, r3, #512
 851 000a 1360     		str	r3, [r2]
 290:Core/Src/hw_i2c.c **** }
 852              		.loc 1 290 1 view .LVU275
 853 000c 7047     		bx	lr
 854              	.L45:
 855 000e 00BF     		.align	2
 856              	.L44:
 857 0010 00000000 		.word	i2cx
 858              		.cfi_endproc
 859              	.LFE72:
 861              		.section	.text.i2c_recv,"ax",%progbits
 862              		.align	1
 863              		.global	i2c_recv
 864              		.syntax unified
 865              		.thumb
 866              		.thumb_func
 868              	i2c_recv:
 869              	.LVL36:
 870              	.LFB73:
 291:Core/Src/hw_i2c.c **** 
 292:Core/Src/hw_i2c.c **** int i2c_recv(uint8_t *data)
 293:Core/Src/hw_i2c.c **** {
 871              		.loc 1 293 1 is_stmt 1 view -0
 872              		.cfi_startproc
 873              		@ args = 0, pretend = 0, frame = 0
 874              		@ frame_needed = 0, uses_anonymous_args = 0
 875              		@ link register save eliminated.
 294:Core/Src/hw_i2c.c ****   /* If data reg not empty */
 295:Core/Src/hw_i2c.c ****   ASSERT_BOOL(!(i2cx->SR1 & I2C_SR1_RXNE));
 876              		.loc 1 295 3 view .LVU277
 877 0000 054B     		ldr	r3, .L49
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 54


 878 0002 1B68     		ldr	r3, [r3]
 879 0004 5A69     		ldr	r2, [r3, #20]
 880 0006 12F0400F 		tst	r2, #64
 881 000a 03D1     		bne	.L48
 296:Core/Src/hw_i2c.c ****   *data = i2cx->DR;
 882              		.loc 1 296 3 view .LVU278
 883              		.loc 1 296 15 is_stmt 0 view .LVU279
 884 000c 1B69     		ldr	r3, [r3, #16]
 885              		.loc 1 296 9 view .LVU280
 886 000e 0370     		strb	r3, [r0]
 297:Core/Src/hw_i2c.c ****   return EXIT_SUCCESS;
 887              		.loc 1 297 3 is_stmt 1 view .LVU281
 888              		.loc 1 297 10 is_stmt 0 view .LVU282
 889 0010 0020     		movs	r0, #0
 890              	.LVL37:
 891              		.loc 1 297 10 view .LVU283
 892 0012 7047     		bx	lr
 893              	.LVL38:
 894              	.L48:
 295:Core/Src/hw_i2c.c ****   *data = i2cx->DR;
 895              		.loc 1 295 3 view .LVU284
 896 0014 0120     		movs	r0, #1
 897              	.LVL39:
 298:Core/Src/hw_i2c.c **** }
 898              		.loc 1 298 1 view .LVU285
 899 0016 7047     		bx	lr
 900              	.L50:
 901              		.align	2
 902              	.L49:
 903 0018 00000000 		.word	i2cx
 904              		.cfi_endproc
 905              	.LFE73:
 907              		.section	.text.i2c_send,"ax",%progbits
 908              		.align	1
 909              		.global	i2c_send
 910              		.syntax unified
 911              		.thumb
 912              		.thumb_func
 914              	i2c_send:
 915              	.LVL40:
 916              	.LFB74:
 299:Core/Src/hw_i2c.c **** 
 300:Core/Src/hw_i2c.c **** int i2c_send(uint8_t *data)
 301:Core/Src/hw_i2c.c **** {
 917              		.loc 1 301 1 is_stmt 1 view -0
 918              		.cfi_startproc
 919              		@ args = 0, pretend = 0, frame = 0
 920              		@ frame_needed = 0, uses_anonymous_args = 0
 921              		@ link register save eliminated.
 302:Core/Src/hw_i2c.c ****   /* send if data reg empty */
 303:Core/Src/hw_i2c.c ****   ASSERT_BOOL(!(i2cx->SR1 & I2C_SR1_TXE));
 922              		.loc 1 303 3 view .LVU287
 923 0000 054B     		ldr	r3, .L54
 924 0002 1B68     		ldr	r3, [r3]
 925 0004 5A69     		ldr	r2, [r3, #20]
 926 0006 12F0800F 		tst	r2, #128
 927 000a 03D1     		bne	.L53
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 55


 304:Core/Src/hw_i2c.c ****   i2cx->DR = *data;
 928              		.loc 1 304 3 view .LVU288
 929              		.loc 1 304 14 is_stmt 0 view .LVU289
 930 000c 0278     		ldrb	r2, [r0]	@ zero_extendqisi2
 931              		.loc 1 304 12 view .LVU290
 932 000e 1A61     		str	r2, [r3, #16]
 305:Core/Src/hw_i2c.c ****   return EXIT_SUCCESS;
 933              		.loc 1 305 3 is_stmt 1 view .LVU291
 934              		.loc 1 305 10 is_stmt 0 view .LVU292
 935 0010 0020     		movs	r0, #0
 936              	.LVL41:
 937              		.loc 1 305 10 view .LVU293
 938 0012 7047     		bx	lr
 939              	.LVL42:
 940              	.L53:
 303:Core/Src/hw_i2c.c ****   i2cx->DR = *data;
 941              		.loc 1 303 3 view .LVU294
 942 0014 0120     		movs	r0, #1
 943              	.LVL43:
 306:Core/Src/hw_i2c.c **** }
 944              		.loc 1 306 1 view .LVU295
 945 0016 7047     		bx	lr
 946              	.L55:
 947              		.align	2
 948              	.L54:
 949 0018 00000000 		.word	i2cx
 950              		.cfi_endproc
 951              	.LFE74:
 953              		.section	.text.i2c_set_evt_callback,"ax",%progbits
 954              		.align	1
 955              		.global	i2c_set_evt_callback
 956              		.syntax unified
 957              		.thumb
 958              		.thumb_func
 960              	i2c_set_evt_callback:
 961              	.LVL44:
 962              	.LFB75:
 307:Core/Src/hw_i2c.c **** 
 308:Core/Src/hw_i2c.c **** int i2c_set_evt_callback(void (*func_ptr)(void))
 309:Core/Src/hw_i2c.c **** {
 963              		.loc 1 309 1 is_stmt 1 view -0
 964              		.cfi_startproc
 965              		@ args = 0, pretend = 0, frame = 0
 966              		@ frame_needed = 0, uses_anonymous_args = 0
 967              		@ link register save eliminated.
 310:Core/Src/hw_i2c.c ****   ASSERT_BOOL(NULL != func_ptr);
 968              		.loc 1 310 3 view .LVU297
 969 0000 18B1     		cbz	r0, .L58
 311:Core/Src/hw_i2c.c ****   i2c_evt_callback = func_ptr;
 970              		.loc 1 311 3 view .LVU298
 971              		.loc 1 311 20 is_stmt 0 view .LVU299
 972 0002 034A     		ldr	r2, .L59
 973 0004 1060     		str	r0, [r2]
 312:Core/Src/hw_i2c.c ****   return EXIT_SUCCESS;
 974              		.loc 1 312 3 is_stmt 1 view .LVU300
 975              		.loc 1 312 10 is_stmt 0 view .LVU301
 976 0006 0020     		movs	r0, #0
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 56


 977              	.LVL45:
 978              		.loc 1 312 10 view .LVU302
 979 0008 7047     		bx	lr
 980              	.LVL46:
 981              	.L58:
 310:Core/Src/hw_i2c.c ****   ASSERT_BOOL(NULL != func_ptr);
 982              		.loc 1 310 3 view .LVU303
 983 000a 0120     		movs	r0, #1
 984              	.LVL47:
 313:Core/Src/hw_i2c.c **** }
 985              		.loc 1 313 1 view .LVU304
 986 000c 7047     		bx	lr
 987              	.L60:
 988 000e 00BF     		.align	2
 989              	.L59:
 990 0010 00000000 		.word	i2c_evt_callback
 991              		.cfi_endproc
 992              	.LFE75:
 994              		.section	.text.i2c_set_err_callback,"ax",%progbits
 995              		.align	1
 996              		.global	i2c_set_err_callback
 997              		.syntax unified
 998              		.thumb
 999              		.thumb_func
 1001              	i2c_set_err_callback:
 1002              	.LVL48:
 1003              	.LFB76:
 314:Core/Src/hw_i2c.c **** 
 315:Core/Src/hw_i2c.c **** int i2c_set_err_callback(void (*func_ptr)(void))
 316:Core/Src/hw_i2c.c **** {
 1004              		.loc 1 316 1 is_stmt 1 view -0
 1005              		.cfi_startproc
 1006              		@ args = 0, pretend = 0, frame = 0
 1007              		@ frame_needed = 0, uses_anonymous_args = 0
 1008              		@ link register save eliminated.
 317:Core/Src/hw_i2c.c ****   ASSERT_BOOL(NULL != func_ptr);
 1009              		.loc 1 317 3 view .LVU306
 1010 0000 18B1     		cbz	r0, .L63
 318:Core/Src/hw_i2c.c ****   i2c_err_callback = func_ptr;
 1011              		.loc 1 318 3 view .LVU307
 1012              		.loc 1 318 20 is_stmt 0 view .LVU308
 1013 0002 034A     		ldr	r2, .L64
 1014 0004 1060     		str	r0, [r2]
 319:Core/Src/hw_i2c.c ****   return EXIT_SUCCESS;
 1015              		.loc 1 319 3 is_stmt 1 view .LVU309
 1016              		.loc 1 319 10 is_stmt 0 view .LVU310
 1017 0006 0020     		movs	r0, #0
 1018              	.LVL49:
 1019              		.loc 1 319 10 view .LVU311
 1020 0008 7047     		bx	lr
 1021              	.LVL50:
 1022              	.L63:
 317:Core/Src/hw_i2c.c ****   ASSERT_BOOL(NULL != func_ptr);
 1023              		.loc 1 317 3 view .LVU312
 1024 000a 0120     		movs	r0, #1
 1025              	.LVL51:
 320:Core/Src/hw_i2c.c **** }
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 57


 1026              		.loc 1 320 1 view .LVU313
 1027 000c 7047     		bx	lr
 1028              	.L65:
 1029 000e 00BF     		.align	2
 1030              	.L64:
 1031 0010 00000000 		.word	i2c_err_callback
 1032              		.cfi_endproc
 1033              	.LFE76:
 1035              		.section	.text.i2c_SR1_dummy_read,"ax",%progbits
 1036              		.align	1
 1037              		.global	i2c_SR1_dummy_read
 1038              		.syntax unified
 1039              		.thumb
 1040              		.thumb_func
 1042              	i2c_SR1_dummy_read:
 1043              	.LFB77:
 321:Core/Src/hw_i2c.c **** 
 322:Core/Src/hw_i2c.c **** uint16_t i2c_SR1_dummy_read()
 323:Core/Src/hw_i2c.c **** {
 1044              		.loc 1 323 1 is_stmt 1 view -0
 1045              		.cfi_startproc
 1046              		@ args = 0, pretend = 0, frame = 0
 1047              		@ frame_needed = 0, uses_anonymous_args = 0
 1048              		@ link register save eliminated.
 324:Core/Src/hw_i2c.c ****   return i2cx->SR1;
 1049              		.loc 1 324 3 view .LVU315
 1050              		.loc 1 324 14 is_stmt 0 view .LVU316
 1051 0000 024B     		ldr	r3, .L67
 1052 0002 1B68     		ldr	r3, [r3]
 1053 0004 5869     		ldr	r0, [r3, #20]
 325:Core/Src/hw_i2c.c **** }
 1054              		.loc 1 325 1 view .LVU317
 1055 0006 80B2     		uxth	r0, r0
 1056 0008 7047     		bx	lr
 1057              	.L68:
 1058 000a 00BF     		.align	2
 1059              	.L67:
 1060 000c 00000000 		.word	i2cx
 1061              		.cfi_endproc
 1062              	.LFE77:
 1064              		.section	.text.i2c_SR2_dummy_read,"ax",%progbits
 1065              		.align	1
 1066              		.global	i2c_SR2_dummy_read
 1067              		.syntax unified
 1068              		.thumb
 1069              		.thumb_func
 1071              	i2c_SR2_dummy_read:
 1072              	.LFB78:
 326:Core/Src/hw_i2c.c **** 
 327:Core/Src/hw_i2c.c **** uint16_t i2c_SR2_dummy_read()
 328:Core/Src/hw_i2c.c **** {
 1073              		.loc 1 328 1 is_stmt 1 view -0
 1074              		.cfi_startproc
 1075              		@ args = 0, pretend = 0, frame = 0
 1076              		@ frame_needed = 0, uses_anonymous_args = 0
 1077              		@ link register save eliminated.
 329:Core/Src/hw_i2c.c ****   return i2cx->SR2;
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 58


 1078              		.loc 1 329 3 view .LVU319
 1079              		.loc 1 329 14 is_stmt 0 view .LVU320
 1080 0000 024B     		ldr	r3, .L70
 1081 0002 1B68     		ldr	r3, [r3]
 1082 0004 9869     		ldr	r0, [r3, #24]
 330:Core/Src/hw_i2c.c **** }
 1083              		.loc 1 330 1 view .LVU321
 1084 0006 80B2     		uxth	r0, r0
 1085 0008 7047     		bx	lr
 1086              	.L71:
 1087 000a 00BF     		.align	2
 1088              	.L70:
 1089 000c 00000000 		.word	i2cx
 1090              		.cfi_endproc
 1091              	.LFE78:
 1093              		.section	.text.i2c_get_last_event,"ax",%progbits
 1094              		.align	1
 1095              		.global	i2c_get_last_event
 1096              		.syntax unified
 1097              		.thumb
 1098              		.thumb_func
 1100              	i2c_get_last_event:
 1101              	.LFB79:
 331:Core/Src/hw_i2c.c **** 
 332:Core/Src/hw_i2c.c **** I2C_EVT i2c_get_last_event(void)
 333:Core/Src/hw_i2c.c **** {
 1102              		.loc 1 333 1 is_stmt 1 view -0
 1103              		.cfi_startproc
 1104              		@ args = 0, pretend = 0, frame = 0
 1105              		@ frame_needed = 0, uses_anonymous_args = 0
 1106              		@ link register save eliminated.
 334:Core/Src/hw_i2c.c ****   return last_event;
 1107              		.loc 1 334 3 view .LVU323
 1108              		.loc 1 334 10 is_stmt 0 view .LVU324
 1109 0000 014B     		ldr	r3, .L73
 1110 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 335:Core/Src/hw_i2c.c **** }
 1111              		.loc 1 335 1 view .LVU325
 1112 0004 7047     		bx	lr
 1113              	.L74:
 1114 0006 00BF     		.align	2
 1115              	.L73:
 1116 0008 00000000 		.word	last_event
 1117              		.cfi_endproc
 1118              	.LFE79:
 1120              		.section	.text.i2c_get_last_error,"ax",%progbits
 1121              		.align	1
 1122              		.global	i2c_get_last_error
 1123              		.syntax unified
 1124              		.thumb
 1125              		.thumb_func
 1127              	i2c_get_last_error:
 1128              	.LFB80:
 336:Core/Src/hw_i2c.c **** 
 337:Core/Src/hw_i2c.c **** I2C_ERR i2c_get_last_error(void)
 338:Core/Src/hw_i2c.c **** {
 1129              		.loc 1 338 1 is_stmt 1 view -0
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 59


 1130              		.cfi_startproc
 1131              		@ args = 0, pretend = 0, frame = 0
 1132              		@ frame_needed = 0, uses_anonymous_args = 0
 1133              		@ link register save eliminated.
 339:Core/Src/hw_i2c.c ****   return last_error;
 1134              		.loc 1 339 3 view .LVU327
 1135              		.loc 1 339 10 is_stmt 0 view .LVU328
 1136 0000 014B     		ldr	r3, .L76
 1137 0002 1888     		ldrh	r0, [r3]
 340:Core/Src/hw_i2c.c **** }
 1138              		.loc 1 340 1 view .LVU329
 1139 0004 80B2     		uxth	r0, r0
 1140 0006 7047     		bx	lr
 1141              	.L77:
 1142              		.align	2
 1143              	.L76:
 1144 0008 00000000 		.word	last_error
 1145              		.cfi_endproc
 1146              	.LFE80:
 1148              		.section	.text.i2cx_EV_IRQHandler,"ax",%progbits
 1149              		.align	1
 1150              		.global	i2cx_EV_IRQHandler
 1151              		.syntax unified
 1152              		.thumb
 1153              		.thumb_func
 1155              	i2cx_EV_IRQHandler:
 1156              	.LFB81:
 341:Core/Src/hw_i2c.c **** 
 342:Core/Src/hw_i2c.c **** /* i2cx event handler */
 343:Core/Src/hw_i2c.c **** void i2cx_EV_IRQHandler(void)
 344:Core/Src/hw_i2c.c **** {
 1157              		.loc 1 344 1 is_stmt 1 view -0
 1158              		.cfi_startproc
 1159              		@ args = 0, pretend = 0, frame = 0
 1160              		@ frame_needed = 0, uses_anonymous_args = 0
 1161 0000 08B5     		push	{r3, lr}
 1162              		.cfi_def_cfa_offset 8
 1163              		.cfi_offset 3, -8
 1164              		.cfi_offset 14, -4
 345:Core/Src/hw_i2c.c ****   /* Check flags, log event */
 346:Core/Src/hw_i2c.c ****   for (idx = 0; idx < sizeof(EVT_LIST); idx++)
 1165              		.loc 1 346 3 view .LVU331
 1166              		.loc 1 346 12 is_stmt 0 view .LVU332
 1167 0002 124B     		ldr	r3, .L85
 1168 0004 0022     		movs	r2, #0
 1169 0006 1A70     		strb	r2, [r3]
 1170              		.loc 1 346 3 view .LVU333
 1171 0008 04E0     		b	.L79
 1172              	.L80:
 1173              		.loc 1 346 44 is_stmt 1 discriminator 2 view .LVU334
 1174 000a 104A     		ldr	r2, .L85
 1175 000c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1176 000e 0133     		adds	r3, r3, #1
 1177 0010 DBB2     		uxtb	r3, r3
 1178 0012 1370     		strb	r3, [r2]
 1179              	.L79:
 1180              		.loc 1 346 21 discriminator 1 view .LVU335
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 60


 1181 0014 0D4B     		ldr	r3, .L85
 1182 0016 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1183 0018 DBB2     		uxtb	r3, r3
 1184 001a 052B     		cmp	r3, #5
 1185 001c 10D8     		bhi	.L84
 347:Core/Src/hw_i2c.c ****   {
 348:Core/Src/hw_i2c.c ****     if (i2cx->SR1 & ((uint32_t)(EVT_LIST[idx])))
 1186              		.loc 1 348 5 view .LVU336
 1187              		.loc 1 348 13 is_stmt 0 view .LVU337
 1188 001e 0C4B     		ldr	r3, .L85+4
 1189 0020 1B68     		ldr	r3, [r3]
 1190 0022 5A69     		ldr	r2, [r3, #20]
 1191              		.loc 1 348 41 view .LVU338
 1192 0024 094B     		ldr	r3, .L85
 1193 0026 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1194 0028 DBB2     		uxtb	r3, r3
 1195 002a 0A49     		ldr	r1, .L85+8
 1196 002c CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 1197              		.loc 1 348 8 view .LVU339
 1198 002e 1A42     		tst	r2, r3
 1199 0030 EBD0     		beq	.L80
 349:Core/Src/hw_i2c.c ****     {
 350:Core/Src/hw_i2c.c ****       last_event = EVT_LIST[idx];
 1200              		.loc 1 350 7 is_stmt 1 view .LVU340
 1201              		.loc 1 350 28 is_stmt 0 view .LVU341
 1202 0032 064B     		ldr	r3, .L85
 1203 0034 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1204 0036 DBB2     		uxtb	r3, r3
 1205 0038 CA5C     		ldrb	r2, [r1, r3]	@ zero_extendqisi2
 1206              		.loc 1 350 18 view .LVU342
 1207 003a 074B     		ldr	r3, .L85+12
 1208 003c 1A70     		strb	r2, [r3]
 1209 003e E4E7     		b	.L80
 1210              	.L84:
 351:Core/Src/hw_i2c.c ****     }
 352:Core/Src/hw_i2c.c ****   }
 353:Core/Src/hw_i2c.c **** 
 354:Core/Src/hw_i2c.c ****   /* call a registered callback */
 355:Core/Src/hw_i2c.c ****   if (NULL != i2c_evt_callback)
 1211              		.loc 1 355 3 is_stmt 1 view .LVU343
 1212              		.loc 1 355 12 is_stmt 0 view .LVU344
 1213 0040 064B     		ldr	r3, .L85+16
 1214 0042 1B68     		ldr	r3, [r3]
 1215              		.loc 1 355 6 view .LVU345
 1216 0044 03B1     		cbz	r3, .L78
 356:Core/Src/hw_i2c.c ****   {
 357:Core/Src/hw_i2c.c ****     i2c_evt_callback();
 1217              		.loc 1 357 5 is_stmt 1 view .LVU346
 1218 0046 9847     		blx	r3
 1219              	.LVL52:
 1220              	.L78:
 358:Core/Src/hw_i2c.c ****   }
 359:Core/Src/hw_i2c.c **** 
 360:Core/Src/hw_i2c.c ****   /* clear flag, interrupt over */
 361:Core/Src/hw_i2c.c ****   // NVIC_ClearPendingIRQ(i2cx_EV_IRQn);
 362:Core/Src/hw_i2c.c **** }
 1221              		.loc 1 362 1 is_stmt 0 view .LVU347
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 61


 1222 0048 08BD     		pop	{r3, pc}
 1223              	.L86:
 1224 004a 00BF     		.align	2
 1225              	.L85:
 1226 004c 00000000 		.word	idx
 1227 0050 00000000 		.word	i2cx
 1228 0054 00000000 		.word	EVT_LIST
 1229 0058 00000000 		.word	last_event
 1230 005c 00000000 		.word	i2c_evt_callback
 1231              		.cfi_endproc
 1232              	.LFE81:
 1234              		.section	.text.i2cx_ER_IRQHandler,"ax",%progbits
 1235              		.align	1
 1236              		.global	i2cx_ER_IRQHandler
 1237              		.syntax unified
 1238              		.thumb
 1239              		.thumb_func
 1241              	i2cx_ER_IRQHandler:
 1242              	.LFB82:
 363:Core/Src/hw_i2c.c **** 
 364:Core/Src/hw_i2c.c **** /* i2cx error handler */
 365:Core/Src/hw_i2c.c **** void i2cx_ER_IRQHandler(void)
 366:Core/Src/hw_i2c.c **** {
 1243              		.loc 1 366 1 is_stmt 1 view -0
 1244              		.cfi_startproc
 1245              		@ args = 0, pretend = 0, frame = 0
 1246              		@ frame_needed = 0, uses_anonymous_args = 0
 1247 0000 08B5     		push	{r3, lr}
 1248              		.cfi_def_cfa_offset 8
 1249              		.cfi_offset 3, -8
 1250              		.cfi_offset 14, -4
 367:Core/Src/hw_i2c.c ****   /* Check flags, log error */
 368:Core/Src/hw_i2c.c ****   for (idx = 0; idx < sizeof(ERR_LIST); idx++)
 1251              		.loc 1 368 3 view .LVU349
 1252              		.loc 1 368 12 is_stmt 0 view .LVU350
 1253 0002 124B     		ldr	r3, .L94
 1254 0004 0022     		movs	r2, #0
 1255 0006 1A70     		strb	r2, [r3]
 1256              		.loc 1 368 3 view .LVU351
 1257 0008 04E0     		b	.L88
 1258              	.L89:
 1259              		.loc 1 368 44 is_stmt 1 discriminator 2 view .LVU352
 1260 000a 104A     		ldr	r2, .L94
 1261 000c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1262 000e 0133     		adds	r3, r3, #1
 1263 0010 DBB2     		uxtb	r3, r3
 1264 0012 1370     		strb	r3, [r2]
 1265              	.L88:
 1266              		.loc 1 368 21 discriminator 1 view .LVU353
 1267 0014 0D4B     		ldr	r3, .L94
 1268 0016 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1269 0018 DBB2     		uxtb	r3, r3
 1270 001a 0D2B     		cmp	r3, #13
 1271 001c 11D8     		bhi	.L93
 369:Core/Src/hw_i2c.c ****   {
 370:Core/Src/hw_i2c.c ****     if (i2cx->SR1 & ((uint32_t)(ERR_LIST[idx])))
 1272              		.loc 1 370 5 view .LVU354
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 62


 1273              		.loc 1 370 13 is_stmt 0 view .LVU355
 1274 001e 0C4B     		ldr	r3, .L94+4
 1275 0020 1B68     		ldr	r3, [r3]
 1276 0022 5A69     		ldr	r2, [r3, #20]
 1277              		.loc 1 370 41 view .LVU356
 1278 0024 094B     		ldr	r3, .L94
 1279 0026 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 1280 0028 0A4B     		ldr	r3, .L94+8
 1281 002a 33F81130 		ldrh	r3, [r3, r1, lsl #1]
 1282              		.loc 1 370 8 view .LVU357
 1283 002e 1A42     		tst	r2, r3
 1284 0030 EBD0     		beq	.L89
 371:Core/Src/hw_i2c.c ****     {
 372:Core/Src/hw_i2c.c ****       last_error = ERR_LIST[idx];
 1285              		.loc 1 372 7 is_stmt 1 view .LVU358
 1286              		.loc 1 372 28 is_stmt 0 view .LVU359
 1287 0032 064B     		ldr	r3, .L94
 1288 0034 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1289 0036 074B     		ldr	r3, .L94+8
 1290 0038 33F81220 		ldrh	r2, [r3, r2, lsl #1]
 1291              		.loc 1 372 18 view .LVU360
 1292 003c 064B     		ldr	r3, .L94+12
 1293 003e 1A80     		strh	r2, [r3]	@ movhi
 1294 0040 E3E7     		b	.L89
 1295              	.L93:
 373:Core/Src/hw_i2c.c ****     }
 374:Core/Src/hw_i2c.c ****   }
 375:Core/Src/hw_i2c.c **** 
 376:Core/Src/hw_i2c.c ****   /* call a registered callback */
 377:Core/Src/hw_i2c.c ****   if (NULL != i2c_err_callback)
 1296              		.loc 1 377 3 is_stmt 1 view .LVU361
 1297              		.loc 1 377 12 is_stmt 0 view .LVU362
 1298 0042 064B     		ldr	r3, .L94+16
 1299 0044 1B68     		ldr	r3, [r3]
 1300              		.loc 1 377 6 view .LVU363
 1301 0046 03B1     		cbz	r3, .L87
 378:Core/Src/hw_i2c.c ****   {
 379:Core/Src/hw_i2c.c ****     i2c_err_callback();
 1302              		.loc 1 379 5 is_stmt 1 view .LVU364
 1303 0048 9847     		blx	r3
 1304              	.LVL53:
 1305              	.L87:
 380:Core/Src/hw_i2c.c ****   }
 381:Core/Src/hw_i2c.c **** 
 382:Core/Src/hw_i2c.c ****   /* clear flag, interrupt over */
 383:Core/Src/hw_i2c.c ****   // NVIC_ClearPendingIRQ(i2cx_ER_IRQn);
 384:Core/Src/hw_i2c.c **** }...
 1306              		.loc 1 384 1 is_stmt 0 view .LVU365
 1307 004a 08BD     		pop	{r3, pc}
 1308              	.L95:
 1309              		.align	2
 1310              	.L94:
 1311 004c 00000000 		.word	idx
 1312 0050 00000000 		.word	i2cx
 1313 0054 00000000 		.word	ERR_LIST
 1314 0058 00000000 		.word	last_error
 1315 005c 00000000 		.word	i2c_err_callback
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 63


 1316              		.cfi_endproc
 1317              	.LFE82:
 1319              		.global	ERR_LIST
 1320              		.section	.data.ERR_LIST,"aw"
 1321              		.align	2
 1324              	ERR_LIST:
 1325 0000 0001     		.short	256
 1326 0002 0002     		.short	512
 1327 0004 0004     		.short	1024
 1328 0006 0008     		.short	2048
 1329 0008 0010     		.short	4096
 1330 000a 0040     		.short	16384
 1331 000c 0080     		.short	-32768
 1332              		.global	EVT_LIST
 1333              		.section	.data.EVT_LIST,"aw"
 1334              		.align	2
 1337              	EVT_LIST:
 1338 0000 01       		.byte	1
 1339 0001 02       		.byte	2
 1340 0002 08       		.byte	8
 1341 0003 04       		.byte	4
 1342 0004 80       		.byte	-128
 1343 0005 40       		.byte	64
 1344              		.section	.bss.i2c_err_callback,"aw",%nobits
 1345              		.align	2
 1348              	i2c_err_callback:
 1349 0000 00000000 		.space	4
 1350              		.section	.bss.i2c_evt_callback,"aw",%nobits
 1351              		.align	2
 1354              	i2c_evt_callback:
 1355 0000 00000000 		.space	4
 1356              		.section	.bss.i2cx,"aw",%nobits
 1357              		.align	2
 1360              	i2cx:
 1361 0000 00000000 		.space	4
 1362              		.section	.bss.last_error,"aw",%nobits
 1363              		.align	1
 1366              	last_error:
 1367 0000 0000     		.space	2
 1368              		.section	.bss.last_event,"aw",%nobits
 1371              	last_event:
 1372 0000 00       		.space	1
 1373              		.section	.bss.idx,"aw",%nobits
 1376              	idx:
 1377 0000 00       		.space	1
 1378              		.text
 1379              	.Letext0:
 1380              		.file 3 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 1381              		.file 4 "c:\\users\\callum\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xp
 1382              		.file 5 "c:\\users\\callum\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xp
 1383              		.file 6 "Core/Inc/hw_stmgpio.h"
 1384              		.file 7 "Core/Inc/hw_i2c.h"
 1385              		.file 8 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 64


DEFINED SYMBOLS
                            *ABS*:0000000000000000 hw_i2c.c
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:23     .text.i2c_init:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:29     .text.i2c_init:0000000000000000 i2c_init
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:616    .text.i2c_init:0000000000000288 $d
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:1360   .bss.i2cx:0000000000000000 i2cx
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:633    .text.i2c_reset_periph:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:639    .text.i2c_reset_periph:0000000000000000 i2c_reset_periph
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:665    .text.i2c_reset_periph:0000000000000018 $d
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:670    .text.i2c_ack_bit:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:676    .text.i2c_ack_bit:0000000000000000 i2c_ack_bit
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:696    .text.i2c_ack_bit:0000000000000010 $d
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:701    .text.i2c_enable_periph:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:707    .text.i2c_enable_periph:0000000000000000 i2c_enable_periph
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:733    .text.i2c_enable_periph:0000000000000014 $d
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:738    .text.i2c_nack_bit:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:744    .text.i2c_nack_bit:0000000000000000 i2c_nack_bit
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:764    .text.i2c_nack_bit:0000000000000010 $d
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:769    .text.i2c_disable_periph:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:775    .text.i2c_disable_periph:0000000000000000 i2c_disable_periph
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:795    .text.i2c_disable_periph:0000000000000010 $d
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:800    .text.i2c_start:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:806    .text.i2c_start:0000000000000000 i2c_start
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:826    .text.i2c_start:0000000000000010 $d
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:831    .text.i2c_stop:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:837    .text.i2c_stop:0000000000000000 i2c_stop
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:857    .text.i2c_stop:0000000000000010 $d
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:862    .text.i2c_recv:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:868    .text.i2c_recv:0000000000000000 i2c_recv
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:903    .text.i2c_recv:0000000000000018 $d
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:908    .text.i2c_send:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:914    .text.i2c_send:0000000000000000 i2c_send
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:949    .text.i2c_send:0000000000000018 $d
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:954    .text.i2c_set_evt_callback:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:960    .text.i2c_set_evt_callback:0000000000000000 i2c_set_evt_callback
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:990    .text.i2c_set_evt_callback:0000000000000010 $d
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:1354   .bss.i2c_evt_callback:0000000000000000 i2c_evt_callback
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:995    .text.i2c_set_err_callback:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:1001   .text.i2c_set_err_callback:0000000000000000 i2c_set_err_callback
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:1031   .text.i2c_set_err_callback:0000000000000010 $d
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:1348   .bss.i2c_err_callback:0000000000000000 i2c_err_callback
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:1036   .text.i2c_SR1_dummy_read:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:1042   .text.i2c_SR1_dummy_read:0000000000000000 i2c_SR1_dummy_read
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:1060   .text.i2c_SR1_dummy_read:000000000000000c $d
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:1065   .text.i2c_SR2_dummy_read:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:1071   .text.i2c_SR2_dummy_read:0000000000000000 i2c_SR2_dummy_read
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:1089   .text.i2c_SR2_dummy_read:000000000000000c $d
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:1094   .text.i2c_get_last_event:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:1100   .text.i2c_get_last_event:0000000000000000 i2c_get_last_event
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:1116   .text.i2c_get_last_event:0000000000000008 $d
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:1371   .bss.last_event:0000000000000000 last_event
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:1121   .text.i2c_get_last_error:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:1127   .text.i2c_get_last_error:0000000000000000 i2c_get_last_error
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:1144   .text.i2c_get_last_error:0000000000000008 $d
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:1366   .bss.last_error:0000000000000000 last_error
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:1149   .text.i2cx_EV_IRQHandler:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:1155   .text.i2cx_EV_IRQHandler:0000000000000000 i2cx_EV_IRQHandler
ARM GAS  C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s 			page 65


C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:1226   .text.i2cx_EV_IRQHandler:000000000000004c $d
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:1376   .bss.idx:0000000000000000 idx
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:1337   .data.EVT_LIST:0000000000000000 EVT_LIST
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:1235   .text.i2cx_ER_IRQHandler:0000000000000000 $t
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:1241   .text.i2cx_ER_IRQHandler:0000000000000000 i2cx_ER_IRQHandler
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:1311   .text.i2cx_ER_IRQHandler:000000000000004c $d
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:1324   .data.ERR_LIST:0000000000000000 ERR_LIST
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:1321   .data.ERR_LIST:0000000000000000 $d
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:1334   .data.EVT_LIST:0000000000000000 $d
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:1345   .bss.i2c_err_callback:0000000000000000 $d
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:1351   .bss.i2c_evt_callback:0000000000000000 $d
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:1357   .bss.i2cx:0000000000000000 $d
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:1363   .bss.last_error:0000000000000000 $d
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:1372   .bss.last_event:0000000000000000 $d
C:\Users\Callum\AppData\Local\Temp\ccHYXfxF.s:1377   .bss.idx:0000000000000000 $d

UNDEFINED SYMBOLS
__aeabi_ui2f
__aeabi_f2d
__aeabi_dmul
__aeabi_d2uiz
stmgpio_setup
SystemCoreClock
