var searchIndex = JSON.parse('{\
"bare_metal":{"doc":"Abstractions common to bare metal systems","t":[3,11,11,11,3,11,3,11,11,8,10,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11],"n":["Peripheral","new","borrow","get","CriticalSection","new","Mutex","new","borrow","Nr","nr","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","fmt"],"q":["bare_metal","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","",""],"d":["A peripheral","Creates a new peripheral","Borrows the peripheral for the duration of a critical …","Returns a pointer to the register block","Critical section token","Creates a critical section token","A “mutex” based on critical sections","Creates a new mutex","Borrows the data for the duration of the critical section","Interrupt number","Returns the number associated with an interrupt","","","","","","","","","","","","","","","","","","","","","",""],"i":[0,1,1,1,0,2,0,3,3,0,4,1,1,1,1,1,1,1,2,2,2,2,2,2,2,3,3,3,3,3,3,3,1],"f":[null,[[["usize",15]]],[[["criticalsection",3]]],[[]],null,[[]],null,[[]],[[["criticalsection",3]]],null,[[],["u8",15]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[["formatter",3]],["result",6]]],"p":[[3,"Peripheral"],[3,"CriticalSection"],[3,"Mutex"],[8,"Nr"]]},\
"bitfield":{"doc":"This crate provides macros to generate bitfield-like …","t":[8,10,10,8,10,10,14,14,14,14],"n":["BitRange","bit_range","set_bit_range","Bit","bit","set_bit","bitfield_fields","bitfield_debug","bitfield_bitrange","bitfield"],"q":["bitfield","","","","","","","","",""],"d":["A trait to get or set ranges of bits.","Get a range of bits.","Set a range of bits.","A trait to get or set a single bit.","Get a single bit.","Set a single bit.","Declares the fields of struct.","Generates a <code>fmt::Debug</code> implementation.","Implements <code>BitRange</code> for a tuple struct (or “newtype”).","Combines <code>bitfield_bitrange</code> and <code>bitfield_fields</code>."],"i":[0,1,1,0,2,2,0,0,0,0],"f":[null,[[["usize",15]]],[[["usize",15]]],null,[[["usize",15]],["bool",15]],[[["usize",15],["bool",15]]],null,null,null,null],"p":[[8,"BitRange"],[8,"Bit"]]},\
"cortex_m":{"doc":"Low level access to Cortex-M processors","t":[0,5,5,5,5,5,5,5,5,5,5,5,5,5,0,3,11,11,0,3,3,8,10,8,10,5,5,5,0,3,12,5,5,5,5,0,0,3,12,12,12,12,12,12,12,12,12,12,0,3,12,12,12,12,12,12,12,12,12,12,4,13,13,0,3,12,12,12,12,0,3,12,12,12,12,12,12,12,12,12,12,12,3,12,12,12,0,3,12,12,12,12,12,0,3,12,12,12,12,0,3,12,12,0,3,12,12,12,12,12,12,3,11,11,11,11,0,3,12,12,12,12,12,12,12,12,12,12,12,0,3,12,12,12,12,12,12,12,0,3,12,12,12,12,12,12,12,12,12,12,12,12,12,12,4,13,13,13,13,13,13,13,13,13,13,11,4,13,13,13,12,11,4,13,13,13,13,13,13,13,13,0,3,12,12,12,12,4,13,13,0,3,12,12,12,12,12,12,12,12,3,12,12,12,12,12,12,12,12,12,12,12,12,12,12,11,11,3,18,11,3,18,11,3,18,11,3,18,11,3,18,11,3,18,11,3,18,11,3,18,11,3,18,11,3,18,11,3,3,18,11,3,18,11,3,18,11,0,8,10,8,10,8,16,10,8,16,10,8,16,10,8,16,10,10,8,16,10,8,16,10,8,10,10,8,16,10,8,16,10,10,8,16,10,10,8,16,10,10,8,16,10,10,10,10,10,0,0,5,5,0,5,0,3,11,11,11,11,11,11,11,11,4,13,13,11,11,4,13,13,11,11,4,13,13,11,11,5,5,0,4,13,13,11,11,5,0,5,5,0,4,13,13,11,11,5,0,5,5,14,14,14,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11],"n":["asm","bkpt","delay","nop","udf","wfe","wfi","sev","isb","dsb","dmb","semihosting_syscall","bootstrap","bootload","delay","Delay","new","free","interrupt","CriticalSection","Mutex","Nr","nr","InterruptNumber","number","disable","enable","free","itm","Aligned","0","write_all","write_aligned","write_fmt","write_str","peripheral","cbp","RegisterBlock","iciallu","icimvau","dcimvac","dcisw","dccmvau","dccmvac","dccsw","dccimvac","dccisw","bpiall","cpuid","RegisterBlock","base","pfr","dfr","afr","mmfr","isar","clidr","ctr","ccsidr","csselr","CsselrCacheType","DataOrUnified","Instruction","dcb","RegisterBlock","dhcsr","dcrsr","dcrdr","demcr","dwt","RegisterBlock","ctrl","cyccnt","cpicnt","exccnt","sleepcnt","lsucnt","foldcnt","pcsr","c","lar","lsr","Comparator","comp","mask","function","fpb","RegisterBlock","ctrl","remap","comp","lar","lsr","fpu","RegisterBlock","fpccr","fpcar","fpdscr","mvfr","icb","RegisterBlock","ictr","actlr","itm","RegisterBlock","stim","ter","tpr","tcr","lar","lsr","Stim","write_u8","write_u16","write_u32","is_fifo_ready","mpu","RegisterBlock","_type","ctrl","rnr","rbar","rasr","rbar_a1","rasr_a1","rbar_a2","rasr_a2","rbar_a3","rasr_a3","nvic","RegisterBlock","iser","icer","ispr","icpr","iabr","ipr","stir","scb","RegisterBlock","icsr","vtor","aircr","scr","ccr","shpr","shcsr","cfsr","hfsr","dfsr","mmfar","bfar","afsr","cpacr","Exception","NonMaskableInt","HardFault","MemoryManagement","BusFault","UsageFault","SecureFault","SVCall","DebugMonitor","PendSV","SysTick","irqn","VectActive","ThreadMode","Exception","Interrupt","irqn","from","SystemHandler","MemoryManagement","BusFault","UsageFault","SecureFault","SVCall","DebugMonitor","PendSV","SysTick","syst","RegisterBlock","csr","rvr","cvr","calib","SystClkSource","Core","External","tpiu","RegisterBlock","sspsr","cspsr","acpr","sppr","ffcr","lar","lsr","_type","Peripherals","CBP","CPUID","DCB","DWT","FPB","FPU","ICB","ITM","MPU","NVIC","SAU","SCB","SYST","TPIU","take","steal","CBP","PTR","ptr","CPUID","PTR","ptr","DCB","PTR","ptr","DWT","PTR","ptr","FPB","PTR","ptr","FPU","PTR","ptr","ICB","PTR","ptr","ITM","PTR","ptr","MPU","PTR","ptr","NVIC","PTR","ptr","SAU","SCB","PTR","ptr","SYST","PTR","ptr","TPIU","PTR","ptr","prelude","_embedded_hal_blocking_delay_DelayMs","delay_ms","_embedded_hal_blocking_delay_DelayUs","delay_us","_embedded_hal_blocking_i2c_Read","Error","read","_embedded_hal_blocking_i2c_Write","Error","write","_embedded_hal_blocking_i2c_WriteRead","Error","write_read","_embedded_hal_blocking_serial_Write","Error","bwrite_all","bflush","_embedded_hal_blocking_spi_Transfer","Error","transfer","_embedded_hal_blocking_spi_Write","Error","write","_embedded_hal_digital_OutputPin","set_low","set_high","_embedded_hal_serial_Read","Error","read","_embedded_hal_serial_Write","Error","write","flush","_embedded_hal_spi_FullDuplex","Error","read","send","_embedded_hal_timer_CountDown","Time","start","wait","_embedded_hal_PwmPin","Duty","disable","enable","get_duty","get_max_duty","set_duty","register","basepri","read","write","basepri_max","write","control","Control","from_bits","bits","npriv","set_npriv","spsel","set_spsel","fpca","set_fpca","Npriv","Privileged","Unprivileged","is_privileged","is_unprivileged","Spsel","Msp","Psp","is_msp","is_psp","Fpca","Active","NotActive","is_active","is_not_active","read","write","faultmask","Faultmask","Active","Inactive","is_active","is_inactive","read","msp","read","write","primask","Primask","Active","Inactive","is_active","is_inactive","read","psp","read","write","iprint","iprintln","singleton","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","write_str","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref_mut","deref_mut","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","eq","eq","eq","ne","eq","eq","eq","eq","eq","eq","eq","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","delay_ms","delay_ms","delay_ms","delay_ms","delay_us","delay_us","delay_us","delay_us","new","new","borrow","iciallu","icimvau","dcimvac","dcisw","dccmvau","dccmvac","dccsw","dccimvac","dccisw","bpiall","select_cache","cache_num_sets_ways","cache_dminline","cache_iminline","enable_trace","disable_trace","is_debugger_attached","enable_cycle_counter","get_cycle_count","unlock","request","mask","unmask","get_priority","is_active","is_enabled","is_pending","pend","set_priority","unpend","vect_active","enable_icache","disable_icache","icache_enabled","invalidate_icache","enable_dcache","disable_dcache","dcache_enabled","clean_dcache","clean_invalidate_dcache","invalidate_dcache_by_address","invalidate_dcache_by_ref","invalidate_dcache_by_slice","clean_dcache_by_address","clean_dcache_by_ref","clean_dcache_by_slice","clean_invalidate_dcache_by_address","set_sleepdeep","clear_sleepdeep","set_sleeponexit","clear_sleeponexit","sys_reset","set_pendsv","is_pendsv_pending","clear_pendsv","set_pendst","is_pendst_pending","clear_pendst","get_priority","set_priority","enable","disable","is_enabled","clear_current","disable_counter","disable_interrupt","enable_counter","enable_interrupt","get_clock_source","get_current","get_reload","get_ticks_per_10ms","has_reference_clock","has_wrapped","is_counter_enabled","is_interrupt_enabled","is_precise","set_clock_source","set_reload"],"q":["cortex_m","cortex_m::asm","","","","","","","","","","","","","cortex_m","cortex_m::delay","","","cortex_m","cortex_m::interrupt","","","","","","","","","cortex_m","cortex_m::itm","","","","","","cortex_m","cortex_m::peripheral","cortex_m::peripheral::cbp","","","","","","","","","","","cortex_m::peripheral","cortex_m::peripheral::cpuid","","","","","","","","","","","","","","cortex_m::peripheral","cortex_m::peripheral::dcb","","","","","cortex_m::peripheral","cortex_m::peripheral::dwt","","","","","","","","","","","","","","","","cortex_m::peripheral","cortex_m::peripheral::fpb","","","","","","cortex_m::peripheral","cortex_m::peripheral::fpu","","","","","cortex_m::peripheral","cortex_m::peripheral::icb","","","cortex_m::peripheral","cortex_m::peripheral::itm","","","","","","","","","","","","cortex_m::peripheral","cortex_m::peripheral::mpu","","","","","","","","","","","","cortex_m::peripheral","cortex_m::peripheral::nvic","","","","","","","","cortex_m::peripheral","cortex_m::peripheral::scb","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","cortex_m::peripheral::scb::VectActive","cortex_m::peripheral::scb","","","","","","","","","","cortex_m::peripheral","cortex_m::peripheral::syst","","","","","","","","cortex_m::peripheral","cortex_m::peripheral::tpiu","","","","","","","","","cortex_m::peripheral","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","cortex_m","cortex_m::prelude","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","cortex_m","cortex_m::register","cortex_m::register::basepri","","cortex_m::register","cortex_m::register::basepri_max","cortex_m::register","cortex_m::register::control","","","","","","","","","","","","","","","","","","","","","","","","","","cortex_m::register","cortex_m::register::faultmask","","","","","","cortex_m::register","cortex_m::register::msp","","cortex_m::register","cortex_m::register::primask","","","","","","cortex_m::register","cortex_m::register::psp","","cortex_m","","","cortex_m::delay","","","","","","","cortex_m::interrupt","","","","","","","","","","","","","","cortex_m::itm","","","","","","","cortex_m::peripheral::cbp","","","","","","","cortex_m::peripheral::cpuid","","","","","","","","","","","","","","cortex_m::peripheral::dcb","","","","","","","cortex_m::peripheral::dwt","","","","","","","","","","","","","","cortex_m::peripheral::fpb","","","","","","","cortex_m::peripheral::fpu","","","","","","","cortex_m::peripheral::icb","","","","","","","cortex_m::peripheral::itm","","","","","","","","","","","","","","cortex_m::peripheral::mpu","","","","","","","cortex_m::peripheral::nvic","","","","","","","cortex_m::peripheral::scb","","","","","","","","","","","","","","","","","","","","","","","","","","","","cortex_m::peripheral::syst","","","","","","","","","","","","","","cortex_m::peripheral::tpiu","","","","","","","cortex_m::peripheral","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","cortex_m::register::control","","","","","","","","","","","","","","","","","","","","","","","","","","","","cortex_m::register::faultmask","","","","","","","cortex_m::register::primask","","","","","","","cortex_m::prelude","cortex_m::peripheral","","","","","","","","","","","","","","","cortex_m::peripheral::cpuid","cortex_m::peripheral::scb","","","cortex_m::peripheral::syst","cortex_m::register::control","","","","cortex_m::register::faultmask","cortex_m::register::primask","cortex_m::peripheral::cpuid","cortex_m::peripheral::scb","","","","cortex_m::peripheral::syst","cortex_m::register::control","","","cortex_m::register::faultmask","cortex_m::register::primask","cortex_m::peripheral::cpuid","cortex_m::peripheral::scb","","","cortex_m::peripheral::syst","cortex_m::register::control","","","","cortex_m::register::faultmask","cortex_m::register::primask","cortex_m::delay","","","","","","","","cortex_m::interrupt","","","cortex_m::peripheral","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","",""],"d":["Miscellaneous assembly instructions","Puts the processor in Debug state. Debuggers can pick …","Blocks the program for <em>at least</em> <code>cycles</code> CPU cycles.","A no-operation. Useful to prevent delay loops from being …","Generate an Undefined Instruction exception.","Wait For Event","Wait For Interrupt","Send Event","Instruction Synchronization Barrier","Data Synchronization Barrier","Data Memory Barrier","Semihosting syscall.","Bootstrap.","Bootload.","A delay driver based on SysTick.","System timer (SysTick) as a delay provider.","Configures the system timer (SysTick) as a delay provider.","Releases the system timer (SysTick) resource.","Interrupts","Critical section token","A “mutex” based on critical sections","Interrupt number","Returns the number associated with an interrupt","Trait for enums of external interrupt numbers.","Return the interrupt number associated with this variant.","Disables all interrupts","Enables all the interrupts","Execute closure <code>f</code> in an interrupt-free context.","Instrumentation Trace Macrocell","A wrapper type that aligns its contents on a 4-Byte …","","Writes <code>buffer</code> to an ITM port.","Writes a 4-byte aligned <code>buffer</code> to an ITM port.","Writes <code>fmt::Arguments</code> to the ITM <code>port</code>","Writes a string to the ITM <code>port</code>","Core peripherals.","Cache and branch predictor maintenance operations","Register block","I-cache invalidate all to PoU","I-cache invalidate by MVA to PoU","D-cache invalidate by MVA to PoC","D-cache invalidate by set-way","D-cache clean by MVA to PoU","D-cache clean by MVA to PoC","D-cache clean by set-way","D-cache clean and invalidate by MVA to PoC","D-cache clean and invalidate by set-way","Branch predictor invalidate all","CPUID","Register block","CPUID base","Processor Feature (not present on Cortex-M0 variants)","Debug Feature (not present on Cortex-M0 variants)","Auxiliary Feature (not present on Cortex-M0 variants)","Memory Model Feature (not present on Cortex-M0 variants)","Instruction Set Attribute (not present on Cortex-M0 …","Cache Level ID (only present on Cortex-M7)","Cache Type (only present on Cortex-M7)","Cache Size ID (only present on Cortex-M7)","Cache Size Selection (only present on Cortex-M7)","Type of cache to select on CSSELR writes.","Select DCache or unified cache","Select ICache","Debug Control Block","Register block","Debug Halting Control and Status","Debug Core Register Selector","Debug Core Register Data","Debug Exception and Monitor Control","Data Watchpoint and Trace unit","Register block","Control","Cycle Count","CPI Count","Exception Overhead Count","Sleep Count","LSU Count","Folded-instruction Count","Program Counter Sample","Comparators","Lock Access","Lock Status","Comparator","Comparator","Comparator Mask","Comparator Function","Flash Patch and Breakpoint unit","Register block","Control","Remap","Comparator","Lock Access","Lock Status","Floating Point Unit","Register block","Floating Point Context Control","Floating Point Context Address","Floating Point Default Status Control","Media and FP Feature","Implementation Control Block","Register block","Interrupt Controller Type Register","Auxiliary Control Register","Instrumentation Trace Macrocell","Register block","Stimulus Port","Trace Enable","Trace Privilege","Trace Control","Lock Access","Lock Status","Stimulus Port","Writes an <code>u8</code> payload into the stimulus port","Writes an <code>u16</code> payload into the stimulus port","Writes an <code>u32</code> payload into the stimulus port","Returns <code>true</code> if the stimulus port is ready to accept more …","Memory Protection Unit","Register block for ARMv7-M","Type","Control","Region Number","Region Base Address","Region Attribute and Size","Alias 1 of RBAR","Alias 1 of RASR","Alias 2 of RBAR","Alias 2 of RASR","Alias 3 of RBAR","Alias 3 of RASR","Nested Vector Interrupt Controller","Register block","Interrupt Set-Enable","Interrupt Clear-Enable","Interrupt Set-Pending","Interrupt Clear-Pending","Interrupt Active Bit (not present on Cortex-M0 variants)","Interrupt Priority","Software Trigger Interrupt","System Control Block","Register block","Interrupt Control and State","Vector Table Offset (not present on Cortex-M0 variants)","Application Interrupt and Reset Control","System Control","Configuration and Control","System Handler Priority (word accessible only on …","System Handler Control and State","Configurable Fault Status (not present on Cortex-M0 …","HardFault Status (not present on Cortex-M0 variants)","Debug Fault Status (not present on Cortex-M0 variants)","MemManage Fault Address (not present on Cortex-M0 …","BusFault Address (not present on Cortex-M0 variants)","Auxiliary Fault Status (not present on Cortex-M0 variants)","Coprocessor Access Control (not present on Cortex-M0 …","Processor core exceptions (internal interrupts)","Non maskable interrupt","Hard fault interrupt","Memory management interrupt (not present on Cortex-M0 …","Bus fault interrupt (not present on Cortex-M0 variants)","Usage fault interrupt (not present on Cortex-M0 variants)","Secure fault interrupt (only on ARMv8-M)","SV call interrupt","Debug monitor interrupt (not present on Cortex-M0 …","Pend SV interrupt","System Tick interrupt","Returns the IRQ number of this <code>Exception</code>","Active exception number","Thread mode","Processor core exception (internal interrupts)","Device specific exception (external interrupts)","Interrupt number. This number is always within half open …","Converts a <code>byte</code> into <code>VectActive</code>","System handlers, exceptions with configurable priority","Memory management interrupt (not present on Cortex-M0 …","Bus fault interrupt (not present on Cortex-M0 variants)","Usage fault interrupt (not present on Cortex-M0 variants)","Secure fault interrupt (only on ARMv8-M)","SV call interrupt","Debug monitor interrupt (not present on Cortex-M0 …","Pend SV interrupt","System Tick interrupt","SysTick: System Timer","Register block","Control and Status","Reload Value","Current Value","Calibration Value","SysTick clock source","Core-provided clock","External reference clock","Trace Port Interface Unit;","Register block","Supported Parallel Port Sizes","Current Parallel Port Size","Asynchronous Clock Prescaler","Selected Pin Control","Formatter and Flush Control","Lock Access","Lock Status","TPIU Type","Core peripherals","Cache and branch predictor maintenance operations. Not …","CPUID","Debug Control Block","Data Watchpoint and Trace unit","Flash Patch and Breakpoint unit. Not available on Armv6-M.","Floating Point Unit.","Implementation Control Block.","Instrumentation Trace Macrocell. Not available on Armv6-M …","Memory Protection Unit","Nested Vector Interrupt Controller","Security Attribution Unit","System Control Block","SysTick: System Timer","Trace Port Interface Unit. Not available on Armv6-M.","Returns all the core peripherals <em>once</em>","Unchecked version of <code>Peripherals::take</code>","Cache and branch predictor maintenance operations","Pointer to the register block","Returns a pointer to the register block (to be deprecated …","CPUID","Pointer to the register block","Returns a pointer to the register block (to be deprecated …","Debug Control Block","Pointer to the register block","Returns a pointer to the register block (to be deprecated …","Data Watchpoint and Trace unit","Pointer to the register block","Returns a pointer to the register block (to be deprecated …","Flash Patch and Breakpoint unit","Pointer to the register block","Returns a pointer to the register block (to be deprecated …","Floating Point Unit","Pointer to the register block","Returns a pointer to the register block (to be deprecated …","Implementation Control Block.","Pointer to the register block","Returns a pointer to the register block (to be deprecated …","Instrumentation Trace Macrocell","Pointer to the register block","Returns a pointer to the register block (to be deprecated …","Memory Protection Unit","Pointer to the register block","Returns a pointer to the register block (to be deprecated …","Nested Vector Interrupt Controller","Pointer to the register block","Returns a pointer to the register block (to be deprecated …","Security Attribution Unit","System Control Block","Pointer to the register block","Returns a pointer to the register block (to be deprecated …","SysTick: System Timer","Pointer to the register block","Returns a pointer to the register block (to be deprecated …","Trace Port Interface Unit","Pointer to the register block","Returns a pointer to the register block (to be deprecated …","Prelude","Millisecond delay","Pauses execution for <code>ms</code> milliseconds","Microsecond delay","Pauses execution for <code>us</code> microseconds","Blocking read","Error type","Reads enough bytes from slave with <code>address</code> to fill <code>buffer</code>","Blocking write","Error type","Sends bytes to slave with address <code>addr</code>","Blocking write + read","Error type","Sends bytes to slave with address <code>addr</code> and then reads …","Write half of a serial interface (blocking variant)","The type of error that can occur when writing","Writes a slice, blocking until everything has been written","Block until the serial interface has sent all buffered …","Blocking transfer","Error type","Sends <code>words</code> to the slave. Returns the <code>words</code> received from …","Blocking write","Error type","Sends <code>words</code> to the slave, ignoring all the incoming words","Single digital push-pull output pin","Drives the pin low","Drives the pin high","Read half of a serial interface","Read error","Reads a single word from the serial interface","Write half of a serial interface","Write error","Writes a single word to the serial interface","Ensures that none of the previously written words are …","Full duplex (master mode)","An enumeration of SPI errors","Reads the word stored in the shift register","Sends a word to the slave","A count down timer","The unit of time used by this timer","Starts a new count down","Non-blockingly “waits” until the count down finishes","A single PWM channel / pin","Type for the <code>duty</code> methods","Disables a PWM <code>channel</code>","Enables a PWM <code>channel</code>","Returns the current duty cycle","Returns the maximum duty cycle value","Sets a new duty cycle","Processor core registers","Base Priority Mask Register","Reads the CPU register","Writes to the CPU register","Base Priority Mask Register (conditional write)","Writes to BASEPRI <em>if</em>","Control register","Control register","Creates a <code>Control</code> value from raw bits.","Returns the contents of the register as raw bits","Thread mode privilege level","Sets the thread mode privilege level value (nPRIV).","Currently active stack pointer","Sets the SPSEL value.","Whether context floating-point is currently active","Sets the FPCA value.","Thread mode privilege level","Privileged","Unprivileged","Is in privileged thread mode?","Is in unprivileged thread mode?","Currently active stack pointer","MSP is the current stack pointer","PSP is the current stack pointer","Is MSP the current stack pointer?","Is PSP the current stack pointer?","Whether context floating-point is currently active","Floating-point context active.","No floating-point context active","Is a floating-point context active?","Is a floating-point context not active?","Reads the CPU register","Writes to the CPU register.","Fault Mask Register","All exceptions are …","Active","Inactive, expect for NMI","All exceptions are active","All exceptions, except for NMI, are inactive","Reads the CPU register","Main Stack Pointer","Reads the CPU register","Writes <code>bits</code> to the CPU register","Priority mask register","All exceptions with configurable priority are …","Active","Inactive","All exceptions with configurable priority are active","All exceptions with configurable priority are inactive","Reads the CPU register","Process Stack Pointer","Reads the CPU register","Writes <code>bits</code> to the CPU register","Macro for sending a formatted string through an ITM …","Macro for sending a formatted string through an ITM …","Macro to create a mutable reference to a statically …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Creates a critical section token","Creates a new mutex","Borrows the data for the duration of the critical section","I-cache invalidate all to PoU","I-cache invalidate by MVA to PoU","D-cache invalidate by MVA to PoC","D-cache invalidate by set-way","D-cache clean by MVA to PoU","D-cache clean by MVA to PoC","D-cache clean by set-way","D-cache clean and invalidate by MVA to PoC","D-cache clean and invalidate by set-way","Branch predictor invalidate all","Selects the current CCSIDR","Returns the number of sets and ways in the selected cache","Returns log2 of the number of words in the smallest cache …","Returns log2 of the number of words in the smallest cache …","Enables TRACE. This is for example required by the …","Disables TRACE. See <code>DCB::enable_trace()</code> for more details","Is there a debugger attached? (see note)","Enables the cycle counter","Returns the current clock cycle count","Removes the software lock on the DWT","Request an IRQ in software","Disables <code>interrupt</code>","Enables <code>interrupt</code>","Returns the NVIC priority of <code>interrupt</code>","Is <code>interrupt</code> active or pre-empted and stacked","Checks if <code>interrupt</code> is enabled","Checks if <code>interrupt</code> is pending","Forces <code>interrupt</code> into pending state","Sets the “priority” of <code>interrupt</code> to <code>prio</code>","Clears <code>interrupt</code>’s pending state","Returns the active exception number","Enables I-cache if currently disabled.","Disables I-cache if currently enabled.","Returns whether the I-cache is currently enabled.","Invalidates the entire I-cache.","Enables D-cache if currently disabled.","Disables D-cache if currently enabled.","Returns whether the D-cache is currently enabled.","Cleans the entire D-cache.","Cleans and invalidates the entire D-cache.","Invalidates D-cache by address.","Invalidates an object from the D-cache.","Invalidates a slice from the D-cache.","Cleans D-cache by address.","Cleans an object from the D-cache.","Cleans a slice from D-cache.","Cleans and invalidates D-cache by address.","Set the SLEEPDEEP bit in the SCR register","Clear the SLEEPDEEP bit in the SCR register","Set the SLEEPONEXIT bit in the SCR register","Clear the SLEEPONEXIT bit in the SCR register","Initiate a system reset request to reset the MCU","Set the PENDSVSET bit in the ICSR register which will …","Check if PENDSVSET bit in the ICSR register is set …","Set the PENDSVCLR bit in the ICSR register which will …","Set the PENDSTSET bit in the ICSR register which will …","Check if PENDSTSET bit in the ICSR register is set …","Set the PENDSTCLR bit in the ICSR register which will …","Returns the hardware priority of <code>system_handler</code>","Sets the hardware priority of <code>system_handler</code> to <code>prio</code>","Enable the exception","Disable the exception","Check if an exception is enabled","Clears current value to 0","Disables counter","Disables SysTick interrupt","Enables counter","Enables SysTick interrupt","Gets clock source","Gets current value","Gets reload value","Returns the reload value with which the counter would …","Checks if an external reference clock is available","Checks if the counter wrapped (underflowed) since the …","Checks if counter is enabled","Checks if SysTick interrupt is enabled","Checks if the calibration value is precise","Sets clock source","Sets reload value"],"i":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,2,0,3,0,0,0,0,0,4,0,0,0,0,0,0,0,5,5,5,5,5,5,5,5,5,5,0,0,6,6,6,6,6,6,6,6,6,6,0,7,7,0,0,8,8,8,8,0,0,9,9,9,9,9,9,9,9,9,9,9,0,10,10,10,0,0,11,11,11,11,11,0,0,12,12,12,12,0,0,13,13,0,0,14,14,14,14,14,14,0,15,15,15,15,0,0,16,16,16,16,16,16,16,16,16,16,16,0,0,17,17,17,17,17,17,17,0,0,18,18,18,18,18,18,18,18,18,18,18,18,18,18,0,19,19,19,19,19,19,19,19,19,19,19,0,20,20,20,21,20,0,22,22,22,22,22,22,22,22,0,0,23,23,23,23,0,24,24,0,0,25,25,25,25,25,25,25,25,0,26,26,26,26,26,26,26,26,26,26,26,26,26,26,26,26,0,27,27,0,28,28,0,29,29,0,30,30,0,31,31,0,32,32,0,33,33,0,34,34,0,35,35,0,36,36,0,0,37,37,0,38,38,0,39,39,0,0,40,0,41,0,42,42,0,43,43,0,44,44,0,45,45,45,0,46,46,0,47,47,0,48,48,0,49,49,0,50,50,50,0,51,51,51,0,52,52,52,0,53,53,53,53,53,53,0,0,0,0,0,0,0,0,54,54,54,54,54,54,54,54,0,55,55,55,55,0,56,56,56,56,0,57,57,57,57,0,0,0,0,58,58,58,58,0,0,0,0,0,0,59,59,59,59,0,0,0,0,0,0,0,1,1,1,1,1,1,1,60,60,60,60,60,60,60,61,61,61,61,61,61,61,4,4,4,4,4,4,4,5,5,5,5,5,5,5,6,6,6,6,6,6,6,7,7,7,7,7,7,7,8,8,8,8,8,8,8,9,9,9,9,9,9,9,10,10,10,10,10,10,10,11,11,11,11,11,11,11,12,12,12,12,12,12,12,13,13,13,13,13,13,13,14,14,14,14,14,14,14,15,15,15,15,15,15,15,16,16,16,16,16,16,16,17,17,17,17,17,17,17,18,18,18,18,18,18,18,19,19,19,19,19,19,19,20,20,20,20,20,20,20,22,22,22,22,22,22,22,23,23,23,23,23,23,23,24,24,24,24,24,24,24,25,25,25,25,25,25,25,26,26,26,26,26,26,26,27,27,27,27,27,27,27,28,28,28,28,28,28,28,29,29,29,29,29,29,29,30,30,30,30,30,30,30,31,31,31,31,31,31,31,32,32,32,32,32,32,32,33,33,33,33,33,33,33,34,34,34,34,34,34,34,35,35,35,35,35,35,35,36,36,36,36,36,36,36,62,62,62,62,62,62,62,37,37,37,37,37,37,37,38,38,38,38,38,38,38,39,39,39,39,39,39,39,54,54,54,54,54,54,54,55,55,55,55,55,55,55,56,56,56,56,56,56,56,57,57,57,57,57,57,57,58,58,58,58,58,58,58,59,59,59,59,59,59,59,50,27,28,29,30,31,32,33,34,35,36,37,38,39,33,34,7,19,20,22,24,54,55,56,57,58,59,7,19,20,20,22,24,55,56,57,58,59,7,19,20,22,24,54,55,56,57,58,59,1,1,1,1,1,1,1,1,60,61,61,27,27,27,27,27,27,27,27,27,27,28,28,28,28,29,29,29,30,30,30,36,36,36,36,36,36,36,36,36,36,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38],"f":[null,[[]],[[["u32",15]]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[["u32",15]],["u32",15]],[[]],[[]],null,null,[[["u32",15],["syst",3]]],[[],["syst",3]],null,null,null,null,[[],["u8",15]],null,[[],["u16",15]],[[]],[[]],[[]],null,null,null,[[["stim",3]]],[[["aligned",3],["stim",3]]],[[["arguments",3],["stim",3]]],[[["str",15],["stim",3]]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[["u8",15]]],[[["u16",15]]],[[["u32",15]]],[[],["bool",15]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[],["i8",15]],null,null,null,null,null,[[["u8",15]],["option",4]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[],["option",4]],[[]],null,null,[[]],null,null,[[]],null,null,[[]],null,null,[[]],null,null,[[]],null,null,[[]],null,null,[[]],null,null,[[]],null,null,[[]],null,null,[[]],null,null,null,[[]],null,null,[[]],null,null,[[]],null,null,[[]],null,[[]],null,null,[[["u8",15]],["result",4]],null,null,[[["u8",15]],["result",4]],null,null,[[["u8",15]],["result",4]],null,null,[[],["result",4]],[[],["result",4]],null,null,[[],["result",4]],null,null,[[],["result",4]],null,[[]],[[]],null,null,[[],[["error",4],["result",4]]],null,null,[[],[["result",4],["error",4]]],[[],[["result",4],["error",4]]],null,null,[[],[["error",4],["result",4]]],[[],[["error",4],["result",4]]],null,null,[[]],[[],[["error",4],["result",4]]],null,null,[[]],[[]],[[]],[[]],[[]],null,null,[[],["u8",15]],[[["u8",15]]],null,[[["u8",15]]],null,null,[[["u32",15]]],[[],["u32",15]],[[],["npriv",4]],[[["npriv",4]]],[[],["spsel",4]],[[["spsel",4]]],[[],["fpca",4]],[[["fpca",4]]],null,null,null,[[],["bool",15]],[[],["bool",15]],null,null,null,[[],["bool",15]],[[],["bool",15]],null,null,null,[[],["bool",15]],[[],["bool",15]],[[],["control",3]],[[["control",3]]],null,null,null,null,[[],["bool",15]],[[],["bool",15]],[[],["faultmask",4]],null,[[],["u32",15]],[[["u32",15]]],null,null,null,null,[[],["bool",15]],[[],["bool",15]],[[],["primask",4]],null,[[],["u32",15]],[[["u32",15]]],null,null,null,[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[["str",15]],[["result",4],["error",3]]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[["formatter",3]],["result",6]],[[["formatter",3]],["result",6]],[[["formatter",3]],["result",6]],[[["formatter",3]],["result",6]],[[["formatter",3]],["result",6]],[[["formatter",3]],["result",6]],[[["formatter",3]],["result",6]],[[["formatter",3]],["result",6]],[[["formatter",3]],["result",6]],[[["formatter",3]],["result",6]],[[["formatter",3]],["result",6]],[[["csselrcachetype",4]],["bool",15]],[[["exception",4]],["bool",15]],[[["vectactive",4]],["bool",15]],[[["vectactive",4]],["bool",15]],[[["systemhandler",4]],["bool",15]],[[["systclksource",4]],["bool",15]],[[["npriv",4]],["bool",15]],[[["spsel",4]],["bool",15]],[[["fpca",4]],["bool",15]],[[["faultmask",4]],["bool",15]],[[["primask",4]],["bool",15]],[[],["csselrcachetype",4]],[[],["exception",4]],[[],["vectactive",4]],[[],["systemhandler",4]],[[],["systclksource",4]],[[],["control",3]],[[],["npriv",4]],[[],["spsel",4]],[[],["fpca",4]],[[],["faultmask",4]],[[],["primask",4]],[[["u32",15]]],[[["i32",15]]],[[["u16",15]]],[[["u8",15]]],[[["u32",15]]],[[["i32",15]]],[[["u16",15]]],[[["u8",15]]],[[],["criticalsection",3]],[[],["mutex",3]],[[["criticalsection",3]]],[[]],[[["u32",15]]],[[["u32",15]]],[[["u16",15]]],[[["u32",15]]],[[["u32",15]]],[[["u16",15]]],[[["u32",15]]],[[["u16",15]]],[[]],[[["csselrcachetype",4],["u8",15]]],[[["csselrcachetype",4],["u8",15]]],[[],["u32",15]],[[],["u32",15]],[[]],[[]],[[],["bool",15]],[[]],[[],["u32",15]],[[]],[[]],[[]],[[]],[[],["u8",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[]],[[["u8",15]]],[[]],[[],["vectactive",4]],[[]],[[]],[[],["bool",15]],[[]],[[["cpuid",3]]],[[["cpuid",3]]],[[],["bool",15]],[[["cpuid",3]]],[[["cpuid",3]]],[[["usize",15]]],[[]],[[]],[[["usize",15]]],[[]],[[]],[[["usize",15]]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["bool",15]],[[]],[[]],[[],["bool",15]],[[]],[[["systemhandler",4]],["u8",15]],[[["systemhandler",4],["u8",15]]],[[["exception",4]]],[[["exception",4]]],[[["exception",4]],["bool",15]],[[]],[[]],[[]],[[]],[[]],[[],["systclksource",4]],[[],["u32",15]],[[],["u32",15]],[[],["u32",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[["systclksource",4]]],[[["u32",15]]]],"p":[[3,"Delay"],[8,"Nr"],[8,"InterruptNumber"],[3,"Aligned"],[3,"RegisterBlock"],[3,"RegisterBlock"],[4,"CsselrCacheType"],[3,"RegisterBlock"],[3,"RegisterBlock"],[3,"Comparator"],[3,"RegisterBlock"],[3,"RegisterBlock"],[3,"RegisterBlock"],[3,"RegisterBlock"],[3,"Stim"],[3,"RegisterBlock"],[3,"RegisterBlock"],[3,"RegisterBlock"],[4,"Exception"],[4,"VectActive"],[13,"Interrupt"],[4,"SystemHandler"],[3,"RegisterBlock"],[4,"SystClkSource"],[3,"RegisterBlock"],[3,"Peripherals"],[3,"CBP"],[3,"CPUID"],[3,"DCB"],[3,"DWT"],[3,"FPB"],[3,"FPU"],[3,"ICB"],[3,"ITM"],[3,"MPU"],[3,"NVIC"],[3,"SCB"],[3,"SYST"],[3,"TPIU"],[8,"_embedded_hal_blocking_delay_DelayMs"],[8,"_embedded_hal_blocking_delay_DelayUs"],[8,"_embedded_hal_blocking_i2c_Read"],[8,"_embedded_hal_blocking_i2c_Write"],[8,"_embedded_hal_blocking_i2c_WriteRead"],[8,"_embedded_hal_blocking_serial_Write"],[8,"_embedded_hal_blocking_spi_Transfer"],[8,"_embedded_hal_blocking_spi_Write"],[8,"_embedded_hal_digital_OutputPin"],[8,"_embedded_hal_serial_Read"],[8,"_embedded_hal_serial_Write"],[8,"_embedded_hal_spi_FullDuplex"],[8,"_embedded_hal_timer_CountDown"],[8,"_embedded_hal_PwmPin"],[3,"Control"],[4,"Npriv"],[4,"Spsel"],[4,"Fpca"],[4,"Faultmask"],[4,"Primask"],[3,"CriticalSection"],[3,"Mutex"],[3,"SAU"]]},\
"embedded_hal":{"doc":"A Hardware Abstraction Layer (HAL) for embedded systems","t":[0,0,0,8,10,8,10,0,8,16,10,8,16,10,8,16,10,0,0,0,8,8,16,10,10,0,0,8,0,8,8,16,10,8,16,10,0,0,8,10,10,0,8,16,10,10,0,3,11,0,0,0,0,8,16,10,8,16,10,10,0,8,16,10,10,4,13,13,4,13,13,3,12,12,17,17,17,17,0,8,16,10,10,8,8,16,10,0,8,16,10,10,10,10,10,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11],"n":["adc","blocking","delay","DelayMs","delay_ms","DelayUs","delay_us","i2c","Read","Error","read","Write","Error","write","WriteRead","Error","write_read","rng","serial","write","Default","Write","Error","bwrite_all","bflush","spi","transfer","Default","write","Default","Transfer","Error","transfer","Write","Error","write","digital","v1","OutputPin","set_low","set_high","v2","OutputPin","Error","set_low","set_high","v1_compat","OldOutputPin","new","v2_compat","fmt","prelude","serial","Read","Error","read","Write","Error","write","flush","spi","FullDuplex","Error","read","send","Polarity","IdleLow","IdleHigh","Phase","CaptureOnFirstTransition","CaptureOnSecondTransition","Mode","polarity","phase","MODE_0","MODE_1","MODE_2","MODE_3","timer","CountDown","Time","start","wait","Periodic","Cancel","Error","cancel","watchdog","PwmPin","Duty","disable","enable","get_duty","get_max_duty","set_duty","set_low","set_high","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","set_low","set_high","eq","eq","eq","ne","write_str","from","clone","clone","clone"],"q":["embedded_hal","","embedded_hal::blocking","embedded_hal::blocking::delay","","","","embedded_hal::blocking","embedded_hal::blocking::i2c","","","","","","","","","embedded_hal::blocking","","embedded_hal::blocking::serial","embedded_hal::blocking::serial::write","embedded_hal::blocking::serial","","","","embedded_hal::blocking","embedded_hal::blocking::spi","embedded_hal::blocking::spi::transfer","embedded_hal::blocking::spi","embedded_hal::blocking::spi::write","embedded_hal::blocking::spi","","","","","","embedded_hal","embedded_hal::digital","embedded_hal::digital::v1","","","embedded_hal::digital","embedded_hal::digital::v2","","","","embedded_hal::digital","embedded_hal::digital::v1_compat","","embedded_hal::digital","embedded_hal","","","embedded_hal::serial","","","","","","","embedded_hal","embedded_hal::spi","","","","","","","","","","","","","","","","","embedded_hal","embedded_hal::timer","","","","","","","","embedded_hal","","","","","","","","embedded_hal::digital::v1_compat","","","","","","","","","embedded_hal::spi","","","","","","","","","","","","","","","","","","","","","embedded_hal::digital::v1_compat","","embedded_hal::spi","","","","embedded_hal::serial","embedded_hal::digital::v1_compat","embedded_hal::spi","",""],"d":["Analog-digital conversion traits","Blocking API","Delays","Millisecond delay","Pauses execution for <code>ms</code> milliseconds","Microsecond delay","Pauses execution for <code>us</code> microseconds","Blocking I2C API","Blocking read","Error type","Reads enough bytes from slave with <code>address</code> to fill <code>buffer</code>","Blocking write","Error type","Sends bytes to slave with address <code>addr</code>","Blocking write + read","Error type","Sends bytes to slave with address <code>addr</code> and then reads …","Blocking hardware random number generator","Blocking serial API","Blocking serial write","Marker trait to opt into default blocking write …","Write half of a serial interface (blocking variant)","The type of error that can occur when writing","Writes a slice, blocking until everything has been written","Block until the serial interface has sent all buffered …","Blocking SPI API","Blocking transfer","Default implementation of <code>blocking::spi::Transfer<W></code> for …","Blocking write","Default implementation of <code>blocking::spi::Write<W></code> for …","Blocking transfer","Error type","Sends <code>words</code> to the slave. Returns the <code>words</code> received from …","Blocking write","Error type","Sends <code>words</code> to the slave, ignoring all the incoming words","Digital I/O","Digital I/O","Single digital push-pull output pin","Drives the pin low","Drives the pin high","Digital I/O","Single digital push-pull output pin","Error type","Drives the pin low","Drives the pin high","v1 compatibility wrappers","Wrapper to allow fallible <code>v2::OutputPin</code> traits to be …","Create a new OldOutputPin wrapper around a <code>v2::OutputPin</code>","v2 compatibility shims","Implementation of <code>core::fmt::Write</code> for the HAL’s …","The prelude is a collection of all the traits in this …","Serial interface","Read half of a serial interface","Read error","Reads a single word from the serial interface","Write half of a serial interface","Write error","Writes a single word to the serial interface","Ensures that none of the previously written words are …","Serial Peripheral Interface","Full duplex (master mode)","An enumeration of SPI errors","Reads the word stored in the shift register","Sends a word to the slave","Clock polarity","Clock signal low when idle","Clock signal high when idle","Clock phase","Data in “captured” on the first clock transition","Data in “captured” on the second clock transition","SPI mode","Clock polarity","Clock phase","Helper for CPOL = 0, CPHA = 0","Helper for CPOL = 0, CPHA = 1","Helper for CPOL = 1, CPHA = 0","Helper for CPOL = 1, CPHA = 1","Timers","A count down timer","The unit of time used by this timer","Starts a new count down","Non-blockingly “waits” until the count down finishes","Marker trait that indicates that a timer is periodic","Trait for cancelable countdowns.","Error returned when a countdown can’t be canceled.","Tries to cancel this countdown.","Traits for interactions with a processors watchdog timer.","A single PWM channel / pin","Type for the <code>duty</code> methods","Disables a PWM <code>channel</code>","Enables a PWM <code>channel</code>","Returns the current duty cycle","Returns the maximum duty cycle value","Sets a new duty cycle","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","",""],"i":[0,0,0,0,1,0,2,0,0,3,3,0,4,4,0,5,5,0,0,0,0,0,6,6,6,0,0,0,0,0,0,7,7,0,8,8,0,0,0,9,9,0,0,10,10,10,0,0,11,0,0,0,0,0,12,12,0,13,13,13,0,0,14,14,14,0,15,15,0,16,16,0,17,17,0,0,0,0,0,0,18,18,18,0,0,19,19,0,0,20,20,20,20,20,20,11,11,11,11,11,11,11,11,11,15,15,15,15,15,15,15,16,16,16,16,16,16,16,17,17,17,17,17,17,17,11,11,15,16,17,17,13,11,15,16,17],"f":[null,null,null,null,[[]],null,[[]],null,null,null,[[["u8",15]],["result",4]],null,null,[[["u8",15]],["result",4]],null,null,[[["u8",15]],["result",4]],null,null,null,null,null,null,[[],["result",4]],[[],["result",4]],null,null,null,null,null,null,null,[[],["result",4]],null,null,[[],["result",4]],null,null,null,[[]],[[]],null,null,null,[[],["result",4]],[[],["result",4]],null,null,[[]],null,null,null,null,null,null,[[],["result",6]],null,null,[[],["result",6]],[[],["result",6]],null,null,null,[[],["result",6]],[[],["result",6]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[]],[[],[["result",6],["void",4]]],null,null,null,[[],["result",4]],null,null,null,[[]],[[]],[[]],[[]],[[]],[[],["result",4]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[["polarity",4]],["bool",15]],[[["phase",4]],["bool",15]],[[["mode",3]],["bool",15]],[[["mode",3]],["bool",15]],[[["str",15]],["result",6]],[[]],[[],["polarity",4]],[[],["phase",4]],[[],["mode",3]]],"p":[[8,"DelayMs"],[8,"DelayUs"],[8,"Read"],[8,"Write"],[8,"WriteRead"],[8,"Write"],[8,"Transfer"],[8,"Write"],[8,"OutputPin"],[8,"OutputPin"],[3,"OldOutputPin"],[8,"Read"],[8,"Write"],[8,"FullDuplex"],[4,"Polarity"],[4,"Phase"],[3,"Mode"],[8,"CountDown"],[8,"Cancel"],[8,"PwmPin"]]},\
"rp2040_pac2":{"doc":"Peripheral access API (generated using svd2rust v0.17.0 …","t":[0,0,3,12,11,11,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,0,0,3,12,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,3,12,11,11,3,12,11,11,11,11,0,0,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,3,12,11,11,11,11,3,12,11,11,11,11,11,11,3,12,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,11,11,3,12,11,11,11,11,11,11,11,11,3,12,11,11,11,11,3,12,11,11,3,12,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,3,12,11,11,3,12,11,11,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,3,12,11,11,11,11,0,3,12,18,18,18,18,18,18,18,18,18,18,18,3,12,18,18,18,18,18,18,18,18,18,18,18,18,18,18,3,12,18,18,3,12,18,18,18,18,18,18,18,18,18,18,18,3,12,18,18,18,18,18,18,18,3,12,18,18,18,18,18,18,18,18,18,18,18,3,12,18,18,18,18,18,18,3,12,18,18,18,18,18,18,18,18,18,18,18,3,12,18,18,18,18,18,18,3,12,18,18,18,3,12,18,18,18,18,18,18,3,12,18,18,18,3,12,18,18,18,18,18,18,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,0,0,3,12,11,11,11,11,11,11,3,12,11,11,3,12,11,11,3,12,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,3,12,11,11,3,12,11,11,3,12,11,11,0,3,12,18,18,18,18,18,18,3,12,18,18,18,18,18,3,12,18,18,18,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,0,3,3,3,8,8,8,3,11,11,11,11,11,11,0,0,3,12,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,3,12,11,11,3,12,11,11,3,12,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,3,12,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,3,12,11,11,3,12,11,11,3,12,11,11,3,12,11,11,11,11,3,12,11,11,3,12,11,11,3,12,11,11,11,11,11,11,3,12,11,11,3,12,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,3,12,11,11,3,12,11,11,3,12,11,11,3,12,11,11,3,12,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,0,3,12,18,18,18,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,0,0,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,0,3,12,18,18,18,18,18,18,18,18,18,18,3,12,18,18,18,18,18,18,18,18,18,18,3,12,18,18,18,18,3,12,18,18,18,18,18,18,18,18,18,18,3,12,18,18,18,18,18,18,18,18,18,18,3,12,18,18,18,18,18,18,18,18,18,18,3,12,18,18,18,18,18,18,18,18,18,18,3,12,18,18,18,18,18,18,18,18,18,18,3,12,18,18,18,18,18,18,18,18,18,18,3,12,18,18,18,18,18,18,18,18,18,18,3,12,18,18,18,18,3,12,18,18,18,18,3,12,18,18,18,18,18,18,18,18,18,18,3,12,18,18,18,18,18,18,18,18,18,3,12,18,18,18,18,18,18,18,18,18,18,3,12,18,18,18,18,18,18,18,18,18,18,3,12,18,18,18,18,18,18,18,18,18,3,12,18,18,18,18,18,18,18,18,18,3,12,18,18,18,18,18,18,18,18,18,3,12,18,18,18,18,18,18,18,18,18,18,3,12,18,18,18,18,18,18,18,18,18,3,12,18,18,18,18,18,18,18,18,18,18,3,12,18,18,18,18,18,18,18,18,18,18,3,12,18,18,18,18,18,18,18,18,18,18,3,12,18,18,18,18,18,18,18,18,18,18,3,12,18,18,18,18,18,18,18,18,18,3,12,18,18,18,18,18,18,18,18,18,18,3,12,18,18,18,18,18,18,18,18,18,3,12,18,18,18,18,18,18,18,18,18,3,12,18,18,18,18,18,18,18,18,18,3,12,18,18,18,18,18,18,18,18,18,18,3,12,18,18,18,18,18,18,18,18,18,18,3,12,18,18,18,18,3,12,18,18,18,18,18,18,18,18,18,18,3,12,11,11,11,3,12,11,11,11,11,3,12,11,11,0,0,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,0,3,12,18,18,3,12,18,18,18,18,3,12,11,11,0,0,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,3,12,11,11,11,11,0,3,12,18,18,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,3,12,11,11,11,0,0,3,12,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,3,12,11,11,11,11,3,12,11,11,3,12,11,11,11,11,0,0,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,0,0,3,12,11,11,11,11,3,12,11,11,11,11,3,12,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,11,11,3,12,11,11,3,12,11,11,3,12,11,11,11,11,3,12,11,11,3,12,11,11,3,12,11,11,3,12,11,11,11,11,3,12,11,11,3,12,11,11,11,11,3,12,11,11,11,11,3,12,11,11,3,12,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,3,12,11,11,11,11,3,12,11,11,11,11,3,12,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,3,12,11,11,3,12,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,0,3,12,18,18,18,18,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,0,0,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,0,0,3,12,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,11,11,0,3,12,18,18,18,18,3,12,18,3,12,18,3,12,18,18,3,12,11,11,11,11,11,11,11,11,11,0,0,3,12,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,0,0,3,12,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,3,12,11,11,11,11,3,12,11,11,11,3,12,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,0,0,3,12,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,3,12,11,11,3,12,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,11,11,3,12,11,11,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,0,0,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,0,0,3,12,11,11,11,11,11,11,3,12,11,11,11,11,3,12,11,11,11,0,0,3,12,11,11,11,11,3,12,11,0,0,3,12,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,3,12,11,11,11,11,3,12,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,0,0,3,12,11,11,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,3,12,11,11,3,12,11,11,11,11,11,11,3,12,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,0,0,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,3,12,11,11,11,11,3,12,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,3,12,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,3,12,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,0,0,3,12,11,11,11,11,11,11,11,11,3,12,11,11,11,11,3,12,11,11,11,11,11,11,11,11,3,12,11,11,11,0,0,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,3,12,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,0,0,3,12,11,11,11,11,11,11,3,12,11,11,3,12,11,11,3,12,11,11,3,12,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,0,0,3,12,11,11,3,12,11,11,3,12,11,11,3,12,11,11,3,12,11,11,3,12,11,11,3,12,11,11,3,12,11,11,3,12,11,11,3,12,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,3,12,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,3,12,11,11,3,12,11,11,3,12,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,0,3,12,18,18,18,3,12,18,18,18,3,12,18,18,18,18,3,12,18,18,18,18,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,0,0,3,12,11,11,11,11,3,12,11,11,3,12,11,11,11,11,3,12,11,11,11,11,11,11,11,11,0,3,12,18,18,3,12,18,18,18,18,3,12,18,18,18,18,3,12,11,11,11,11,11,4,13,13,13,13,13,13,13,13,13,13,13,13,13,13,13,13,13,13,13,13,13,13,13,13,13,13,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,17,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11],"n":["adc","regs","Div","0","int","set_int","frac","set_frac","Result","0","result","set_result","Cs","0","rrobin","set_rrobin","ainsel","set_ainsel","err_sticky","set_err_sticky","err","set_err","ready","set_ready","start_many","set_start_many","start_once","set_start_once","ts_en","set_ts_en","en","set_en","Int","0","fifo","set_fifo","Fcs","0","thresh","set_thresh","level","set_level","over","set_over","under","set_under","full","set_full","empty","set_empty","dreq_en","set_dreq_en","err","set_err","shift","set_shift","en","set_en","Fifo","0","err","set_err","val","set_val","Adc","0","cs","result","fcs","fifo","div","intr","inte","intf","ints","busctrl","regs","BusPriority","0","dma_w","set_dma_w","dma_r","set_dma_r","proc1","set_proc1","proc0","set_proc0","BusPriorityAck","0","bus_priority_ack","set_bus_priority_ack","Perfsel","0","perfsel","set_perfsel","Perfctr","0","perfctr","set_perfctr","Busctrl","0","bus_priority","bus_priority_ack","perfctr","perfsel","clocks","regs","Enabled1","0","clk_sys_xosc","set_clk_sys_xosc","clk_sys_xip","set_clk_sys_xip","clk_sys_watchdog","set_clk_sys_watchdog","clk_usb_usbctrl","set_clk_usb_usbctrl","clk_sys_usbctrl","set_clk_sys_usbctrl","clk_sys_uart1","set_clk_sys_uart1","clk_peri_uart1","set_clk_peri_uart1","clk_sys_uart0","set_clk_sys_uart0","clk_peri_uart0","set_clk_peri_uart0","clk_sys_timer","set_clk_sys_timer","clk_sys_tbman","set_clk_sys_tbman","clk_sys_sysinfo","set_clk_sys_sysinfo","clk_sys_syscfg","set_clk_sys_syscfg","clk_sys_sram5","set_clk_sys_sram5","clk_sys_sram4","set_clk_sys_sram4","ClkSysResusStatus","0","resussed","set_resussed","ClkAdcDiv","0","int","set_int","ClkUsbDiv","0","int","set_int","ClkGpout3Ctrl","0","nudge","set_nudge","phase","set_phase","dc50","set_dc50","enable","set_enable","kill","set_kill","auxsrc","set_auxsrc","Fc0Status","0","died","set_died","fast","set_fast","slow","set_slow","fail","set_fail","waiting","set_waiting","running","set_running","done","set_done","pass","set_pass","ClkRtcCtrl","0","nudge","set_nudge","phase","set_phase","enable","set_enable","kill","set_kill","auxsrc","set_auxsrc","Enabled0","0","clk_sys_sram3","set_clk_sys_sram3","clk_sys_sram2","set_clk_sys_sram2","clk_sys_sram1","set_clk_sys_sram1","clk_sys_sram0","set_clk_sys_sram0","clk_sys_spi1","set_clk_sys_spi1","clk_peri_spi1","set_clk_peri_spi1","clk_sys_spi0","set_clk_sys_spi0","clk_peri_spi0","set_clk_peri_spi0","clk_sys_sio","set_clk_sys_sio","clk_sys_rtc","set_clk_sys_rtc","clk_rtc_rtc","set_clk_rtc_rtc","clk_sys_rosc","set_clk_sys_rosc","clk_sys_rom","set_clk_sys_rom","clk_sys_resets","set_clk_sys_resets","clk_sys_pwm","set_clk_sys_pwm","clk_sys_psm","set_clk_sys_psm","clk_sys_pll_usb","set_clk_sys_pll_usb","clk_sys_pll_sys","set_clk_sys_pll_sys","clk_sys_pio1","set_clk_sys_pio1","clk_sys_pio0","set_clk_sys_pio0","clk_sys_pads","set_clk_sys_pads","clk_sys_vreg_and_chip_reset","set_clk_sys_vreg_and_chip_reset","clk_sys_jtag","set_clk_sys_jtag","clk_sys_io","set_clk_sys_io","clk_sys_i2c1","set_clk_sys_i2c1","clk_sys_i2c0","set_clk_sys_i2c0","clk_sys_dma","set_clk_sys_dma","clk_sys_busfabric","set_clk_sys_busfabric","clk_sys_busctrl","set_clk_sys_busctrl","clk_sys_adc","set_clk_sys_adc","clk_adc_adc","set_clk_adc_adc","clk_sys_clocks","set_clk_sys_clocks","Fc0RefKhz","0","fc0_ref_khz","set_fc0_ref_khz","Int","0","clk_sys_resus","set_clk_sys_resus","ClkAdcCtrl","0","nudge","set_nudge","phase","set_phase","enable","set_enable","kill","set_kill","auxsrc","set_auxsrc","Fc0Result","0","khz","set_khz","frac","set_frac","ClkGpout3Div","0","int","set_int","frac","set_frac","ClkPeriCtrl","0","enable","set_enable","kill","set_kill","auxsrc","set_auxsrc","ClkRtcDiv","0","int","set_int","frac","set_frac","ClkGpout0Ctrl","0","nudge","set_nudge","phase","set_phase","dc50","set_dc50","enable","set_enable","kill","set_kill","auxsrc","set_auxsrc","SleepEn1","0","clk_sys_xosc","set_clk_sys_xosc","clk_sys_xip","set_clk_sys_xip","clk_sys_watchdog","set_clk_sys_watchdog","clk_usb_usbctrl","set_clk_usb_usbctrl","clk_sys_usbctrl","set_clk_sys_usbctrl","clk_sys_uart1","set_clk_sys_uart1","clk_peri_uart1","set_clk_peri_uart1","clk_sys_uart0","set_clk_sys_uart0","clk_peri_uart0","set_clk_peri_uart0","clk_sys_timer","set_clk_sys_timer","clk_sys_tbman","set_clk_sys_tbman","clk_sys_sysinfo","set_clk_sys_sysinfo","clk_sys_syscfg","set_clk_sys_syscfg","clk_sys_sram5","set_clk_sys_sram5","clk_sys_sram4","set_clk_sys_sram4","Fc0Delay","0","fc0_delay","set_fc0_delay","ClkRefCtrl","0","auxsrc","set_auxsrc","src","set_src","ClkSysResusCtrl","0","clear","set_clear","frce","set_frce","enable","set_enable","timeout","set_timeout","ClkGpout0Div","0","int","set_int","frac","set_frac","Fc0Src","0","fc0_src","set_fc0_src","ClkGpout2Div","0","int","set_int","frac","set_frac","ClkGpout2Ctrl","0","nudge","set_nudge","phase","set_phase","dc50","set_dc50","enable","set_enable","kill","set_kill","auxsrc","set_auxsrc","WakeEn1","0","clk_sys_xosc","set_clk_sys_xosc","clk_sys_xip","set_clk_sys_xip","clk_sys_watchdog","set_clk_sys_watchdog","clk_usb_usbctrl","set_clk_usb_usbctrl","clk_sys_usbctrl","set_clk_sys_usbctrl","clk_sys_uart1","set_clk_sys_uart1","clk_peri_uart1","set_clk_peri_uart1","clk_sys_uart0","set_clk_sys_uart0","clk_peri_uart0","set_clk_peri_uart0","clk_sys_timer","set_clk_sys_timer","clk_sys_tbman","set_clk_sys_tbman","clk_sys_sysinfo","set_clk_sys_sysinfo","clk_sys_syscfg","set_clk_sys_syscfg","clk_sys_sram5","set_clk_sys_sram5","clk_sys_sram4","set_clk_sys_sram4","WakeEn0","0","clk_sys_sram3","set_clk_sys_sram3","clk_sys_sram2","set_clk_sys_sram2","clk_sys_sram1","set_clk_sys_sram1","clk_sys_sram0","set_clk_sys_sram0","clk_sys_spi1","set_clk_sys_spi1","clk_peri_spi1","set_clk_peri_spi1","clk_sys_spi0","set_clk_sys_spi0","clk_peri_spi0","set_clk_peri_spi0","clk_sys_sio","set_clk_sys_sio","clk_sys_rtc","set_clk_sys_rtc","clk_rtc_rtc","set_clk_rtc_rtc","clk_sys_rosc","set_clk_sys_rosc","clk_sys_rom","set_clk_sys_rom","clk_sys_resets","set_clk_sys_resets","clk_sys_pwm","set_clk_sys_pwm","clk_sys_psm","set_clk_sys_psm","clk_sys_pll_usb","set_clk_sys_pll_usb","clk_sys_pll_sys","set_clk_sys_pll_sys","clk_sys_pio1","set_clk_sys_pio1","clk_sys_pio0","set_clk_sys_pio0","clk_sys_pads","set_clk_sys_pads","clk_sys_vreg_and_chip_reset","set_clk_sys_vreg_and_chip_reset","clk_sys_jtag","set_clk_sys_jtag","clk_sys_io","set_clk_sys_io","clk_sys_i2c1","set_clk_sys_i2c1","clk_sys_i2c0","set_clk_sys_i2c0","clk_sys_dma","set_clk_sys_dma","clk_sys_busfabric","set_clk_sys_busfabric","clk_sys_busctrl","set_clk_sys_busctrl","clk_sys_adc","set_clk_sys_adc","clk_adc_adc","set_clk_adc_adc","clk_sys_clocks","set_clk_sys_clocks","ClkUsbCtrl","0","nudge","set_nudge","phase","set_phase","enable","set_enable","kill","set_kill","auxsrc","set_auxsrc","ClkGpout1Ctrl","0","nudge","set_nudge","phase","set_phase","dc50","set_dc50","enable","set_enable","kill","set_kill","auxsrc","set_auxsrc","ClkRefDiv","0","int","set_int","Fc0Interval","0","fc0_interval","set_fc0_interval","Fc0MinKhz","0","fc0_min_khz","set_fc0_min_khz","ClkSysCtrl","0","auxsrc","set_auxsrc","src","set_src","Fc0MaxKhz","0","fc0_max_khz","set_fc0_max_khz","SleepEn0","0","clk_sys_sram3","set_clk_sys_sram3","clk_sys_sram2","set_clk_sys_sram2","clk_sys_sram1","set_clk_sys_sram1","clk_sys_sram0","set_clk_sys_sram0","clk_sys_spi1","set_clk_sys_spi1","clk_peri_spi1","set_clk_peri_spi1","clk_sys_spi0","set_clk_sys_spi0","clk_peri_spi0","set_clk_peri_spi0","clk_sys_sio","set_clk_sys_sio","clk_sys_rtc","set_clk_sys_rtc","clk_rtc_rtc","set_clk_rtc_rtc","clk_sys_rosc","set_clk_sys_rosc","clk_sys_rom","set_clk_sys_rom","clk_sys_resets","set_clk_sys_resets","clk_sys_pwm","set_clk_sys_pwm","clk_sys_psm","set_clk_sys_psm","clk_sys_pll_usb","set_clk_sys_pll_usb","clk_sys_pll_sys","set_clk_sys_pll_sys","clk_sys_pio1","set_clk_sys_pio1","clk_sys_pio0","set_clk_sys_pio0","clk_sys_pads","set_clk_sys_pads","clk_sys_vreg_and_chip_reset","set_clk_sys_vreg_and_chip_reset","clk_sys_jtag","set_clk_sys_jtag","clk_sys_io","set_clk_sys_io","clk_sys_i2c1","set_clk_sys_i2c1","clk_sys_i2c0","set_clk_sys_i2c0","clk_sys_dma","set_clk_sys_dma","clk_sys_busfabric","set_clk_sys_busfabric","clk_sys_busctrl","set_clk_sys_busctrl","clk_sys_adc","set_clk_sys_adc","clk_adc_adc","set_clk_adc_adc","clk_sys_clocks","set_clk_sys_clocks","ClkSysDiv","0","int","set_int","frac","set_frac","ClkGpout1Div","0","int","set_int","frac","set_frac","vals","ClkGpout1CtrlAuxsrc","0","CLKSRC_PLL_SYS","CLKSRC_GPIN0","CLKSRC_GPIN1","CLKSRC_PLL_USB","ROSC_CLKSRC","XOSC_CLKSRC","CLK_SYS","CLK_USB","CLK_ADC","CLK_RTC","CLK_REF","Fc0Src","0","NULL","PLL_SYS_CLKSRC_PRIMARY","PLL_USB_CLKSRC_PRIMARY","ROSC_CLKSRC","ROSC_CLKSRC_PH","XOSC_CLKSRC","CLKSRC_GPIN0","CLKSRC_GPIN1","CLK_REF","CLK_SYS","CLK_PERI","CLK_USB","CLK_ADC","CLK_RTC","ClkSysCtrlSrc","0","CLK_REF","CLKSRC_CLK_SYS_AUX","ClkGpout2CtrlAuxsrc","0","CLKSRC_PLL_SYS","CLKSRC_GPIN0","CLKSRC_GPIN1","CLKSRC_PLL_USB","ROSC_CLKSRC_PH","XOSC_CLKSRC","CLK_SYS","CLK_USB","CLK_ADC","CLK_RTC","CLK_REF","ClkPeriCtrlAuxsrc","0","CLK_SYS","CLKSRC_PLL_SYS","CLKSRC_PLL_USB","ROSC_CLKSRC_PH","XOSC_CLKSRC","CLKSRC_GPIN0","CLKSRC_GPIN1","ClkGpout0CtrlAuxsrc","0","CLKSRC_PLL_SYS","CLKSRC_GPIN0","CLKSRC_GPIN1","CLKSRC_PLL_USB","ROSC_CLKSRC","XOSC_CLKSRC","CLK_SYS","CLK_USB","CLK_ADC","CLK_RTC","CLK_REF","ClkSysCtrlAuxsrc","0","CLKSRC_PLL_SYS","CLKSRC_PLL_USB","ROSC_CLKSRC","XOSC_CLKSRC","CLKSRC_GPIN0","CLKSRC_GPIN1","ClkGpout3CtrlAuxsrc","0","CLKSRC_PLL_SYS","CLKSRC_GPIN0","CLKSRC_GPIN1","CLKSRC_PLL_USB","ROSC_CLKSRC_PH","XOSC_CLKSRC","CLK_SYS","CLK_USB","CLK_ADC","CLK_RTC","CLK_REF","ClkUsbCtrlAuxsrc","0","CLKSRC_PLL_USB","CLKSRC_PLL_SYS","ROSC_CLKSRC_PH","XOSC_CLKSRC","CLKSRC_GPIN0","CLKSRC_GPIN1","ClkRefCtrlSrc","0","ROSC_CLKSRC_PH","CLKSRC_CLK_REF_AUX","XOSC_CLKSRC","ClkAdcCtrlAuxsrc","0","CLKSRC_PLL_USB","CLKSRC_PLL_SYS","ROSC_CLKSRC_PH","XOSC_CLKSRC","CLKSRC_GPIN0","CLKSRC_GPIN1","ClkRefCtrlAuxsrc","0","CLKSRC_PLL_USB","CLKSRC_GPIN0","CLKSRC_GPIN1","ClkRtcCtrlAuxsrc","0","CLKSRC_PLL_USB","CLKSRC_PLL_SYS","ROSC_CLKSRC_PH","XOSC_CLKSRC","CLKSRC_GPIN0","CLKSRC_GPIN1","Clocks","0","clk_gpout0_ctrl","clk_gpout0_div","clk_gpout0_selected","clk_gpout1_ctrl","clk_gpout1_div","clk_gpout1_selected","clk_gpout2_ctrl","clk_gpout2_div","clk_gpout2_selected","clk_gpout3_ctrl","clk_gpout3_div","clk_gpout3_selected","clk_ref_ctrl","clk_ref_div","clk_ref_selected","clk_sys_ctrl","clk_sys_div","clk_sys_selected","clk_peri_ctrl","clk_peri_selected","clk_usb_ctrl","clk_usb_div","clk_usb_selected","clk_adc_ctrl","clk_adc_div","clk_adc_selected","clk_rtc_ctrl","clk_rtc_div","clk_rtc_selected","clk_sys_resus_ctrl","clk_sys_resus_status","fc0_ref_khz","fc0_min_khz","fc0_max_khz","fc0_delay","fc0_interval","fc0_src","fc0_status","fc0_result","wake_en0","wake_en1","sleep_en0","sleep_en1","enabled0","enabled1","intr","inte","intf","ints","dma","regs","FifoLevels","0","raf_lvl","set_raf_lvl","waf_lvl","set_waf_lvl","tdf_lvl","set_tdf_lvl","Inte1","0","inte1","set_inte1","Intf0","0","intf0","set_intf0","Intr","0","intr","set_intr","ChanAbort","0","chan_abort","set_chan_abort","SniffCtrl","0","out_inv","set_out_inv","out_rev","set_out_rev","bswap","set_bswap","calc","set_calc","dmach","set_dmach","en","set_en","Ints0","0","ints0","set_ints0","Timer","0","x","set_x","y","set_y","Inte0","0","inte0","set_inte0","CtrlTrig","0","ahb_error","set_ahb_error","read_error","set_read_error","write_error","set_write_error","busy","set_busy","sniff_en","set_sniff_en","bswap","set_bswap","irq_quiet","set_irq_quiet","treq_sel","set_treq_sel","chain_to","set_chain_to","ring_sel","set_ring_sel","ring_size","set_ring_size","incr_write","set_incr_write","incr_read","set_incr_read","data_size","set_data_size","high_priority","set_high_priority","en","set_en","MultiChanTrigger","0","multi_chan_trigger","set_multi_chan_trigger","Ints1","0","ints1","set_ints1","DbgCtdreq","0","ch6_dbg_ctdreq","set_ch6_dbg_ctdreq","Intf1","0","intf1","set_intf1","NChannels","0","n_channels","set_n_channels","vals","SniffCtrlCalc","0","CRC32","CRC32R","CRC16","CRC16R","EVEN","SUM","TreqSel","0","TIMER0","TIMER1","TIMER2","TIMER3","PERMANENT","DataSize","0","SIZE_BYTE","SIZE_HALFWORD","SIZE_WORD","Dma","0","intr","inte0","intf0","ints0","inte1","intf1","ints1","multi_chan_trigger","sniff_ctrl","sniff_data","fifo_levels","chan_abort","n_channels","ch","timer","Channel","0","read_addr","write_addr","trans_count","ctrl_trig","al1_ctrl","al1_read_addr","al1_write_addr","al1_trans_count_trig","al2_ctrl","al2_trans_count","al2_read_addr","al2_write_addr_trig","al3_ctrl","al3_write_addr","al3_trans_count","al3_read_addr_trig","dbg_ctdreq","dbg_tcr","generic","RW","R","W","Access","Read","Write","Reg","from_ptr","ptr","read","write_value","write","modify","i2c","regs","IcSsSclLcnt","0","ic_ss_scl_lcnt","set_ic_ss_scl_lcnt","IcFsSpklen","0","ic_fs_spklen","set_ic_fs_spklen","IcIntrStat","0","r_master_on_hold","set_r_master_on_hold","r_restart_det","set_r_restart_det","r_gen_call","set_r_gen_call","r_start_det","set_r_start_det","r_stop_det","set_r_stop_det","r_activity","set_r_activity","r_rx_done","set_r_rx_done","r_tx_abrt","set_r_tx_abrt","r_rd_req","set_r_rd_req","r_tx_empty","set_r_tx_empty","r_tx_over","set_r_tx_over","r_rx_full","set_r_rx_full","r_rx_over","set_r_rx_over","r_rx_under","set_r_rx_under","IcFsSclLcnt","0","ic_fs_scl_lcnt","set_ic_fs_scl_lcnt","IcTxAbrtSource","0","tx_flush_cnt","set_tx_flush_cnt","abrt_user_abrt","set_abrt_user_abrt","abrt_slvrd_intx","set_abrt_slvrd_intx","abrt_slv_arblost","set_abrt_slv_arblost","abrt_slvflush_txfifo","set_abrt_slvflush_txfifo","arb_lost","set_arb_lost","abrt_master_dis","set_abrt_master_dis","abrt_10b_rd_norstrt","set_abrt_10b_rd_norstrt","abrt_sbyte_norstrt","set_abrt_sbyte_norstrt","abrt_hs_norstrt","set_abrt_hs_norstrt","abrt_sbyte_ackdet","set_abrt_sbyte_ackdet","abrt_hs_ackdet","set_abrt_hs_ackdet","abrt_gcall_read","set_abrt_gcall_read","abrt_gcall_noack","set_abrt_gcall_noack","abrt_txdata_noack","set_abrt_txdata_noack","abrt_10addr2_noack","set_abrt_10addr2_noack","abrt_10addr1_noack","set_abrt_10addr1_noack","abrt_7b_addr_noack","set_abrt_7b_addr_noack","IcRawIntrStat","0","master_on_hold","set_master_on_hold","restart_det","set_restart_det","gen_call","set_gen_call","start_det","set_start_det","stop_det","set_stop_det","activity","set_activity","rx_done","set_rx_done","tx_abrt","set_tx_abrt","rd_req","set_rd_req","tx_empty","set_tx_empty","tx_over","set_tx_over","rx_full","set_rx_full","rx_over","set_rx_over","rx_under","set_rx_under","IcSar","0","ic_sar","set_ic_sar","IcClrRdReq","0","clr_rd_req","set_clr_rd_req","IcCompParam1","0","tx_buffer_depth","set_tx_buffer_depth","rx_buffer_depth","set_rx_buffer_depth","add_encoded_params","set_add_encoded_params","has_dma","set_has_dma","intr_io","set_intr_io","hc_count_values","set_hc_count_values","max_speed_mode","set_max_speed_mode","apb_data_width","set_apb_data_width","IcClrIntr","0","clr_intr","set_clr_intr","IcSdaSetup","0","sda_setup","set_sda_setup","IcRxTl","0","rx_tl","set_rx_tl","IcAckGeneralCall","0","ack_gen_call","set_ack_gen_call","IcSdaHold","0","ic_sda_rx_hold","set_ic_sda_rx_hold","ic_sda_tx_hold","set_ic_sda_tx_hold","IcStatus","0","slv_activity","set_slv_activity","mst_activity","set_mst_activity","rff","set_rff","rfne","set_rfne","tfe","set_tfe","tfnf","set_tfnf","activity","set_activity","IcEnable","0","tx_cmd_block","set_tx_cmd_block","abort","set_abort","enable","set_enable","IcClrRxOver","0","clr_rx_over","set_clr_rx_over","IcRxflr","0","rxflr","set_rxflr","IcIntrMask","0","m_master_on_hold_read_only","set_m_master_on_hold_read_only","m_restart_det","set_m_restart_det","m_gen_call","set_m_gen_call","m_start_det","set_m_start_det","m_stop_det","set_m_stop_det","m_activity","set_m_activity","m_rx_done","set_m_rx_done","m_tx_abrt","set_m_tx_abrt","m_rd_req","set_m_rd_req","m_tx_empty","set_m_tx_empty","m_tx_over","set_m_tx_over","m_rx_full","set_m_rx_full","m_rx_over","set_m_rx_over","m_rx_under","set_m_rx_under","IcTar","0","special","set_special","gc_or_start","set_gc_or_start","ic_tar","set_ic_tar","IcSlvDataNackOnly","0","nack","set_nack","IcClrTxOver","0","clr_tx_over","set_clr_tx_over","IcDmaRdlr","0","dmardl","set_dmardl","IcDmaCr","0","tdmae","set_tdmae","rdmae","set_rdmae","IcClrStartDet","0","clr_start_det","set_clr_start_det","IcClrActivity","0","clr_activity","set_clr_activity","IcEnableStatus","0","slv_rx_data_lost","set_slv_rx_data_lost","slv_disabled_while_busy","set_slv_disabled_while_busy","ic_en","set_ic_en","IcClrGenCall","0","clr_gen_call","set_clr_gen_call","IcTxflr","0","txflr","set_txflr","IcDmaTdlr","0","dmatdl","set_dmatdl","IcDataCmd","0","first_data_byte","set_first_data_byte","restart","set_restart","stop","set_stop","cmd","set_cmd","dat","set_dat","IcClrRestartDet","0","clr_restart_det","set_clr_restart_det","IcClrRxDone","0","clr_rx_done","set_clr_rx_done","IcClrStopDet","0","clr_stop_det","set_clr_stop_det","IcSsSclHcnt","0","ic_ss_scl_hcnt","set_ic_ss_scl_hcnt","IcClrRxUnder","0","clr_rx_under","set_clr_rx_under","IcTxTl","0","tx_tl","set_tx_tl","IcFsSclHcnt","0","ic_fs_scl_hcnt","set_ic_fs_scl_hcnt","IcClrTxAbrt","0","clr_tx_abrt","set_clr_tx_abrt","IcCon","0","stop_det_if_master_active","set_stop_det_if_master_active","rx_fifo_full_hld_ctrl","set_rx_fifo_full_hld_ctrl","tx_empty_ctrl","set_tx_empty_ctrl","stop_det_ifaddressed","set_stop_det_ifaddressed","ic_slave_disable","set_ic_slave_disable","ic_restart_en","set_ic_restart_en","ic_10bitaddr_master","set_ic_10bitaddr_master","ic_10bitaddr_slave","set_ic_10bitaddr_slave","speed","set_speed","master_mode","set_master_mode","vals","IcConSpeed","0","STANDARD","FAST","HIGH","I2c","0","ic_con","ic_tar","ic_sar","ic_data_cmd","ic_ss_scl_hcnt","ic_ss_scl_lcnt","ic_fs_scl_hcnt","ic_fs_scl_lcnt","ic_intr_stat","ic_intr_mask","ic_raw_intr_stat","ic_rx_tl","ic_tx_tl","ic_clr_intr","ic_clr_rx_under","ic_clr_rx_over","ic_clr_tx_over","ic_clr_rd_req","ic_clr_tx_abrt","ic_clr_rx_done","ic_clr_activity","ic_clr_stop_det","ic_clr_start_det","ic_clr_gen_call","ic_enable","ic_status","ic_txflr","ic_rxflr","ic_sda_hold","ic_tx_abrt_source","ic_slv_data_nack_only","ic_dma_cr","ic_dma_tdlr","ic_dma_rdlr","ic_sda_setup","ic_ack_general_call","ic_enable_status","ic_fs_spklen","ic_clr_restart_det","ic_comp_param_1","ic_comp_version","ic_comp_type","io","regs","GpioStatus","0","irqtoproc","set_irqtoproc","irqfrompad","set_irqfrompad","intoperi","set_intoperi","infrompad","set_infrompad","oetopad","set_oetopad","oefromperi","set_oefromperi","outtopad","set_outtopad","outfromperi","set_outfromperi","Int","0","edge_high","set_edge_high","edge_low","set_edge_low","level_low","set_level_low","level_high","set_level_high","GpioCtrl","0","irqover","set_irqover","inover","set_inover","oeover","set_oeover","outover","set_outover","funcsel","set_funcsel","vals","Gpio0CtrlFuncsel","0","JTAG_TCK","SPI0_RX","UART0_TX","I2C0_SDA","PWM_A_0","SIO_0","PIO0_0","PIO1_0","USB_MUXING_OVERCURR_DETECT","NULL","Gpio1CtrlFuncsel","0","JTAG_TMS","SPI0_SS_N","UART0_RX","I2C0_SCL","PWM_B_0","SIO_1","PIO0_1","PIO1_1","USB_MUXING_VBUS_DETECT","NULL","Inover","0","NORMAL","INVERT","LOW","HIGH","Gpio2CtrlFuncsel","0","JTAG_TDI","SPI0_SCLK","UART0_CTS","I2C1_SDA","PWM_A_1","SIO_2","PIO0_2","PIO1_2","USB_MUXING_VBUS_EN","NULL","Gpio23CtrlFuncsel","0","SPI0_TX","UART1_RTS","I2C1_SCL","PWM_B_3","SIO_23","PIO0_23","PIO1_23","CLOCKS_GPOUT_1","USB_MUXING_VBUS_EN","NULL","Gpio14CtrlFuncsel","0","SPI1_SCLK","UART0_CTS","I2C1_SDA","PWM_A_7","SIO_14","PIO0_14","PIO1_14","USB_MUXING_EXTPHY_VMO","USB_MUXING_VBUS_EN","NULL","Gpio3CtrlFuncsel","0","JTAG_TDO","SPI0_TX","UART0_RTS","I2C1_SCL","PWM_B_1","SIO_3","PIO0_3","PIO1_3","USB_MUXING_OVERCURR_DETECT","NULL","Gpio21CtrlFuncsel","0","SPI0_SS_N","UART1_RX","I2C0_SCL","PWM_B_2","SIO_21","PIO0_21","PIO1_21","CLOCKS_GPOUT_0","USB_MUXING_OVERCURR_DETECT","NULL","Gpio15CtrlFuncsel","0","SPI1_TX","UART0_RTS","I2C1_SCL","PWM_B_7","SIO_15","PIO0_15","PIO1_15","USB_MUXING_DIGITAL_DP","USB_MUXING_OVERCURR_DETECT","NULL","Gpio16CtrlFuncsel","0","SPI0_RX","UART0_TX","I2C0_SDA","PWM_A_0","SIO_16","PIO0_16","PIO1_16","USB_MUXING_DIGITAL_DM","USB_MUXING_VBUS_DETECT","NULL","Oeover","0","NORMAL","INVERT","DISABLE","ENABLE","Irqover","0","NORMAL","INVERT","LOW","HIGH","Gpio22CtrlFuncsel","0","SPI0_SCLK","UART1_CTS","I2C1_SDA","PWM_A_3","SIO_22","PIO0_22","PIO1_22","CLOCKS_GPIN_1","USB_MUXING_VBUS_DETECT","NULL","Gpio5CtrlFuncsel","0","SPI0_SS_N","UART1_RX","I2C0_SCL","PWM_B_2","SIO_5","PIO0_5","PIO1_5","USB_MUXING_VBUS_EN","NULL","Gpio13CtrlFuncsel","0","SPI1_SS_N","UART0_RX","I2C0_SCL","PWM_B_6","SIO_13","PIO0_13","PIO1_13","USB_MUXING_EXTPHY_VPO","USB_MUXING_VBUS_DETECT","NULL","Gpio7CtrlFuncsel","0","SPI0_TX","UART1_RTS","I2C1_SCL","PWM_B_3","SIO_7","PIO0_7","PIO1_7","USB_MUXING_EXTPHY_OE_N","USB_MUXING_VBUS_DETECT","NULL","Gpio19CtrlFuncsel","0","SPI0_TX","UART0_RTS","I2C1_SCL","PWM_B_1","SIO_19","PIO0_19","PIO1_19","USB_MUXING_VBUS_DETECT","NULL","Gpio4CtrlFuncsel","0","SPI0_RX","UART1_TX","I2C0_SDA","PWM_A_2","SIO_4","PIO0_4","PIO1_4","USB_MUXING_VBUS_DETECT","NULL","Gpio26CtrlFuncsel","0","SPI1_SCLK","UART1_CTS","I2C1_SDA","PWM_A_5","SIO_26","PIO0_26","PIO1_26","USB_MUXING_VBUS_EN","NULL","Gpio12CtrlFuncsel","0","SPI1_RX","UART0_TX","I2C0_SDA","PWM_A_6","SIO_12","PIO0_12","PIO1_12","USB_MUXING_EXTPHY_SPEED","USB_MUXING_OVERCURR_DETECT","NULL","Gpio29CtrlFuncsel","0","SPI1_SS_N","UART0_RX","I2C0_SCL","PWM_B_6","SIO_29","PIO0_29","PIO1_29","USB_MUXING_VBUS_EN","NULL","Gpio24CtrlFuncsel","0","SPI1_RX","UART1_TX","I2C0_SDA","PWM_A_4","SIO_24","PIO0_24","PIO1_24","CLOCKS_GPOUT_2","USB_MUXING_OVERCURR_DETECT","NULL","Gpio9CtrlFuncsel","0","SPI1_SS_N","UART1_RX","I2C0_SCL","PWM_B_4","SIO_9","PIO0_9","PIO1_9","USB_MUXING_EXTPHY_VP","USB_MUXING_OVERCURR_DETECT","NULL","Gpio10CtrlFuncsel","0","SPI1_SCLK","UART1_CTS","I2C1_SDA","PWM_A_5","SIO_10","PIO0_10","PIO1_10","USB_MUXING_EXTPHY_VM","USB_MUXING_VBUS_DETECT","NULL","Gpio20CtrlFuncsel","0","SPI0_RX","UART1_TX","I2C0_SDA","PWM_A_2","SIO_20","PIO0_20","PIO1_20","CLOCKS_GPIN_0","USB_MUXING_VBUS_EN","NULL","Gpio17CtrlFuncsel","0","SPI0_SS_N","UART0_RX","I2C0_SCL","PWM_B_0","SIO_17","PIO0_17","PIO1_17","USB_MUXING_VBUS_EN","NULL","Gpio6CtrlFuncsel","0","SPI0_SCLK","UART1_CTS","I2C1_SDA","PWM_A_3","SIO_6","PIO0_6","PIO1_6","USB_MUXING_EXTPHY_SOFTCON","USB_MUXING_OVERCURR_DETECT","NULL","Gpio28CtrlFuncsel","0","SPI1_RX","UART0_TX","I2C0_SDA","PWM_A_6","SIO_28","PIO0_28","PIO1_28","USB_MUXING_VBUS_DETECT","NULL","Gpio18CtrlFuncsel","0","SPI0_SCLK","UART0_CTS","I2C1_SDA","PWM_A_1","SIO_18","PIO0_18","PIO1_18","USB_MUXING_OVERCURR_DETECT","NULL","Gpio27CtrlFuncsel","0","SPI1_TX","UART1_RTS","I2C1_SCL","PWM_B_5","SIO_27","PIO0_27","PIO1_27","USB_MUXING_OVERCURR_DETECT","NULL","Gpio8CtrlFuncsel","0","SPI1_RX","UART1_TX","I2C0_SDA","PWM_A_4","SIO_8","PIO0_8","PIO1_8","USB_MUXING_EXTPHY_RCV","USB_MUXING_VBUS_EN","NULL","Gpio25CtrlFuncsel","0","SPI1_SS_N","UART1_RX","I2C0_SCL","PWM_B_4","SIO_25","PIO0_25","PIO1_25","CLOCKS_GPOUT_3","USB_MUXING_VBUS_DETECT","NULL","Outover","0","NORMAL","INVERT","LOW","HIGH","Gpio11CtrlFuncsel","0","SPI1_TX","UART1_RTS","I2C1_SCL","PWM_B_5","SIO_11","PIO0_11","PIO1_11","USB_MUXING_EXTPHY_SUSPND","USB_MUXING_VBUS_EN","NULL","Int","0","inte","intf","ints","Io","0","gpio","intr","int_dormant_wake","int_proc","Gpio","0","status","ctrl","pads","regs","GpioCtrl","0","od","set_od","ie","set_ie","drive","set_drive","pue","set_pue","pde","set_pde","schmitt","set_schmitt","slewfast","set_slewfast","VoltageSelect","0","voltage_select","set_voltage_select","vals","VoltageSelect","0","_3V3","_1V8","Drive","0","_2MA","_4MA","_8MA","_12MA","Pads","0","voltage_select","gpio","pio","regs","SmShiftctrl","0","fjoin_rx","set_fjoin_rx","fjoin_tx","set_fjoin_tx","pull_thresh","set_pull_thresh","push_thresh","set_push_thresh","out_shiftdir","set_out_shiftdir","in_shiftdir","set_in_shiftdir","autopull","set_autopull","autopush","set_autopush","Ctrl","0","clkdiv_restart","set_clkdiv_restart","sm_restart","set_sm_restart","sm_enable","set_sm_enable","Fdebug","0","txstall","set_txstall","txover","set_txover","rxunder","set_rxunder","rxstall","set_rxstall","SmPinctrl","0","sideset_count","set_sideset_count","set_count","set_set_count","out_count","set_out_count","in_base","set_in_base","sideset_base","set_sideset_base","set_base","set_set_base","out_base","set_out_base","SmInstr","0","instr","set_instr","Intr","0","sm3","set_sm3","sm2","set_sm2","sm1","set_sm1","sm0","set_sm0","sm3_txnfull","set_sm3_txnfull","sm2_txnfull","set_sm2_txnfull","sm1_txnfull","set_sm1_txnfull","sm0_txnfull","set_sm0_txnfull","sm3_rxnempty","set_sm3_rxnempty","sm2_rxnempty","set_sm2_rxnempty","sm1_rxnempty","set_sm1_rxnempty","sm0_rxnempty","set_sm0_rxnempty","IrqForce","0","irq_force","set_irq_force","Irq","0","irq","set_irq","SmExecctrl","0","exec_stalled","set_exec_stalled","side_en","set_side_en","side_pindir","set_side_pindir","jmp_pin","set_jmp_pin","out_en_sel","set_out_en_sel","inline_out_en","set_inline_out_en","out_sticky","set_out_sticky","wrap_top","set_wrap_top","wrap_bottom","set_wrap_bottom","status_sel","set_status_sel","status_n","set_status_n","Fstat","0","txempty","set_txempty","txfull","set_txfull","rxempty","set_rxempty","rxfull","set_rxfull","InstrMem","0","instr_mem","set_instr_mem","SmAddr","0","addr","set_addr","Flevel","0","rx3","set_rx3","tx3","set_tx3","rx2","set_rx2","tx2","set_tx2","rx1","set_rx1","tx1","set_tx1","rx0","set_rx0","tx0","set_tx0","DbgCfginfo","0","imem_size","set_imem_size","sm_count","set_sm_count","fifo_depth","set_fifo_depth","SmClkdiv","0","int","set_int","frac","set_frac","vals","SmExecctrlStatusSel","0","TXLEVEL","RXLEVEL","Pio","0","ctrl","fstat","fdebug","flevel","irq","irq_force","input_sync_bypass","dbg_padout","dbg_padoe","dbg_cfginfo","intr","rxf","instr_mem","txf","sm","irqs","StateMachine","0","clkdiv","execctrl","shiftctrl","addr","instr","pinctrl","Irq","0","inte","intf","ints","pll","regs","Pwr","0","vcopd","set_vcopd","postdivpd","set_postdivpd","dsmpd","set_dsmpd","pd","set_pd","Cs","0","lock","set_lock","bypass","set_bypass","refdiv","set_refdiv","Prim","0","postdiv1","set_postdiv1","postdiv2","set_postdiv2","FbdivInt","0","fbdiv_int","set_fbdiv_int","Pll","0","cs","pwr","fbdiv_int","prim","psm","regs","FrceOn","0","proc1","set_proc1","proc0","set_proc0","sio","set_sio","vreg_and_chip_reset","set_vreg_and_chip_reset","xip","set_xip","sram5","set_sram5","sram4","set_sram4","sram3","set_sram3","sram2","set_sram2","sram1","set_sram1","sram0","set_sram0","rom","set_rom","busfabric","set_busfabric","resets","set_resets","clocks","set_clocks","xosc","set_xosc","rosc","set_rosc","Done","0","proc1","set_proc1","proc0","set_proc0","sio","set_sio","vreg_and_chip_reset","set_vreg_and_chip_reset","xip","set_xip","sram5","set_sram5","sram4","set_sram4","sram3","set_sram3","sram2","set_sram2","sram1","set_sram1","sram0","set_sram0","rom","set_rom","busfabric","set_busfabric","resets","set_resets","clocks","set_clocks","xosc","set_xosc","rosc","set_rosc","Wdsel","0","proc1","set_proc1","proc0","set_proc0","sio","set_sio","vreg_and_chip_reset","set_vreg_and_chip_reset","xip","set_xip","sram5","set_sram5","sram4","set_sram4","sram3","set_sram3","sram2","set_sram2","sram1","set_sram1","sram0","set_sram0","rom","set_rom","busfabric","set_busfabric","resets","set_resets","clocks","set_clocks","xosc","set_xosc","rosc","set_rosc","FrceOff","0","proc1","set_proc1","proc0","set_proc0","sio","set_sio","vreg_and_chip_reset","set_vreg_and_chip_reset","xip","set_xip","sram5","set_sram5","sram4","set_sram4","sram3","set_sram3","sram2","set_sram2","sram1","set_sram1","sram0","set_sram0","rom","set_rom","busfabric","set_busfabric","resets","set_resets","clocks","set_clocks","xosc","set_xosc","rosc","set_rosc","Psm","0","frce_on","frce_off","wdsel","done","pwm","regs","Ch1Cc","0","b","set_b","a","set_a","Ch6Div","0","int","set_int","frac","set_frac","Ch1Div","0","int","set_int","frac","set_frac","Inte","0","ch7","set_ch7","ch6","set_ch6","ch5","set_ch5","ch4","set_ch4","ch3","set_ch3","ch2","set_ch2","ch1","set_ch1","ch0","set_ch0","Ch7Csr","0","ph_adv","set_ph_adv","ph_ret","set_ph_ret","divmode","set_divmode","b_inv","set_b_inv","a_inv","set_a_inv","ph_correct","set_ph_correct","en","set_en","Ch0Div","0","int","set_int","frac","set_frac","Ch0Csr","0","ph_adv","set_ph_adv","ph_ret","set_ph_ret","divmode","set_divmode","b_inv","set_b_inv","a_inv","set_a_inv","ph_correct","set_ph_correct","en","set_en","Ch4Div","0","int","set_int","frac","set_frac","Ch6Csr","0","ph_adv","set_ph_adv","ph_ret","set_ph_ret","divmode","set_divmode","b_inv","set_b_inv","a_inv","set_a_inv","ph_correct","set_ph_correct","en","set_en","Ch6Top","0","ch6_top","set_ch6_top","Ch4Cc","0","b","set_b","a","set_a","Ch1Ctr","0","ch1_ctr","set_ch1_ctr","Ch0Top","0","ch0_top","set_ch0_top","Ch2Div","0","int","set_int","frac","set_frac","Ch0Ctr","0","ch0_ctr","set_ch0_ctr","Ch4Ctr","0","ch4_ctr","set_ch4_ctr","Ch3Top","0","ch3_top","set_ch3_top","Ch3Div","0","int","set_int","frac","set_frac","Ch4Top","0","ch4_top","set_ch4_top","Ch5Div","0","int","set_int","frac","set_frac","Ch0Cc","0","b","set_b","a","set_a","Ch2Top","0","ch2_top","set_ch2_top","Ch7Top","0","ch7_top","set_ch7_top","Ch5Top","0","ch5_top","set_ch5_top","Ch1Csr","0","ph_adv","set_ph_adv","ph_ret","set_ph_ret","divmode","set_divmode","b_inv","set_b_inv","a_inv","set_a_inv","ph_correct","set_ph_correct","en","set_en","En","0","ch7","set_ch7","ch6","set_ch6","ch5","set_ch5","ch4","set_ch4","ch3","set_ch3","ch2","set_ch2","ch1","set_ch1","ch0","set_ch0","Ch6Ctr","0","ch6_ctr","set_ch6_ctr","Ints","0","ch7","set_ch7","ch6","set_ch6","ch5","set_ch5","ch4","set_ch4","ch3","set_ch3","ch2","set_ch2","ch1","set_ch1","ch0","set_ch0","Ch5Cc","0","b","set_b","a","set_a","Ch7Cc","0","b","set_b","a","set_a","Ch7Div","0","int","set_int","frac","set_frac","Ch3Cc","0","b","set_b","a","set_a","Intf","0","ch7","set_ch7","ch6","set_ch6","ch5","set_ch5","ch4","set_ch4","ch3","set_ch3","ch2","set_ch2","ch1","set_ch1","ch0","set_ch0","Ch5Ctr","0","ch5_ctr","set_ch5_ctr","Ch3Ctr","0","ch3_ctr","set_ch3_ctr","Ch2Csr","0","ph_adv","set_ph_adv","ph_ret","set_ph_ret","divmode","set_divmode","b_inv","set_b_inv","a_inv","set_a_inv","ph_correct","set_ph_correct","en","set_en","Intr","0","ch7","set_ch7","ch6","set_ch6","ch5","set_ch5","ch4","set_ch4","ch3","set_ch3","ch2","set_ch2","ch1","set_ch1","ch0","set_ch0","Ch7Ctr","0","ch7_ctr","set_ch7_ctr","Ch3Csr","0","ph_adv","set_ph_adv","ph_ret","set_ph_ret","divmode","set_divmode","b_inv","set_b_inv","a_inv","set_a_inv","ph_correct","set_ph_correct","en","set_en","Ch1Top","0","ch1_top","set_ch1_top","Ch5Csr","0","ph_adv","set_ph_adv","ph_ret","set_ph_ret","divmode","set_divmode","b_inv","set_b_inv","a_inv","set_a_inv","ph_correct","set_ph_correct","en","set_en","Ch6Cc","0","b","set_b","a","set_a","Ch2Ctr","0","ch2_ctr","set_ch2_ctr","Ch2Cc","0","b","set_b","a","set_a","Ch4Csr","0","ph_adv","set_ph_adv","ph_ret","set_ph_ret","divmode","set_divmode","b_inv","set_b_inv","a_inv","set_a_inv","ph_correct","set_ph_correct","en","set_en","vals","Divmode","0","DIV","LEVEL","RISE","FALL","Pwm","0","ch0_csr","ch0_div","ch0_ctr","ch0_cc","ch0_top","ch1_csr","ch1_div","ch1_ctr","ch1_cc","ch1_top","ch2_csr","ch2_div","ch2_ctr","ch2_cc","ch2_top","ch3_csr","ch3_div","ch3_ctr","ch3_cc","ch3_top","ch4_csr","ch4_div","ch4_ctr","ch4_cc","ch4_top","ch5_csr","ch5_div","ch5_ctr","ch5_cc","ch5_top","ch6_csr","ch6_div","ch6_ctr","ch6_cc","ch6_top","ch7_csr","ch7_div","ch7_ctr","ch7_cc","ch7_top","en","intr","inte","intf","ints","resets","regs","Wdsel","0","usbctrl","set_usbctrl","uart1","set_uart1","uart0","set_uart0","timer","set_timer","tbman","set_tbman","sysinfo","set_sysinfo","syscfg","set_syscfg","spi1","set_spi1","spi0","set_spi0","rtc","set_rtc","pwm","set_pwm","pll_usb","set_pll_usb","pll_sys","set_pll_sys","pio1","set_pio1","pio0","set_pio0","pads_qspi","set_pads_qspi","pads_bank0","set_pads_bank0","jtag","set_jtag","io_qspi","set_io_qspi","io_bank0","set_io_bank0","i2c1","set_i2c1","i2c0","set_i2c0","dma","set_dma","busctrl","set_busctrl","adc","set_adc","Peripherals","0","usbctrl","set_usbctrl","uart1","set_uart1","uart0","set_uart0","timer","set_timer","tbman","set_tbman","sysinfo","set_sysinfo","syscfg","set_syscfg","spi1","set_spi1","spi0","set_spi0","rtc","set_rtc","pwm","set_pwm","pll_usb","set_pll_usb","pll_sys","set_pll_sys","pio1","set_pio1","pio0","set_pio0","pads_qspi","set_pads_qspi","pads_bank0","set_pads_bank0","jtag","set_jtag","io_qspi","set_io_qspi","io_bank0","set_io_bank0","i2c1","set_i2c1","i2c0","set_i2c0","dma","set_dma","busctrl","set_busctrl","adc","set_adc","Resets","0","reset","wdsel","reset_done","rosc","regs","Freqb","0","passwd","set_passwd","ds7","set_ds7","ds6","set_ds6","ds5","set_ds5","ds4","set_ds4","Status","0","stable","set_stable","badwrite","set_badwrite","div_running","set_div_running","enabled","set_enabled","Randombit","0","randombit","set_randombit","Freqa","0","passwd","set_passwd","ds3","set_ds3","ds2","set_ds2","ds1","set_ds1","ds0","set_ds0","Count","0","count","set_count","Phase","0","passwd","set_passwd","enable","set_enable","flip","set_flip","shift","set_shift","Div","0","div","set_div","Ctrl","0","enable","set_enable","freq_range","set_freq_range","vals","CtrlFreqRange","0","LOW","MEDIUM","HIGH","TOOHIGH","Div","0","PASS","Passwd","0","PASS","CtrlEnable","0","DISABLE","ENABLE","Rosc","0","ctrl","freqa","freqb","dormant","div","phase","status","randombit","count","rtc","regs","Rtc1","0","year","set_year","month","set_month","day","set_day","Setup1","0","dotw","set_dotw","hour","set_hour","min","set_min","sec","set_sec","Int","0","rtc","set_rtc","IrqSetup1","0","dotw_ena","set_dotw_ena","hour_ena","set_hour_ena","min_ena","set_min_ena","sec_ena","set_sec_ena","dotw","set_dotw","hour","set_hour","min","set_min","sec","set_sec","Ctrl","0","force_notleapyear","set_force_notleapyear","load","set_load","rtc_active","set_rtc_active","rtc_enable","set_rtc_enable","IrqSetup0","0","match_active","set_match_active","match_ena","set_match_ena","year_ena","set_year_ena","month_ena","set_month_ena","day_ena","set_day_ena","year","set_year","month","set_month","day","set_day","Setup0","0","year","set_year","month","set_month","day","set_day","ClkdivM1","0","clkdiv_m1","set_clkdiv_m1","Rtc0","0","dotw","set_dotw","hour","set_hour","min","set_min","sec","set_sec","Rtc","0","clkdiv_m1","setup_0","setup_1","ctrl","irq_setup_0","irq_setup_1","rtc_1","rtc_0","intr","inte","intf","ints","sio","regs","FifoSt","0","roe","set_roe","wof","set_wof","rdy","set_rdy","vld","set_vld","Interp0Accum0Add","0","interp0_accum0_add","set_interp0_accum0_add","Interp1CtrlLane0","0","overf","set_overf","overf1","set_overf1","overf0","set_overf0","clamp","set_clamp","force_msb","set_force_msb","add_raw","set_add_raw","cross_result","set_cross_result","cross_input","set_cross_input","signed","set_signed","mask_msb","set_mask_msb","mask_lsb","set_mask_lsb","shift","set_shift","DivCsr","0","dirty","set_dirty","ready","set_ready","Interp0CtrlLane1","0","force_msb","set_force_msb","add_raw","set_add_raw","cross_result","set_cross_result","cross_input","set_cross_input","signed","set_signed","mask_msb","set_mask_msb","mask_lsb","set_mask_lsb","shift","set_shift","Interp1CtrlLane1","0","force_msb","set_force_msb","add_raw","set_add_raw","cross_result","set_cross_result","cross_input","set_cross_input","signed","set_signed","mask_msb","set_mask_msb","mask_lsb","set_mask_lsb","shift","set_shift","Interp1Accum1Add","0","interp1_accum1_add","set_interp1_accum1_add","Interp0CtrlLane0","0","overf","set_overf","overf1","set_overf1","overf0","set_overf0","blend","set_blend","force_msb","set_force_msb","add_raw","set_add_raw","cross_result","set_cross_result","cross_input","set_cross_input","signed","set_signed","mask_msb","set_mask_msb","mask_lsb","set_mask_lsb","shift","set_shift","Interp0Accum1Add","0","interp0_accum1_add","set_interp0_accum1_add","Interp1Accum0Add","0","interp1_accum0_add","set_interp1_accum0_add","Gpio","0","value","value_set","value_clr","value_xor","Fifo","0","st","wr","rd","Div","0","udividend","udivisor","sdividend","sdivisor","quotient","remainder","csr","Interp","0","accum0","accum1","base0","base1","base2","pop_lane0","pop_lane1","pop_full","peek_lane0","peek_lane1","peek_full","ctrl_lane0","ctrl_lane1","accum0_add","accum1_add","base_1and0","Sio","0","cpuid","spinlock_st","div","fifo","interp","spinlock","gpio_out","gpio_in","gpio_oe","spi","regs","Sspmis","0","txmis","set_txmis","rxmis","set_rxmis","rtmis","set_rtmis","rormis","set_rormis","Ssppcellid2","0","ssppcellid2","set_ssppcellid2","Sspperiphid0","0","partnumber0","set_partnumber0","Sspsr","0","bsy","set_bsy","rff","set_rff","rne","set_rne","tnf","set_tnf","tfe","set_tfe","Sspperiphid1","0","designer0","set_designer0","partnumber1","set_partnumber1","Ssppcellid1","0","ssppcellid1","set_ssppcellid1","Sspperiphid2","0","revision","set_revision","designer1","set_designer1","Sspcr0","0","scr","set_scr","sph","set_sph","spo","set_spo","frf","set_frf","dss","set_dss","Ssppcellid0","0","ssppcellid0","set_ssppcellid0","Sspcpsr","0","cpsdvsr","set_cpsdvsr","Sspcr1","0","sod","set_sod","ms","set_ms","sse","set_sse","lbm","set_lbm","Sspris","0","txris","set_txris","rxris","set_rxris","rtris","set_rtris","rorris","set_rorris","Sspdr","0","data","set_data","Sspimsc","0","txim","set_txim","rxim","set_rxim","rtim","set_rtim","rorim","set_rorim","Ssppcellid3","0","ssppcellid3","set_ssppcellid3","Sspdmacr","0","txdmae","set_txdmae","rxdmae","set_rxdmae","Sspicr","0","rtic","set_rtic","roric","set_roric","Sspperiphid3","0","configuration","set_configuration","Spi","0","sspcr0","sspcr1","sspdr","sspsr","sspcpsr","sspimsc","sspris","sspmis","sspicr","sspdmacr","sspperiphid0","sspperiphid1","sspperiphid2","sspperiphid3","ssppcellid0","ssppcellid1","ssppcellid2","ssppcellid3","syscfg","regs","ProcInSyncBypassHi","0","proc_in_sync_bypass_hi","set_proc_in_sync_bypass_hi","Dbgforce","0","proc1_attach","set_proc1_attach","proc1_swclk","set_proc1_swclk","proc1_swdi","set_proc1_swdi","proc1_swdo","set_proc1_swdo","proc0_attach","set_proc0_attach","proc0_swclk","set_proc0_swclk","proc0_swdi","set_proc0_swdi","proc0_swdo","set_proc0_swdo","ProcInSyncBypass","0","proc_in_sync_bypass","set_proc_in_sync_bypass","Mempowerdown","0","rom","set_rom","usb","set_usb","sram5","set_sram5","sram4","set_sram4","sram3","set_sram3","sram2","set_sram2","sram1","set_sram1","sram0","set_sram0","ProcConfig","0","proc1_dap_instid","set_proc1_dap_instid","proc0_dap_instid","set_proc0_dap_instid","proc1_halted","set_proc1_halted","proc0_halted","set_proc0_halted","Syscfg","0","proc0_nmi_mask","proc1_nmi_mask","proc_config","proc_in_sync_bypass","proc_in_sync_bypass_hi","dbgforce","mempowerdown","sysinfo","regs","ChipId","0","revision","set_revision","part","set_part","manufacturer","set_manufacturer","Platform","0","asic","set_asic","fpga","set_fpga","Sysinfo","0","chip_id","platform","gitref_rp2040","tbman","regs","Platform","0","fpga","set_fpga","asic","set_asic","Tbman","0","platform","timer","regs","Intf","0","alarm_3","set_alarm_3","alarm_2","set_alarm_2","alarm_1","set_alarm_1","alarm_0","set_alarm_0","Armed","0","armed","set_armed","Pause","0","pause","set_pause","Dbgpause","0","dbg1","set_dbg1","dbg0","set_dbg0","Inte","0","alarm_3","set_alarm_3","alarm_2","set_alarm_2","alarm_1","set_alarm_1","alarm_0","set_alarm_0","Intr","0","alarm_3","set_alarm_3","alarm_2","set_alarm_2","alarm_1","set_alarm_1","alarm_0","set_alarm_0","Ints","0","alarm_3","set_alarm_3","alarm_2","set_alarm_2","alarm_1","set_alarm_1","alarm_0","set_alarm_0","Timer","0","timehw","timelw","timehr","timelr","alarm0","alarm1","alarm2","alarm3","armed","timerawh","timerawl","dbgpause","pause","intr","inte","intf","ints","uart","regs","Uartperiphid2","0","revision","set_revision","designer1","set_designer1","Uartpcellid3","0","uartpcellid3","set_uartpcellid3","Uarticr","0","oeic","set_oeic","beic","set_beic","peic","set_peic","feic","set_feic","rtic","set_rtic","txic","set_txic","rxic","set_rxic","dsrmic","set_dsrmic","dcdmic","set_dcdmic","ctsmic","set_ctsmic","rimic","set_rimic","Uartpcellid2","0","uartpcellid2","set_uartpcellid2","Uartmis","0","oemis","set_oemis","bemis","set_bemis","pemis","set_pemis","femis","set_femis","rtmis","set_rtmis","txmis","set_txmis","rxmis","set_rxmis","dsrmmis","set_dsrmmis","dcdmmis","set_dcdmmis","ctsmmis","set_ctsmmis","rimmis","set_rimmis","Uartperiphid1","0","designer0","set_designer0","partnumber1","set_partnumber1","Uartpcellid1","0","uartpcellid1","set_uartpcellid1","Uartdmacr","0","dmaonerr","set_dmaonerr","txdmae","set_txdmae","rxdmae","set_rxdmae","Uartilpr","0","ilpdvsr","set_ilpdvsr","Uartperiphid0","0","partnumber0","set_partnumber0","UartlcrH","0","sps","set_sps","wlen","set_wlen","fen","set_fen","stp2","set_stp2","eps","set_eps","pen","set_pen","brk","set_brk","Uartcr","0","ctsen","set_ctsen","rtsen","set_rtsen","out2","set_out2","out1","set_out1","rts","set_rts","dtr","set_dtr","rxe","set_rxe","txe","set_txe","lbe","set_lbe","sirlp","set_sirlp","siren","set_siren","uarten","set_uarten","Uartfr","0","ri","set_ri","txfe","set_txfe","rxff","set_rxff","txff","set_txff","rxfe","set_rxfe","busy","set_busy","dcd","set_dcd","dsr","set_dsr","cts","set_cts","Uartris","0","oeris","set_oeris","beris","set_beris","peris","set_peris","feris","set_feris","rtris","set_rtris","txris","set_txris","rxris","set_rxris","dsrrmis","set_dsrrmis","dcdrmis","set_dcdrmis","ctsrmis","set_ctsrmis","rirmis","set_rirmis","Uartibrd","0","baud_divint","set_baud_divint","Uartperiphid3","0","configuration","set_configuration","Uartrsr","0","oe","set_oe","be","set_be","pe","set_pe","fe","set_fe","Uartpcellid0","0","uartpcellid0","set_uartpcellid0","Uartimsc","0","oeim","set_oeim","beim","set_beim","peim","set_peim","feim","set_feim","rtim","set_rtim","txim","set_txim","rxim","set_rxim","dsrmim","set_dsrmim","dcdmim","set_dcdmim","ctsmim","set_ctsmim","rimim","set_rimim","Uartdr","0","oe","set_oe","be","set_be","pe","set_pe","fe","set_fe","data","set_data","Uartfbrd","0","baud_divfrac","set_baud_divfrac","Uartifls","0","rxiflsel","set_rxiflsel","txiflsel","set_txiflsel","Uart","0","uartdr","uartrsr","uartfr","uartilpr","uartibrd","uartfbrd","uartlcr_h","uartcr","uartifls","uartimsc","uartris","uartmis","uarticr","uartdmacr","uartperiphid0","uartperiphid1","uartperiphid2","uartperiphid3","uartpcellid0","uartpcellid1","uartpcellid2","uartpcellid3","usb","regs","UsbphyDirect","0","dm_ovv","set_dm_ovv","dp_ovv","set_dp_ovv","dm_ovcn","set_dm_ovcn","dp_ovcn","set_dp_ovcn","rx_dm","set_rx_dm","rx_dp","set_rx_dp","rx_dd","set_rx_dd","tx_diffmode","set_tx_diffmode","tx_fsslew","set_tx_fsslew","tx_pd","set_tx_pd","rx_pd","set_rx_pd","tx_dm","set_tx_dm","tx_dp","set_tx_dp","tx_dm_oe","set_tx_dm_oe","tx_dp_oe","set_tx_dp_oe","dm_pulldn_en","set_dm_pulldn_en","dm_pullup_en","set_dm_pullup_en","dm_pullup_hisel","set_dm_pullup_hisel","dp_pulldn_en","set_dp_pulldn_en","dp_pullup_en","set_dp_pullup_en","dp_pullup_hisel","set_dp_pullup_hisel","BuffStatus","0","ep15_out","set_ep15_out","ep15_in","set_ep15_in","ep14_out","set_ep14_out","ep14_in","set_ep14_in","ep13_out","set_ep13_out","ep13_in","set_ep13_in","ep12_out","set_ep12_out","ep12_in","set_ep12_in","ep11_out","set_ep11_out","ep11_in","set_ep11_in","ep10_out","set_ep10_out","ep10_in","set_ep10_in","ep9_out","set_ep9_out","ep9_in","set_ep9_in","ep8_out","set_ep8_out","ep8_in","set_ep8_in","ep7_out","set_ep7_out","ep7_in","set_ep7_in","ep6_out","set_ep6_out","ep6_in","set_ep6_in","ep5_out","set_ep5_out","ep5_in","set_ep5_in","ep4_out","set_ep4_out","ep4_in","set_ep4_in","ep3_out","set_ep3_out","ep3_in","set_ep3_in","ep2_out","set_ep2_out","ep2_in","set_ep2_in","ep1_out","set_ep1_out","ep1_in","set_ep1_in","ep0_out","set_ep0_out","ep0_in","set_ep0_in","AddrEndpX","0","intep_preamble","set_intep_preamble","intep_dir","set_intep_dir","endpoint","set_endpoint","address","set_address","SofRd","0","count","set_count","UsbMuxing","0","softcon","set_softcon","to_digital_pad","set_to_digital_pad","to_extphy","set_to_extphy","to_phy","set_to_phy","NakPoll","0","delay_fs","set_delay_fs","delay_ls","set_delay_ls","EpStallArm","0","ep0_out","set_ep0_out","ep0_in","set_ep0_in","Int","0","ep_stall_nak","set_ep_stall_nak","abort_done","set_abort_done","dev_sof","set_dev_sof","setup_req","set_setup_req","dev_resume_from_host","set_dev_resume_from_host","dev_suspend","set_dev_suspend","dev_conn_dis","set_dev_conn_dis","bus_reset","set_bus_reset","vbus_detect","set_vbus_detect","stall","set_stall","error_crc","set_error_crc","error_bit_stuff","set_error_bit_stuff","error_rx_overflow","set_error_rx_overflow","error_rx_timeout","set_error_rx_timeout","error_data_seq","set_error_data_seq","buff_status","set_buff_status","trans_complete","set_trans_complete","host_sof","set_host_sof","host_resume","set_host_resume","host_conn_dis","set_host_conn_dis","BuffCpuShouldHandle","0","ep15_out","set_ep15_out","ep15_in","set_ep15_in","ep14_out","set_ep14_out","ep14_in","set_ep14_in","ep13_out","set_ep13_out","ep13_in","set_ep13_in","ep12_out","set_ep12_out","ep12_in","set_ep12_in","ep11_out","set_ep11_out","ep11_in","set_ep11_in","ep10_out","set_ep10_out","ep10_in","set_ep10_in","ep9_out","set_ep9_out","ep9_in","set_ep9_in","ep8_out","set_ep8_out","ep8_in","set_ep8_in","ep7_out","set_ep7_out","ep7_in","set_ep7_in","ep6_out","set_ep6_out","ep6_in","set_ep6_in","ep5_out","set_ep5_out","ep5_in","set_ep5_in","ep4_out","set_ep4_out","ep4_in","set_ep4_in","ep3_out","set_ep3_out","ep3_in","set_ep3_in","ep2_out","set_ep2_out","ep2_in","set_ep2_in","ep1_out","set_ep1_out","ep1_in","set_ep1_in","ep0_out","set_ep0_out","ep0_in","set_ep0_in","UsbphyTrim","0","dm_pulldn_trim","set_dm_pulldn_trim","dp_pulldn_trim","set_dp_pulldn_trim","AddrEndp","0","endpoint","set_endpoint","address","set_address","UsbphyDirectOverride","0","tx_diffmode_override_en","set_tx_diffmode_override_en","dm_pullup_override_en","set_dm_pullup_override_en","tx_fsslew_override_en","set_tx_fsslew_override_en","tx_pd_override_en","set_tx_pd_override_en","rx_pd_override_en","set_rx_pd_override_en","tx_dm_override_en","set_tx_dm_override_en","tx_dp_override_en","set_tx_dp_override_en","tx_dm_oe_override_en","set_tx_dm_oe_override_en","tx_dp_oe_override_en","set_tx_dp_oe_override_en","dm_pulldn_en_override_en","set_dm_pulldn_en_override_en","dp_pulldn_en_override_en","set_dp_pulldn_en_override_en","dp_pullup_en_override_en","set_dp_pullup_en_override_en","dm_pullup_hisel_override_en","set_dm_pullup_hisel_override_en","dp_pullup_hisel_override_en","set_dp_pullup_hisel_override_en","SieCtrl","0","ep0_int_stall","set_ep0_int_stall","ep0_double_buf","set_ep0_double_buf","ep0_int_1buf","set_ep0_int_1buf","ep0_int_2buf","set_ep0_int_2buf","ep0_int_nak","set_ep0_int_nak","direct_en","set_direct_en","direct_dp","set_direct_dp","direct_dm","set_direct_dm","transceiver_pd","set_transceiver_pd","rpu_opt","set_rpu_opt","pullup_en","set_pullup_en","pulldown_en","set_pulldown_en","reset_bus","set_reset_bus","resume","set_resume","vbus_en","set_vbus_en","keep_alive_en","set_keep_alive_en","sof_en","set_sof_en","sof_sync","set_sof_sync","preamble_en","set_preamble_en","stop_trans","set_stop_trans","receive_data","set_receive_data","send_data","set_send_data","send_setup","set_send_setup","start_trans","set_start_trans","EpAbort","0","ep15_out","set_ep15_out","ep15_in","set_ep15_in","ep14_out","set_ep14_out","ep14_in","set_ep14_in","ep13_out","set_ep13_out","ep13_in","set_ep13_in","ep12_out","set_ep12_out","ep12_in","set_ep12_in","ep11_out","set_ep11_out","ep11_in","set_ep11_in","ep10_out","set_ep10_out","ep10_in","set_ep10_in","ep9_out","set_ep9_out","ep9_in","set_ep9_in","ep8_out","set_ep8_out","ep8_in","set_ep8_in","ep7_out","set_ep7_out","ep7_in","set_ep7_in","ep6_out","set_ep6_out","ep6_in","set_ep6_in","ep5_out","set_ep5_out","ep5_in","set_ep5_in","ep4_out","set_ep4_out","ep4_in","set_ep4_in","ep3_out","set_ep3_out","ep3_in","set_ep3_in","ep2_out","set_ep2_out","ep2_in","set_ep2_in","ep1_out","set_ep1_out","ep1_in","set_ep1_in","ep0_out","set_ep0_out","ep0_in","set_ep0_in","EpAbortDone","0","ep15_out","set_ep15_out","ep15_in","set_ep15_in","ep14_out","set_ep14_out","ep14_in","set_ep14_in","ep13_out","set_ep13_out","ep13_in","set_ep13_in","ep12_out","set_ep12_out","ep12_in","set_ep12_in","ep11_out","set_ep11_out","ep11_in","set_ep11_in","ep10_out","set_ep10_out","ep10_in","set_ep10_in","ep9_out","set_ep9_out","ep9_in","set_ep9_in","ep8_out","set_ep8_out","ep8_in","set_ep8_in","ep7_out","set_ep7_out","ep7_in","set_ep7_in","ep6_out","set_ep6_out","ep6_in","set_ep6_in","ep5_out","set_ep5_out","ep5_in","set_ep5_in","ep4_out","set_ep4_out","ep4_in","set_ep4_in","ep3_out","set_ep3_out","ep3_in","set_ep3_in","ep2_out","set_ep2_out","ep2_in","set_ep2_in","ep1_out","set_ep1_out","ep1_in","set_ep1_in","ep0_out","set_ep0_out","ep0_in","set_ep0_in","IntEpCtrl","0","int_ep_active","set_int_ep_active","SofWr","0","count","set_count","MainCtrl","0","sim_timing","set_sim_timing","host_ndevice","set_host_ndevice","controller_en","set_controller_en","SieStatus","0","data_seq_error","set_data_seq_error","ack_rec","set_ack_rec","stall_rec","set_stall_rec","nak_rec","set_nak_rec","rx_timeout","set_rx_timeout","rx_overflow","set_rx_overflow","bit_stuff_error","set_bit_stuff_error","crc_error","set_crc_error","bus_reset","set_bus_reset","trans_complete","set_trans_complete","setup_rec","set_setup_rec","connected","set_connected","resume","set_resume","vbus_over_curr","set_vbus_over_curr","speed","set_speed","suspended","set_suspended","line_state","set_line_state","vbus_detected","set_vbus_detected","EpStatusStallNak","0","ep15_out","set_ep15_out","ep15_in","set_ep15_in","ep14_out","set_ep14_out","ep14_in","set_ep14_in","ep13_out","set_ep13_out","ep13_in","set_ep13_in","ep12_out","set_ep12_out","ep12_in","set_ep12_in","ep11_out","set_ep11_out","ep11_in","set_ep11_in","ep10_out","set_ep10_out","ep10_in","set_ep10_in","ep9_out","set_ep9_out","ep9_in","set_ep9_in","ep8_out","set_ep8_out","ep8_in","set_ep8_in","ep7_out","set_ep7_out","ep7_in","set_ep7_in","ep6_out","set_ep6_out","ep6_in","set_ep6_in","ep5_out","set_ep5_out","ep5_in","set_ep5_in","ep4_out","set_ep4_out","ep4_in","set_ep4_in","ep3_out","set_ep3_out","ep3_in","set_ep3_in","ep2_out","set_ep2_out","ep2_in","set_ep2_in","ep1_out","set_ep1_out","ep1_in","set_ep1_in","ep0_out","set_ep0_out","ep0_in","set_ep0_in","UsbPwr","0","overcurr_detect_en","set_overcurr_detect_en","overcurr_detect","set_overcurr_detect","vbus_detect_override_en","set_vbus_detect_override_en","vbus_detect","set_vbus_detect","vbus_en_override_en","set_vbus_en_override_en","vbus_en","set_vbus_en","Usb","0","addr_endp","addr_endp1","addr_endp2","addr_endp3","addr_endp4","addr_endp5","addr_endp6","addr_endp7","addr_endp8","addr_endp9","addr_endp10","addr_endp11","addr_endp12","addr_endp13","addr_endp14","addr_endp15","main_ctrl","sof_wr","sof_rd","sie_ctrl","sie_status","int_ep_ctrl","buff_status","buff_cpu_should_handle","ep_abort","ep_abort_done","ep_stall_arm","nak_poll","ep_status_stall_nak","usb_muxing","usb_pwr","usbphy_direct","usbphy_direct_override","usbphy_trim","intr","inte","intf","ints","vreg_and_chip_reset","regs","Vreg","0","rok","set_rok","vsel","set_vsel","hiz","set_hiz","en","set_en","Bod","0","vsel","set_vsel","en","set_en","ChipReset","0","psm_restart_flag","set_psm_restart_flag","had_psm_restart","set_had_psm_restart","had_run","set_had_run","had_por","set_had_por","VregAndChipReset","0","vreg","bod","chip_reset","watchdog","regs","Load","0","load","set_load","Ctrl","0","trigger","set_trigger","enable","set_enable","pause_dbg1","set_pause_dbg1","pause_dbg0","set_pause_dbg0","pause_jtag","set_pause_jtag","time","set_time","Tick","0","count","set_count","running","set_running","enable","set_enable","cycles","set_cycles","Reason","0","force","set_force","timer","set_timer","Watchdog","0","ctrl","load","reason","scratch0","scratch1","scratch2","scratch3","scratch4","scratch5","scratch6","scratch7","tick","xip_ctrl","regs","Ctrl","0","power_down","set_power_down","err_badwrite","set_err_badwrite","en","set_en","StreamAddr","0","stream_addr","set_stream_addr","Flush","0","flush","set_flush","StreamCtr","0","stream_ctr","set_stream_ctr","Stat","0","fifo_full","set_fifo_full","fifo_empty","set_fifo_empty","flush_ready","set_flush_ready","XipCtrl","0","ctrl","flush","stat","ctr_hit","ctr_acc","stream_addr","stream_ctr","stream_fifo","xip_ssi","regs","Baudr","0","sckdv","set_sckdv","Rxftlr","0","rft","set_rft","RxSampleDly","0","rsd","set_rsd","Rxuicr","0","rxuicr","set_rxuicr","Rxflr","0","rxtfl","set_rxtfl","TxdDriveEdge","0","tde","set_tde","Ctrlr1","0","ndf","set_ndf","Txftlr","0","tft","set_tft","Ssienr","0","ssi_en","set_ssi_en","Txflr","0","tftfl","set_tftfl","Dmatdlr","0","dmatdl","set_dmatdl","Risr","0","mstir","set_mstir","rxfir","set_rxfir","rxoir","set_rxoir","rxuir","set_rxuir","txoir","set_txoir","txeir","set_txeir","Icr","0","icr","set_icr","Isr","0","mstis","set_mstis","rxfis","set_rxfis","rxois","set_rxois","rxuis","set_rxuis","txois","set_txois","txeis","set_txeis","Dmacr","0","tdmae","set_tdmae","rdmae","set_rdmae","Txoicr","0","txoicr","set_txoicr","Dmardlr","0","dmardl","set_dmardl","Imr","0","mstim","set_mstim","rxfim","set_rxfim","rxoim","set_rxoim","rxuim","set_rxuim","txoim","set_txoim","txeim","set_txeim","Ctrlr0","0","sste","set_sste","spi_frf","set_spi_frf","dfs_32","set_dfs_32","cfs","set_cfs","srl","set_srl","slv_oe","set_slv_oe","tmod","set_tmod","scpol","set_scpol","scph","set_scph","frf","set_frf","dfs","set_dfs","Mwcr","0","mhs","set_mhs","mdd","set_mdd","mwmod","set_mwmod","Msticr","0","msticr","set_msticr","Ser","0","ser","set_ser","Rxoicr","0","rxoicr","set_rxoicr","SpiCtrlr0","0","xip_cmd","set_xip_cmd","spi_rxds_en","set_spi_rxds_en","inst_ddr_en","set_inst_ddr_en","spi_ddr_en","set_spi_ddr_en","wait_cycles","set_wait_cycles","inst_l","set_inst_l","addr_l","set_addr_l","trans_type","set_trans_type","Sr","0","dcol","set_dcol","txe","set_txe","rff","set_rff","rfne","set_rfne","tfe","set_tfe","tfnf","set_tfnf","busy","set_busy","vals","Ctrlr0SpiFrf","0","STD","DUAL","QUAD","SpiCtrlr0TransType","0","_1C1A","_1C2A","_2C2A","SpiCtrlr0InstL","0","NONE","_4B","_8B","_16B","Ctrlr0Tmod","0","TX_AND_RX","TX_ONLY","RX_ONLY","EEPROM_READ","XipSsi","0","ctrlr0","ctrlr1","ssienr","mwcr","ser","baudr","txftlr","rxftlr","txflr","rxflr","sr","imr","isr","risr","txoicr","rxoicr","rxuicr","msticr","icr","dmacr","dmatdlr","dmardlr","idr","ssi_version_id","dr0","rx_sample_dly","spi_ctrlr0","txd_drive_edge","xosc","regs","Startup","0","x4","set_x4","delay","set_delay","Count","0","count","set_count","Ctrl","0","enable","set_enable","freq_range","set_freq_range","Status","0","stable","set_stable","badwrite","set_badwrite","enabled","set_enabled","freq_range","set_freq_range","vals","CtrlEnable","0","DISABLE","ENABLE","CtrlFreqRange","0","_1_15MHZ","RESERVED_1","RESERVED_2","RESERVED_3","StatusFreqRange","0","_1_15MHZ","RESERVED_1","RESERVED_2","RESERVED_3","Xosc","0","ctrl","status","dormant","startup","count","Interrupt","TIMER_IRQ_0","TIMER_IRQ_1","TIMER_IRQ_2","TIMER_IRQ_3","PWM_IRQ_WRAP","USBCTRL_IRQ","XIP_IRQ","PIO0_IRQ_0","PIO0_IRQ_1","PIO1_IRQ_0","PIO1_IRQ_1","DMA_IRQ_0","DMA_IRQ_1","IO_IRQ_BANK0","IO_IRQ_QSPI","SIO_IRQ_PROC0","SIO_IRQ_PROC1","CLOCKS_IRQ","SPI0_IRQ","SPI1_IRQ","UART0_IRQ","UART1_IRQ","ADC_IRQ_FIFO","I2C0_IRQ","I2C1_IRQ","RTC_IRQ","XIP_CTRL","XIP_SSI","SYSINFO","SYSCFG","CLOCKS","RESETS","PSM","IO_BANK0","IO_QSPI","PADS_BANK0","PADS_QSPI","XOSC","PLL_SYS","PLL_USB","BUSCTRL","UART0","UART1","SPI0","SPI1","I2C0","I2C1","ADC","PWM","TIMER","WATCHDOG","RTC","ROSC","VREG_AND_CHIP_RESET","TBMAN","DMA","USBCTRL_REGS","PIO0","PIO1","SIO","NVIC_PRIO_BITS","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","fmt","eq","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","number"],"q":["rp2040_pac2","rp2040_pac2::adc","rp2040_pac2::adc::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::adc","","","","","","","","","","","rp2040_pac2","rp2040_pac2::busctrl","rp2040_pac2::busctrl::regs","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::busctrl","","","","","","rp2040_pac2","rp2040_pac2::clocks","rp2040_pac2::clocks::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::clocks","rp2040_pac2::clocks::vals","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::clocks","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2","rp2040_pac2::dma","rp2040_pac2::dma::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::dma","rp2040_pac2::dma::vals","","","","","","","","","","","","","","","","","","","","rp2040_pac2::dma","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2","rp2040_pac2::generic","","","","","","","","","","","","","rp2040_pac2","rp2040_pac2::i2c","rp2040_pac2::i2c::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::i2c","rp2040_pac2::i2c::vals","","","","","rp2040_pac2::i2c","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2","rp2040_pac2::io","rp2040_pac2::io::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::io","rp2040_pac2::io::vals","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::io","","","","","","","","","","","","","","","rp2040_pac2","rp2040_pac2::pads","rp2040_pac2::pads::regs","","","","","","","","","","","","","","","","","","","","rp2040_pac2::pads","rp2040_pac2::pads::vals","","","","","","","","","","rp2040_pac2::pads","","","","rp2040_pac2","rp2040_pac2::pio","rp2040_pac2::pio::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::pio","rp2040_pac2::pio::vals","","","","rp2040_pac2::pio","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2","rp2040_pac2::pll","rp2040_pac2::pll::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::pll","","","","","","rp2040_pac2","rp2040_pac2::psm","rp2040_pac2::psm::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::psm","","","","","","rp2040_pac2","rp2040_pac2::pwm","rp2040_pac2::pwm::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::pwm","rp2040_pac2::pwm::vals","","","","","","rp2040_pac2::pwm","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2","rp2040_pac2::resets","rp2040_pac2::resets::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::resets","","","","","rp2040_pac2","rp2040_pac2::rosc","rp2040_pac2::rosc::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::rosc","rp2040_pac2::rosc::vals","","","","","","","","","","","","","","","","rp2040_pac2::rosc","","","","","","","","","","","rp2040_pac2","rp2040_pac2::rtc","rp2040_pac2::rtc::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::rtc","","","","","","","","","","","","","","rp2040_pac2","rp2040_pac2::sio","rp2040_pac2::sio::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::sio","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2","rp2040_pac2::spi","rp2040_pac2::spi::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::spi","","","","","","","","","","","","","","","","","","","","rp2040_pac2","rp2040_pac2::syscfg","rp2040_pac2::syscfg::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::syscfg","","","","","","","","","rp2040_pac2","rp2040_pac2::sysinfo","rp2040_pac2::sysinfo::regs","","","","","","","","","","","","","","rp2040_pac2::sysinfo","","","","","rp2040_pac2","rp2040_pac2::tbman","rp2040_pac2::tbman::regs","","","","","","rp2040_pac2::tbman","","","rp2040_pac2","rp2040_pac2::timer","rp2040_pac2::timer::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::timer","","","","","","","","","","","","","","","","","","","rp2040_pac2","rp2040_pac2::uart","rp2040_pac2::uart::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::uart","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2","rp2040_pac2::usb","rp2040_pac2::usb::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::usb","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2","rp2040_pac2::vreg_and_chip_reset","rp2040_pac2::vreg_and_chip_reset::regs","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::vreg_and_chip_reset","","","","","rp2040_pac2","rp2040_pac2::watchdog","rp2040_pac2::watchdog::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::watchdog","","","","","","","","","","","","","","rp2040_pac2","rp2040_pac2::xip_ctrl","rp2040_pac2::xip_ctrl::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::xip_ctrl","","","","","","","","","","rp2040_pac2","rp2040_pac2::xip_ssi","rp2040_pac2::xip_ssi::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::xip_ssi","rp2040_pac2::xip_ssi::vals","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::xip_ssi","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2","rp2040_pac2::xosc","rp2040_pac2::xosc::regs","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::xosc","rp2040_pac2::xosc::vals","","","","","","","","","","","","","","","","rp2040_pac2::xosc","","","","","","","rp2040_pac2","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::adc::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::adc","","","","","","","rp2040_pac2::busctrl::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::busctrl","","","","","","","rp2040_pac2::clocks::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::clocks::vals","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::clocks","","","","","","","rp2040_pac2::dma::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::dma::vals","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::dma","","","","","","","","","","","","","","rp2040_pac2::generic","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::i2c::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::i2c::vals","","","","","","","rp2040_pac2::i2c","","","","","","","rp2040_pac2::io::regs","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::io::vals","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::io","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::pads::regs","","","","","","","","","","","","","","rp2040_pac2::pads::vals","","","","","","","","","","","","","","rp2040_pac2::pads","","","","","","","rp2040_pac2::pio::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::pio::vals","","","","","","","rp2040_pac2::pio","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::pll::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::pll","","","","","","","rp2040_pac2::psm::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::psm","","","","","","","rp2040_pac2::pwm::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::pwm::vals","","","","","","","rp2040_pac2::pwm","","","","","","","rp2040_pac2::resets::regs","","","","","","","","","","","","","","rp2040_pac2::resets","","","","","","","rp2040_pac2::rosc::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::rosc::vals","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::rosc","","","","","","","rp2040_pac2::rtc::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::rtc","","","","","","","rp2040_pac2::sio::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::sio","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::spi::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::spi","","","","","","","rp2040_pac2::syscfg::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::syscfg","","","","","","","rp2040_pac2::sysinfo::regs","","","","","","","","","","","","","","rp2040_pac2::sysinfo","","","","","","","rp2040_pac2::tbman::regs","","","","","","","rp2040_pac2::tbman","","","","","","","rp2040_pac2::timer::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::timer","","","","","","","rp2040_pac2::uart::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::uart","","","","","","","rp2040_pac2::usb::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::usb","","","","","","","rp2040_pac2::vreg_and_chip_reset::regs","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::vreg_and_chip_reset","","","","","","","rp2040_pac2::watchdog::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::watchdog","","","","","","","rp2040_pac2::xip_ctrl::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::xip_ctrl","","","","","","","rp2040_pac2::xip_ssi::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::xip_ssi::vals","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::xip_ssi","","","","","","","rp2040_pac2::xosc::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::xosc::vals","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::xosc","","","","","","","rp2040_pac2","","","","","","","","","","rp2040_pac2::adc","rp2040_pac2::adc::regs","","","","","","rp2040_pac2::busctrl","rp2040_pac2::busctrl::regs","","","","rp2040_pac2::clocks","rp2040_pac2::clocks::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::clocks::vals","","","","","","","","","","","","","rp2040_pac2::dma","","rp2040_pac2::dma::regs","","","","","","","","","","","","","","","rp2040_pac2::dma::vals","","","rp2040_pac2::generic","","","","rp2040_pac2::i2c","rp2040_pac2::i2c::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::i2c::vals","rp2040_pac2::io","","","rp2040_pac2::io::regs","","","rp2040_pac2::io::vals","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::pads","rp2040_pac2::pads::regs","","rp2040_pac2::pads::vals","","rp2040_pac2::pio","","","rp2040_pac2::pio::regs","","","","","","","","","","","","","","","rp2040_pac2::pio::vals","rp2040_pac2::pll","rp2040_pac2::pll::regs","","","","rp2040_pac2::psm","rp2040_pac2::psm::regs","","","","rp2040_pac2::pwm","rp2040_pac2::pwm::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::pwm::vals","rp2040_pac2::resets","rp2040_pac2::resets::regs","","rp2040_pac2::rosc","rp2040_pac2::rosc::regs","","","","","","","","rp2040_pac2::rosc::vals","","","","rp2040_pac2::rtc","rp2040_pac2::rtc::regs","","","","","","","","","rp2040_pac2::sio","","","","","rp2040_pac2::sio::regs","","","","","","","","","","rp2040_pac2::spi","rp2040_pac2::spi::regs","","","","","","","","","","","","","","","","","","rp2040_pac2::syscfg","rp2040_pac2::syscfg::regs","","","","","rp2040_pac2::sysinfo","rp2040_pac2::sysinfo::regs","","rp2040_pac2::tbman","rp2040_pac2::tbman::regs","rp2040_pac2::timer","rp2040_pac2::timer::regs","","","","","","","rp2040_pac2::uart","rp2040_pac2::uart::regs","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::usb","rp2040_pac2::usb::regs","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::vreg_and_chip_reset","rp2040_pac2::vreg_and_chip_reset::regs","","","rp2040_pac2::watchdog","rp2040_pac2::watchdog::regs","","","","rp2040_pac2::xip_ctrl","rp2040_pac2::xip_ctrl::regs","","","","","rp2040_pac2::xip_ssi","rp2040_pac2::xip_ssi::regs","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::xip_ssi::vals","","","","rp2040_pac2::xosc","rp2040_pac2::xosc::regs","","","","rp2040_pac2::xosc::vals","","","rp2040_pac2::adc::regs","","","","","","rp2040_pac2::busctrl::regs","","","","rp2040_pac2::clocks::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::dma::regs","","","","","","","","","","","","","","","rp2040_pac2::i2c::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::io::regs","","","rp2040_pac2::pads::regs","","rp2040_pac2::pio::regs","","","","","","","","","","","","","","","rp2040_pac2::pll::regs","","","","rp2040_pac2::psm::regs","","","","rp2040_pac2::pwm::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::resets::regs","","rp2040_pac2::rosc::regs","","","","","","","","rp2040_pac2::rtc::regs","","","","","","","","","rp2040_pac2::sio::regs","","","","","","","","","","rp2040_pac2::spi::regs","","","","","","","","","","","","","","","","","","rp2040_pac2::syscfg::regs","","","","","rp2040_pac2::sysinfo::regs","","rp2040_pac2::tbman::regs","rp2040_pac2::timer::regs","","","","","","","rp2040_pac2::uart::regs","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::usb::regs","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::vreg_and_chip_reset::regs","","","rp2040_pac2::watchdog::regs","","","","rp2040_pac2::xip_ctrl::regs","","","","","rp2040_pac2::xip_ssi::regs","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::xosc::regs","","","","rp2040_pac2"],"d":["","","Clock divider. If non-zero, CS_START_MANY will start …","","Integer part of clock divisor.","Integer part of clock divisor.","Fractional part of clock divisor. First-order delta-sigma.","Fractional part of clock divisor. First-order delta-sigma.","Result of most recent ADC conversion","","","","ADC Control and Status","","Round-robin sampling. 1 bit per channel. Set all bits to …","Round-robin sampling. 1 bit per channel. Set all bits to …","Select analog mux input. Updated automatically in …","Select analog mux input. Updated automatically in …","Some past ADC conversion encountered an error. Write 1 to …","Some past ADC conversion encountered an error. Write 1 to …","The most recent ADC conversion encountered an error; …","The most recent ADC conversion encountered an error; …","1 if the ADC is ready to start a new conversion. Implies …","1 if the ADC is ready to start a new conversion. Implies …","Continuously perform conversions whilst this bit is 1. A …","Continuously perform conversions whilst this bit is 1. A …","Start a single conversion. Self-clearing. Ignored if …","Start a single conversion. Self-clearing. Ignored if …","Power on temperature sensor. 1 - enabled. 0 - disabled.","Power on temperature sensor. 1 - enabled. 0 - disabled.","Power on ADC and enable its clock. 1 - enabled. 0 - …","Power on ADC and enable its clock. 1 - enabled. 0 - …","Interrupt status after masking & forcing","","Triggered when the sample FIFO reaches a certain level. …","Triggered when the sample FIFO reaches a certain level. …","FIFO control and status","","DREQ/IRQ asserted when level >= threshold","DREQ/IRQ asserted when level >= threshold","The number of conversion results currently waiting in the …","The number of conversion results currently waiting in the …","1 if the FIFO has been overflowed. Write 1 to clear.","1 if the FIFO has been overflowed. Write 1 to clear.","1 if the FIFO has been underflowed. Write 1 to clear.","1 if the FIFO has been underflowed. Write 1 to clear.","","","","","If 1: assert DMA requests when FIFO contains data","If 1: assert DMA requests when FIFO contains data","If 1: conversion error bit appears in the FIFO alongside …","If 1: conversion error bit appears in the FIFO alongside …","If 1: FIFO results are right-shifted to be one byte in …","If 1: FIFO results are right-shifted to be one byte in …","If 1: write result to the FIFO after each conversion.","If 1: write result to the FIFO after each conversion.","Conversion result FIFO","","1 if this particular sample experienced a conversion …","1 if this particular sample experienced a conversion …","","","Control and data interface to SAR ADC","","ADC Control and Status","Result of most recent ADC conversion","FIFO control and status","Conversion result FIFO","Clock divider. If non-zero, CS_START_MANY will start …","Raw Interrupts","Interrupt Enable","Interrupt Force","Interrupt status after masking & forcing","","","Set the priority of each master for bus arbitration.","","0 - low priority, 1 - high priority","0 - low priority, 1 - high priority","0 - low priority, 1 - high priority","0 - low priority, 1 - high priority","0 - low priority, 1 - high priority","0 - low priority, 1 - high priority","0 - low priority, 1 - high priority","0 - low priority, 1 - high priority","Bus priority acknowledge","","Goes to 1 once all arbiters have registered the new …","Goes to 1 once all arbiters have registered the new …","Bus fabric performance event select for PERFCTR3","","Select a performance event for PERFCTR3","Select a performance event for PERFCTR3","Bus fabric performance counter 3","","Busfabric saturating performance counter 3 Count some …","Busfabric saturating performance counter 3 Count some …","Register block for busfabric control signals and …","","Set the priority of each master for bus arbitration.","Bus priority acknowledge","Bus fabric performance counter 0","Bus fabric performance event select for PERFCTR0","","","indicates the state of the clock enable","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Clock has been resuscitated, correct the error then send …","Clock has been resuscitated, correct the error then send …","Clock divisor, can be changed on-the-fly","","Integer component of the divisor, 0 -> divide by 2^16","Integer component of the divisor, 0 -> divide by 2^16","Clock divisor, can be changed on-the-fly","","Integer component of the divisor, 0 -> divide by 2^16","Integer component of the divisor, 0 -> divide by 2^16","Clock control, can be changed on-the-fly (except for …","","An edge on this signal shifts the phase of the output by …","An edge on this signal shifts the phase of the output by …","This delays the enable signal by up to 3 cycles of the …","This delays the enable signal by up to 3 cycles of the …","Enables duty cycle correction for odd divisors","Enables duty cycle correction for odd divisors","Starts and stops the clock generator cleanly","Starts and stops the clock generator cleanly","Asynchronously kills the clock generator","Asynchronously kills the clock generator","Selects the auxiliary clock source, will glitch when …","Selects the auxiliary clock source, will glitch when …","Frequency counter status","","Test clock stopped during test","Test clock stopped during test","Test clock faster than expected, only valid when …","Test clock faster than expected, only valid when …","Test clock slower than expected, only valid when …","Test clock slower than expected, only valid when …","Test failed","Test failed","Waiting for test clock to start","Waiting for test clock to start","Test running","Test running","Test complete","Test complete","Test passed","Test passed","Clock control, can be changed on-the-fly (except for …","","An edge on this signal shifts the phase of the output by …","An edge on this signal shifts the phase of the output by …","This delays the enable signal by up to 3 cycles of the …","This delays the enable signal by up to 3 cycles of the …","Starts and stops the clock generator cleanly","Starts and stops the clock generator cleanly","Asynchronously kills the clock generator","Asynchronously kills the clock generator","Selects the auxiliary clock source, will glitch when …","Selects the auxiliary clock source, will glitch when …","indicates the state of the clock enable","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Reference clock frequency in kHz","","","","Raw Interrupts","","","","Clock control, can be changed on-the-fly (except for …","","An edge on this signal shifts the phase of the output by …","An edge on this signal shifts the phase of the output by …","This delays the enable signal by up to 3 cycles of the …","This delays the enable signal by up to 3 cycles of the …","Starts and stops the clock generator cleanly","Starts and stops the clock generator cleanly","Asynchronously kills the clock generator","Asynchronously kills the clock generator","Selects the auxiliary clock source, will glitch when …","Selects the auxiliary clock source, will glitch when …","Result of frequency measurement, only valid when …","","","","","","Clock divisor, can be changed on-the-fly","","Integer component of the divisor, 0 -> divide by 2^16","Integer component of the divisor, 0 -> divide by 2^16","Fractional component of the divisor","Fractional component of the divisor","Clock control, can be changed on-the-fly (except for …","","Starts and stops the clock generator cleanly","Starts and stops the clock generator cleanly","Asynchronously kills the clock generator","Asynchronously kills the clock generator","Selects the auxiliary clock source, will glitch when …","Selects the auxiliary clock source, will glitch when …","Clock divisor, can be changed on-the-fly","","Integer component of the divisor, 0 -> divide by 2^16","Integer component of the divisor, 0 -> divide by 2^16","Fractional component of the divisor","Fractional component of the divisor","Clock control, can be changed on-the-fly (except for …","","An edge on this signal shifts the phase of the output by …","An edge on this signal shifts the phase of the output by …","This delays the enable signal by up to 3 cycles of the …","This delays the enable signal by up to 3 cycles of the …","Enables duty cycle correction for odd divisors","Enables duty cycle correction for odd divisors","Starts and stops the clock generator cleanly","Starts and stops the clock generator cleanly","Asynchronously kills the clock generator","Asynchronously kills the clock generator","Selects the auxiliary clock source, will glitch when …","Selects the auxiliary clock source, will glitch when …","enable clock in sleep mode","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Delays the start of frequency counting to allow the mux …","","","","Clock control, can be changed on-the-fly (except for …","","Selects the auxiliary clock source, will glitch when …","Selects the auxiliary clock source, will glitch when …","Selects the clock source glitchlessly, can be changed …","Selects the clock source glitchlessly, can be changed …","","","For clearing the resus after the fault that triggered it …","For clearing the resus after the fault that triggered it …","Force a resus, for test purposes only","Force a resus, for test purposes only","Enable resus","Enable resus","This is expressed as a number of clk_ref cycles and must …","This is expressed as a number of clk_ref cycles and must …","Clock divisor, can be changed on-the-fly","","Integer component of the divisor, 0 -> divide by 2^16","Integer component of the divisor, 0 -> divide by 2^16","Fractional component of the divisor","Fractional component of the divisor","Clock sent to frequency counter, set to 0 when not …","","","","Clock divisor, can be changed on-the-fly","","Integer component of the divisor, 0 -> divide by 2^16","Integer component of the divisor, 0 -> divide by 2^16","Fractional component of the divisor","Fractional component of the divisor","Clock control, can be changed on-the-fly (except for …","","An edge on this signal shifts the phase of the output by …","An edge on this signal shifts the phase of the output by …","This delays the enable signal by up to 3 cycles of the …","This delays the enable signal by up to 3 cycles of the …","Enables duty cycle correction for odd divisors","Enables duty cycle correction for odd divisors","Starts and stops the clock generator cleanly","Starts and stops the clock generator cleanly","Asynchronously kills the clock generator","Asynchronously kills the clock generator","Selects the auxiliary clock source, will glitch when …","Selects the auxiliary clock source, will glitch when …","enable clock in wake mode","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","enable clock in wake mode","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Clock control, can be changed on-the-fly (except for …","","An edge on this signal shifts the phase of the output by …","An edge on this signal shifts the phase of the output by …","This delays the enable signal by up to 3 cycles of the …","This delays the enable signal by up to 3 cycles of the …","Starts and stops the clock generator cleanly","Starts and stops the clock generator cleanly","Asynchronously kills the clock generator","Asynchronously kills the clock generator","Selects the auxiliary clock source, will glitch when …","Selects the auxiliary clock source, will glitch when …","Clock control, can be changed on-the-fly (except for …","","An edge on this signal shifts the phase of the output by …","An edge on this signal shifts the phase of the output by …","This delays the enable signal by up to 3 cycles of the …","This delays the enable signal by up to 3 cycles of the …","Enables duty cycle correction for odd divisors","Enables duty cycle correction for odd divisors","Starts and stops the clock generator cleanly","Starts and stops the clock generator cleanly","Asynchronously kills the clock generator","Asynchronously kills the clock generator","Selects the auxiliary clock source, will glitch when …","Selects the auxiliary clock source, will glitch when …","Clock divisor, can be changed on-the-fly","","Integer component of the divisor, 0 -> divide by 2^16","Integer component of the divisor, 0 -> divide by 2^16","The test interval is 0.98us * 2<strong>interval, but let’s call …","","","","Minimum pass frequency in kHz. This is optional. Set to 0 …","","","","Clock control, can be changed on-the-fly (except for …","","Selects the auxiliary clock source, will glitch when …","Selects the auxiliary clock source, will glitch when …","Selects the clock source glitchlessly, can be changed …","Selects the clock source glitchlessly, can be changed …","Maximum pass frequency in kHz. This is optional. Set to …","","","","enable clock in sleep mode","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Clock divisor, can be changed on-the-fly","","Integer component of the divisor, 0 -> divide by 2^16","Integer component of the divisor, 0 -> divide by 2^16","Fractional component of the divisor","Fractional component of the divisor","Clock divisor, can be changed on-the-fly","","Integer component of the divisor, 0 -> divide by 2^16","Integer component of the divisor, 0 -> divide by 2^16","Fractional component of the divisor","Fractional component of the divisor","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Clock control, can be changed on-the-fly (except for …","Clock divisor, can be changed on-the-fly","Indicates which src is currently selected (one-hot)","Clock control, can be changed on-the-fly (except for …","Clock divisor, can be changed on-the-fly","Indicates which src is currently selected (one-hot)","Clock control, can be changed on-the-fly (except for …","Clock divisor, can be changed on-the-fly","Indicates which src is currently selected (one-hot)","Clock control, can be changed on-the-fly (except for …","Clock divisor, can be changed on-the-fly","Indicates which src is currently selected (one-hot)","Clock control, can be changed on-the-fly (except for …","Clock divisor, can be changed on-the-fly","Indicates which src is currently selected (one-hot)","Clock control, can be changed on-the-fly (except for …","Clock divisor, can be changed on-the-fly","Indicates which src is currently selected (one-hot)","Clock control, can be changed on-the-fly (except for …","Indicates which src is currently selected (one-hot)","Clock control, can be changed on-the-fly (except for …","Clock divisor, can be changed on-the-fly","Indicates which src is currently selected (one-hot)","Clock control, can be changed on-the-fly (except for …","Clock divisor, can be changed on-the-fly","Indicates which src is currently selected (one-hot)","Clock control, can be changed on-the-fly (except for …","Clock divisor, can be changed on-the-fly","Indicates which src is currently selected (one-hot)","","","Reference clock frequency in kHz","Minimum pass frequency in kHz. This is optional. Set to 0 …","Maximum pass frequency in kHz. This is optional. Set to …","Delays the start of frequency counting to allow the mux …","The test interval is 0.98us * 2<strong>interval, but let’s call …","Clock sent to frequency counter, set to 0 when not …","Frequency counter status","Result of frequency measurement, only valid when …","enable clock in wake mode","enable clock in wake mode","enable clock in sleep mode","enable clock in sleep mode","indicates the state of the clock enable","indicates the state of the clock enable","Raw Interrupts","Interrupt Enable","Interrupt Force","Interrupt status after masking & forcing","","","Debug RAF, WAF, TDF levels","","Current Read-Address-FIFO fill level","Current Read-Address-FIFO fill level","Current Write-Address-FIFO fill level","Current Write-Address-FIFO fill level","Current Transfer-Data-FIFO fill level","Current Transfer-Data-FIFO fill level","Interrupt Enables for IRQ 1","","Set bit n to pass interrupts from channel n to DMA IRQ 1.","Set bit n to pass interrupts from channel n to DMA IRQ 1.","Force Interrupts","","Write 1s to force the corresponding bits in INTE0. The …","Write 1s to force the corresponding bits in INTE0. The …","Interrupt Status (raw)","","Raw interrupt status for DMA Channels 0..15. Bit n …","Raw interrupt status for DMA Channels 0..15. Bit n …","Abort an in-progress transfer sequence on one or more …","","Each bit corresponds to a channel. Writing a 1 aborts …","Each bit corresponds to a channel. Writing a 1 aborts …","Sniffer Control","","If set, the result appears inverted (bitwise complement) …","If set, the result appears inverted (bitwise complement) …","If set, the result appears bit-reversed when read. This …","If set, the result appears bit-reversed when read. This …","Locally perform a byte reverse on the sniffed data, …","Locally perform a byte reverse on the sniffed data, …","","","DMA channel for Sniffer to observe","DMA channel for Sniffer to observe","Enable sniffer","Enable sniffer","Interrupt Status for IRQ 0","","Indicates active channel interrupt requests which are …","Indicates active channel interrupt requests which are …","Pacing (X/Y) Fractional Timer The pacing timer produces …","","Pacing Timer Dividend. Specifies the X value for the …","Pacing Timer Dividend. Specifies the X value for the …","Pacing Timer Divisor. Specifies the Y value for the (X/Y) …","Pacing Timer Divisor. Specifies the Y value for the (X/Y) …","Interrupt Enables for IRQ 0","","Set bit n to pass interrupts from channel n to DMA IRQ 0.","Set bit n to pass interrupts from channel n to DMA IRQ 0.","DMA Channel 5 Control and Status","","Logical OR of the READ_ERROR and WRITE_ERROR flags. The …","Logical OR of the READ_ERROR and WRITE_ERROR flags. The …","If 1, the channel received a read bus error. Write one to …","If 1, the channel received a read bus error. Write one to …","If 1, the channel received a write bus error. Write one …","If 1, the channel received a write bus error. Write one …","This flag goes high when the channel starts a new …","This flag goes high when the channel starts a new …","If 1, this channel’s data transfers are visible to the …","If 1, this channel’s data transfers are visible to the …","Apply byte-swap transformation to DMA data. For byte …","Apply byte-swap transformation to DMA data. For byte …","In QUIET mode, the channel does not generate IRQs at the …","In QUIET mode, the channel does not generate IRQs at the …","Select a Transfer Request signal. The channel uses the …","Select a Transfer Request signal. The channel uses the …","When this channel completes, it will trigger the channel …","When this channel completes, it will trigger the channel …","Select whether RING_SIZE applies to read or write …","Select whether RING_SIZE applies to read or write …","Size of address wrap region. If 0, don’t wrap. For …","Size of address wrap region. If 0, don’t wrap. For …","If 1, the write address increments with each transfer. If …","If 1, the write address increments with each transfer. If …","If 1, the read address increments with each transfer. If …","If 1, the read address increments with each transfer. If …","Set the size of each bus transfer (byte/halfword/word). …","Set the size of each bus transfer (byte/halfword/word). …","HIGH_PRIORITY gives a channel preferential treatment in …","HIGH_PRIORITY gives a channel preferential treatment in …","DMA Channel Enable. When 1, the channel will respond to …","DMA Channel Enable. When 1, the channel will respond to …","Trigger one or more channels simultaneously","","Each bit in this register corresponds to a DMA channel. …","Each bit in this register corresponds to a DMA channel. …","Interrupt Status (masked) for IRQ 1","","Indicates active channel interrupt requests which are …","Indicates active channel interrupt requests which are …","Read: get channel DREQ counter (i.e. how many accesses …","","","","Force Interrupts for IRQ 1","","Write 1s to force the corresponding bits in INTE0. The …","Write 1s to force the corresponding bits in INTE0. The …","The number of channels this DMA instance is equipped …","","","","","","","Calculate a CRC-32 (IEEE802.3 polynomial)","Calculate a CRC-32 (IEEE802.3 polynomial) with bit …","Calculate a CRC-16-CCITT","Calculate a CRC-16-CCITT with bit reversed data","XOR reduction over all data. == 1 if the total 1 …","Calculate a simple 32-bit checksum (addition with a 32 …","","","Select Timer 0 as TREQ","Select Timer 1 as TREQ","Select Timer 2 as TREQ (Optional)","Select Timer 3 as TREQ (Optional)","Permanent request, for unpaced transfers.","","","","","","DMA with separate read and write masters","","Interrupt Status (raw)","Interrupt Enables for IRQ 0","Force Interrupts","Interrupt Status for IRQ 0","Interrupt Enables for IRQ 1","Force Interrupts for IRQ 1","Interrupt Status (masked) for IRQ 1","Trigger one or more channels simultaneously","Sniffer Control","Data accumulator for sniff hardware Write an initial seed …","Debug RAF, WAF, TDF levels","Abort an in-progress transfer sequence on one or more …","The number of channels this DMA instance is equipped …","","Pacing (X/Y) Fractional Timer The pacing timer produces …","","","DMA Channel 0 Read Address pointer This register updates …","DMA Channel 0 Write Address pointer This register updates …","DMA Channel 0 Transfer Count Program the number of bus …","DMA Channel 0 Control and Status","Alias for channel 0 CTRL register","Alias for channel 0 READ_ADDR register","Alias for channel 0 WRITE_ADDR register","Alias for channel 0 TRANS_COUNT register This is a …","Alias for channel 0 CTRL register","Alias for channel 0 TRANS_COUNT register","Alias for channel 0 READ_ADDR register","Alias for channel 0 WRITE_ADDR register This is a trigger …","Alias for channel 0 CTRL register","Alias for channel 0 WRITE_ADDR register","Alias for channel 0 TRANS_COUNT register","Alias for channel 0 READ_ADDR register This is a trigger …","Read: get channel DREQ counter (i.e. how many accesses …","Read to get channel TRANS_COUNT reload value, i.e. the …","","","","","","","","","","","","","","","","","Standard Speed I2C Clock SCL Low Count Register","","This register must be set before any I2C bus transaction …","This register must be set before any I2C bus transaction …","I2C SS, FS or FM+ spike suppression limit This register …","","This register must be set before any I2C bus transaction …","This register must be set before any I2C bus transaction …","I2C Interrupt Status Register Each bit in this register …","","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","Fast Mode or Fast Mode Plus I2C Clock SCL Low Count …","","This register must be set before any I2C bus transaction …","This register must be set before any I2C bus transaction …","I2C Transmit Abort Source Register This register has 32 …","","This field indicates the number of Tx FIFO Data Commands …","This field indicates the number of Tx FIFO Data Commands …","This is a master-mode-only bit. Master has detected the …","This is a master-mode-only bit. Master has detected the …","1: When the processor side responds to a slave mode …","1: When the processor side responds to a slave mode …","This field indicates that a Slave has lost the bus while …","This field indicates that a Slave has lost the bus while …","This field specifies that the Slave has received a read …","This field specifies that the Slave has received a read …","This field specifies that the Master has lost …","This field specifies that the Master has lost …","This field indicates that the User tries to initiate a …","This field indicates that the User tries to initiate a …","This field indicates that the restart is disabled …","This field indicates that the restart is disabled …","To clear Bit 9, the source of the ABRT_SBYTE_NORSTRT must …","To clear Bit 9, the source of the ABRT_SBYTE_NORSTRT must …","This field indicates that the restart is disabled …","This field indicates that the restart is disabled …","This field indicates that the Master has sent a START …","This field indicates that the Master has sent a START …","This field indicates that the Master is in High Speed …","This field indicates that the Master is in High Speed …","This field indicates that DW_apb_i2c in the master mode …","This field indicates that DW_apb_i2c in the master mode …","This field indicates that DW_apb_i2c in master mode has …","This field indicates that DW_apb_i2c in master mode has …","This field indicates the master-mode only bit. When the …","This field indicates the master-mode only bit. When the …","This field indicates that the Master is in 10-bit address …","This field indicates that the Master is in 10-bit address …","This field indicates that the Master is in 10-bit address …","This field indicates that the Master is in 10-bit address …","This field indicates that the Master is in 7-bit …","This field indicates that the Master is in 7-bit …","I2C Raw Interrupt Status Register Unlike the IC_INTR_STAT …","","Indicates whether master is holding the bus and TX FIFO …","Indicates whether master is holding the bus and TX FIFO …","Indicates whether a RESTART condition has occurred on the …","Indicates whether a RESTART condition has occurred on the …","Set only when a General Call address is received and it …","Set only when a General Call address is received and it …","Indicates whether a START or RESTART condition has …","Indicates whether a START or RESTART condition has …","Indicates whether a STOP condition has occurred on the …","Indicates whether a STOP condition has occurred on the …","This bit captures DW_apb_i2c activity and stays set until …","This bit captures DW_apb_i2c activity and stays set until …","When the DW_apb_i2c is acting as a slave-transmitter, …","When the DW_apb_i2c is acting as a slave-transmitter, …","This bit indicates if DW_apb_i2c, as an I2C transmitter, …","This bit indicates if DW_apb_i2c, as an I2C transmitter, …","This bit is set to 1 when DW_apb_i2c is acting as a slave …","This bit is set to 1 when DW_apb_i2c is acting as a slave …","The behavior of the TX_EMPTY interrupt status differs …","The behavior of the TX_EMPTY interrupt status differs …","Set during transmit if the transmit buffer is filled to …","Set during transmit if the transmit buffer is filled to …","Set when the receive buffer reaches or goes above the …","Set when the receive buffer reaches or goes above the …","Set if the receive buffer is completely filled to …","Set if the receive buffer is completely filled to …","Set if the processor attempts to read the receive buffer …","Set if the processor attempts to read the receive buffer …","I2C Slave Address Register","","The IC_SAR holds the slave address when the I2C is …","The IC_SAR holds the slave address when the I2C is …","Clear RD_REQ Interrupt Register","","Read this register to clear the RD_REQ interrupt (bit 5) …","Read this register to clear the RD_REQ interrupt (bit 5) …","Component Parameter Register 1 Note This register is not …","","TX Buffer Depth = 16","TX Buffer Depth = 16","RX Buffer Depth = 16","RX Buffer Depth = 16","Encoded parameters not visible","Encoded parameters not visible","DMA handshaking signals are enabled","DMA handshaking signals are enabled","COMBINED Interrupt outputs","COMBINED Interrupt outputs","Programmable count values for each mode.","Programmable count values for each mode.","MAX SPEED MODE = FAST MODE","MAX SPEED MODE = FAST MODE","APB data bus width is 32 bits","APB data bus width is 32 bits","Clear Combined and Individual Interrupt Register","","Read this register to clear the combined interrupt, all …","Read this register to clear the combined interrupt, all …","I2C SDA Setup Register This register controls the amount …","","SDA Setup. It is recommended that if the required delay …","SDA Setup. It is recommended that if the required delay …","I2C Receive FIFO Threshold Register","","Receive FIFO Threshold Level. Controls the level of …","Receive FIFO Threshold Level. Controls the level of …","I2C ACK General Call Register The register controls …","","ACK General Call. When set to 1, DW_apb_i2c responds with …","ACK General Call. When set to 1, DW_apb_i2c responds with …","I2C SDA Hold Time Length Register The bits [15:0] of this …","","Sets the required SDA hold time in units of ic_clk …","Sets the required SDA hold time in units of ic_clk …","Sets the required SDA hold time in units of ic_clk …","Sets the required SDA hold time in units of ic_clk …","I2C Status Register This is a read-only register used to …","","Slave FSM Activity Status. When the Slave Finite State …","Slave FSM Activity Status. When the Slave Finite State …","Master FSM Activity Status. When the Master Finite State …","Master FSM Activity Status. When the Master Finite State …","Receive FIFO Completely Full. When the receive FIFO is …","Receive FIFO Completely Full. When the receive FIFO is …","Receive FIFO Not Empty. This bit is set when the receive …","Receive FIFO Not Empty. This bit is set when the receive …","Transmit FIFO Completely Empty. When the transmit FIFO is …","Transmit FIFO Completely Empty. When the transmit FIFO is …","Transmit FIFO Not Full. Set when the transmit FIFO …","Transmit FIFO Not Full. Set when the transmit FIFO …","I2C Activity Status. Reset value: 0x0","I2C Activity Status. Reset value: 0x0","I2C Enable Register","","In Master mode: - 1’b1: Blocks the transmission of data …","In Master mode: - 1’b1: Blocks the transmission of data …","When set, the controller initiates the transfer abort. - …","When set, the controller initiates the transfer abort. - …","Controls whether the DW_apb_i2c is enabled. - 0: Disables …","Controls whether the DW_apb_i2c is enabled. - 0: Disables …","Clear RX_OVER Interrupt Register","","Read this register to clear the RX_OVER interrupt (bit 1) …","Read this register to clear the RX_OVER interrupt (bit 1) …","I2C Receive FIFO Level Register This register contains …","","Receive FIFO Level. Contains the number of valid data …","Receive FIFO Level. Contains the number of valid data …","I2C Interrupt Mask Register. These bits mask their …","","This M_MASTER_ON_HOLD_read_only bit masks the …","This M_MASTER_ON_HOLD_read_only bit masks the …","This bit masks the R_RESTART_DET interrupt in …","This bit masks the R_RESTART_DET interrupt in …","This bit masks the R_GEN_CALL interrupt in IC_INTR_STAT …","This bit masks the R_GEN_CALL interrupt in IC_INTR_STAT …","This bit masks the R_START_DET interrupt in IC_INTR_STAT …","This bit masks the R_START_DET interrupt in IC_INTR_STAT …","This bit masks the R_STOP_DET interrupt in IC_INTR_STAT …","This bit masks the R_STOP_DET interrupt in IC_INTR_STAT …","This bit masks the R_ACTIVITY interrupt in IC_INTR_STAT …","This bit masks the R_ACTIVITY interrupt in IC_INTR_STAT …","This bit masks the R_RX_DONE interrupt in IC_INTR_STAT …","This bit masks the R_RX_DONE interrupt in IC_INTR_STAT …","This bit masks the R_TX_ABRT interrupt in IC_INTR_STAT …","This bit masks the R_TX_ABRT interrupt in IC_INTR_STAT …","This bit masks the R_RD_REQ interrupt in IC_INTR_STAT …","This bit masks the R_RD_REQ interrupt in IC_INTR_STAT …","This bit masks the R_TX_EMPTY interrupt in IC_INTR_STAT …","This bit masks the R_TX_EMPTY interrupt in IC_INTR_STAT …","This bit masks the R_TX_OVER interrupt in IC_INTR_STAT …","This bit masks the R_TX_OVER interrupt in IC_INTR_STAT …","This bit masks the R_RX_FULL interrupt in IC_INTR_STAT …","This bit masks the R_RX_FULL interrupt in IC_INTR_STAT …","This bit masks the R_RX_OVER interrupt in IC_INTR_STAT …","This bit masks the R_RX_OVER interrupt in IC_INTR_STAT …","This bit masks the R_RX_UNDER interrupt in IC_INTR_STAT …","This bit masks the R_RX_UNDER interrupt in IC_INTR_STAT …","I2C Target Address Register This register is 12 bits …","","This bit indicates whether software performs a Device-ID …","This bit indicates whether software performs a Device-ID …","If bit 11 (SPECIAL) is set to 1 and bit 13(Device-ID) is …","If bit 11 (SPECIAL) is set to 1 and bit 13(Device-ID) is …","This is the target address for any master transaction. …","This is the target address for any master transaction. …","Generate Slave Data NACK Register The register is used to …","","Generate NACK. This NACK generation only occurs when …","Generate NACK. This NACK generation only occurs when …","Clear TX_OVER Interrupt Register","","Read this register to clear the TX_OVER interrupt (bit 3) …","Read this register to clear the TX_OVER interrupt (bit 3) …","I2C Receive Data Level Register","","Receive Data Level. This bit field controls the level at …","Receive Data Level. This bit field controls the level at …","DMA Control Register The register is used to enable the …","","Transmit DMA Enable. This bit enables/disables the …","Transmit DMA Enable. This bit enables/disables the …","Receive DMA Enable. This bit enables/disables the receive …","Receive DMA Enable. This bit enables/disables the receive …","Clear START_DET Interrupt Register","","Read this register to clear the START_DET interrupt (bit …","Read this register to clear the START_DET interrupt (bit …","Clear ACTIVITY Interrupt Register","","Reading this register clears the ACTIVITY interrupt if …","Reading this register clears the ACTIVITY interrupt if …","I2C Enable Status Register The register is used to report …","","Slave Received Data Lost. This bit indicates if a …","Slave Received Data Lost. This bit indicates if a …","Slave Disabled While Busy (Transmit, Receive). This bit …","Slave Disabled While Busy (Transmit, Receive). This bit …","ic_en Status. This bit always reflects the value driven …","ic_en Status. This bit always reflects the value driven …","Clear GEN_CALL Interrupt Register","","Read this register to clear the GEN_CALL interrupt (bit …","Read this register to clear the GEN_CALL interrupt (bit …","I2C Transmit FIFO Level Register This register contains …","","Transmit FIFO Level. Contains the number of valid data …","Transmit FIFO Level. Contains the number of valid data …","DMA Transmit Data Level Register","","Transmit Data Level. This bit field controls the level at …","Transmit Data Level. This bit field controls the level at …","I2C Rx/Tx Data Buffer and Command Register; this is the …","","Indicates the first data byte received after the address …","Indicates the first data byte received after the address …","This bit controls whether a RESTART is issued before the …","This bit controls whether a RESTART is issued before the …","This bit controls whether a STOP is issued after the byte …","This bit controls whether a STOP is issued after the byte …","This bit controls whether a read or a write is performed. …","This bit controls whether a read or a write is performed. …","This register contains the data to be transmitted or …","This register contains the data to be transmitted or …","Clear RESTART_DET Interrupt Register","","Read this register to clear the RESTART_DET interrupt …","Read this register to clear the RESTART_DET interrupt …","Clear RX_DONE Interrupt Register","","Read this register to clear the RX_DONE interrupt (bit 7) …","Read this register to clear the RX_DONE interrupt (bit 7) …","Clear STOP_DET Interrupt Register","","Read this register to clear the STOP_DET interrupt (bit …","Read this register to clear the STOP_DET interrupt (bit …","Standard Speed I2C Clock SCL High Count Register","","This register must be set before any I2C bus transaction …","This register must be set before any I2C bus transaction …","Clear RX_UNDER Interrupt Register","","Read this register to clear the RX_UNDER interrupt (bit …","Read this register to clear the RX_UNDER interrupt (bit …","I2C Transmit FIFO Threshold Register","","Transmit FIFO Threshold Level. Controls the level of …","Transmit FIFO Threshold Level. Controls the level of …","Fast Mode or Fast Mode Plus I2C Clock SCL High Count …","","This register must be set before any I2C bus transaction …","This register must be set before any I2C bus transaction …","Clear TX_ABRT Interrupt Register","","Read this register to clear the TX_ABRT interrupt (bit 6) …","Read this register to clear the TX_ABRT interrupt (bit 6) …","I2C Control Register. This register can be written only …","","Master issues the STOP_DET interrupt irrespective of …","Master issues the STOP_DET interrupt irrespective of …","This bit controls whether DW_apb_i2c should hold the bus …","This bit controls whether DW_apb_i2c should hold the bus …","This bit controls the generation of the TX_EMPTY …","This bit controls the generation of the TX_EMPTY …","In slave mode: - 1’b1: issues the STOP_DET interrupt …","In slave mode: - 1’b1: issues the STOP_DET interrupt …","This bit controls whether I2C has its slave disabled, …","This bit controls whether I2C has its slave disabled, …","Determines whether RESTART conditions may be sent when …","Determines whether RESTART conditions may be sent when …","Controls whether the DW_apb_i2c starts its transfers in …","Controls whether the DW_apb_i2c starts its transfers in …","When acting as a slave, this bit controls whether the …","When acting as a slave, this bit controls whether the …","These bits control at which speed the DW_apb_i2c …","These bits control at which speed the DW_apb_i2c …","This bit controls whether the DW_apb_i2c master is …","This bit controls whether the DW_apb_i2c master is …","","","","Standard Speed mode of operation","Fast or Fast Plus mode of operation","High Speed mode of operation","DW_apb_i2c address block","","I2C Control Register. This register can be written only …","I2C Target Address Register This register is 12 bits …","I2C Slave Address Register","I2C Rx/Tx Data Buffer and Command Register; this is the …","Standard Speed I2C Clock SCL High Count Register","Standard Speed I2C Clock SCL Low Count Register","Fast Mode or Fast Mode Plus I2C Clock SCL High Count …","Fast Mode or Fast Mode Plus I2C Clock SCL Low Count …","I2C Interrupt Status Register Each bit in this register …","I2C Interrupt Mask Register. These bits mask their …","I2C Raw Interrupt Status Register Unlike the IC_INTR_STAT …","I2C Receive FIFO Threshold Register","I2C Transmit FIFO Threshold Register","Clear Combined and Individual Interrupt Register","Clear RX_UNDER Interrupt Register","Clear RX_OVER Interrupt Register","Clear TX_OVER Interrupt Register","Clear RD_REQ Interrupt Register","Clear TX_ABRT Interrupt Register","Clear RX_DONE Interrupt Register","Clear ACTIVITY Interrupt Register","Clear STOP_DET Interrupt Register","Clear START_DET Interrupt Register","Clear GEN_CALL Interrupt Register","I2C Enable Register","I2C Status Register This is a read-only register used to …","I2C Transmit FIFO Level Register This register contains …","I2C Receive FIFO Level Register This register contains …","I2C SDA Hold Time Length Register The bits [15:0] of this …","I2C Transmit Abort Source Register This register has 32 …","Generate Slave Data NACK Register The register is used to …","DMA Control Register The register is used to enable the …","DMA Transmit Data Level Register","I2C Receive Data Level Register","I2C SDA Setup Register This register controls the amount …","I2C ACK General Call Register The register controls …","I2C Enable Status Register The register is used to report …","I2C SS, FS or FM+ spike suppression limit This register …","Clear RESTART_DET Interrupt Register","Component Parameter Register 1 Note This register is not …","I2C Component Version Register","I2C Component Type Register","","","GPIO status","","interrupt to processors, after override is applied","interrupt to processors, after override is applied","interrupt from pad before override is applied","interrupt from pad before override is applied","input signal to peripheral, after override is applied","input signal to peripheral, after override is applied","input signal from pad, before override is applied","input signal from pad, before override is applied","output enable to pad after register override is applied","output enable to pad after register override is applied","output enable from selected peripheral, before register …","output enable from selected peripheral, before register …","output signal to pad after register override is applied","output signal to pad after register override is applied","output signal from selected peripheral, before register …","output signal from selected peripheral, before register …","Interrupt Force for dormant_wake","","","","","","","","","","GPIO control including function select and overrides.","","","","","","","","","","0-31 -> selects pin function according to the gpio table …","0-31 -> selects pin function according to the gpio table …","","","","","","","","","","","","","","","","","","","","","","","","","","","","don’t invert the peri input","invert the peri input","drive peri input low","drive peri input high","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","drive output enable from peripheral signal selected by …","drive output enable from inverse of peripheral signal …","disable output","enable output","","","don’t invert the interrupt","invert the interrupt","drive interrupt low","drive interrupt high","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","drive output from peripheral signal selected by funcsel","drive output from inverse of peripheral signal selected …","drive output low","drive output high","","","","","","","","","","","","","","","Interrupt Enable for proc0","Interrupt Force for proc0","Interrupt status after masking & forcing for proc0","","","","Raw Interrupts","","","","","GPIO status","GPIO control including function select and overrides.","","","Pad control register","","Output disable. Has priority over output enable from …","Output disable. Has priority over output enable from …","Input enable","Input enable","Drive strength.","Drive strength.","Pull up enable","Pull up enable","Pull down enable","Pull down enable","Enable schmitt trigger","Enable schmitt trigger","Slew rate control. 1 = Fast, 0 = Slow","Slew rate control. 1 = Fast, 0 = Slow","Voltage select. Per bank control","","","","","","","Set voltage to 3.3V (DVDD >= 2V5)","Set voltage to 1.8V (DVDD <= 1V8)","","","","","","","","","Voltage select. Per bank control","Pad control register","","","Control behaviour of the input/output shift registers for …","","When 1, RX FIFO steals the TX FIFO’s storage, and …","When 1, RX FIFO steals the TX FIFO’s storage, and …","When 1, TX FIFO steals the RX FIFO’s storage, and …","When 1, TX FIFO steals the RX FIFO’s storage, and …","Number of bits shifted out of TXSR before autopull or …","Number of bits shifted out of TXSR before autopull or …","Number of bits shifted into RXSR before autopush or …","Number of bits shifted into RXSR before autopush or …","1 = shift out of output shift register to right. 0 = to …","1 = shift out of output shift register to right. 0 = to …","1 = shift input shift register to right (data enters from …","1 = shift input shift register to right (data enters from …","Pull automatically when the output shift register is …","Pull automatically when the output shift register is …","Push automatically when the input shift register is filled","Push automatically when the input shift register is filled","PIO control register","","Force clock dividers to restart their count and clear …","Force clock dividers to restart their count and clear …","Clear internal SM state which is otherwise difficult to …","Clear internal SM state which is otherwise difficult to …","Enable state machine","Enable state machine","FIFO debug register","","State machine has stalled on empty TX FIFO. Write 1 to …","State machine has stalled on empty TX FIFO. Write 1 to …","TX FIFO overflow has occurred. Write 1 to clear.","TX FIFO overflow has occurred. Write 1 to clear.","RX FIFO underflow has occurred. Write 1 to clear.","RX FIFO underflow has occurred. Write 1 to clear.","State machine has stalled on full RX FIFO. Write 1 to …","State machine has stalled on full RX FIFO. Write 1 to …","State machine pin control","","The number of delay bits co-opted for side-set. Inclusive …","The number of delay bits co-opted for side-set. Inclusive …","The number of pins asserted by a SET. Max of 5","The number of pins asserted by a SET. Max of 5","The number of pins asserted by an OUT. Value of 0 -> 32 …","The number of pins asserted by an OUT. Value of 0 -> 32 …","The virtual pin corresponding to IN bit 0","The virtual pin corresponding to IN bit 0","The virtual pin corresponding to delay field bit 0","The virtual pin corresponding to delay field bit 0","The virtual pin corresponding to SET bit 0","The virtual pin corresponding to SET bit 0","The virtual pin corresponding to OUT bit 0","The virtual pin corresponding to OUT bit 0","Instruction currently being executed by state machine 1 …","","","","Interrupt status after masking & forcing for irq1","","","","","","","","","","","","","","","","","","","","","","","","","","Writing a 1 to each of these bits will forcibly assert …","","","","Interrupt request register. Write 1 to clear","","","","Execution/behavioural settings for state machine 3","","An instruction written to SMx_INSTR is stalled, and …","An instruction written to SMx_INSTR is stalled, and …","If 1, the delay MSB is used as side-set enable, rather …","If 1, the delay MSB is used as side-set enable, rather …","Side-set data is asserted to pin OEs instead of pin values","Side-set data is asserted to pin OEs instead of pin values","The GPIO number to use as condition for JMP PIN. …","The GPIO number to use as condition for JMP PIN. …","Which data bit to use for inline OUT enable","Which data bit to use for inline OUT enable","If 1, use a bit of OUT data as an auxiliary write enable …","If 1, use a bit of OUT data as an auxiliary write enable …","Continuously assert the most recent OUT/SET to the pins","Continuously assert the most recent OUT/SET to the pins","After reaching this address, execution is wrapped to …","After reaching this address, execution is wrapped to …","After reaching wrap_top, execution is wrapped to this …","After reaching wrap_top, execution is wrapped to this …","Comparison used for the MOV x, STATUS instruction.","Comparison used for the MOV x, STATUS instruction.","Comparison level for the MOV x, STATUS instruction","Comparison level for the MOV x, STATUS instruction","FIFO status register","","State machine TX FIFO is empty","State machine TX FIFO is empty","State machine TX FIFO is full","State machine TX FIFO is full","State machine RX FIFO is empty","State machine RX FIFO is empty","State machine RX FIFO is full","State machine RX FIFO is full","Write-only access to instruction memory location 17","","","","Current instruction address of state machine 2","","","","FIFO levels","","","","","","","","","","","","","","","","","","The PIO hardware has some free parameters that may vary …","","The size of the instruction memory, measured in units of …","The size of the instruction memory, measured in units of …","The number of state machines this PIO instance is …","The number of state machines this PIO instance is …","The depth of the state machine TX/RX FIFOs, measured in …","The depth of the state machine TX/RX FIFOs, measured in …","Clock divider register for state machine 3 Frequency = …","","Effective frequency is sysclk/int. Value of 0 is …","Effective frequency is sysclk/int. Value of 0 is …","Fractional part of clock divider","Fractional part of clock divider","","","","All-ones if TX FIFO level < N, otherwise all-zeroes","All-ones if RX FIFO level < N, otherwise all-zeroes","Programmable IO block","","PIO control register","FIFO status register","FIFO debug register","FIFO levels","Interrupt request register. Write 1 to clear","Writing a 1 to each of these bits will forcibly assert …","There is a 2-flipflop synchronizer on each GPIO input, …","Read to sample the pad output values PIO is currently …","Read to sample the pad output enables (direction) PIO is …","The PIO hardware has some free parameters that may vary …","Raw Interrupts","Direct read access to the RX FIFO for this state machine. …","Write-only access to instruction memory location 0","Direct write access to the TX FIFO for this state …","","","","","Clock divider register for state machine 0 Frequency = …","Execution/behavioural settings for state machine 0","Control behaviour of the input/output shift registers for …","Current instruction address of state machine 0","Instruction currently being executed by state machine 0 …","State machine pin control","","","Interrupt Enable for irq1","Interrupt Force for irq1","Interrupt status after masking & forcing for irq1","","","Controls the PLL power modes.","","PLL VCO powerdown To save power set high when PLL output …","PLL VCO powerdown To save power set high when PLL output …","PLL post divider powerdown To save power set high when …","PLL post divider powerdown To save power set high when …","PLL DSM powerdown Nothing is achieved by setting this low.","PLL DSM powerdown Nothing is achieved by setting this low.","PLL powerdown To save power set high when PLL output not …","PLL powerdown To save power set high when PLL output not …","Control and Status GENERAL CONSTRAINTS: Reference clock …","","PLL is locked","PLL is locked","Passes the reference clock to the output instead of the …","Passes the reference clock to the output instead of the …","Divides the PLL input reference clock. Behaviour is …","Divides the PLL input reference clock. Behaviour is …","Controls the PLL post dividers for the primary output …","","divide by 1-7","divide by 1-7","divide by 1-7","divide by 1-7","Feedback divisor (note: this PLL does not support …","","see ctrl reg description for constraints","see ctrl reg description for constraints","","","Control and Status GENERAL CONSTRAINTS: Reference clock …","Controls the PLL power modes.","Feedback divisor (note: this PLL does not support …","Controls the PLL post dividers for the primary output …","","","Force block out of reset (i.e. power it on)","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Indicates the peripheral’s registers are ready to …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Set to 1 if this peripheral should be reset when the …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Force into reset (i.e. power it off)","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Force block out of reset (i.e. power it on)","Force into reset (i.e. power it off)","Set to 1 if this peripheral should be reset when the …","Indicates the peripheral’s registers are ready to …","","","Counter compare values","","","","","","INT and FRAC form a fixed-point fractional number. …","","","","","","INT and FRAC form a fixed-point fractional number. …","","","","","","Interrupt Enable","","","","","","","","","","","","","","","","","","Control and status register","","Advance the phase of the counter by 1 count, while it is …","Advance the phase of the counter by 1 count, while it is …","Retard the phase of the counter by 1 count, while it is …","Retard the phase of the counter by 1 count, while it is …","","","Invert output B","Invert output B","Invert output A","Invert output A","1: Enable phase-correct modulation. 0: Trailing-edge","1: Enable phase-correct modulation. 0: Trailing-edge","Enable the PWM channel.","Enable the PWM channel.","INT and FRAC form a fixed-point fractional number. …","","","","","","Control and status register","","Advance the phase of the counter by 1 count, while it is …","Advance the phase of the counter by 1 count, while it is …","Retard the phase of the counter by 1 count, while it is …","Retard the phase of the counter by 1 count, while it is …","","","Invert output B","Invert output B","Invert output A","Invert output A","1: Enable phase-correct modulation. 0: Trailing-edge","1: Enable phase-correct modulation. 0: Trailing-edge","Enable the PWM channel.","Enable the PWM channel.","INT and FRAC form a fixed-point fractional number. …","","","","","","Control and status register","","Advance the phase of the counter by 1 count, while it is …","Advance the phase of the counter by 1 count, while it is …","Retard the phase of the counter by 1 count, while it is …","Retard the phase of the counter by 1 count, while it is …","","","Invert output B","Invert output B","Invert output A","Invert output A","1: Enable phase-correct modulation. 0: Trailing-edge","1: Enable phase-correct modulation. 0: Trailing-edge","Enable the PWM channel.","Enable the PWM channel.","Counter wrap value","","","","Counter compare values","","","","","","Direct access to the PWM counter","","","","Counter wrap value","","","","INT and FRAC form a fixed-point fractional number. …","","","","","","Direct access to the PWM counter","","","","Direct access to the PWM counter","","","","Counter wrap value","","","","INT and FRAC form a fixed-point fractional number. …","","","","","","Counter wrap value","","","","INT and FRAC form a fixed-point fractional number. …","","","","","","Counter compare values","","","","","","Counter wrap value","","","","Counter wrap value","","","","Counter wrap value","","","","Control and status register","","Advance the phase of the counter by 1 count, while it is …","Advance the phase of the counter by 1 count, while it is …","Retard the phase of the counter by 1 count, while it is …","Retard the phase of the counter by 1 count, while it is …","","","Invert output B","Invert output B","Invert output A","Invert output A","1: Enable phase-correct modulation. 0: Trailing-edge","1: Enable phase-correct modulation. 0: Trailing-edge","Enable the PWM channel.","Enable the PWM channel.","This register aliases the CSR_EN bits for all channels. …","","","","","","","","","","","","","","","","","","Direct access to the PWM counter","","","","Interrupt status after masking & forcing","","","","","","","","","","","","","","","","","","Counter compare values","","","","","","Counter compare values","","","","","","INT and FRAC form a fixed-point fractional number. …","","","","","","Counter compare values","","","","","","Interrupt Force","","","","","","","","","","","","","","","","","","Direct access to the PWM counter","","","","Direct access to the PWM counter","","","","Control and status register","","Advance the phase of the counter by 1 count, while it is …","Advance the phase of the counter by 1 count, while it is …","Retard the phase of the counter by 1 count, while it is …","Retard the phase of the counter by 1 count, while it is …","","","Invert output B","Invert output B","Invert output A","Invert output A","1: Enable phase-correct modulation. 0: Trailing-edge","1: Enable phase-correct modulation. 0: Trailing-edge","Enable the PWM channel.","Enable the PWM channel.","Raw Interrupts","","","","","","","","","","","","","","","","","","Direct access to the PWM counter","","","","Control and status register","","Advance the phase of the counter by 1 count, while it is …","Advance the phase of the counter by 1 count, while it is …","Retard the phase of the counter by 1 count, while it is …","Retard the phase of the counter by 1 count, while it is …","","","Invert output B","Invert output B","Invert output A","Invert output A","1: Enable phase-correct modulation. 0: Trailing-edge","1: Enable phase-correct modulation. 0: Trailing-edge","Enable the PWM channel.","Enable the PWM channel.","Counter wrap value","","","","Control and status register","","Advance the phase of the counter by 1 count, while it is …","Advance the phase of the counter by 1 count, while it is …","Retard the phase of the counter by 1 count, while it is …","Retard the phase of the counter by 1 count, while it is …","","","Invert output B","Invert output B","Invert output A","Invert output A","1: Enable phase-correct modulation. 0: Trailing-edge","1: Enable phase-correct modulation. 0: Trailing-edge","Enable the PWM channel.","Enable the PWM channel.","Counter compare values","","","","","","Direct access to the PWM counter","","","","Counter compare values","","","","","","Control and status register","","Advance the phase of the counter by 1 count, while it is …","Advance the phase of the counter by 1 count, while it is …","Retard the phase of the counter by 1 count, while it is …","Retard the phase of the counter by 1 count, while it is …","","","Invert output B","Invert output B","Invert output A","Invert output A","1: Enable phase-correct modulation. 0: Trailing-edge","1: Enable phase-correct modulation. 0: Trailing-edge","Enable the PWM channel.","Enable the PWM channel.","","","","Free-running counting at rate dictated by fractional …","Fractional divider operation is gated by the PWM B pin.","Counter advances with each rising edge of the PWM B pin.","Counter advances with each falling edge of the PWM B pin.","Simple PWM","","Control and status register","INT and FRAC form a fixed-point fractional number. …","Direct access to the PWM counter","Counter compare values","Counter wrap value","Control and status register","INT and FRAC form a fixed-point fractional number. …","Direct access to the PWM counter","Counter compare values","Counter wrap value","Control and status register","INT and FRAC form a fixed-point fractional number. …","Direct access to the PWM counter","Counter compare values","Counter wrap value","Control and status register","INT and FRAC form a fixed-point fractional number. …","Direct access to the PWM counter","Counter compare values","Counter wrap value","Control and status register","INT and FRAC form a fixed-point fractional number. …","Direct access to the PWM counter","Counter compare values","Counter wrap value","Control and status register","INT and FRAC form a fixed-point fractional number. …","Direct access to the PWM counter","Counter compare values","Counter wrap value","Control and status register","INT and FRAC form a fixed-point fractional number. …","Direct access to the PWM counter","Counter compare values","Counter wrap value","Control and status register","INT and FRAC form a fixed-point fractional number. …","Direct access to the PWM counter","Counter compare values","Counter wrap value","This register aliases the CSR_EN bits for all channels. …","Raw Interrupts","Interrupt Enable","Interrupt Force","Interrupt status after masking & forcing","","","Watchdog select. If a bit is set then the watchdog will …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Reset done. If a bit is set then a reset done signal has …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Reset control. If a bit is set it means the peripheral is …","Watchdog select. If a bit is set then the watchdog will …","Reset done. If a bit is set then a reset done signal has …","","","For a detailed description see freqa register","","Set to 0x9696 to apply the settings Any other value in …","Set to 0x9696 to apply the settings Any other value in …","Stage 7 drive strength","Stage 7 drive strength","Stage 6 drive strength","Stage 6 drive strength","Stage 5 drive strength","Stage 5 drive strength","Stage 4 drive strength","Stage 4 drive strength","Ring Oscillator Status","","Oscillator is running and stable","Oscillator is running and stable","An invalid value has been written to CTRL_ENABLE or …","An invalid value has been written to CTRL_ENABLE or …","post-divider is running this resets to 0 but transitions …","post-divider is running this resets to 0 but transitions …","Oscillator is enabled but not necessarily running and …","Oscillator is enabled but not necessarily running and …","This just reads the state of the oscillator output so …","","","","The FREQA & FREQB registers control the frequency by …","","Set to 0x9696 to apply the settings Any other value in …","Set to 0x9696 to apply the settings Any other value in …","Stage 3 drive strength","Stage 3 drive strength","Stage 2 drive strength","Stage 2 drive strength","Stage 1 drive strength","Stage 1 drive strength","Stage 0 drive strength","Stage 0 drive strength","A down counter running at the ROSC frequency which counts …","","","","Controls the phase shifted output","","set to 0xaa0 any other value enables the output with …","set to 0xaa0 any other value enables the output with …","enable the phase-shifted output this can be changed …","enable the phase-shifted output this can be changed …","invert the phase-shifted output this is ignored when div=1","invert the phase-shifted output this is ignored when div=1","phase shift the phase-shifted output by SHIFT input …","phase shift the phase-shifted output by SHIFT input …","Controls the output divider","","set to 0xaa0 + div where div = 0 divides by 32 div = 1-31 …","set to 0xaa0 + div where div = 0 divides by 32 div = 1-31 …","Ring Oscillator control","","On power-up this field is initialised to ENABLE The …","On power-up this field is initialised to ENABLE The …","Controls the number of delay stages in the ROSC ring LOW …","Controls the number of delay stages in the ROSC ring LOW …","","","","","","","","","","","","","","","","","","","","Ring Oscillator control","The FREQA & FREQB registers control the frequency by …","For a detailed description see freqa register","Ring Oscillator pause control This is used to save power …","Controls the output divider","Controls the phase shifted output","Ring Oscillator Status","This just reads the state of the oscillator output so …","A down counter running at the ROSC frequency which counts …","","","RTC register 1.","","Year","Year","Month (1..12)","Month (1..12)","Day of the month (1..31)","Day of the month (1..31)","RTC setup register 1","","Day of the week: 1-Monday…0-Sunday ISO 8601 mod 7","Day of the week: 1-Monday…0-Sunday ISO 8601 mod 7","Hours","Hours","Minutes","Minutes","Seconds","Seconds","Interrupt Force","","","","Interrupt setup register 1","","Enable day of the week matching","Enable day of the week matching","Enable hour matching","Enable hour matching","Enable minute matching","Enable minute matching","Enable second matching","Enable second matching","Day of the week","Day of the week","Hours","Hours","Minutes","Minutes","Seconds","Seconds","RTC Control and status","","If set, leapyear is forced off. Useful for years …","If set, leapyear is forced off. Useful for years …","Load RTC","Load RTC","RTC enabled (running)","RTC enabled (running)","Enable RTC","Enable RTC","Interrupt setup register 0","","","","Global match enable. Don’t change any other value while …","Global match enable. Don’t change any other value while …","Enable year matching","Enable year matching","Enable month matching","Enable month matching","Enable day matching","Enable day matching","Year","Year","Month (1..12)","Month (1..12)","Day of the month (1..31)","Day of the month (1..31)","RTC setup register 0","","Year","Year","Month (1..12)","Month (1..12)","Day of the month (1..31)","Day of the month (1..31)","Divider minus 1 for the 1 second counter. Safe to change …","","","","RTC register 0 Read this before RTC 1!","","Day of the week","Day of the week","Hours","Hours","Minutes","Minutes","Seconds","Seconds","Register block to control RTC","","Divider minus 1 for the 1 second counter. Safe to change …","RTC setup register 0","RTC setup register 1","RTC Control and status","Interrupt setup register 0","Interrupt setup register 1","RTC register 1.","RTC register 0 Read this before RTC 1!","Raw Interrupts","Interrupt Enable","Interrupt Force","Interrupt status after masking & forcing","","","Status register for inter-core FIFOs (mailboxes). There …","","Sticky flag indicating the RX FIFO was read when empty. …","Sticky flag indicating the RX FIFO was read when empty. …","Sticky flag indicating the TX FIFO was written when full. …","Sticky flag indicating the TX FIFO was written when full. …","Value is 1 if this core’s TX FIFO is not full (i.e. if …","Value is 1 if this core’s TX FIFO is not full (i.e. if …","Value is 1 if this core’s RX FIFO is not empty (i.e. if …","Value is 1 if this core’s RX FIFO is not empty (i.e. if …","Values written here are atomically added to ACCUM0 …","","","","Control register for lane 0","","Set if either OVERF0 or OVERF1 is set.","Set if either OVERF0 or OVERF1 is set.","Indicates if any masked-off MSBs in ACCUM1 are set.","Indicates if any masked-off MSBs in ACCUM1 are set.","Indicates if any masked-off MSBs in ACCUM0 are set.","Indicates if any masked-off MSBs in ACCUM0 are set.","Only present on INTERP1 on each core. If CLAMP mode is …","Only present on INTERP1 on each core. If CLAMP mode is …","ORed into bits 29:28 of the lane result presented to the …","ORed into bits 29:28 of the lane result presented to the …","If 1, mask + shift is bypassed for LANE0 result. This …","If 1, mask + shift is bypassed for LANE0 result. This …","If 1, feed the opposite lane’s result into this lane’…","If 1, feed the opposite lane’s result into this lane’…","If 1, feed the opposite lane’s accumulator into this …","If 1, feed the opposite lane’s accumulator into this …","If SIGNED is set, the shifted and masked accumulator …","If SIGNED is set, the shifted and masked accumulator …","The most-significant bit allowed to pass by the mask …","The most-significant bit allowed to pass by the mask …","The least-significant bit allowed to pass by the mask …","The least-significant bit allowed to pass by the mask …","Logical right-shift applied to accumulator before masking","Logical right-shift applied to accumulator before masking","Control and status register for divider.","","Changes to 1 when any register is written, and back to 0 …","Changes to 1 when any register is written, and back to 0 …","Reads as 0 when a calculation is in progress, 1 …","Reads as 0 when a calculation is in progress, 1 …","Control register for lane 1","","ORed into bits 29:28 of the lane result presented to the …","ORed into bits 29:28 of the lane result presented to the …","If 1, mask + shift is bypassed for LANE1 result. This …","If 1, mask + shift is bypassed for LANE1 result. This …","If 1, feed the opposite lane’s result into this lane’…","If 1, feed the opposite lane’s result into this lane’…","If 1, feed the opposite lane’s accumulator into this …","If 1, feed the opposite lane’s accumulator into this …","If SIGNED is set, the shifted and masked accumulator …","If SIGNED is set, the shifted and masked accumulator …","The most-significant bit allowed to pass by the mask …","The most-significant bit allowed to pass by the mask …","The least-significant bit allowed to pass by the mask …","The least-significant bit allowed to pass by the mask …","Logical right-shift applied to accumulator before masking","Logical right-shift applied to accumulator before masking","Control register for lane 1","","ORed into bits 29:28 of the lane result presented to the …","ORed into bits 29:28 of the lane result presented to the …","If 1, mask + shift is bypassed for LANE1 result. This …","If 1, mask + shift is bypassed for LANE1 result. This …","If 1, feed the opposite lane’s result into this lane’…","If 1, feed the opposite lane’s result into this lane’…","If 1, feed the opposite lane’s accumulator into this …","If 1, feed the opposite lane’s accumulator into this …","If SIGNED is set, the shifted and masked accumulator …","If SIGNED is set, the shifted and masked accumulator …","The most-significant bit allowed to pass by the mask …","The most-significant bit allowed to pass by the mask …","The least-significant bit allowed to pass by the mask …","The least-significant bit allowed to pass by the mask …","Logical right-shift applied to accumulator before masking","Logical right-shift applied to accumulator before masking","Values written here are atomically added to ACCUM1 …","","","","Control register for lane 0","","Set if either OVERF0 or OVERF1 is set.","Set if either OVERF0 or OVERF1 is set.","Indicates if any masked-off MSBs in ACCUM1 are set.","Indicates if any masked-off MSBs in ACCUM1 are set.","Indicates if any masked-off MSBs in ACCUM0 are set.","Indicates if any masked-off MSBs in ACCUM0 are set.","Only present on INTERP0 on each core. If BLEND mode is …","Only present on INTERP0 on each core. If BLEND mode is …","ORed into bits 29:28 of the lane result presented to the …","ORed into bits 29:28 of the lane result presented to the …","If 1, mask + shift is bypassed for LANE0 result. This …","If 1, mask + shift is bypassed for LANE0 result. This …","If 1, feed the opposite lane’s result into this lane’…","If 1, feed the opposite lane’s result into this lane’…","If 1, feed the opposite lane’s accumulator into this …","If 1, feed the opposite lane’s accumulator into this …","If SIGNED is set, the shifted and masked accumulator …","If SIGNED is set, the shifted and masked accumulator …","The most-significant bit allowed to pass by the mask …","The most-significant bit allowed to pass by the mask …","The least-significant bit allowed to pass by the mask …","The least-significant bit allowed to pass by the mask …","Logical right-shift applied to accumulator before masking","Logical right-shift applied to accumulator before masking","Values written here are atomically added to ACCUM1 …","","","","Values written here are atomically added to ACCUM0 …","","","","","","GPIO output value","GPIO output value set","GPIO output value clear","GPIO output value XOR","","","Status register for inter-core FIFOs (mailboxes). There …","Write access to this core’s TX FIFO","Read access to this core’s RX FIFO","","","Divider unsigned dividend Write to the DIVIDEND operand …","Divider unsigned divisor Write to the DIVISOR operand of …","Divider signed dividend The same as UDIVIDEND, but starts …","Divider signed divisor The same as UDIVISOR, but starts a …","Divider result quotient The result of <code>DIVIDEND / DIVISOR</code> …","Divider result remainder The result of <code>DIVIDEND % DIVISOR</code> …","Control and status register for divider.","","","Read/write access to accumulator 0","Read/write access to accumulator 1","Read/write access to BASE0 register.","Read/write access to BASE1 register.","Read/write access to BASE2 register.","Read LANE0 result, and simultaneously write lane results …","Read LANE1 result, and simultaneously write lane results …","Read FULL result, and simultaneously write lane results …","Read LANE0 result, without altering any internal state …","Read LANE1 result, without altering any internal state …","Read FULL result, without altering any internal state …","Control register for lane 0","Control register for lane 1","Values written here are atomically added to ACCUM0 …","Values written here are atomically added to ACCUM1 …","On write, the lower 16 bits go to BASE0, upper bits to …","Single-cycle IO block Provides core-local and inter-core …","","Processor core identifier Value is 0 when read from …","Spinlock state A bitmap containing the state of all 32 …","","","","Reading from a spinlock address will: - Return 0 if lock …","","Input value for GPIO pins","","","","Masked interrupt status register, SSPMIS on page 3-11","","Gives the transmit FIFO masked interrupt state, after …","Gives the transmit FIFO masked interrupt state, after …","Gives the receive FIFO masked interrupt state, after …","Gives the receive FIFO masked interrupt state, after …","Gives the receive timeout masked interrupt state, after …","Gives the receive timeout masked interrupt state, after …","Gives the receive over run masked interrupt status, after …","Gives the receive over run masked interrupt status, after …","PrimeCell identification registers, SSPPCellID0-3 on page …","","These bits read back as 0x05","These bits read back as 0x05","Peripheral identification registers, SSPPeriphID0-3 on …","","These bits read back as 0x22","These bits read back as 0x22","Status register, SSPSR on page 3-7","","PrimeCell SSP busy flag, RO: 0 SSP is idle. 1 SSP is …","PrimeCell SSP busy flag, RO: 0 SSP is idle. 1 SSP is …","Receive FIFO full, RO: 0 Receive FIFO is not full. 1 …","Receive FIFO full, RO: 0 Receive FIFO is not full. 1 …","Receive FIFO not empty, RO: 0 Receive FIFO is empty. 1 …","Receive FIFO not empty, RO: 0 Receive FIFO is empty. 1 …","Transmit FIFO not full, RO: 0 Transmit FIFO is full. 1 …","Transmit FIFO not full, RO: 0 Transmit FIFO is full. 1 …","Transmit FIFO empty, RO: 0 Transmit FIFO is not empty. 1 …","Transmit FIFO empty, RO: 0 Transmit FIFO is not empty. 1 …","Peripheral identification registers, SSPPeriphID0-3 on …","","These bits read back as 0x1","These bits read back as 0x1","These bits read back as 0x0","These bits read back as 0x0","PrimeCell identification registers, SSPPCellID0-3 on page …","","These bits read back as 0xF0","These bits read back as 0xF0","Peripheral identification registers, SSPPeriphID0-3 on …","","These bits return the peripheral revision","These bits return the peripheral revision","These bits read back as 0x4","These bits read back as 0x4","Control register 0, SSPCR0 on page 3-4","","Serial clock rate. The value SCR is used to generate the …","Serial clock rate. The value SCR is used to generate the …","SSPCLKOUT phase, applicable to Motorola SPI frame format …","SSPCLKOUT phase, applicable to Motorola SPI frame format …","SSPCLKOUT polarity, applicable to Motorola SPI frame …","SSPCLKOUT polarity, applicable to Motorola SPI frame …","Frame format: 00 Motorola SPI frame format. 01 TI …","Frame format: 00 Motorola SPI frame format. 01 TI …","Data Size Select: 0000 Reserved, undefined operation. …","Data Size Select: 0000 Reserved, undefined operation. …","PrimeCell identification registers, SSPPCellID0-3 on page …","","These bits read back as 0x0D","These bits read back as 0x0D","Clock prescale register, SSPCPSR on page 3-8","","Clock prescale divisor. Must be an even number from …","Clock prescale divisor. Must be an even number from …","Control register 1, SSPCR1 on page 3-5","","Slave-mode output disable. This bit is relevant only in …","Slave-mode output disable. This bit is relevant only in …","Master or slave mode select. This bit can be modified …","Master or slave mode select. This bit can be modified …","Synchronous serial port enable: 0 SSP operation disabled. …","Synchronous serial port enable: 0 SSP operation disabled. …","Loop back mode: 0 Normal serial port operation enabled. 1 …","Loop back mode: 0 Normal serial port operation enabled. 1 …","Raw interrupt status register, SSPRIS on page 3-10","","Gives the raw interrupt state, prior to masking, of the …","Gives the raw interrupt state, prior to masking, of the …","Gives the raw interrupt state, prior to masking, of the …","Gives the raw interrupt state, prior to masking, of the …","Gives the raw interrupt state, prior to masking, of the …","Gives the raw interrupt state, prior to masking, of the …","Gives the raw interrupt state, prior to masking, of the …","Gives the raw interrupt state, prior to masking, of the …","Data register, SSPDR on page 3-6","","Transmit/Receive FIFO: Read Receive FIFO. Write Transmit …","Transmit/Receive FIFO: Read Receive FIFO. Write Transmit …","Interrupt mask set or clear register, SSPIMSC on page 3-9","","Transmit FIFO interrupt mask: 0 Transmit FIFO half empty …","Transmit FIFO interrupt mask: 0 Transmit FIFO half empty …","Receive FIFO interrupt mask: 0 Receive FIFO half full or …","Receive FIFO interrupt mask: 0 Receive FIFO half full or …","Receive timeout interrupt mask: 0 Receive FIFO not empty …","Receive timeout interrupt mask: 0 Receive FIFO not empty …","Receive overrun interrupt mask: 0 Receive FIFO written to …","Receive overrun interrupt mask: 0 Receive FIFO written to …","PrimeCell identification registers, SSPPCellID0-3 on page …","","These bits read back as 0xB1","These bits read back as 0xB1","DMA control register, SSPDMACR on page 3-12","","Transmit DMA Enable. If this bit is set to 1, DMA for the …","Transmit DMA Enable. If this bit is set to 1, DMA for the …","Receive DMA Enable. If this bit is set to 1, DMA for the …","Receive DMA Enable. If this bit is set to 1, DMA for the …","Interrupt clear register, SSPICR on page 3-11","","Clears the SSPRTINTR interrupt","Clears the SSPRTINTR interrupt","Clears the SSPRORINTR interrupt","Clears the SSPRORINTR interrupt","Peripheral identification registers, SSPPeriphID0-3 on …","","These bits read back as 0x00","These bits read back as 0x00","","","Control register 0, SSPCR0 on page 3-4","Control register 1, SSPCR1 on page 3-5","Data register, SSPDR on page 3-6","Status register, SSPSR on page 3-7","Clock prescale register, SSPCPSR on page 3-8","Interrupt mask set or clear register, SSPIMSC on page 3-9","Raw interrupt status register, SSPRIS on page 3-10","Masked interrupt status register, SSPMIS on page 3-11","Interrupt clear register, SSPICR on page 3-11","DMA control register, SSPDMACR on page 3-12","Peripheral identification registers, SSPPeriphID0-3 on …","Peripheral identification registers, SSPPeriphID0-3 on …","Peripheral identification registers, SSPPeriphID0-3 on …","Peripheral identification registers, SSPPeriphID0-3 on …","PrimeCell identification registers, SSPPCellID0-3 on page …","PrimeCell identification registers, SSPPCellID0-3 on page …","PrimeCell identification registers, SSPPCellID0-3 on page …","PrimeCell identification registers, SSPPCellID0-3 on page …","","","For each bit, if 1, bypass the input synchronizer between …","","","","Directly control the SWD debug port of either processor","","Attach processor 1 debug port to syscfg controls, and …","Attach processor 1 debug port to syscfg controls, and …","Directly drive processor 1 SWCLK, if PROC1_ATTACH is set","Directly drive processor 1 SWCLK, if PROC1_ATTACH is set","Directly drive processor 1 SWDIO input, if PROC1_ATTACH …","Directly drive processor 1 SWDIO input, if PROC1_ATTACH …","Observe the value of processor 1 SWDIO output.","Observe the value of processor 1 SWDIO output.","Attach processor 0 debug port to syscfg controls, and …","Attach processor 0 debug port to syscfg controls, and …","Directly drive processor 0 SWCLK, if PROC0_ATTACH is set","Directly drive processor 0 SWCLK, if PROC0_ATTACH is set","Directly drive processor 0 SWDIO input, if PROC0_ATTACH …","Directly drive processor 0 SWDIO input, if PROC0_ATTACH …","Observe the value of processor 0 SWDIO output.","Observe the value of processor 0 SWDIO output.","For each bit, if 1, bypass the input synchronizer between …","","","","Control power downs to memories. Set high to power down …","","","","","","","","","","","","","","","","","","Configuration for processors","","Configure proc1 DAP instance ID. Recommend that this is …","Configure proc1 DAP instance ID. Recommend that this is …","Configure proc0 DAP instance ID. Recommend that this is …","Configure proc0 DAP instance ID. Recommend that this is …","Indication that proc1 has halted","Indication that proc1 has halted","Indication that proc0 has halted","Indication that proc0 has halted","Register block for various chip control signals","","Processor core 0 NMI source mask Set a bit high to enable …","Processor core 1 NMI source mask Set a bit high to enable …","Configuration for processors","For each bit, if 1, bypass the input synchronizer between …","For each bit, if 1, bypass the input synchronizer between …","Directly control the SWD debug port of either processor","Control power downs to memories. Set high to power down …","","","JEDEC JEP-106 compliant chip identifier.","","","","","","","","Platform register. Allows software to know what …","","","","","","","","JEDEC JEP-106 compliant chip identifier.","Platform register. Allows software to know what …","Git hash of the chip source. Used to identify chip …","","","Indicates the type of platform in use","","Indicates the platform is an FPGA","Indicates the platform is an FPGA","Indicates the platform is an ASIC","Indicates the platform is an ASIC","Testbench manager. Allows the programmer to know what …","","Indicates the type of platform in use","","","Interrupt Force","","","","","","","","","","Indicates the armed/disarmed status of each alarm. A …","","","","Set high to pause the timer","","","","Set bits high to enable pause when the corresponding …","","Pause when processor 1 is in debug mode","Pause when processor 1 is in debug mode","Pause when processor 0 is in debug mode","Pause when processor 0 is in debug mode","Interrupt Enable","","","","","","","","","","Raw Interrupts","","","","","","","","","","Interrupt status after masking & forcing","","","","","","","","","","Controls time and alarms time is a 64 bit value …","","Write to bits 63:32 of time always write timelw before …","Write to bits 31:0 of time writes do not get copied to …","Read from bits 63:32 of time always read timelr before …","Read from bits 31:0 of time","Arm alarm 0, and configure the time it will fire. Once …","Arm alarm 1, and configure the time it will fire. Once …","Arm alarm 2, and configure the time it will fire. Once …","Arm alarm 3, and configure the time it will fire. Once …","Indicates the armed/disarmed status of each alarm. A …","Raw read from bits 63:32 of time (no side effects)","Raw read from bits 31:0 of time (no side effects)","Set bits high to enable pause when the corresponding …","Set high to pause the timer","Raw Interrupts","Interrupt Enable","Interrupt Force","Interrupt status after masking & forcing","","","UARTPeriphID2 Register","","This field depends on the revision of the UART: r1p0 0x0 …","This field depends on the revision of the UART: r1p0 0x0 …","These bits read back as 0x4","These bits read back as 0x4","UARTPCellID3 Register","","These bits read back as 0xB1","These bits read back as 0xB1","Interrupt Clear Register, UARTICR","","Overrun error interrupt clear. Clears the UARTOEINTR …","Overrun error interrupt clear. Clears the UARTOEINTR …","Break error interrupt clear. Clears the UARTBEINTR …","Break error interrupt clear. Clears the UARTBEINTR …","Parity error interrupt clear. Clears the UARTPEINTR …","Parity error interrupt clear. Clears the UARTPEINTR …","Framing error interrupt clear. Clears the UARTFEINTR …","Framing error interrupt clear. Clears the UARTFEINTR …","Receive timeout interrupt clear. Clears the UARTRTINTR …","Receive timeout interrupt clear. Clears the UARTRTINTR …","Transmit interrupt clear. Clears the UARTTXINTR interrupt.","Transmit interrupt clear. Clears the UARTTXINTR interrupt.","Receive interrupt clear. Clears the UARTRXINTR interrupt.","Receive interrupt clear. Clears the UARTRXINTR interrupt.","nUARTDSR modem interrupt clear. Clears the UARTDSRINTR …","nUARTDSR modem interrupt clear. Clears the UARTDSRINTR …","nUARTDCD modem interrupt clear. Clears the UARTDCDINTR …","nUARTDCD modem interrupt clear. Clears the UARTDCDINTR …","nUARTCTS modem interrupt clear. Clears the UARTCTSINTR …","nUARTCTS modem interrupt clear. Clears the UARTCTSINTR …","nUARTRI modem interrupt clear. Clears the UARTRIINTR …","nUARTRI modem interrupt clear. Clears the UARTRIINTR …","UARTPCellID2 Register","","These bits read back as 0x05","These bits read back as 0x05","Masked Interrupt Status Register, UARTMIS","","Overrun error masked interrupt status. Returns the masked …","Overrun error masked interrupt status. Returns the masked …","Break error masked interrupt status. Returns the masked …","Break error masked interrupt status. Returns the masked …","Parity error masked interrupt status. Returns the masked …","Parity error masked interrupt status. Returns the masked …","Framing error masked interrupt status. Returns the masked …","Framing error masked interrupt status. Returns the masked …","Receive timeout masked interrupt status. Returns the …","Receive timeout masked interrupt status. Returns the …","Transmit masked interrupt status. Returns the masked …","Transmit masked interrupt status. Returns the masked …","Receive masked interrupt status. Returns the masked …","Receive masked interrupt status. Returns the masked …","nUARTDSR modem masked interrupt status. Returns the …","nUARTDSR modem masked interrupt status. Returns the …","nUARTDCD modem masked interrupt status. Returns the …","nUARTDCD modem masked interrupt status. Returns the …","nUARTCTS modem masked interrupt status. Returns the …","nUARTCTS modem masked interrupt status. Returns the …","nUARTRI modem masked interrupt status. Returns the masked …","nUARTRI modem masked interrupt status. Returns the masked …","UARTPeriphID1 Register","","These bits read back as 0x1","These bits read back as 0x1","These bits read back as 0x0","These bits read back as 0x0","UARTPCellID1 Register","","These bits read back as 0xF0","These bits read back as 0xF0","DMA Control Register, UARTDMACR","","DMA on error. If this bit is set to 1, the DMA receive …","DMA on error. If this bit is set to 1, the DMA receive …","Transmit DMA enable. If this bit is set to 1, DMA for the …","Transmit DMA enable. If this bit is set to 1, DMA for the …","Receive DMA enable. If this bit is set to 1, DMA for the …","Receive DMA enable. If this bit is set to 1, DMA for the …","IrDA Low-Power Counter Register, UARTILPR","","8-bit low-power divisor value. These bits are cleared to …","8-bit low-power divisor value. These bits are cleared to …","UARTPeriphID0 Register","","These bits read back as 0x11","These bits read back as 0x11","Line Control Register, UARTLCR_H","","Stick parity select. 0 = stick parity is disabled 1 = …","Stick parity select. 0 = stick parity is disabled 1 = …","Word length. These bits indicate the number of data bits …","Word length. These bits indicate the number of data bits …","Enable FIFOs: 0 = FIFOs are disabled (character mode) …","Enable FIFOs: 0 = FIFOs are disabled (character mode) …","Two stop bits select. If this bit is set to 1, two stop …","Two stop bits select. If this bit is set to 1, two stop …","Even parity select. Controls the type of parity the UART …","Even parity select. Controls the type of parity the UART …","Parity enable: 0 = parity is disabled and no parity bit …","Parity enable: 0 = parity is disabled and no parity bit …","Send break. If this bit is set to 1, a low-level is …","Send break. If this bit is set to 1, a low-level is …","Control Register, UARTCR","","CTS hardware flow control enable. If this bit is set to …","CTS hardware flow control enable. If this bit is set to …","RTS hardware flow control enable. If this bit is set to …","RTS hardware flow control enable. If this bit is set to …","This bit is the complement of the UART Out2 (nUARTOut2) …","This bit is the complement of the UART Out2 (nUARTOut2) …","This bit is the complement of the UART Out1 (nUARTOut1) …","This bit is the complement of the UART Out1 (nUARTOut1) …","Request to send. This bit is the complement of the UART …","Request to send. This bit is the complement of the UART …","Data transmit ready. This bit is the complement of the …","Data transmit ready. This bit is the complement of the …","Receive enable. If this bit is set to 1, the receive …","Receive enable. If this bit is set to 1, the receive …","Transmit enable. If this bit is set to 1, the transmit …","Transmit enable. If this bit is set to 1, the transmit …","Loopback enable. If this bit is set to 1 and the SIREN …","Loopback enable. If this bit is set to 1 and the SIREN …","SIR low-power IrDA mode. This bit selects the IrDA …","SIR low-power IrDA mode. This bit selects the IrDA …","SIR enable: 0 = IrDA SIR ENDEC is disabled. nSIROUT …","SIR enable: 0 = IrDA SIR ENDEC is disabled. nSIROUT …","UART enable: 0 = UART is disabled. If the UART is …","UART enable: 0 = UART is disabled. If the UART is …","Flag Register, UARTFR","","Ring indicator. This bit is the complement of the UART …","Ring indicator. This bit is the complement of the UART …","Transmit FIFO empty. The meaning of this bit depends on …","Transmit FIFO empty. The meaning of this bit depends on …","Receive FIFO full. The meaning of this bit depends on the …","Receive FIFO full. The meaning of this bit depends on the …","Transmit FIFO full. The meaning of this bit depends on …","Transmit FIFO full. The meaning of this bit depends on …","Receive FIFO empty. The meaning of this bit depends on …","Receive FIFO empty. The meaning of this bit depends on …","UART busy. If this bit is set to 1, the UART is busy …","UART busy. If this bit is set to 1, the UART is busy …","Data carrier detect. This bit is the complement of the …","Data carrier detect. This bit is the complement of the …","Data set ready. This bit is the complement of the UART …","Data set ready. This bit is the complement of the UART …","Clear to send. This bit is the complement of the UART …","Clear to send. This bit is the complement of the UART …","Raw Interrupt Status Register, UARTRIS","","Overrun error interrupt status. Returns the raw interrupt …","Overrun error interrupt status. Returns the raw interrupt …","Break error interrupt status. Returns the raw interrupt …","Break error interrupt status. Returns the raw interrupt …","Parity error interrupt status. Returns the raw interrupt …","Parity error interrupt status. Returns the raw interrupt …","Framing error interrupt status. Returns the raw interrupt …","Framing error interrupt status. Returns the raw interrupt …","Receive timeout interrupt status. Returns the raw …","Receive timeout interrupt status. Returns the raw …","Transmit interrupt status. Returns the raw interrupt …","Transmit interrupt status. Returns the raw interrupt …","Receive interrupt status. Returns the raw interrupt state …","Receive interrupt status. Returns the raw interrupt state …","nUARTDSR modem interrupt status. Returns the raw …","nUARTDSR modem interrupt status. Returns the raw …","nUARTDCD modem interrupt status. Returns the raw …","nUARTDCD modem interrupt status. Returns the raw …","nUARTCTS modem interrupt status. Returns the raw …","nUARTCTS modem interrupt status. Returns the raw …","nUARTRI modem interrupt status. Returns the raw interrupt …","nUARTRI modem interrupt status. Returns the raw interrupt …","Integer Baud Rate Register, UARTIBRD","","The integer baud rate divisor. These bits are cleared to …","The integer baud rate divisor. These bits are cleared to …","UARTPeriphID3 Register","","These bits read back as 0x00","These bits read back as 0x00","Receive Status Register/Error Clear Register, …","","Overrun error. This bit is set to 1 if data is received …","Overrun error. This bit is set to 1 if data is received …","Break error. This bit is set to 1 if a break condition …","Break error. This bit is set to 1 if a break condition …","Parity error. When set to 1, it indicates that the parity …","Parity error. When set to 1, it indicates that the parity …","Framing error. When set to 1, it indicates that the …","Framing error. When set to 1, it indicates that the …","UARTPCellID0 Register","","These bits read back as 0x0D","These bits read back as 0x0D","Interrupt Mask Set/Clear Register, UARTIMSC","","Overrun error interrupt mask. A read returns the current …","Overrun error interrupt mask. A read returns the current …","Break error interrupt mask. A read returns the current …","Break error interrupt mask. A read returns the current …","Parity error interrupt mask. A read returns the current …","Parity error interrupt mask. A read returns the current …","Framing error interrupt mask. A read returns the current …","Framing error interrupt mask. A read returns the current …","Receive timeout interrupt mask. A read returns the …","Receive timeout interrupt mask. A read returns the …","Transmit interrupt mask. A read returns the current mask …","Transmit interrupt mask. A read returns the current mask …","Receive interrupt mask. A read returns the current mask …","Receive interrupt mask. A read returns the current mask …","nUARTDSR modem interrupt mask. A read returns the current …","nUARTDSR modem interrupt mask. A read returns the current …","nUARTDCD modem interrupt mask. A read returns the current …","nUARTDCD modem interrupt mask. A read returns the current …","nUARTCTS modem interrupt mask. A read returns the current …","nUARTCTS modem interrupt mask. A read returns the current …","nUARTRI modem interrupt mask. A read returns the current …","nUARTRI modem interrupt mask. A read returns the current …","Data Register, UARTDR","","Overrun error. This bit is set to 1 if data is received …","Overrun error. This bit is set to 1 if data is received …","Break error. This bit is set to 1 if a break condition …","Break error. This bit is set to 1 if a break condition …","Parity error. When set to 1, it indicates that the parity …","Parity error. When set to 1, it indicates that the parity …","Framing error. When set to 1, it indicates that the …","Framing error. When set to 1, it indicates that the …","Receive (read) data character. Transmit (write) data …","Receive (read) data character. Transmit (write) data …","Fractional Baud Rate Register, UARTFBRD","","The fractional baud rate divisor. These bits are cleared …","The fractional baud rate divisor. These bits are cleared …","Interrupt FIFO Level Select Register, UARTIFLS","","Receive interrupt FIFO level select. The trigger points …","Receive interrupt FIFO level select. The trigger points …","Transmit interrupt FIFO level select. The trigger points …","Transmit interrupt FIFO level select. The trigger points …","","","Data Register, UARTDR","Receive Status Register/Error Clear Register, …","Flag Register, UARTFR","IrDA Low-Power Counter Register, UARTILPR","Integer Baud Rate Register, UARTIBRD","Fractional Baud Rate Register, UARTFBRD","Line Control Register, UARTLCR_H","Control Register, UARTCR","Interrupt FIFO Level Select Register, UARTIFLS","Interrupt Mask Set/Clear Register, UARTIMSC","Raw Interrupt Status Register, UARTRIS","Masked Interrupt Status Register, UARTMIS","Interrupt Clear Register, UARTICR","DMA Control Register, UARTDMACR","UARTPeriphID0 Register","UARTPeriphID1 Register","UARTPeriphID2 Register","UARTPeriphID3 Register","UARTPCellID0 Register","UARTPCellID1 Register","UARTPCellID2 Register","UARTPCellID3 Register","","","This register allows for direct control of the USB phy. …","","DM over voltage","DM over voltage","DP over voltage","DP over voltage","DM overcurrent","DM overcurrent","DP overcurrent","DP overcurrent","DPM pin state","DPM pin state","DPP pin state","DPP pin state","Differential RX","Differential RX","TX_DIFFMODE=0: Single ended mode TX_DIFFMODE=1: …","TX_DIFFMODE=0: Single ended mode TX_DIFFMODE=1: …","TX_FSSLEW=0: Low speed slew rate TX_FSSLEW=1: Full speed …","TX_FSSLEW=0: Low speed slew rate TX_FSSLEW=1: Full speed …","TX power down override (if override enable is set). 1 = …","TX power down override (if override enable is set). 1 = …","RX power down override (if override enable is set). 1 = …","RX power down override (if override enable is set). 1 = …","Output data. TX_DIFFMODE=1, Ignored TX_DIFFMODE=0, Drives …","Output data. TX_DIFFMODE=1, Ignored TX_DIFFMODE=0, Drives …","Output data. If TX_DIFFMODE=1, Drives DPP/DPM diff pair. …","Output data. If TX_DIFFMODE=1, Drives DPP/DPM diff pair. …","Output enable. If TX_DIFFMODE=1, Ignored. If …","Output enable. If TX_DIFFMODE=1, Ignored. If …","Output enable. If TX_DIFFMODE=1, OE for DPP/DPM diff …","Output enable. If TX_DIFFMODE=1, OE for DPP/DPM diff …","DM pull down enable","DM pull down enable","DM pull up enable","DM pull up enable","Enable the second DM pull up resistor. 0 - Pull = Rpu2; 1 …","Enable the second DM pull up resistor. 0 - Pull = Rpu2; 1 …","DP pull down enable","DP pull down enable","DP pull up enable","DP pull up enable","Enable the second DP pull up resistor. 0 - Pull = Rpu2; 1 …","Enable the second DP pull up resistor. 0 - Pull = Rpu2; 1 …","Buffer status register. A bit set here indicates that a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Interrupt endpoint 8. Only valid for HOST mode.","","Interrupt EP requires preamble (is a low speed device on …","Interrupt EP requires preamble (is a low speed device on …","Direction of the interrupt endpoint. In=0, Out=1","Direction of the interrupt endpoint. In=0, Out=1","Endpoint number of the interrupt endpoint","Endpoint number of the interrupt endpoint","Device address","Device address","Read the last SOF (Start of Frame) frame number seen. In …","","","","Where to connect the USB controller. Should be to_phy by …","","","","","","","","","","Used by the host controller. Sets the wait time in …","","NAK polling interval for a full speed device","NAK polling interval for a full speed device","NAK polling interval for a low speed device","NAK polling interval for a low speed device","Device: this bit must be set in conjunction with the <code>STALL</code>…","","","","","","Raw Interrupts","","Raised when any bit in EP_STATUS_STALL_NAK is set. Clear …","Raised when any bit in EP_STATUS_STALL_NAK is set. Clear …","Raised when any bit in ABORT_DONE is set. Clear by …","Raised when any bit in ABORT_DONE is set. Clear by …","Set every time the device receives a SOF (Start of Frame) …","Set every time the device receives a SOF (Start of Frame) …","Device. Source: SIE_STATUS.SETUP_REC","Device. Source: SIE_STATUS.SETUP_REC","Set when the device receives a resume from the host. …","Set when the device receives a resume from the host. …","Set when the device suspend state changes. Cleared by …","Set when the device suspend state changes. Cleared by …","Set when the device connection state changes. Cleared by …","Set when the device connection state changes. Cleared by …","Source: SIE_STATUS.BUS_RESET","Source: SIE_STATUS.BUS_RESET","Source: SIE_STATUS.VBUS_DETECT","Source: SIE_STATUS.VBUS_DETECT","Source: SIE_STATUS.STALL_REC","Source: SIE_STATUS.STALL_REC","Source: SIE_STATUS.CRC_ERROR","Source: SIE_STATUS.CRC_ERROR","Source: SIE_STATUS.BIT_STUFF_ERROR","Source: SIE_STATUS.BIT_STUFF_ERROR","Source: SIE_STATUS.RX_OVERFLOW","Source: SIE_STATUS.RX_OVERFLOW","Source: SIE_STATUS.RX_TIMEOUT","Source: SIE_STATUS.RX_TIMEOUT","Source: SIE_STATUS.DATA_SEQ_ERROR","Source: SIE_STATUS.DATA_SEQ_ERROR","Raised when any bit in BUFF_STATUS is set. Clear by …","Raised when any bit in BUFF_STATUS is set. Clear by …","Raised every time SIE_STATUS.TRANS_COMPLETE is set. Clear …","Raised every time SIE_STATUS.TRANS_COMPLETE is set. Clear …","Host: raised every time the host sends a SOF (Start of …","Host: raised every time the host sends a SOF (Start of …","Host: raised when a device wakes up the host. Cleared by …","Host: raised when a device wakes up the host. Cleared by …","Host: raised when a device is connected or disconnected …","Host: raised when a device is connected or disconnected …","Which of the double buffers should be handled. Only valid …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Used to adjust trim values of USB phy pull down resistors.","","Value to drive to USB PHY DM pulldown resistor trim …","Value to drive to USB PHY DM pulldown resistor trim …","Value to drive to USB PHY DP pulldown resistor trim …","Value to drive to USB PHY DP pulldown resistor trim …","Device address and endpoint control","","Device endpoint to send data to. Only valid for HOST mode.","Device endpoint to send data to. Only valid for HOST mode.","In device mode, the address that the device should …","In device mode, the address that the device should …","Override enable for each control in usbphy_direct","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","SIE control register","","Device: Set bit in EP_STATUS_STALL_NAK when EP0 sends a …","Device: Set bit in EP_STATUS_STALL_NAK when EP0 sends a …","Device: EP0 single buffered = 0, double buffered = 1","Device: EP0 single buffered = 0, double buffered = 1","Device: Set bit in BUFF_STATUS for every buffer completed …","Device: Set bit in BUFF_STATUS for every buffer completed …","Device: Set bit in BUFF_STATUS for every 2 buffers …","Device: Set bit in BUFF_STATUS for every 2 buffers …","Device: Set bit in EP_STATUS_STALL_NAK when EP0 sends a …","Device: Set bit in EP_STATUS_STALL_NAK when EP0 sends a …","Direct bus drive enable","Direct bus drive enable","Direct control of DP","Direct control of DP","Direct control of DM","Direct control of DM","Power down bus transceiver","Power down bus transceiver","Device: Pull-up strength (0=1K2, 1=2k3)","Device: Pull-up strength (0=1K2, 1=2k3)","Device: Enable pull up resistor","Device: Enable pull up resistor","Host: Enable pull down resistors","Host: Enable pull down resistors","Host: Reset bus","Host: Reset bus","Device: Remote wakeup. Device can initiate its own resume …","Device: Remote wakeup. Device can initiate its own resume …","Host: Enable VBUS","Host: Enable VBUS","Host: Enable keep alive packet (for low speed bus)","Host: Enable keep alive packet (for low speed bus)","Host: Enable SOF generation (for full speed bus)","Host: Enable SOF generation (for full speed bus)","Host: Delay packet(s) until after SOF","Host: Delay packet(s) until after SOF","Host: Preable enable for LS device on FS hub","Host: Preable enable for LS device on FS hub","Host: Stop transaction","Host: Stop transaction","Host: Receive transaction (IN to host)","Host: Receive transaction (IN to host)","Host: Send transaction (OUT from host)","Host: Send transaction (OUT from host)","Host: Send Setup packet","Host: Send Setup packet","Host: Start transaction","Host: Start transaction","Device only: Can be set to ignore the buffer control …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Device only: Used in conjunction with <code>EP_ABORT</code>. Set once …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","interrupt endpoint control register","","Host: Enable interrupt endpoint 1 -> 15","Host: Enable interrupt endpoint 1 -> 15","Set the SOF (Start of Frame) frame number in the host …","","","","Main control register","","Reduced timings for simulation","Reduced timings for simulation","Device mode = 0, Host mode = 1","Device mode = 0, Host mode = 1","Enable controller","Enable controller","SIE status register","","Data Sequence Error. The device can raise a sequence …","Data Sequence Error. The device can raise a sequence …","ACK received. Raised by both host and device.","ACK received. Raised by both host and device.","Host: STALL received","Host: STALL received","Host: NAK received","Host: NAK received","RX timeout is raised by both the host and device if an …","RX timeout is raised by both the host and device if an …","RX overflow is raised by the Serial RX engine if the …","RX overflow is raised by the Serial RX engine if the …","Bit Stuff Error. Raised by the Serial RX engine.","Bit Stuff Error. Raised by the Serial RX engine.","CRC Error. Raised by the Serial RX engine.","CRC Error. Raised by the Serial RX engine.","Device: bus reset received","Device: bus reset received","Transaction complete. Raised by device if: * An IN or OUT …","Transaction complete. Raised by device if: * An IN or OUT …","Device: Setup packet received","Device: Setup packet received","Device: connected","Device: connected","Host: Device has initiated a remote resume. Device: host …","Host: Device has initiated a remote resume. Device: host …","VBUS over current detected","VBUS over current detected","Host: device speed. Disconnected = 00, LS = 01, FS = 10","Host: device speed. Disconnected = 00, LS = 01, FS = 10","Bus in suspended state. Valid for device and host. Host …","Bus in suspended state. Valid for device and host. Host …","USB bus line state","USB bus line state","Device: VBUS Detected","Device: VBUS Detected","Device: bits are set when the <code>IRQ_ON_NAK</code> or <code>IRQ_ON_STALL</code> …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Overrides for the power signals in the event that the …","","","","","","","","","","","","","","USB FS/LS controller device registers","","Device address and endpoint control","Interrupt endpoint 1. Only valid for HOST mode.","Interrupt endpoint 2. Only valid for HOST mode.","Interrupt endpoint 3. Only valid for HOST mode.","Interrupt endpoint 4. Only valid for HOST mode.","Interrupt endpoint 5. Only valid for HOST mode.","Interrupt endpoint 6. Only valid for HOST mode.","Interrupt endpoint 7. Only valid for HOST mode.","Interrupt endpoint 8. Only valid for HOST mode.","Interrupt endpoint 9. Only valid for HOST mode.","Interrupt endpoint 10. Only valid for HOST mode.","Interrupt endpoint 11. Only valid for HOST mode.","Interrupt endpoint 12. Only valid for HOST mode.","Interrupt endpoint 13. Only valid for HOST mode.","Interrupt endpoint 14. Only valid for HOST mode.","Interrupt endpoint 15. Only valid for HOST mode.","Main control register","Set the SOF (Start of Frame) frame number in the host …","Read the last SOF (Start of Frame) frame number seen. In …","SIE control register","SIE status register","interrupt endpoint control register","Buffer status register. A bit set here indicates that a …","Which of the double buffers should be handled. Only valid …","Device only: Can be set to ignore the buffer control …","Device only: Used in conjunction with <code>EP_ABORT</code>. Set once …","Device: this bit must be set in conjunction with the <code>STALL</code>…","Used by the host controller. Sets the wait time in …","Device: bits are set when the <code>IRQ_ON_NAK</code> or <code>IRQ_ON_STALL</code> …","Where to connect the USB controller. Should be to_phy by …","Overrides for the power signals in the event that the …","This register allows for direct control of the USB phy. …","Override enable for each control in usbphy_direct","Used to adjust trim values of USB phy pull down resistors.","Raw Interrupts","Interrupt Enable","Interrupt Force","Interrupt status after masking & forcing","","","Voltage regulator control and status","","regulation status 0=not in regulation, 1=in regulation","regulation status 0=not in regulation, 1=in regulation","output voltage select 0000 to 0101 - 0.80V 0110 - 0.85V …","output voltage select 0000 to 0101 - 0.80V 0110 - 0.85V …","high impedance mode select 0=not in high impedance mode, …","high impedance mode select 0=not in high impedance mode, …","enable 0=not enabled, 1=enabled","enable 0=not enabled, 1=enabled","brown-out detection control","","threshold select 0000 - 0.473V 0001 - 0.516V 0010 - …","threshold select 0000 - 0.473V 0001 - 0.516V 0010 - …","enable 0=not enabled, 1=enabled","enable 0=not enabled, 1=enabled","Chip reset control and status","","This is set by psm_restart from the debugger. Its purpose …","This is set by psm_restart from the debugger. Its purpose …","Last reset was from the debug port","Last reset was from the debug port","Last reset was from the RUN pin","Last reset was from the RUN pin","Last reset was from the power-on reset or brown-out …","Last reset was from the power-on reset or brown-out …","control and status for on-chip voltage regulator and chip …","","Voltage regulator control and status","brown-out detection control","Chip reset control and status","","","Load the watchdog timer. The maximum setting is 0xffffff …","","","","Watchdog control The rst_wdsel register determines which …","","Trigger a watchdog reset","Trigger a watchdog reset","When not enabled the watchdog timer is paused","When not enabled the watchdog timer is paused","Pause the watchdog timer when processor 1 is in debug mode","Pause the watchdog timer when processor 1 is in debug mode","Pause the watchdog timer when processor 0 is in debug mode","Pause the watchdog timer when processor 0 is in debug mode","Pause the watchdog timer when JTAG is accessing the bus …","Pause the watchdog timer when JTAG is accessing the bus …","Indicates the number of ticks / 2 (see errata RP2040-E1) …","Indicates the number of ticks / 2 (see errata RP2040-E1) …","Controls the tick generator","","Count down timer: the remaining number clk_tick cycles …","Count down timer: the remaining number clk_tick cycles …","Is the tick generator running?","Is the tick generator running?","start / stop tick generation","start / stop tick generation","Total number of clk_tick cycles before the next tick.","Total number of clk_tick cycles before the next tick.","Logs the reason for the last reset. Both bits are zero …","","","","","","","","Watchdog control The rst_wdsel register determines which …","Load the watchdog timer. The maximum setting is 0xffffff …","Logs the reason for the last reset. Both bits are zero …","Scratch register. Information persists through soft reset …","Scratch register. Information persists through soft reset …","Scratch register. Information persists through soft reset …","Scratch register. Information persists through soft reset …","Scratch register. Information persists through soft reset …","Scratch register. Information persists through soft reset …","Scratch register. Information persists through soft reset …","Scratch register. Information persists through soft reset …","Controls the tick generator","","","Cache control","","When 1, the cache memories are powered down. They retain …","When 1, the cache memories are powered down. They retain …","When 1, writes to any alias other than 0x0 (caching, …","When 1, writes to any alias other than 0x0 (caching, …","When 1, enable the cache. When the cache is disabled, all …","When 1, enable the cache. When the cache is disabled, all …","FIFO stream address","","The address of the next word to be streamed from flash to …","The address of the next word to be streamed from flash to …","Cache Flush control","","Write 1 to flush the cache. This clears the tag memory, …","Write 1 to flush the cache. This clears the tag memory, …","FIFO stream control","","Write a nonzero value to start a streaming read. This …","Write a nonzero value to start a streaming read. This …","Cache Status","","When 1, indicates the XIP streaming FIFO is completely …","When 1, indicates the XIP streaming FIFO is completely …","When 1, indicates the XIP streaming FIFO is completely …","When 1, indicates the XIP streaming FIFO is completely …","Reads as 0 while a cache flush is in progress, and 1 …","Reads as 0 while a cache flush is in progress, and 1 …","QSPI flash execute-in-place block","","Cache control","Cache Flush control","Cache Status","Cache Hit counter A 32 bit saturating counter that …","Cache Access counter A 32 bit saturating counter that …","FIFO stream address","FIFO stream control","FIFO stream data Streamed data is buffered here, for …","","","Baud rate","","SSI clock divider","SSI clock divider","RX FIFO threshold level","","Receive FIFO threshold","Receive FIFO threshold","RX sample delay","","RXD sample delay (in SCLK cycles)","RXD sample delay (in SCLK cycles)","RX FIFO underflow interrupt clear","","Clear-on-read receive FIFO underflow interrupt","Clear-on-read receive FIFO underflow interrupt","RX FIFO level","","Receive FIFO level","Receive FIFO level","TX drive edge","","TXD drive edge","TXD drive edge","Master Control register 1","","Number of data frames","Number of data frames","TX FIFO threshold level","","Transmit FIFO threshold","Transmit FIFO threshold","SSI Enable","","SSI enable","SSI enable","TX FIFO level","","Transmit FIFO level","Transmit FIFO level","DMA TX data level","","Transmit data watermark level","Transmit data watermark level","Raw interrupt status","","Multi-master contention raw interrupt status","Multi-master contention raw interrupt status","Receive FIFO full raw interrupt status","Receive FIFO full raw interrupt status","Receive FIFO overflow raw interrupt status","Receive FIFO overflow raw interrupt status","Receive FIFO underflow raw interrupt status","Receive FIFO underflow raw interrupt status","Transmit FIFO overflow raw interrupt status","Transmit FIFO overflow raw interrupt status","Transmit FIFO empty raw interrupt status","Transmit FIFO empty raw interrupt status","Interrupt clear","","Clear-on-read all active interrupts","Clear-on-read all active interrupts","Interrupt status","","Multi-master contention interrupt status","Multi-master contention interrupt status","Receive FIFO full interrupt status","Receive FIFO full interrupt status","Receive FIFO overflow interrupt status","Receive FIFO overflow interrupt status","Receive FIFO underflow interrupt status","Receive FIFO underflow interrupt status","Transmit FIFO overflow interrupt status","Transmit FIFO overflow interrupt status","Transmit FIFO empty interrupt status","Transmit FIFO empty interrupt status","DMA control","","Transmit DMA enable","Transmit DMA enable","Receive DMA enable","Receive DMA enable","TX FIFO overflow interrupt clear","","Clear-on-read transmit FIFO overflow interrupt","Clear-on-read transmit FIFO overflow interrupt","DMA RX data level","","Receive data watermark level (DMARDLR+1)","Receive data watermark level (DMARDLR+1)","Interrupt mask","","Multi-master contention interrupt mask","Multi-master contention interrupt mask","Receive FIFO full interrupt mask","Receive FIFO full interrupt mask","Receive FIFO overflow interrupt mask","Receive FIFO overflow interrupt mask","Receive FIFO underflow interrupt mask","Receive FIFO underflow interrupt mask","Transmit FIFO overflow interrupt mask","Transmit FIFO overflow interrupt mask","Transmit FIFO empty interrupt mask","Transmit FIFO empty interrupt mask","Control register 0","","Slave select toggle enable","Slave select toggle enable","SPI frame format","SPI frame format","Data frame size in 32b transfer mode Value of n -> n+1 …","Data frame size in 32b transfer mode Value of n -> n+1 …","Control frame size Value of n -> n+1 clocks per frame.","Control frame size Value of n -> n+1 clocks per frame.","Shift register loop (test mode)","Shift register loop (test mode)","Slave output enable","Slave output enable","Transfer mode","Transfer mode","Serial clock polarity","Serial clock polarity","Serial clock phase","Serial clock phase","Frame format","Frame format","Data frame size","Data frame size","Microwire Control","","Microwire handshaking","Microwire handshaking","Microwire control","Microwire control","Microwire transfer mode","Microwire transfer mode","Multi-master interrupt clear","","Clear-on-read multi-master contention interrupt","Clear-on-read multi-master contention interrupt","Slave enable","","For each bit: 0 -> slave not selected 1 -> slave selected","For each bit: 0 -> slave not selected 1 -> slave selected","RX FIFO overflow interrupt clear","","Clear-on-read receive FIFO overflow interrupt","Clear-on-read receive FIFO overflow interrupt","SPI control","","SPI Command to send in XIP mode (INST_L = 8-bit) or to …","SPI Command to send in XIP mode (INST_L = 8-bit) or to …","Read data strobe enable","Read data strobe enable","Instruction DDR transfer enable","Instruction DDR transfer enable","SPI DDR transfer enable","SPI DDR transfer enable","Wait cycles between control frame transmit and data …","Wait cycles between control frame transmit and data …","Instruction length (0/4/8/16b)","Instruction length (0/4/8/16b)","Address length (0b-60b in 4b increments)","Address length (0b-60b in 4b increments)","Address and instruction transfer format","Address and instruction transfer format","Status register","","Data collision error","Data collision error","Transmission error","Transmission error","Receive FIFO full","Receive FIFO full","Receive FIFO not empty","Receive FIFO not empty","Transmit FIFO empty","Transmit FIFO empty","Transmit FIFO not full","Transmit FIFO not full","SSI busy flag","SSI busy flag","","","","Standard 1-bit SPI frame format; 1 bit per SCK, …","Dual-SPI frame format; two bits per SCK, half-duplex","Quad-SPI frame format; four bits per SCK, half-duplex","","","Command and address both in standard SPI frame format","Command in standard SPI format, address in format …","Command and address both in format specified by FRF (e.g. …","","","No instruction","4-bit instruction","8-bit instruction","16-bit instruction","","","Both transmit and receive","Transmit only (not for FRF == 0, standard SPI mode)","Receive only (not for FRF == 0, standard SPI mode)","EEPROM read mode (TX then RX; RX starts after control …","DW_apb_ssi has the following features: * APB interface …","","Control register 0","Master Control register 1","SSI Enable","Microwire Control","Slave enable","Baud rate","TX FIFO threshold level","RX FIFO threshold level","TX FIFO level","RX FIFO level","Status register","Interrupt mask","Interrupt status","Raw interrupt status","TX FIFO overflow interrupt clear","RX FIFO overflow interrupt clear","RX FIFO underflow interrupt clear","Multi-master interrupt clear","Interrupt clear","DMA control","DMA TX data level","DMA RX data level","Identification register","Version ID","Data Register 0 (of 36)","RX sample delay","SPI control","TX drive edge","","","Controls the startup delay","","Multiplies the startup_delay by 4. This is of little …","Multiplies the startup_delay by 4. This is of little …","in multiples of 256*xtal_period","in multiples of 256*xtal_period","A down counter running at the xosc frequency which counts …","","","","Crystal Oscillator Control","","On power-up this field is initialised to DISABLE and the …","On power-up this field is initialised to DISABLE and the …","Frequency range. This resets to 0xAA0 and cannot be …","Frequency range. This resets to 0xAA0 and cannot be …","Crystal Oscillator Status","","Oscillator is running and stable","Oscillator is running and stable","An invalid value has been written to CTRL_ENABLE or …","An invalid value has been written to CTRL_ENABLE or …","Oscillator is enabled but not necessarily running and …","Oscillator is enabled but not necessarily running and …","The current frequency range setting, always reads 0","The current frequency range setting, always reads 0","","","","","","","","","","","","","","","","","","Controls the crystal oscillator","","Crystal Oscillator Control","Crystal Oscillator Status","Crystal Oscillator pause control This is used to save …","Controls the startup delay","A down counter running at the xosc frequency which counts …","","0 - TIMER_IRQ_0","1 - TIMER_IRQ_1","2 - TIMER_IRQ_2","3 - TIMER_IRQ_3","4 - PWM_IRQ_WRAP","5 - USBCTRL_IRQ","6 - XIP_IRQ","7 - PIO0_IRQ_0","8 - PIO0_IRQ_1","9 - PIO1_IRQ_0","10 - PIO1_IRQ_1","11 - DMA_IRQ_0","12 - DMA_IRQ_1","13 - IO_IRQ_BANK0","14 - IO_IRQ_QSPI","15 - SIO_IRQ_PROC0","16 - SIO_IRQ_PROC1","17 - CLOCKS_IRQ","18 - SPI0_IRQ","19 - SPI1_IRQ","20 - UART0_IRQ","21 - UART1_IRQ","22 - ADC_IRQ_FIFO","23 - I2C0_IRQ","24 - I2C1_IRQ","25 - RTC_IRQ","QSPI flash execute-in-place block","DW_apb_ssi has the following features: * APB interface …","","Register block for various chip control signals","","","","","","","","Controls the crystal oscillator","","","Register block for busfabric control signals and …","","","","","DW_apb_i2c address block","","Control and data interface to SAR ADC","Simple PWM","Controls time and alarms time is a 64 bit value …","","Register block to control RTC","","control and status for on-chip voltage regulator and chip …","Testbench manager. Allows the programmer to know what …","DMA with separate read and write masters","USB FS/LS controller device registers","Programmable IO block","","Single-cycle IO block Provides core-local and inter-core …","Number available in the NVIC for configuring priority","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","",""],"i":[0,0,0,1,1,1,1,1,0,2,2,2,0,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,0,4,4,4,0,5,5,5,5,5,5,5,5,5,5,5,5,5,5,5,5,5,5,5,5,5,0,6,6,6,6,6,0,7,7,7,7,7,7,7,7,7,7,0,0,0,8,8,8,8,8,8,8,8,8,0,9,9,9,0,10,10,10,0,11,11,11,0,12,12,12,12,12,0,0,0,13,13,13,13,13,13,13,13,13,13,13,13,13,13,13,13,13,13,13,13,13,13,13,13,13,13,13,13,13,13,13,0,14,14,14,0,15,15,15,0,16,16,16,0,17,17,17,17,17,17,17,17,17,17,17,17,17,0,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,0,19,19,19,19,19,19,19,19,19,19,19,0,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,0,21,21,21,0,22,22,22,0,23,23,23,23,23,23,23,23,23,23,23,0,24,24,24,24,24,0,25,25,25,25,25,0,26,26,26,26,26,26,26,0,27,27,27,27,27,0,28,28,28,28,28,28,28,28,28,28,28,28,28,0,29,29,29,29,29,29,29,29,29,29,29,29,29,29,29,29,29,29,29,29,29,29,29,29,29,29,29,29,29,29,29,0,30,30,30,0,31,31,31,31,31,0,32,32,32,32,32,32,32,32,32,0,33,33,33,33,33,0,34,34,34,0,35,35,35,35,35,0,36,36,36,36,36,36,36,36,36,36,36,36,36,0,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,37,0,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,38,0,39,39,39,39,39,39,39,39,39,39,39,0,40,40,40,40,40,40,40,40,40,40,40,40,40,0,41,41,41,0,42,42,42,0,43,43,43,0,44,44,44,44,44,0,45,45,45,0,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,0,47,47,47,47,47,0,48,48,48,48,48,0,0,49,49,49,49,49,49,49,49,49,49,49,49,0,50,50,50,50,50,50,50,50,50,50,50,50,50,50,50,0,51,51,51,0,52,52,52,52,52,52,52,52,52,52,52,52,0,53,53,53,53,53,53,53,53,0,54,54,54,54,54,54,54,54,54,54,54,54,0,55,55,55,55,55,55,55,0,56,56,56,56,56,56,56,56,56,56,56,56,0,57,57,57,57,57,57,57,0,58,58,58,58,0,59,59,59,59,59,59,59,0,60,60,60,60,0,61,61,61,61,61,61,61,0,62,62,62,62,62,62,62,62,62,62,62,62,62,62,62,62,62,62,62,62,62,62,62,62,62,62,62,62,62,62,62,62,62,62,62,62,62,62,62,62,62,62,62,62,62,62,62,62,62,62,0,0,0,63,63,63,63,63,63,63,0,64,64,64,0,65,65,65,0,66,66,66,0,67,67,67,0,68,68,68,68,68,68,68,68,68,68,68,68,68,0,69,69,69,0,70,70,70,70,70,0,71,71,71,0,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,0,73,73,73,0,74,74,74,0,75,75,75,0,76,76,76,0,77,77,77,0,0,78,78,78,78,78,78,78,0,79,79,79,79,79,79,0,80,80,80,80,0,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,0,82,82,82,82,82,82,82,82,82,82,82,82,82,82,82,82,82,82,82,0,0,0,0,0,0,0,0,83,83,83,83,83,83,0,0,0,84,84,84,0,85,85,85,0,86,86,86,86,86,86,86,86,86,86,86,86,86,86,86,86,86,86,86,86,86,86,86,86,86,86,86,86,86,0,87,87,87,0,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,0,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,0,90,90,90,0,91,91,91,0,92,92,92,92,92,92,92,92,92,92,92,92,92,92,92,92,92,0,93,93,93,0,94,94,94,0,95,95,95,0,96,96,96,0,97,97,97,97,97,0,98,98,98,98,98,98,98,98,98,98,98,98,98,98,98,0,99,99,99,99,99,99,99,0,100,100,100,0,101,101,101,0,102,102,102,102,102,102,102,102,102,102,102,102,102,102,102,102,102,102,102,102,102,102,102,102,102,102,102,102,102,0,103,103,103,103,103,103,103,0,104,104,104,0,105,105,105,0,106,106,106,0,107,107,107,107,107,0,108,108,108,0,109,109,109,0,110,110,110,110,110,110,110,0,111,111,111,0,112,112,112,0,113,113,113,0,114,114,114,114,114,114,114,114,114,114,114,0,115,115,115,0,116,116,116,0,117,117,117,0,118,118,118,0,119,119,119,0,120,120,120,0,121,121,121,0,122,122,122,0,123,123,123,123,123,123,123,123,123,123,123,123,123,123,123,123,123,123,123,123,123,0,0,124,124,124,124,0,125,125,125,125,125,125,125,125,125,125,125,125,125,125,125,125,125,125,125,125,125,125,125,125,125,125,125,125,125,125,125,125,125,125,125,125,125,125,125,125,125,125,125,0,0,0,126,126,126,126,126,126,126,126,126,126,126,126,126,126,126,126,126,0,127,127,127,127,127,127,127,127,127,0,128,128,128,128,128,128,128,128,128,128,128,0,0,129,129,129,129,129,129,129,129,129,129,129,0,130,130,130,130,130,130,130,130,130,130,130,0,131,131,131,131,131,0,132,132,132,132,132,132,132,132,132,132,132,0,133,133,133,133,133,133,133,133,133,133,133,0,134,134,134,134,134,134,134,134,134,134,134,0,135,135,135,135,135,135,135,135,135,135,135,0,136,136,136,136,136,136,136,136,136,136,136,0,137,137,137,137,137,137,137,137,137,137,137,0,138,138,138,138,138,138,138,138,138,138,138,0,139,139,139,139,139,0,140,140,140,140,140,0,141,141,141,141,141,141,141,141,141,141,141,0,142,142,142,142,142,142,142,142,142,142,0,143,143,143,143,143,143,143,143,143,143,143,0,144,144,144,144,144,144,144,144,144,144,144,0,145,145,145,145,145,145,145,145,145,145,0,146,146,146,146,146,146,146,146,146,146,0,147,147,147,147,147,147,147,147,147,147,0,148,148,148,148,148,148,148,148,148,148,148,0,149,149,149,149,149,149,149,149,149,149,0,150,150,150,150,150,150,150,150,150,150,150,0,151,151,151,151,151,151,151,151,151,151,151,0,152,152,152,152,152,152,152,152,152,152,152,0,153,153,153,153,153,153,153,153,153,153,153,0,154,154,154,154,154,154,154,154,154,154,0,155,155,155,155,155,155,155,155,155,155,155,0,156,156,156,156,156,156,156,156,156,156,0,157,157,157,157,157,157,157,157,157,157,0,158,158,158,158,158,158,158,158,158,158,0,159,159,159,159,159,159,159,159,159,159,159,0,160,160,160,160,160,160,160,160,160,160,160,0,161,161,161,161,161,0,162,162,162,162,162,162,162,162,162,162,162,0,163,163,163,163,0,164,164,164,164,164,0,165,165,165,0,0,0,166,166,166,166,166,166,166,166,166,166,166,166,166,166,166,0,167,167,167,0,0,168,168,168,0,169,169,169,169,169,0,170,170,170,0,0,0,171,171,171,171,171,171,171,171,171,171,171,171,171,171,171,171,171,0,172,172,172,172,172,172,172,0,173,173,173,173,173,173,173,173,173,0,174,174,174,174,174,174,174,174,174,174,174,174,174,174,174,0,175,175,175,0,176,176,176,176,176,176,176,176,176,176,176,176,176,176,176,176,176,176,176,176,176,176,176,176,176,0,177,177,177,0,178,178,178,0,179,179,179,179,179,179,179,179,179,179,179,179,179,179,179,179,179,179,179,179,179,179,179,0,180,180,180,180,180,180,180,180,180,0,181,181,181,0,182,182,182,0,183,183,183,183,183,183,183,183,183,183,183,183,183,183,183,183,183,0,184,184,184,184,184,184,184,0,185,185,185,185,185,0,0,186,186,186,0,187,187,187,187,187,187,187,187,187,187,187,187,187,187,187,187,187,0,188,188,188,188,188,188,188,0,189,189,189,189,0,0,0,190,190,190,190,190,190,190,190,190,0,191,191,191,191,191,191,191,0,192,192,192,192,192,0,193,193,193,0,194,194,194,194,194,0,0,0,195,195,195,195,195,195,195,195,195,195,195,195,195,195,195,195,195,195,195,195,195,195,195,195,195,195,195,195,195,195,195,195,195,195,195,0,196,196,196,196,196,196,196,196,196,196,196,196,196,196,196,196,196,196,196,196,196,196,196,196,196,196,196,196,196,196,196,196,196,196,196,0,197,197,197,197,197,197,197,197,197,197,197,197,197,197,197,197,197,197,197,197,197,197,197,197,197,197,197,197,197,197,197,197,197,197,197,0,198,198,198,198,198,198,198,198,198,198,198,198,198,198,198,198,198,198,198,198,198,198,198,198,198,198,198,198,198,198,198,198,198,198,198,0,199,199,199,199,199,0,0,0,200,200,200,200,200,0,201,201,201,201,201,0,202,202,202,202,202,0,203,203,203,203,203,203,203,203,203,203,203,203,203,203,203,203,203,0,204,204,204,204,204,204,204,204,204,204,204,204,204,204,204,0,205,205,205,205,205,0,206,206,206,206,206,206,206,206,206,206,206,206,206,206,206,0,207,207,207,207,207,0,208,208,208,208,208,208,208,208,208,208,208,208,208,208,208,0,209,209,209,0,210,210,210,210,210,0,211,211,211,0,212,212,212,0,213,213,213,213,213,0,214,214,214,0,215,215,215,0,216,216,216,0,217,217,217,217,217,0,218,218,218,0,219,219,219,219,219,0,220,220,220,220,220,0,221,221,221,0,222,222,222,0,223,223,223,0,224,224,224,224,224,224,224,224,224,224,224,224,224,224,224,0,225,225,225,225,225,225,225,225,225,225,225,225,225,225,225,225,225,0,226,226,226,0,227,227,227,227,227,227,227,227,227,227,227,227,227,227,227,227,227,0,228,228,228,228,228,0,229,229,229,229,229,0,230,230,230,230,230,0,231,231,231,231,231,0,232,232,232,232,232,232,232,232,232,232,232,232,232,232,232,232,232,0,233,233,233,0,234,234,234,0,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,0,236,236,236,236,236,236,236,236,236,236,236,236,236,236,236,236,236,0,237,237,237,0,238,238,238,238,238,238,238,238,238,238,238,238,238,238,238,0,239,239,239,0,240,240,240,240,240,240,240,240,240,240,240,240,240,240,240,0,241,241,241,241,241,0,242,242,242,0,243,243,243,243,243,0,244,244,244,244,244,244,244,244,244,244,244,244,244,244,244,0,0,245,245,245,245,245,0,246,246,246,246,246,246,246,246,246,246,246,246,246,246,246,246,246,246,246,246,246,246,246,246,246,246,246,246,246,246,246,246,246,246,246,246,246,246,246,246,246,246,246,246,246,246,0,0,0,247,247,247,247,247,247,247,247,247,247,247,247,247,247,247,247,247,247,247,247,247,247,247,247,247,247,247,247,247,247,247,247,247,247,247,247,247,247,247,247,247,247,247,247,247,247,247,247,247,247,247,0,248,248,248,248,248,248,248,248,248,248,248,248,248,248,248,248,248,248,248,248,248,248,248,248,248,248,248,248,248,248,248,248,248,248,248,248,248,248,248,248,248,248,248,248,248,248,248,248,248,248,248,0,249,249,249,249,0,0,0,250,250,250,250,250,250,250,250,250,250,250,0,251,251,251,251,251,251,251,251,251,0,252,252,252,0,253,253,253,253,253,253,253,253,253,253,253,0,254,254,254,0,255,255,255,255,255,255,255,255,255,0,256,256,256,0,257,257,257,257,257,0,0,258,258,258,258,258,0,259,259,0,260,260,0,261,261,261,0,262,262,262,262,262,262,262,262,262,262,0,0,0,263,263,263,263,263,263,263,0,264,264,264,264,264,264,264,264,264,0,265,265,265,0,266,266,266,266,266,266,266,266,266,266,266,266,266,266,266,266,266,0,267,267,267,267,267,267,267,267,267,0,268,268,268,268,268,268,268,268,268,268,268,268,268,268,268,268,268,0,269,269,269,269,269,269,269,0,270,270,270,0,271,271,271,271,271,271,271,271,271,0,272,272,272,272,272,272,272,272,272,272,272,272,272,0,0,0,273,273,273,273,273,273,273,273,273,0,274,274,274,0,275,275,275,275,275,275,275,275,275,275,275,275,275,275,275,275,275,275,275,275,275,275,275,275,275,0,276,276,276,276,276,0,277,277,277,277,277,277,277,277,277,277,277,277,277,277,277,277,277,0,278,278,278,278,278,278,278,278,278,278,278,278,278,278,278,278,278,0,279,279,279,0,280,280,280,280,280,280,280,280,280,280,280,280,280,280,280,280,280,280,280,280,280,280,280,280,280,0,281,281,281,0,282,282,282,0,283,283,283,283,283,0,284,284,284,284,0,285,285,285,285,285,285,285,285,0,286,286,286,286,286,286,286,286,286,286,286,286,286,286,286,286,286,0,287,287,287,287,287,287,287,287,287,287,0,0,0,288,288,288,288,288,288,288,288,288,0,289,289,289,0,290,290,290,0,291,291,291,291,291,291,291,291,291,291,291,0,292,292,292,292,292,0,293,293,293,0,294,294,294,294,294,0,295,295,295,295,295,295,295,295,295,295,295,0,296,296,296,0,297,297,297,0,298,298,298,298,298,298,298,298,298,0,299,299,299,299,299,299,299,299,299,0,300,300,300,0,301,301,301,301,301,301,301,301,301,0,302,302,302,0,303,303,303,303,303,0,304,304,304,304,304,0,305,305,305,0,306,306,306,306,306,306,306,306,306,306,306,306,306,306,306,306,306,306,306,0,0,0,307,307,307,0,308,308,308,308,308,308,308,308,308,308,308,308,308,308,308,308,308,0,309,309,309,0,310,310,310,310,310,310,310,310,310,310,310,310,310,310,310,310,310,0,311,311,311,311,311,311,311,311,311,0,312,312,312,312,312,312,312,312,0,0,0,313,313,313,313,313,313,313,0,314,314,314,314,314,0,315,315,315,315,0,0,0,316,316,316,316,316,0,317,317,0,0,0,318,318,318,318,318,318,318,318,318,0,319,319,319,0,320,320,320,0,321,321,321,321,321,0,322,322,322,322,322,322,322,322,322,0,323,323,323,323,323,323,323,323,323,0,324,324,324,324,324,324,324,324,324,0,325,325,325,325,325,325,325,325,325,325,325,325,325,325,325,325,325,325,0,0,0,326,326,326,326,326,0,327,327,327,0,328,328,328,328,328,328,328,328,328,328,328,328,328,328,328,328,328,328,328,328,328,328,328,0,329,329,329,0,330,330,330,330,330,330,330,330,330,330,330,330,330,330,330,330,330,330,330,330,330,330,330,0,331,331,331,331,331,0,332,332,332,0,333,333,333,333,333,333,333,0,334,334,334,0,335,335,335,0,336,336,336,336,336,336,336,336,336,336,336,336,336,336,336,0,337,337,337,337,337,337,337,337,337,337,337,337,337,337,337,337,337,337,337,337,337,337,337,337,337,0,338,338,338,338,338,338,338,338,338,338,338,338,338,338,338,338,338,338,338,0,339,339,339,339,339,339,339,339,339,339,339,339,339,339,339,339,339,339,339,339,339,339,339,0,340,340,340,0,341,341,341,0,342,342,342,342,342,342,342,342,342,0,343,343,343,0,344,344,344,344,344,344,344,344,344,344,344,344,344,344,344,344,344,344,344,344,344,344,344,0,345,345,345,345,345,345,345,345,345,345,345,0,346,346,346,0,347,347,347,347,347,0,348,348,348,348,348,348,348,348,348,348,348,348,348,348,348,348,348,348,348,348,348,348,348,0,0,0,349,349,349,349,349,349,349,349,349,349,349,349,349,349,349,349,349,349,349,349,349,349,349,349,349,349,349,349,349,349,349,349,349,349,349,349,349,349,349,349,349,349,349,0,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,0,351,351,351,351,351,351,351,351,351,0,352,352,352,0,353,353,353,353,353,353,353,353,353,0,354,354,354,354,354,0,355,355,355,355,355,0,356,356,356,356,356,356,356,356,356,356,356,356,356,356,356,356,356,356,356,356,356,356,356,356,356,356,356,356,356,356,356,356,356,356,356,356,356,356,356,356,356,0,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,357,0,358,358,358,358,358,0,359,359,359,359,359,0,360,360,360,360,360,360,360,360,360,360,360,360,360,360,360,360,360,360,360,360,360,360,360,360,360,360,360,360,360,0,361,361,361,361,361,361,361,361,361,361,361,361,361,361,361,361,361,361,361,361,361,361,361,361,361,361,361,361,361,361,361,361,361,361,361,361,361,361,361,361,361,361,361,361,361,361,361,361,361,0,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,362,0,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,363,0,364,364,364,0,365,365,365,0,366,366,366,366,366,366,366,0,367,367,367,367,367,367,367,367,367,367,367,367,367,367,367,367,367,367,367,367,367,367,367,367,367,367,367,367,367,367,367,367,367,367,367,367,367,0,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,368,0,369,369,369,369,369,369,369,369,369,369,369,369,369,0,370,370,370,370,370,370,370,370,370,370,370,370,370,370,370,370,370,370,370,370,370,370,370,370,370,370,370,370,370,370,370,370,370,370,370,370,370,370,370,0,0,0,371,371,371,371,371,371,371,371,371,0,372,372,372,372,372,0,373,373,373,373,373,373,373,373,373,0,374,374,374,374,0,0,0,375,375,375,0,376,376,376,376,376,376,376,376,376,376,376,376,376,0,377,377,377,377,377,377,377,377,377,0,378,378,378,378,378,0,379,379,379,379,379,379,379,379,379,379,379,379,379,0,0,0,380,380,380,380,380,380,380,0,381,381,381,0,382,382,382,0,383,383,383,0,384,384,384,384,384,384,384,0,385,385,385,385,385,385,385,385,385,0,0,0,386,386,386,0,387,387,387,0,388,388,388,0,389,389,389,0,390,390,390,0,391,391,391,0,392,392,392,0,393,393,393,0,394,394,394,0,395,395,395,0,396,396,396,0,397,397,397,397,397,397,397,397,397,397,397,397,397,0,398,398,398,0,399,399,399,399,399,399,399,399,399,399,399,399,399,0,400,400,400,400,400,0,401,401,401,0,402,402,402,0,403,403,403,403,403,403,403,403,403,403,403,403,403,0,404,404,404,404,404,404,404,404,404,404,404,404,404,404,404,404,404,404,404,404,404,404,404,0,405,405,405,405,405,405,405,0,406,406,406,0,407,407,407,0,408,408,408,0,409,409,409,409,409,409,409,409,409,409,409,409,409,409,409,409,409,0,410,410,410,410,410,410,410,410,410,410,410,410,410,410,410,0,0,411,411,411,411,0,412,412,412,412,0,413,413,413,413,413,0,414,414,414,414,414,0,415,415,415,415,415,415,415,415,415,415,415,415,415,415,415,415,415,415,415,415,415,415,415,415,415,415,415,415,415,0,0,0,416,416,416,416,416,0,417,417,417,0,418,418,418,418,418,0,419,419,419,419,419,419,419,419,419,0,0,420,420,420,0,421,421,421,421,421,0,422,422,422,422,422,0,423,423,423,423,423,423,0,424,424,424,424,424,424,424,424,424,424,424,424,424,424,424,424,424,424,424,424,424,424,424,424,424,424,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,1,1,1,1,1,2,2,2,2,2,2,2,3,3,3,3,3,3,3,4,4,4,4,4,4,4,5,5,5,5,5,5,5,6,6,6,6,6,6,6,7,7,7,7,7,7,7,8,8,8,8,8,8,8,9,9,9,9,9,9,9,10,10,10,10,10,10,10,11,11,11,11,11,11,11,12,12,12,12,12,12,12,13,13,13,13,13,13,13,14,14,14,14,14,14,14,15,15,15,15,15,15,15,16,16,16,16,16,16,16,17,17,17,17,17,17,17,18,18,18,18,18,18,18,19,19,19,19,19,19,19,20,20,20,20,20,20,20,21,21,21,21,21,21,21,22,22,22,22,22,22,22,23,23,23,23,23,23,23,24,24,24,24,24,24,24,25,25,25,25,25,25,25,26,26,26,26,26,26,26,27,27,27,27,27,27,27,28,28,28,28,28,28,28,29,29,29,29,29,29,29,30,30,30,30,30,30,30,31,31,31,31,31,31,31,32,32,32,32,32,32,32,33,33,33,33,33,33,33,34,34,34,34,34,34,34,35,35,35,35,35,35,35,36,36,36,36,36,36,36,37,37,37,37,37,37,37,38,38,38,38,38,38,38,39,39,39,39,39,39,39,40,40,40,40,40,40,40,41,41,41,41,41,41,41,42,42,42,42,42,42,42,43,43,43,43,43,43,43,44,44,44,44,44,44,44,45,45,45,45,45,45,45,46,46,46,46,46,46,46,47,47,47,47,47,47,47,48,48,48,48,48,48,48,49,49,49,49,49,49,49,50,50,50,50,50,50,50,51,51,51,51,51,51,51,52,52,52,52,52,52,52,53,53,53,53,53,53,53,54,54,54,54,54,54,54,55,55,55,55,55,55,55,56,56,56,56,56,56,56,57,57,57,57,57,57,57,58,58,58,58,58,58,58,59,59,59,59,59,59,59,60,60,60,60,60,60,60,61,61,61,61,61,61,61,62,62,62,62,62,62,62,63,63,63,63,63,63,63,64,64,64,64,64,64,64,65,65,65,65,65,65,65,66,66,66,66,66,66,66,67,67,67,67,67,67,67,68,68,68,68,68,68,68,69,69,69,69,69,69,69,70,70,70,70,70,70,70,71,71,71,71,71,71,71,72,72,72,72,72,72,72,73,73,73,73,73,73,73,74,74,74,74,74,74,74,75,75,75,75,75,75,75,76,76,76,76,76,76,76,77,77,77,77,77,77,77,78,78,78,78,78,78,78,79,79,79,79,79,79,79,80,80,80,80,80,80,80,81,81,81,81,81,81,81,82,82,82,82,82,82,82,425,425,425,425,425,425,425,426,426,426,426,426,426,426,427,427,427,427,427,427,427,83,83,83,83,83,83,83,84,84,84,84,84,84,84,85,85,85,85,85,85,85,86,86,86,86,86,86,86,87,87,87,87,87,87,87,88,88,88,88,88,88,88,89,89,89,89,89,89,89,90,90,90,90,90,90,90,91,91,91,91,91,91,91,92,92,92,92,92,92,92,93,93,93,93,93,93,93,94,94,94,94,94,94,94,95,95,95,95,95,95,95,96,96,96,96,96,96,96,97,97,97,97,97,97,97,98,98,98,98,98,98,98,99,99,99,99,99,99,99,100,100,100,100,100,100,100,101,101,101,101,101,101,101,102,102,102,102,102,102,102,103,103,103,103,103,103,103,104,104,104,104,104,104,104,105,105,105,105,105,105,105,106,106,106,106,106,106,106,107,107,107,107,107,107,107,108,108,108,108,108,108,108,109,109,109,109,109,109,109,110,110,110,110,110,110,110,111,111,111,111,111,111,111,112,112,112,112,112,112,112,113,113,113,113,113,113,113,114,114,114,114,114,114,114,115,115,115,115,115,115,115,116,116,116,116,116,116,116,117,117,117,117,117,117,117,118,118,118,118,118,118,118,119,119,119,119,119,119,119,120,120,120,120,120,120,120,121,121,121,121,121,121,121,122,122,122,122,122,122,122,123,123,123,123,123,123,123,124,124,124,124,124,124,124,125,125,125,125,125,125,125,126,126,126,126,126,126,126,127,127,127,127,127,127,127,128,128,128,128,128,128,128,129,129,129,129,129,129,129,130,130,130,130,130,130,130,131,131,131,131,131,131,131,132,132,132,132,132,132,132,133,133,133,133,133,133,133,134,134,134,134,134,134,134,135,135,135,135,135,135,135,136,136,136,136,136,136,136,137,137,137,137,137,137,137,138,138,138,138,138,138,138,139,139,139,139,139,139,139,140,140,140,140,140,140,140,141,141,141,141,141,141,141,142,142,142,142,142,142,142,143,143,143,143,143,143,143,144,144,144,144,144,144,144,145,145,145,145,145,145,145,146,146,146,146,146,146,146,147,147,147,147,147,147,147,148,148,148,148,148,148,148,149,149,149,149,149,149,149,150,150,150,150,150,150,150,151,151,151,151,151,151,151,152,152,152,152,152,152,152,153,153,153,153,153,153,153,154,154,154,154,154,154,154,155,155,155,155,155,155,155,156,156,156,156,156,156,156,157,157,157,157,157,157,157,158,158,158,158,158,158,158,159,159,159,159,159,159,159,160,160,160,160,160,160,160,161,161,161,161,161,161,161,162,162,162,162,162,162,162,163,163,163,163,163,163,163,164,164,164,164,164,164,164,165,165,165,165,165,165,165,166,166,166,166,166,166,166,167,167,167,167,167,167,167,168,168,168,168,168,168,168,169,169,169,169,169,169,169,170,170,170,170,170,170,170,171,171,171,171,171,171,171,172,172,172,172,172,172,172,173,173,173,173,173,173,173,174,174,174,174,174,174,174,175,175,175,175,175,175,175,176,176,176,176,176,176,176,177,177,177,177,177,177,177,178,178,178,178,178,178,178,179,179,179,179,179,179,179,180,180,180,180,180,180,180,181,181,181,181,181,181,181,182,182,182,182,182,182,182,183,183,183,183,183,183,183,184,184,184,184,184,184,184,185,185,185,185,185,185,185,186,186,186,186,186,186,186,187,187,187,187,187,187,187,188,188,188,188,188,188,188,189,189,189,189,189,189,189,190,190,190,190,190,190,190,191,191,191,191,191,191,191,192,192,192,192,192,192,192,193,193,193,193,193,193,193,194,194,194,194,194,194,194,195,195,195,195,195,195,195,196,196,196,196,196,196,196,197,197,197,197,197,197,197,198,198,198,198,198,198,198,199,199,199,199,199,199,199,200,200,200,200,200,200,200,201,201,201,201,201,201,201,202,202,202,202,202,202,202,203,203,203,203,203,203,203,204,204,204,204,204,204,204,205,205,205,205,205,205,205,206,206,206,206,206,206,206,207,207,207,207,207,207,207,208,208,208,208,208,208,208,209,209,209,209,209,209,209,210,210,210,210,210,210,210,211,211,211,211,211,211,211,212,212,212,212,212,212,212,213,213,213,213,213,213,213,214,214,214,214,214,214,214,215,215,215,215,215,215,215,216,216,216,216,216,216,216,217,217,217,217,217,217,217,218,218,218,218,218,218,218,219,219,219,219,219,219,219,220,220,220,220,220,220,220,221,221,221,221,221,221,221,222,222,222,222,222,222,222,223,223,223,223,223,223,223,224,224,224,224,224,224,224,225,225,225,225,225,225,225,226,226,226,226,226,226,226,227,227,227,227,227,227,227,228,228,228,228,228,228,228,229,229,229,229,229,229,229,230,230,230,230,230,230,230,231,231,231,231,231,231,231,232,232,232,232,232,232,232,233,233,233,233,233,233,233,234,234,234,234,234,234,234,235,235,235,235,235,235,235,236,236,236,236,236,236,236,237,237,237,237,237,237,237,238,238,238,238,238,238,238,239,239,239,239,239,239,239,240,240,240,240,240,240,240,241,241,241,241,241,241,241,242,242,242,242,242,242,242,243,243,243,243,243,243,243,244,244,244,244,244,244,244,245,245,245,245,245,245,245,246,246,246,246,246,246,246,247,247,247,247,247,247,247,248,248,248,248,248,248,248,249,249,249,249,249,249,249,250,250,250,250,250,250,250,251,251,251,251,251,251,251,252,252,252,252,252,252,252,253,253,253,253,253,253,253,254,254,254,254,254,254,254,255,255,255,255,255,255,255,256,256,256,256,256,256,256,257,257,257,257,257,257,257,258,258,258,258,258,258,258,259,259,259,259,259,259,259,260,260,260,260,260,260,260,261,261,261,261,261,261,261,262,262,262,262,262,262,262,263,263,263,263,263,263,263,264,264,264,264,264,264,264,265,265,265,265,265,265,265,266,266,266,266,266,266,266,267,267,267,267,267,267,267,268,268,268,268,268,268,268,269,269,269,269,269,269,269,270,270,270,270,270,270,270,271,271,271,271,271,271,271,272,272,272,272,272,272,272,273,273,273,273,273,273,273,274,274,274,274,274,274,274,275,275,275,275,275,275,275,276,276,276,276,276,276,276,277,277,277,277,277,277,277,278,278,278,278,278,278,278,279,279,279,279,279,279,279,280,280,280,280,280,280,280,281,281,281,281,281,281,281,282,282,282,282,282,282,282,283,283,283,283,283,283,283,284,284,284,284,284,284,284,285,285,285,285,285,285,285,286,286,286,286,286,286,286,287,287,287,287,287,287,287,288,288,288,288,288,288,288,289,289,289,289,289,289,289,290,290,290,290,290,290,290,291,291,291,291,291,291,291,292,292,292,292,292,292,292,293,293,293,293,293,293,293,294,294,294,294,294,294,294,295,295,295,295,295,295,295,296,296,296,296,296,296,296,297,297,297,297,297,297,297,298,298,298,298,298,298,298,299,299,299,299,299,299,299,300,300,300,300,300,300,300,301,301,301,301,301,301,301,302,302,302,302,302,302,302,303,303,303,303,303,303,303,304,304,304,304,304,304,304,305,305,305,305,305,305,305,306,306,306,306,306,306,306,307,307,307,307,307,307,307,308,308,308,308,308,308,308,309,309,309,309,309,309,309,310,310,310,310,310,310,310,311,311,311,311,311,311,311,312,312,312,312,312,312,312,313,313,313,313,313,313,313,314,314,314,314,314,314,314,315,315,315,315,315,315,315,316,316,316,316,316,316,316,317,317,317,317,317,317,317,318,318,318,318,318,318,318,319,319,319,319,319,319,319,320,320,320,320,320,320,320,321,321,321,321,321,321,321,322,322,322,322,322,322,322,323,323,323,323,323,323,323,324,324,324,324,324,324,324,325,325,325,325,325,325,325,326,326,326,326,326,326,326,327,327,327,327,327,327,327,328,328,328,328,328,328,328,329,329,329,329,329,329,329,330,330,330,330,330,330,330,331,331,331,331,331,331,331,332,332,332,332,332,332,332,333,333,333,333,333,333,333,334,334,334,334,334,334,334,335,335,335,335,335,335,335,336,336,336,336,336,336,336,337,337,337,337,337,337,337,338,338,338,338,338,338,338,339,339,339,339,339,339,339,340,340,340,340,340,340,340,341,341,341,341,341,341,341,342,342,342,342,342,342,342,343,343,343,343,343,343,343,344,344,344,344,344,344,344,345,345,345,345,345,345,345,346,346,346,346,346,346,346,347,347,347,347,347,347,347,348,348,348,348,348,348,348,349,349,349,349,349,349,349,350,350,350,350,350,350,350,351,351,351,351,351,351,351,352,352,352,352,352,352,352,353,353,353,353,353,353,353,354,354,354,354,354,354,354,355,355,355,355,355,355,355,356,356,356,356,356,356,356,357,357,357,357,357,357,357,358,358,358,358,358,358,358,359,359,359,359,359,359,359,360,360,360,360,360,360,360,361,361,361,361,361,361,361,362,362,362,362,362,362,362,363,363,363,363,363,363,363,364,364,364,364,364,364,364,365,365,365,365,365,365,365,366,366,366,366,366,366,366,367,367,367,367,367,367,367,368,368,368,368,368,368,368,369,369,369,369,369,369,369,370,370,370,370,370,370,370,371,371,371,371,371,371,371,372,372,372,372,372,372,372,373,373,373,373,373,373,373,374,374,374,374,374,374,374,375,375,375,375,375,375,375,376,376,376,376,376,376,376,377,377,377,377,377,377,377,378,378,378,378,378,378,378,379,379,379,379,379,379,379,380,380,380,380,380,380,380,381,381,381,381,381,381,381,382,382,382,382,382,382,382,383,383,383,383,383,383,383,384,384,384,384,384,384,384,385,385,385,385,385,385,385,386,386,386,386,386,386,386,387,387,387,387,387,387,387,388,388,388,388,388,388,388,389,389,389,389,389,389,389,390,390,390,390,390,390,390,391,391,391,391,391,391,391,392,392,392,392,392,392,392,393,393,393,393,393,393,393,394,394,394,394,394,394,394,395,395,395,395,395,395,395,396,396,396,396,396,396,396,397,397,397,397,397,397,397,398,398,398,398,398,398,398,399,399,399,399,399,399,399,400,400,400,400,400,400,400,401,401,401,401,401,401,401,402,402,402,402,402,402,402,403,403,403,403,403,403,403,404,404,404,404,404,404,404,405,405,405,405,405,405,405,406,406,406,406,406,406,406,407,407,407,407,407,407,407,408,408,408,408,408,408,408,409,409,409,409,409,409,409,410,410,410,410,410,410,410,411,411,411,411,411,411,411,412,412,412,412,412,412,412,413,413,413,413,413,413,413,414,414,414,414,414,414,414,415,415,415,415,415,415,415,416,416,416,416,416,416,416,417,417,417,417,417,417,417,418,418,418,418,418,418,418,419,419,419,419,419,419,419,420,420,420,420,420,420,420,421,421,421,421,421,421,421,422,422,422,422,422,422,422,423,423,423,423,423,423,423,424,424,424,424,424,424,424,424,424,424,7,1,2,3,4,5,6,12,8,9,10,11,62,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,81,82,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,425,426,427,83,125,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,163,164,165,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,170,166,167,168,169,187,188,189,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185,186,194,190,191,192,193,199,195,196,197,198,246,200,201,202,203,204,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,226,227,228,229,230,231,232,233,234,235,236,237,238,239,240,241,242,243,244,245,249,247,248,262,250,251,252,253,254,255,256,257,258,259,260,261,272,263,264,265,266,267,268,269,270,271,283,284,285,286,287,273,274,275,276,277,278,279,280,281,282,306,288,289,290,291,292,293,294,295,296,297,298,299,300,301,302,303,304,305,312,307,308,309,310,311,315,313,314,317,316,325,318,319,320,321,322,323,324,348,326,327,328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343,344,345,346,347,370,349,350,351,352,353,354,355,356,357,358,359,360,361,362,363,364,365,366,367,368,369,374,371,372,373,379,375,376,377,378,385,380,381,382,383,384,415,386,387,388,389,390,391,392,393,394,395,396,397,398,399,400,401,402,403,404,405,406,407,408,409,410,411,412,413,414,423,416,417,418,419,420,421,422,1,2,3,4,5,6,8,9,10,11,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,126,127,128,166,167,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185,190,191,192,193,195,196,197,198,200,201,202,203,204,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,226,227,228,229,230,231,232,233,234,235,236,237,238,239,240,241,242,243,244,247,248,250,251,252,253,254,255,256,257,263,264,265,266,267,268,269,270,271,273,274,275,276,277,278,279,280,281,282,288,289,290,291,292,293,294,295,296,297,298,299,300,301,302,303,304,305,307,308,309,310,311,313,314,316,318,319,320,321,322,323,324,326,327,328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343,344,345,346,347,349,350,351,352,353,354,355,356,357,358,359,360,361,362,363,364,365,366,367,368,369,371,372,373,375,376,377,378,380,381,382,383,384,386,387,388,389,390,391,392,393,394,395,396,397,398,399,400,401,402,403,404,405,406,407,408,409,410,416,417,418,419,424],"f":[null,null,null,null,[[],["u16",15]],[[["u16",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],null,null,[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["u16",15]],[[["u16",15]]],null,null,[[],[["reg",3],["rw",3],["cs",3]]],[[],[["result",3],["rw",3],["reg",3]]],[[],[["fcs",3],["rw",3],["reg",3]]],[[],[["reg",3],["fifo",3],["rw",3]]],[[],[["reg",3],["rw",3],["div",3]]],[[],[["int",3],["rw",3],["reg",3]]],[[],[["int",3],["rw",3],["reg",3]]],[[],[["int",3],["rw",3],["reg",3]]],[[],[["int",3],["rw",3],["reg",3]]],null,null,null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["u32",15]],[[["u32",15]]],null,null,[[],[["buspriority",3],["rw",3],["reg",3]]],[[],[["buspriorityack",3],["rw",3],["reg",3]]],[[["usize",15]],[["reg",3],["rw",3],["perfctr",3]]],[[["usize",15]],[["reg",3],["perfsel",3],["rw",3]]],null,null,null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["u8",15]],[[["u8",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["clkgpout3ctrlauxsrc",3]],[[["clkgpout3ctrlauxsrc",3]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["u8",15]],[[["u8",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["clkrtcctrlauxsrc",3]],[[["clkrtcctrlauxsrc",3]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["u32",15]],[[["u32",15]]],null,null,[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["u8",15]],[[["u8",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["clkadcctrlauxsrc",3]],[[["clkadcctrlauxsrc",3]]],null,null,[[],["u32",15]],[[["u32",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["u32",15]],[[["u32",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["clkperictrlauxsrc",3]],[[["clkperictrlauxsrc",3]]],null,null,[[],["u32",15]],[[["u32",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["u8",15]],[[["u8",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["clkgpout0ctrlauxsrc",3]],[[["clkgpout0ctrlauxsrc",3]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["clkrefctrlauxsrc",3]],[[["clkrefctrlauxsrc",3]]],[[],["clkrefctrlsrc",3]],[[["clkrefctrlsrc",3]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["u32",15]],[[["u32",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["fc0src",3]],[[["fc0src",3]]],null,null,[[],["u32",15]],[[["u32",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["u8",15]],[[["u8",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["clkgpout2ctrlauxsrc",3]],[[["clkgpout2ctrlauxsrc",3]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["u8",15]],[[["u8",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["clkusbctrlauxsrc",3]],[[["clkusbctrlauxsrc",3]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["u8",15]],[[["u8",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["clkgpout1ctrlauxsrc",3]],[[["clkgpout1ctrlauxsrc",3]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["u32",15]],[[["u32",15]]],null,null,[[],["clksysctrlauxsrc",3]],[[["clksysctrlauxsrc",3]]],[[],["clksysctrlsrc",3]],[[["clksysctrlsrc",3]]],null,null,[[],["u32",15]],[[["u32",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["u32",15]],[[["u32",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["u32",15]],[[["u32",15]]],[[],["u8",15]],[[["u8",15]]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[],[["reg",3],["clkgpout0ctrl",3],["rw",3]]],[[],[["rw",3],["reg",3],["clkgpout0div",3]]],[[],[["reg",3],["u32",15],["r",3]]],[[],[["clkgpout1ctrl",3],["reg",3],["rw",3]]],[[],[["reg",3],["clkgpout1div",3],["rw",3]]],[[],[["reg",3],["u32",15],["r",3]]],[[],[["clkgpout2ctrl",3],["rw",3],["reg",3]]],[[],[["reg",3],["clkgpout2div",3],["rw",3]]],[[],[["reg",3],["u32",15],["r",3]]],[[],[["clkgpout3ctrl",3],["rw",3],["reg",3]]],[[],[["rw",3],["reg",3],["clkgpout3div",3]]],[[],[["reg",3],["u32",15],["r",3]]],[[],[["reg",3],["rw",3],["clkrefctrl",3]]],[[],[["clkrefdiv",3],["rw",3],["reg",3]]],[[],[["reg",3],["u32",15],["r",3]]],[[],[["reg",3],["rw",3],["clksysctrl",3]]],[[],[["clksysdiv",3],["reg",3],["rw",3]]],[[],[["reg",3],["u32",15],["r",3]]],[[],[["reg",3],["clkperictrl",3],["rw",3]]],[[],[["reg",3],["u32",15],["r",3]]],[[],[["clkusbctrl",3],["reg",3],["rw",3]]],[[],[["clkusbdiv",3],["reg",3],["rw",3]]],[[],[["reg",3],["u32",15],["r",3]]],[[],[["reg",3],["rw",3],["clkadcctrl",3]]],[[],[["clkadcdiv",3],["rw",3],["reg",3]]],[[],[["reg",3],["u32",15],["r",3]]],[[],[["reg",3],["clkrtcctrl",3],["rw",3]]],[[],[["reg",3],["clkrtcdiv",3],["rw",3]]],[[],[["reg",3],["u32",15],["r",3]]],[[],[["clksysresusctrl",3],["rw",3],["reg",3]]],[[],[["reg",3],["rw",3],["clksysresusstatus",3]]],[[],[["rw",3],["reg",3],["fc0refkhz",3]]],[[],[["fc0minkhz",3],["rw",3],["reg",3]]],[[],[["reg",3],["fc0maxkhz",3],["rw",3]]],[[],[["reg",3],["rw",3],["fc0delay",3]]],[[],[["reg",3],["fc0interval",3],["rw",3]]],[[],[["rw",3],["reg",3],["fc0src",3]]],[[],[["rw",3],["fc0status",3],["reg",3]]],[[],[["fc0result",3],["rw",3],["reg",3]]],[[],[["wakeen0",3],["rw",3],["reg",3]]],[[],[["reg",3],["wakeen1",3],["rw",3]]],[[],[["sleepen0",3],["rw",3],["reg",3]]],[[],[["reg",3],["sleepen1",3],["rw",3]]],[[],[["rw",3],["enabled0",3],["reg",3]]],[[],[["rw",3],["enabled1",3],["reg",3]]],[[],[["int",3],["rw",3],["reg",3]]],[[],[["int",3],["rw",3],["reg",3]]],[[],[["int",3],["rw",3],["reg",3]]],[[],[["int",3],["rw",3],["reg",3]]],null,null,null,null,[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["sniffctrlcalc",3]],[[["sniffctrlcalc",3]]],[[],["u8",15]],[[["u8",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["u16",15]],[[["u16",15]]],[[],["u16",15]],[[["u16",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["treqsel",3]],[[["treqsel",3]]],[[],["u8",15]],[[["u8",15]]],[[],["bool",15]],[[["bool",15]]],[[],["u8",15]],[[["u8",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["datasize",3]],[[["datasize",3]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[],[["reg",3],["rw",3],["intr",3]]],[[],[["reg",3],["inte0",3],["rw",3]]],[[],[["intf0",3],["rw",3],["reg",3]]],[[],[["rw",3],["reg",3],["ints0",3]]],[[],[["inte1",3],["rw",3],["reg",3]]],[[],[["reg",3],["intf1",3],["rw",3]]],[[],[["ints1",3],["rw",3],["reg",3]]],[[],[["reg",3],["multichantrigger",3],["rw",3]]],[[],[["reg",3],["rw",3],["sniffctrl",3]]],[[],[["reg",3],["u32",15],["rw",3]]],[[],[["reg",3],["fifolevels",3],["rw",3]]],[[],[["rw",3],["chanabort",3],["reg",3]]],[[],[["nchannels",3],["reg",3],["rw",3]]],[[["usize",15]],["channel",3]],[[["usize",15]],[["timer",3],["rw",3],["reg",3]]],null,null,[[],[["reg",3],["u32",15],["rw",3]]],[[],[["reg",3],["u32",15],["rw",3]]],[[],[["reg",3],["u32",15],["rw",3]]],[[],[["ctrltrig",3],["rw",3],["reg",3]]],[[],[["reg",3],["u32",15],["r",3]]],[[],[["reg",3],["u32",15],["r",3]]],[[],[["reg",3],["u32",15],["r",3]]],[[],[["reg",3],["u32",15],["r",3]]],[[],[["reg",3],["u32",15],["r",3]]],[[],[["reg",3],["u32",15],["r",3]]],[[],[["reg",3],["u32",15],["r",3]]],[[],[["reg",3],["u32",15],["r",3]]],[[],[["reg",3],["u32",15],["r",3]]],[[],[["reg",3],["u32",15],["r",3]]],[[],[["reg",3],["u32",15],["r",3]]],[[],[["reg",3],["u32",15],["r",3]]],[[],[["reg",3],["dbgctdreq",3],["rw",3]]],[[],[["reg",3],["u32",15],["r",3]]],null,null,null,null,null,null,null,null,[[]],[[]],[[]],[[]],[[]],[[]],null,null,null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["u16",15]],[[["u16",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["bool",15]],[[["bool",15]]],null,null,[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["bool",15]],[[["bool",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["bool",15]],[[["bool",15]]],null,null,[[],["u8",15]],[[["u8",15]]],[[],["u16",15]],[[["u16",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["u16",15]],[[["u16",15]]],null,null,[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["bool",15]],[[["bool",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["icconspeed",3]],[[["icconspeed",3]]],[[],["bool",15]],[[["bool",15]]],null,null,null,null,null,null,null,null,[[],[["reg",3],["rw",3],["iccon",3]]],[[],[["reg",3],["rw",3],["ictar",3]]],[[],[["icsar",3],["rw",3],["reg",3]]],[[],[["reg",3],["rw",3],["icdatacmd",3]]],[[],[["reg",3],["rw",3],["icsssclhcnt",3]]],[[],[["reg",3],["rw",3],["icssscllcnt",3]]],[[],[["reg",3],["rw",3],["icfssclhcnt",3]]],[[],[["reg",3],["icfsscllcnt",3],["rw",3]]],[[],[["reg",3],["rw",3],["icintrstat",3]]],[[],[["reg",3],["icintrmask",3],["rw",3]]],[[],[["icrawintrstat",3],["rw",3],["reg",3]]],[[],[["rw",3],["reg",3],["icrxtl",3]]],[[],[["rw",3],["reg",3],["ictxtl",3]]],[[],[["reg",3],["rw",3],["icclrintr",3]]],[[],[["reg",3],["icclrrxunder",3],["rw",3]]],[[],[["reg",3],["icclrrxover",3],["rw",3]]],[[],[["reg",3],["rw",3],["icclrtxover",3]]],[[],[["icclrrdreq",3],["rw",3],["reg",3]]],[[],[["reg",3],["rw",3],["icclrtxabrt",3]]],[[],[["icclrrxdone",3],["rw",3],["reg",3]]],[[],[["reg",3],["rw",3],["icclractivity",3]]],[[],[["reg",3],["rw",3],["icclrstopdet",3]]],[[],[["icclrstartdet",3],["rw",3],["reg",3]]],[[],[["reg",3],["icclrgencall",3],["rw",3]]],[[],[["icenable",3],["reg",3],["rw",3]]],[[],[["rw",3],["reg",3],["icstatus",3]]],[[],[["reg",3],["ictxflr",3],["rw",3]]],[[],[["rw",3],["reg",3],["icrxflr",3]]],[[],[["icsdahold",3],["rw",3],["reg",3]]],[[],[["ictxabrtsource",3],["reg",3],["rw",3]]],[[],[["icslvdatanackonly",3],["rw",3],["reg",3]]],[[],[["reg",3],["rw",3],["icdmacr",3]]],[[],[["rw",3],["reg",3],["icdmatdlr",3]]],[[],[["reg",3],["icdmardlr",3],["rw",3]]],[[],[["icsdasetup",3],["rw",3],["reg",3]]],[[],[["rw",3],["reg",3],["icackgeneralcall",3]]],[[],[["rw",3],["reg",3],["icenablestatus",3]]],[[],[["reg",3],["icfsspklen",3],["rw",3]]],[[],[["rw",3],["reg",3],["icclrrestartdet",3]]],[[],[["reg",3],["iccompparam1",3],["rw",3]]],[[],[["reg",3],["u32",15],["rw",3]]],[[],[["reg",3],["u32",15],["rw",3]]],null,null,null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[["usize",15]],["bool",15]],[[["usize",15],["bool",15]]],[[["usize",15]],["bool",15]],[[["usize",15],["bool",15]]],[[["usize",15]],["bool",15]],[[["usize",15],["bool",15]]],[[["usize",15]],["bool",15]],[[["usize",15],["bool",15]]],null,null,[[],["irqover",3]],[[["irqover",3]]],[[],["inover",3]],[[["inover",3]]],[[],["oeover",3]],[[["oeover",3]]],[[],["outover",3]],[[["outover",3]]],[[],["u8",15]],[[["u8",15]]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[["usize",15]],[["reg",3],["rw",3],["int",3]]],[[["usize",15]],[["reg",3],["rw",3],["int",3]]],[[["usize",15]],[["reg",3],["rw",3],["int",3]]],null,null,[[["usize",15]],["gpio",3]],[[["usize",15]],[["reg",3],["rw",3],["int",3]]],[[],["int",3]],[[["usize",15]],["int",3]],null,null,[[],[["gpiostatus",3],["rw",3],["reg",3]]],[[],[["gpioctrl",3],["rw",3],["reg",3]]],null,null,null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["drive",3]],[[["drive",3]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["voltageselect",3]],[[["voltageselect",3]]],null,null,null,null,null,null,null,null,null,null,null,null,null,[[],[["voltageselect",3],["reg",3],["rw",3]]],[[["usize",15]],[["reg",3],["gpioctrl",3],["rw",3]]],null,null,null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],[[],["smexecctrlstatussel",3]],[[["smexecctrlstatussel",3]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["u16",15]],[[["u16",15]]],[[],["u8",15]],[[["u8",15]]],null,null,null,null,null,null,null,[[],[["ctrl",3],["rw",3],["reg",3]]],[[],[["fstat",3],["rw",3],["reg",3]]],[[],[["rw",3],["reg",3],["fdebug",3]]],[[],[["flevel",3],["rw",3],["reg",3]]],[[],[["irq",3],["rw",3],["reg",3]]],[[],[["reg",3],["irqforce",3],["rw",3]]],[[],[["reg",3],["u32",15],["rw",3]]],[[],[["reg",3],["u32",15],["r",3]]],[[],[["reg",3],["u32",15],["r",3]]],[[],[["rw",3],["reg",3],["dbgcfginfo",3]]],[[],[["intr",3],["reg",3],["rw",3]]],[[["usize",15]],[["reg",3],["u32",15],["r",3]]],[[["usize",15]],[["instrmem",3],["rw",3],["reg",3]]],[[["usize",15]],[["u32",15],["w",3],["reg",3]]],[[["usize",15]],["statemachine",3]],[[["usize",15]],["irq",3]],null,null,[[],[["reg",3],["rw",3],["smclkdiv",3]]],[[],[["smexecctrl",3],["rw",3],["reg",3]]],[[],[["rw",3],["smshiftctrl",3],["reg",3]]],[[],[["rw",3],["smaddr",3],["reg",3]]],[[],[["reg",3],["sminstr",3],["rw",3]]],[[],[["smpinctrl",3],["reg",3],["rw",3]]],null,null,[[],[["intr",3],["reg",3],["rw",3]]],[[],[["intr",3],["reg",3],["rw",3]]],[[],[["intr",3],["reg",3],["rw",3]]],null,null,null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],[["cs",3],["rw",3],["reg",3]]],[[],[["rw",3],["reg",3],["pwr",3]]],[[],[["reg",3],["fbdivint",3],["rw",3]]],[[],[["prim",3],["rw",3],["reg",3]]],null,null,null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],[["reg",3],["frceon",3],["rw",3]]],[[],[["reg",3],["rw",3],["frceoff",3]]],[[],[["wdsel",3],["rw",3],["reg",3]]],[[],[["done",3],["rw",3],["reg",3]]],null,null,null,null,[[],["u16",15]],[[["u16",15]]],[[],["u16",15]],[[["u16",15]]],null,null,[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["divmode",3]],[[["divmode",3]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["divmode",3]],[[["divmode",3]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["divmode",3]],[[["divmode",3]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["u16",15]],[[["u16",15]]],[[],["u16",15]],[[["u16",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["u16",15]],[[["u16",15]]],[[],["u16",15]],[[["u16",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["divmode",3]],[[["divmode",3]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["u16",15]],[[["u16",15]]],[[],["u16",15]],[[["u16",15]]],null,null,[[],["u16",15]],[[["u16",15]]],[[],["u16",15]],[[["u16",15]]],null,null,[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["u16",15]],[[["u16",15]]],[[],["u16",15]],[[["u16",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["divmode",3]],[[["divmode",3]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["divmode",3]],[[["divmode",3]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["divmode",3]],[[["divmode",3]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["u16",15]],[[["u16",15]]],[[],["u16",15]],[[["u16",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["u16",15]],[[["u16",15]]],[[],["u16",15]],[[["u16",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["divmode",3]],[[["divmode",3]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,null,null,null,null,null,null,null,[[],[["ch0csr",3],["reg",3],["rw",3]]],[[],[["reg",3],["rw",3],["ch0div",3]]],[[],[["reg",3],["rw",3],["ch0ctr",3]]],[[],[["ch0cc",3],["reg",3],["rw",3]]],[[],[["rw",3],["reg",3],["ch0top",3]]],[[],[["reg",3],["rw",3],["ch1csr",3]]],[[],[["reg",3],["rw",3],["ch1div",3]]],[[],[["rw",3],["ch1ctr",3],["reg",3]]],[[],[["reg",3],["ch1cc",3],["rw",3]]],[[],[["reg",3],["ch1top",3],["rw",3]]],[[],[["reg",3],["rw",3],["ch2csr",3]]],[[],[["rw",3],["reg",3],["ch2div",3]]],[[],[["ch2ctr",3],["rw",3],["reg",3]]],[[],[["rw",3],["reg",3],["ch2cc",3]]],[[],[["ch2top",3],["reg",3],["rw",3]]],[[],[["ch3csr",3],["rw",3],["reg",3]]],[[],[["ch3div",3],["rw",3],["reg",3]]],[[],[["reg",3],["ch3ctr",3],["rw",3]]],[[],[["ch3cc",3],["rw",3],["reg",3]]],[[],[["rw",3],["reg",3],["ch3top",3]]],[[],[["reg",3],["rw",3],["ch4csr",3]]],[[],[["reg",3],["ch4div",3],["rw",3]]],[[],[["ch4ctr",3],["rw",3],["reg",3]]],[[],[["rw",3],["ch4cc",3],["reg",3]]],[[],[["ch4top",3],["rw",3],["reg",3]]],[[],[["ch5csr",3],["rw",3],["reg",3]]],[[],[["ch5div",3],["rw",3],["reg",3]]],[[],[["rw",3],["ch5ctr",3],["reg",3]]],[[],[["ch5cc",3],["reg",3],["rw",3]]],[[],[["reg",3],["ch5top",3],["rw",3]]],[[],[["reg",3],["rw",3],["ch6csr",3]]],[[],[["reg",3],["ch6div",3],["rw",3]]],[[],[["ch6ctr",3],["rw",3],["reg",3]]],[[],[["reg",3],["ch6cc",3],["rw",3]]],[[],[["ch6top",3],["rw",3],["reg",3]]],[[],[["ch7csr",3],["reg",3],["rw",3]]],[[],[["ch7div",3],["reg",3],["rw",3]]],[[],[["reg",3],["ch7ctr",3],["rw",3]]],[[],[["ch7cc",3],["rw",3],["reg",3]]],[[],[["ch7top",3],["rw",3],["reg",3]]],[[],[["rw",3],["reg",3],["en",3]]],[[],[["intr",3],["reg",3],["rw",3]]],[[],[["inte",3],["rw",3],["reg",3]]],[[],[["rw",3],["reg",3],["intf",3]]],[[],[["rw",3],["ints",3],["reg",3]]],null,null,null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],[["reg",3],["rw",3],["peripherals",3]]],[[],[["wdsel",3],["rw",3],["reg",3]]],[[],[["reg",3],["rw",3],["peripherals",3]]],null,null,null,null,[[],["passwd",3]],[[["passwd",3]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],null,null,[[],["passwd",3]],[[["passwd",3]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["u8",15]],[[["u8",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["div",3]],[[["div",3]]],null,null,[[],["ctrlenable",3]],[[["ctrlenable",3]]],[[],["ctrlfreqrange",3]],[[["ctrlfreqrange",3]]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[],[["ctrl",3],["rw",3],["reg",3]]],[[],[["freqa",3],["rw",3],["reg",3]]],[[],[["freqb",3],["rw",3],["reg",3]]],[[],[["reg",3],["u32",15],["rw",3]]],[[],[["reg",3],["div",3],["rw",3]]],[[],[["reg",3],["phase",3],["rw",3]]],[[],[["status",3],["rw",3],["reg",3]]],[[],[["rw",3],["reg",3],["randombit",3]]],[[],[["reg",3],["count",3],["rw",3]]],null,null,null,null,[[],["u16",15]],[[["u16",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["u16",15]],[[["u16",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["u16",15]],[[["u16",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],[["reg",3],["clkdivm1",3],["rw",3]]],[[],[["reg",3],["setup0",3],["rw",3]]],[[],[["reg",3],["setup1",3],["rw",3]]],[[],[["rw",3],["reg",3],["ctrl",3]]],[[],[["rw",3],["reg",3],["irqsetup0",3]]],[[],[["reg",3],["irqsetup1",3],["rw",3]]],[[],[["reg",3],["rw",3],["rtc1",3]]],[[],[["reg",3],["rw",3],["rtc0",3]]],[[],[["reg",3],["int",3],["rw",3]]],[[],[["reg",3],["int",3],["rw",3]]],[[],[["reg",3],["int",3],["rw",3]]],[[],[["reg",3],["int",3],["rw",3]]],null,null,null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["u32",15]],[[["u32",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["u8",15]],[[["u8",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["u8",15]],[[["u8",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["u8",15]],[[["u8",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["u32",15]],[[["u32",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["u8",15]],[[["u8",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["u32",15]],[[["u32",15]]],null,null,[[],["u32",15]],[[["u32",15]]],null,null,[[],[["reg",3],["u32",15],["rw",3]]],[[],[["reg",3],["u32",15],["rw",3]]],[[],[["reg",3],["u32",15],["rw",3]]],[[],[["reg",3],["u32",15],["rw",3]]],null,null,[[],[["reg",3],["fifost",3],["rw",3]]],[[],[["u32",15],["w",3],["reg",3]]],[[],[["reg",3],["u32",15],["r",3]]],null,null,[[],[["reg",3],["u32",15],["rw",3]]],[[],[["reg",3],["u32",15],["rw",3]]],[[],[["reg",3],["u32",15],["rw",3]]],[[],[["reg",3],["u32",15],["rw",3]]],[[],[["reg",3],["u32",15],["rw",3]]],[[],[["reg",3],["u32",15],["rw",3]]],[[],[["reg",3],["divcsr",3],["rw",3]]],null,null,[[],[["reg",3],["u32",15],["rw",3]]],[[],[["reg",3],["u32",15],["rw",3]]],[[],[["reg",3],["u32",15],["rw",3]]],[[],[["reg",3],["u32",15],["rw",3]]],[[],[["reg",3],["u32",15],["rw",3]]],[[],[["reg",3],["u32",15],["r",3]]],[[],[["reg",3],["u32",15],["r",3]]],[[],[["reg",3],["u32",15],["r",3]]],[[],[["reg",3],["u32",15],["r",3]]],[[],[["reg",3],["u32",15],["r",3]]],[[],[["reg",3],["u32",15],["r",3]]],[[],[["interp0ctrllane0",3],["reg",3],["rw",3]]],[[],[["rw",3],["reg",3],["interp0ctrllane1",3]]],[[],[["rw",3],["reg",3],["interp0accum0add",3]]],[[],[["reg",3],["interp0accum1add",3],["rw",3]]],[[],[["reg",3],["u32",15],["rw",3]]],null,null,[[],[["reg",3],["u32",15],["r",3]]],[[],[["reg",3],["u32",15],["r",3]]],[[],["div",3]],[[],["fifo",3]],[[["usize",15]],["interp",3]],[[["usize",15]],[["reg",3],["u32",15],["r",3]]],[[["usize",15]],["gpio",3]],[[["usize",15]],[["reg",3],["u32",15],["rw",3]]],[[["usize",15]],["gpio",3]],null,null,null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["u8",15]],[[["u8",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],[["reg",3],["sspcr0",3],["rw",3]]],[[],[["reg",3],["sspcr1",3],["rw",3]]],[[],[["sspdr",3],["rw",3],["reg",3]]],[[],[["reg",3],["rw",3],["sspsr",3]]],[[],[["reg",3],["sspcpsr",3],["rw",3]]],[[],[["sspimsc",3],["rw",3],["reg",3]]],[[],[["sspris",3],["rw",3],["reg",3]]],[[],[["reg",3],["rw",3],["sspmis",3]]],[[],[["reg",3],["rw",3],["sspicr",3]]],[[],[["sspdmacr",3],["reg",3],["rw",3]]],[[],[["reg",3],["sspperiphid0",3],["rw",3]]],[[],[["sspperiphid1",3],["reg",3],["rw",3]]],[[],[["reg",3],["rw",3],["sspperiphid2",3]]],[[],[["rw",3],["reg",3],["sspperiphid3",3]]],[[],[["ssppcellid0",3],["rw",3],["reg",3]]],[[],[["reg",3],["ssppcellid1",3],["rw",3]]],[[],[["reg",3],["ssppcellid2",3],["rw",3]]],[[],[["rw",3],["ssppcellid3",3],["reg",3]]],null,null,null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["u32",15]],[[["u32",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],[["reg",3],["u32",15],["rw",3]]],[[],[["reg",3],["u32",15],["rw",3]]],[[],[["procconfig",3],["reg",3],["rw",3]]],[[],[["procinsyncbypass",3],["rw",3],["reg",3]]],[[],[["procinsyncbypasshi",3],["rw",3],["reg",3]]],[[],[["dbgforce",3],["reg",3],["rw",3]]],[[],[["mempowerdown",3],["rw",3],["reg",3]]],null,null,null,null,[[],["u8",15]],[[["u8",15]]],[[],["u16",15]],[[["u16",15]]],[[],["u16",15]],[[["u16",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],[["reg",3],["chipid",3],["rw",3]]],[[],[["reg",3],["rw",3],["platform",3]]],[[],[["reg",3],["u32",15],["r",3]]],null,null,null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],[["rw",3],["platform",3],["reg",3]]],null,null,null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],[["u32",15],["w",3],["reg",3]]],[[],[["u32",15],["w",3],["reg",3]]],[[],[["reg",3],["u32",15],["r",3]]],[[],[["reg",3],["u32",15],["r",3]]],[[],[["reg",3],["u32",15],["rw",3]]],[[],[["reg",3],["u32",15],["rw",3]]],[[],[["reg",3],["u32",15],["rw",3]]],[[],[["reg",3],["u32",15],["rw",3]]],[[],[["reg",3],["rw",3],["armed",3]]],[[],[["reg",3],["u32",15],["r",3]]],[[],[["reg",3],["u32",15],["r",3]]],[[],[["dbgpause",3],["reg",3],["rw",3]]],[[],[["rw",3],["reg",3],["pause",3]]],[[],[["reg",3],["intr",3],["rw",3]]],[[],[["reg",3],["rw",3],["inte",3]]],[[],[["intf",3],["rw",3],["reg",3]]],[[],[["rw",3],["ints",3],["reg",3]]],null,null,null,null,[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["u8",15]],[[["u8",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],[["reg",3],["uartdr",3],["rw",3]]],[[],[["rw",3],["reg",3],["uartrsr",3]]],[[],[["uartfr",3],["rw",3],["reg",3]]],[[],[["rw",3],["reg",3],["uartilpr",3]]],[[],[["reg",3],["uartibrd",3],["rw",3]]],[[],[["uartfbrd",3],["reg",3],["rw",3]]],[[],[["rw",3],["uartlcrh",3],["reg",3]]],[[],[["reg",3],["rw",3],["uartcr",3]]],[[],[["reg",3],["uartifls",3],["rw",3]]],[[],[["uartimsc",3],["rw",3],["reg",3]]],[[],[["reg",3],["uartris",3],["rw",3]]],[[],[["reg",3],["uartmis",3],["rw",3]]],[[],[["reg",3],["rw",3],["uarticr",3]]],[[],[["reg",3],["uartdmacr",3],["rw",3]]],[[],[["uartperiphid0",3],["rw",3],["reg",3]]],[[],[["rw",3],["reg",3],["uartperiphid1",3]]],[[],[["rw",3],["reg",3],["uartperiphid2",3]]],[[],[["rw",3],["reg",3],["uartperiphid3",3]]],[[],[["uartpcellid0",3],["reg",3],["rw",3]]],[[],[["reg",3],["rw",3],["uartpcellid1",3]]],[[],[["reg",3],["uartpcellid2",3],["rw",3]]],[[],[["uartpcellid3",3],["rw",3],["reg",3]]],null,null,null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["u16",15]],[[["u16",15]]],[[],["u16",15]],[[["u16",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["u8",15]],[[["u8",15]]],[[],["bool",15]],[[["bool",15]]],[[],["u8",15]],[[["u8",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],[["addrendp",3],["rw",3],["reg",3]]],[[],[["reg",3],["addrendpx",3],["rw",3]]],[[],[["reg",3],["addrendpx",3],["rw",3]]],[[],[["reg",3],["addrendpx",3],["rw",3]]],[[],[["reg",3],["addrendpx",3],["rw",3]]],[[],[["reg",3],["addrendpx",3],["rw",3]]],[[],[["reg",3],["addrendpx",3],["rw",3]]],[[],[["reg",3],["addrendpx",3],["rw",3]]],[[],[["reg",3],["addrendpx",3],["rw",3]]],[[],[["reg",3],["addrendpx",3],["rw",3]]],[[],[["reg",3],["addrendpx",3],["rw",3]]],[[],[["reg",3],["addrendpx",3],["rw",3]]],[[],[["reg",3],["addrendpx",3],["rw",3]]],[[],[["reg",3],["addrendpx",3],["rw",3]]],[[],[["reg",3],["addrendpx",3],["rw",3]]],[[],[["reg",3],["addrendpx",3],["rw",3]]],[[],[["mainctrl",3],["rw",3],["reg",3]]],[[],[["rw",3],["reg",3],["sofwr",3]]],[[],[["rw",3],["sofrd",3],["reg",3]]],[[],[["reg",3],["rw",3],["siectrl",3]]],[[],[["siestatus",3],["reg",3],["rw",3]]],[[],[["reg",3],["intepctrl",3],["rw",3]]],[[],[["reg",3],["buffstatus",3],["rw",3]]],[[],[["reg",3],["rw",3],["buffcpushouldhandle",3]]],[[],[["reg",3],["epabort",3],["rw",3]]],[[],[["reg",3],["epabortdone",3],["rw",3]]],[[],[["reg",3],["epstallarm",3],["rw",3]]],[[],[["reg",3],["nakpoll",3],["rw",3]]],[[],[["epstatusstallnak",3],["rw",3],["reg",3]]],[[],[["usbmuxing",3],["reg",3],["rw",3]]],[[],[["reg",3],["rw",3],["usbpwr",3]]],[[],[["usbphydirect",3],["rw",3],["reg",3]]],[[],[["usbphydirectoverride",3],["rw",3],["reg",3]]],[[],[["usbphytrim",3],["rw",3],["reg",3]]],[[],[["int",3],["reg",3],["rw",3]]],[[],[["int",3],["reg",3],["rw",3]]],[[],[["int",3],["reg",3],["rw",3]]],[[],[["int",3],["reg",3],["rw",3]]],null,null,null,null,[[],["bool",15]],[[["bool",15]]],[[],["u8",15]],[[["u8",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["u8",15]],[[["u8",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],[["reg",3],["rw",3],["vreg",3]]],[[],[["bod",3],["reg",3],["rw",3]]],[[],[["reg",3],["rw",3],["chipreset",3]]],null,null,null,null,[[],["u32",15]],[[["u32",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["u32",15]],[[["u32",15]]],null,null,[[],["u16",15]],[[["u16",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["u16",15]],[[["u16",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],[["ctrl",3],["rw",3],["reg",3]]],[[],[["reg",3],["load",3],["rw",3]]],[[],[["reg",3],["rw",3],["reason",3]]],[[],[["reg",3],["u32",15],["rw",3]]],[[],[["reg",3],["u32",15],["rw",3]]],[[],[["reg",3],["u32",15],["rw",3]]],[[],[["reg",3],["u32",15],["rw",3]]],[[],[["reg",3],["u32",15],["rw",3]]],[[],[["reg",3],["u32",15],["rw",3]]],[[],[["reg",3],["u32",15],["rw",3]]],[[],[["reg",3],["u32",15],["rw",3]]],[[],[["tick",3],["rw",3],["reg",3]]],null,null,null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["u32",15]],[[["u32",15]]],null,null,[[],["bool",15]],[[["bool",15]]],null,null,[[],["u32",15]],[[["u32",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],[["rw",3],["reg",3],["ctrl",3]]],[[],[["flush",3],["rw",3],["reg",3]]],[[],[["reg",3],["rw",3],["stat",3]]],[[],[["reg",3],["u32",15],["rw",3]]],[[],[["reg",3],["u32",15],["rw",3]]],[[],[["streamaddr",3],["reg",3],["rw",3]]],[[],[["streamctr",3],["rw",3],["reg",3]]],[[],[["reg",3],["u32",15],["r",3]]],null,null,null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["bool",15]],[[["bool",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["u16",15]],[[["u16",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["bool",15]],[[["bool",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["ctrlr0spifrf",3]],[[["ctrlr0spifrf",3]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["ctrlr0tmod",3]],[[["ctrlr0tmod",3]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["u8",15]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],null,null,[[],["bool",15]],[[["bool",15]]],null,null,[[],["u8",15]],[[["u8",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["u8",15]],[[["u8",15]]],[[],["spictrlr0instl",3]],[[["spictrlr0instl",3]]],[[],["u8",15]],[[["u8",15]]],[[],["spictrlr0transtype",3]],[[["spictrlr0transtype",3]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[],[["rw",3],["reg",3],["ctrlr0",3]]],[[],[["reg",3],["ctrlr1",3],["rw",3]]],[[],[["rw",3],["ssienr",3],["reg",3]]],[[],[["mwcr",3],["reg",3],["rw",3]]],[[],[["reg",3],["rw",3],["ser",3]]],[[],[["rw",3],["baudr",3],["reg",3]]],[[],[["txftlr",3],["rw",3],["reg",3]]],[[],[["reg",3],["rw",3],["rxftlr",3]]],[[],[["rw",3],["txflr",3],["reg",3]]],[[],[["rw",3],["reg",3],["rxflr",3]]],[[],[["sr",3],["rw",3],["reg",3]]],[[],[["rw",3],["reg",3],["imr",3]]],[[],[["reg",3],["isr",3],["rw",3]]],[[],[["reg",3],["risr",3],["rw",3]]],[[],[["rw",3],["reg",3],["txoicr",3]]],[[],[["reg",3],["rw",3],["rxoicr",3]]],[[],[["reg",3],["rw",3],["rxuicr",3]]],[[],[["msticr",3],["rw",3],["reg",3]]],[[],[["icr",3],["rw",3],["reg",3]]],[[],[["dmacr",3],["rw",3],["reg",3]]],[[],[["rw",3],["reg",3],["dmatdlr",3]]],[[],[["dmardlr",3],["rw",3],["reg",3]]],[[],[["reg",3],["u32",15],["rw",3]]],[[],[["reg",3],["u32",15],["rw",3]]],[[],[["reg",3],["u32",15],["rw",3]]],[[],[["reg",3],["rxsampledly",3],["rw",3]]],[[],[["spictrlr0",3],["reg",3],["rw",3]]],[[],[["txddriveedge",3],["rw",3],["reg",3]]],null,null,null,null,[[],["bool",15]],[[["bool",15]]],[[],["u16",15]],[[["u16",15]]],null,null,[[],["u8",15]],[[["u8",15]]],null,null,[[],["ctrlenable",3]],[[["ctrlenable",3]]],[[],["ctrlfreqrange",3]],[[["ctrlfreqrange",3]]],null,null,[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["bool",15]],[[["bool",15]]],[[],["statusfreqrange",3]],[[["statusfreqrange",3]]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[],[["ctrl",3],["rw",3],["reg",3]]],[[],[["reg",3],["rw",3],["status",3]]],[[],[["reg",3],["u32",15],["rw",3]]],[[],[["startup",3],["reg",3],["rw",3]]],[[],[["count",3],["rw",3],["reg",3]]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[["formatter",3]],["result",6]],[[["interrupt",4]],["bool",15]],[[],["interrupt",4]],[[],["adc",3]],[[],["div",3]],[[],["result",3]],[[],["cs",3]],[[],["int",3]],[[],["fcs",3]],[[],["fifo",3]],[[],["busctrl",3]],[[],["buspriority",3]],[[],["buspriorityack",3]],[[],["perfsel",3]],[[],["perfctr",3]],[[],["clocks",3]],[[],["enabled1",3]],[[],["clksysresusstatus",3]],[[],["clkadcdiv",3]],[[],["clkusbdiv",3]],[[],["clkgpout3ctrl",3]],[[],["fc0status",3]],[[],["clkrtcctrl",3]],[[],["enabled0",3]],[[],["fc0refkhz",3]],[[],["int",3]],[[],["clkadcctrl",3]],[[],["fc0result",3]],[[],["clkgpout3div",3]],[[],["clkperictrl",3]],[[],["clkrtcdiv",3]],[[],["clkgpout0ctrl",3]],[[],["sleepen1",3]],[[],["fc0delay",3]],[[],["clkrefctrl",3]],[[],["clksysresusctrl",3]],[[],["clkgpout0div",3]],[[],["fc0src",3]],[[],["clkgpout2div",3]],[[],["clkgpout2ctrl",3]],[[],["wakeen1",3]],[[],["wakeen0",3]],[[],["clkusbctrl",3]],[[],["clkgpout1ctrl",3]],[[],["clkrefdiv",3]],[[],["fc0interval",3]],[[],["fc0minkhz",3]],[[],["clksysctrl",3]],[[],["fc0maxkhz",3]],[[],["sleepen0",3]],[[],["clksysdiv",3]],[[],["clkgpout1div",3]],[[],["clkgpout1ctrlauxsrc",3]],[[],["fc0src",3]],[[],["clksysctrlsrc",3]],[[],["clkgpout2ctrlauxsrc",3]],[[],["clkperictrlauxsrc",3]],[[],["clkgpout0ctrlauxsrc",3]],[[],["clksysctrlauxsrc",3]],[[],["clkgpout3ctrlauxsrc",3]],[[],["clkusbctrlauxsrc",3]],[[],["clkrefctrlsrc",3]],[[],["clkadcctrlauxsrc",3]],[[],["clkrefctrlauxsrc",3]],[[],["clkrtcctrlauxsrc",3]],[[],["dma",3]],[[],["channel",3]],[[],["fifolevels",3]],[[],["inte1",3]],[[],["intf0",3]],[[],["intr",3]],[[],["chanabort",3]],[[],["sniffctrl",3]],[[],["ints0",3]],[[],["timer",3]],[[],["inte0",3]],[[],["ctrltrig",3]],[[],["multichantrigger",3]],[[],["ints1",3]],[[],["dbgctdreq",3]],[[],["intf1",3]],[[],["nchannels",3]],[[],["sniffctrlcalc",3]],[[],["treqsel",3]],[[],["datasize",3]],[[],["rw",3]],[[],["r",3]],[[],["w",3]],[[],["reg",3]],[[],["i2c",3]],[[],["icssscllcnt",3]],[[],["icfsspklen",3]],[[],["icintrstat",3]],[[],["icfsscllcnt",3]],[[],["ictxabrtsource",3]],[[],["icrawintrstat",3]],[[],["icsar",3]],[[],["icclrrdreq",3]],[[],["iccompparam1",3]],[[],["icclrintr",3]],[[],["icsdasetup",3]],[[],["icrxtl",3]],[[],["icackgeneralcall",3]],[[],["icsdahold",3]],[[],["icstatus",3]],[[],["icenable",3]],[[],["icclrrxover",3]],[[],["icrxflr",3]],[[],["icintrmask",3]],[[],["ictar",3]],[[],["icslvdatanackonly",3]],[[],["icclrtxover",3]],[[],["icdmardlr",3]],[[],["icdmacr",3]],[[],["icclrstartdet",3]],[[],["icclractivity",3]],[[],["icenablestatus",3]],[[],["icclrgencall",3]],[[],["ictxflr",3]],[[],["icdmatdlr",3]],[[],["icdatacmd",3]],[[],["icclrrestartdet",3]],[[],["icclrrxdone",3]],[[],["icclrstopdet",3]],[[],["icsssclhcnt",3]],[[],["icclrrxunder",3]],[[],["ictxtl",3]],[[],["icfssclhcnt",3]],[[],["icclrtxabrt",3]],[[],["iccon",3]],[[],["icconspeed",3]],[[],["int",3]],[[],["io",3]],[[],["gpio",3]],[[],["gpiostatus",3]],[[],["int",3]],[[],["gpioctrl",3]],[[],["gpio0ctrlfuncsel",3]],[[],["gpio1ctrlfuncsel",3]],[[],["inover",3]],[[],["gpio2ctrlfuncsel",3]],[[],["gpio23ctrlfuncsel",3]],[[],["gpio14ctrlfuncsel",3]],[[],["gpio3ctrlfuncsel",3]],[[],["gpio21ctrlfuncsel",3]],[[],["gpio15ctrlfuncsel",3]],[[],["gpio16ctrlfuncsel",3]],[[],["oeover",3]],[[],["irqover",3]],[[],["gpio22ctrlfuncsel",3]],[[],["gpio5ctrlfuncsel",3]],[[],["gpio13ctrlfuncsel",3]],[[],["gpio7ctrlfuncsel",3]],[[],["gpio19ctrlfuncsel",3]],[[],["gpio4ctrlfuncsel",3]],[[],["gpio26ctrlfuncsel",3]],[[],["gpio12ctrlfuncsel",3]],[[],["gpio29ctrlfuncsel",3]],[[],["gpio24ctrlfuncsel",3]],[[],["gpio9ctrlfuncsel",3]],[[],["gpio10ctrlfuncsel",3]],[[],["gpio20ctrlfuncsel",3]],[[],["gpio17ctrlfuncsel",3]],[[],["gpio6ctrlfuncsel",3]],[[],["gpio28ctrlfuncsel",3]],[[],["gpio18ctrlfuncsel",3]],[[],["gpio27ctrlfuncsel",3]],[[],["gpio8ctrlfuncsel",3]],[[],["gpio25ctrlfuncsel",3]],[[],["outover",3]],[[],["gpio11ctrlfuncsel",3]],[[],["pads",3]],[[],["gpioctrl",3]],[[],["voltageselect",3]],[[],["voltageselect",3]],[[],["drive",3]],[[],["pio",3]],[[],["statemachine",3]],[[],["irq",3]],[[],["smshiftctrl",3]],[[],["ctrl",3]],[[],["fdebug",3]],[[],["smpinctrl",3]],[[],["sminstr",3]],[[],["intr",3]],[[],["irqforce",3]],[[],["irq",3]],[[],["smexecctrl",3]],[[],["fstat",3]],[[],["instrmem",3]],[[],["smaddr",3]],[[],["flevel",3]],[[],["dbgcfginfo",3]],[[],["smclkdiv",3]],[[],["smexecctrlstatussel",3]],[[],["pll",3]],[[],["pwr",3]],[[],["cs",3]],[[],["prim",3]],[[],["fbdivint",3]],[[],["psm",3]],[[],["frceon",3]],[[],["done",3]],[[],["wdsel",3]],[[],["frceoff",3]],[[],["pwm",3]],[[],["ch1cc",3]],[[],["ch6div",3]],[[],["ch1div",3]],[[],["inte",3]],[[],["ch7csr",3]],[[],["ch0div",3]],[[],["ch0csr",3]],[[],["ch4div",3]],[[],["ch6csr",3]],[[],["ch6top",3]],[[],["ch4cc",3]],[[],["ch1ctr",3]],[[],["ch0top",3]],[[],["ch2div",3]],[[],["ch0ctr",3]],[[],["ch4ctr",3]],[[],["ch3top",3]],[[],["ch3div",3]],[[],["ch4top",3]],[[],["ch5div",3]],[[],["ch0cc",3]],[[],["ch2top",3]],[[],["ch7top",3]],[[],["ch5top",3]],[[],["ch1csr",3]],[[],["en",3]],[[],["ch6ctr",3]],[[],["ints",3]],[[],["ch5cc",3]],[[],["ch7cc",3]],[[],["ch7div",3]],[[],["ch3cc",3]],[[],["intf",3]],[[],["ch5ctr",3]],[[],["ch3ctr",3]],[[],["ch2csr",3]],[[],["intr",3]],[[],["ch7ctr",3]],[[],["ch3csr",3]],[[],["ch1top",3]],[[],["ch5csr",3]],[[],["ch6cc",3]],[[],["ch2ctr",3]],[[],["ch2cc",3]],[[],["ch4csr",3]],[[],["divmode",3]],[[],["resets",3]],[[],["wdsel",3]],[[],["peripherals",3]],[[],["rosc",3]],[[],["freqb",3]],[[],["status",3]],[[],["randombit",3]],[[],["freqa",3]],[[],["count",3]],[[],["phase",3]],[[],["div",3]],[[],["ctrl",3]],[[],["ctrlfreqrange",3]],[[],["div",3]],[[],["passwd",3]],[[],["ctrlenable",3]],[[],["rtc",3]],[[],["rtc1",3]],[[],["setup1",3]],[[],["int",3]],[[],["irqsetup1",3]],[[],["ctrl",3]],[[],["irqsetup0",3]],[[],["setup0",3]],[[],["clkdivm1",3]],[[],["rtc0",3]],[[],["gpio",3]],[[],["fifo",3]],[[],["div",3]],[[],["interp",3]],[[],["sio",3]],[[],["fifost",3]],[[],["interp0accum0add",3]],[[],["interp1ctrllane0",3]],[[],["divcsr",3]],[[],["interp0ctrllane1",3]],[[],["interp1ctrllane1",3]],[[],["interp1accum1add",3]],[[],["interp0ctrllane0",3]],[[],["interp0accum1add",3]],[[],["interp1accum0add",3]],[[],["spi",3]],[[],["sspmis",3]],[[],["ssppcellid2",3]],[[],["sspperiphid0",3]],[[],["sspsr",3]],[[],["sspperiphid1",3]],[[],["ssppcellid1",3]],[[],["sspperiphid2",3]],[[],["sspcr0",3]],[[],["ssppcellid0",3]],[[],["sspcpsr",3]],[[],["sspcr1",3]],[[],["sspris",3]],[[],["sspdr",3]],[[],["sspimsc",3]],[[],["ssppcellid3",3]],[[],["sspdmacr",3]],[[],["sspicr",3]],[[],["sspperiphid3",3]],[[],["syscfg",3]],[[],["procinsyncbypasshi",3]],[[],["dbgforce",3]],[[],["procinsyncbypass",3]],[[],["mempowerdown",3]],[[],["procconfig",3]],[[],["sysinfo",3]],[[],["chipid",3]],[[],["platform",3]],[[],["tbman",3]],[[],["platform",3]],[[],["timer",3]],[[],["intf",3]],[[],["armed",3]],[[],["pause",3]],[[],["dbgpause",3]],[[],["inte",3]],[[],["intr",3]],[[],["ints",3]],[[],["uart",3]],[[],["uartperiphid2",3]],[[],["uartpcellid3",3]],[[],["uarticr",3]],[[],["uartpcellid2",3]],[[],["uartmis",3]],[[],["uartperiphid1",3]],[[],["uartpcellid1",3]],[[],["uartdmacr",3]],[[],["uartilpr",3]],[[],["uartperiphid0",3]],[[],["uartlcrh",3]],[[],["uartcr",3]],[[],["uartfr",3]],[[],["uartris",3]],[[],["uartibrd",3]],[[],["uartperiphid3",3]],[[],["uartrsr",3]],[[],["uartpcellid0",3]],[[],["uartimsc",3]],[[],["uartdr",3]],[[],["uartfbrd",3]],[[],["uartifls",3]],[[],["usb",3]],[[],["usbphydirect",3]],[[],["buffstatus",3]],[[],["addrendpx",3]],[[],["sofrd",3]],[[],["usbmuxing",3]],[[],["nakpoll",3]],[[],["epstallarm",3]],[[],["int",3]],[[],["buffcpushouldhandle",3]],[[],["usbphytrim",3]],[[],["addrendp",3]],[[],["usbphydirectoverride",3]],[[],["siectrl",3]],[[],["epabort",3]],[[],["epabortdone",3]],[[],["intepctrl",3]],[[],["sofwr",3]],[[],["mainctrl",3]],[[],["siestatus",3]],[[],["epstatusstallnak",3]],[[],["usbpwr",3]],[[],["vregandchipreset",3]],[[],["vreg",3]],[[],["bod",3]],[[],["chipreset",3]],[[],["watchdog",3]],[[],["load",3]],[[],["ctrl",3]],[[],["tick",3]],[[],["reason",3]],[[],["xipctrl",3]],[[],["ctrl",3]],[[],["streamaddr",3]],[[],["flush",3]],[[],["streamctr",3]],[[],["stat",3]],[[],["xipssi",3]],[[],["baudr",3]],[[],["rxftlr",3]],[[],["rxsampledly",3]],[[],["rxuicr",3]],[[],["rxflr",3]],[[],["txddriveedge",3]],[[],["ctrlr1",3]],[[],["txftlr",3]],[[],["ssienr",3]],[[],["txflr",3]],[[],["dmatdlr",3]],[[],["risr",3]],[[],["icr",3]],[[],["isr",3]],[[],["dmacr",3]],[[],["txoicr",3]],[[],["dmardlr",3]],[[],["imr",3]],[[],["ctrlr0",3]],[[],["mwcr",3]],[[],["msticr",3]],[[],["ser",3]],[[],["rxoicr",3]],[[],["spictrlr0",3]],[[],["sr",3]],[[],["ctrlr0spifrf",3]],[[],["spictrlr0transtype",3]],[[],["spictrlr0instl",3]],[[],["ctrlr0tmod",3]],[[],["xosc",3]],[[],["startup",3]],[[],["count",3]],[[],["ctrl",3]],[[],["status",3]],[[],["ctrlenable",3]],[[],["ctrlfreqrange",3]],[[],["statusfreqrange",3]],[[],["div",3]],[[],["result",3]],[[],["cs",3]],[[],["int",3]],[[],["fcs",3]],[[],["fifo",3]],[[],["buspriority",3]],[[],["buspriorityack",3]],[[],["perfsel",3]],[[],["perfctr",3]],[[],["enabled1",3]],[[],["clksysresusstatus",3]],[[],["clkadcdiv",3]],[[],["clkusbdiv",3]],[[],["clkgpout3ctrl",3]],[[],["fc0status",3]],[[],["clkrtcctrl",3]],[[],["enabled0",3]],[[],["fc0refkhz",3]],[[],["int",3]],[[],["clkadcctrl",3]],[[],["fc0result",3]],[[],["clkgpout3div",3]],[[],["clkperictrl",3]],[[],["clkrtcdiv",3]],[[],["clkgpout0ctrl",3]],[[],["sleepen1",3]],[[],["fc0delay",3]],[[],["clkrefctrl",3]],[[],["clksysresusctrl",3]],[[],["clkgpout0div",3]],[[],["fc0src",3]],[[],["clkgpout2div",3]],[[],["clkgpout2ctrl",3]],[[],["wakeen1",3]],[[],["wakeen0",3]],[[],["clkusbctrl",3]],[[],["clkgpout1ctrl",3]],[[],["clkrefdiv",3]],[[],["fc0interval",3]],[[],["fc0minkhz",3]],[[],["clksysctrl",3]],[[],["fc0maxkhz",3]],[[],["sleepen0",3]],[[],["clksysdiv",3]],[[],["clkgpout1div",3]],[[],["fifolevels",3]],[[],["inte1",3]],[[],["intf0",3]],[[],["intr",3]],[[],["chanabort",3]],[[],["sniffctrl",3]],[[],["ints0",3]],[[],["timer",3]],[[],["inte0",3]],[[],["ctrltrig",3]],[[],["multichantrigger",3]],[[],["ints1",3]],[[],["dbgctdreq",3]],[[],["intf1",3]],[[],["nchannels",3]],[[],["icssscllcnt",3]],[[],["icfsspklen",3]],[[],["icintrstat",3]],[[],["icfsscllcnt",3]],[[],["ictxabrtsource",3]],[[],["icrawintrstat",3]],[[],["icsar",3]],[[],["icclrrdreq",3]],[[],["iccompparam1",3]],[[],["icclrintr",3]],[[],["icsdasetup",3]],[[],["icrxtl",3]],[[],["icackgeneralcall",3]],[[],["icsdahold",3]],[[],["icstatus",3]],[[],["icenable",3]],[[],["icclrrxover",3]],[[],["icrxflr",3]],[[],["icintrmask",3]],[[],["ictar",3]],[[],["icslvdatanackonly",3]],[[],["icclrtxover",3]],[[],["icdmardlr",3]],[[],["icdmacr",3]],[[],["icclrstartdet",3]],[[],["icclractivity",3]],[[],["icenablestatus",3]],[[],["icclrgencall",3]],[[],["ictxflr",3]],[[],["icdmatdlr",3]],[[],["icdatacmd",3]],[[],["icclrrestartdet",3]],[[],["icclrrxdone",3]],[[],["icclrstopdet",3]],[[],["icsssclhcnt",3]],[[],["icclrrxunder",3]],[[],["ictxtl",3]],[[],["icfssclhcnt",3]],[[],["icclrtxabrt",3]],[[],["iccon",3]],[[],["gpiostatus",3]],[[],["int",3]],[[],["gpioctrl",3]],[[],["gpioctrl",3]],[[],["voltageselect",3]],[[],["smshiftctrl",3]],[[],["ctrl",3]],[[],["fdebug",3]],[[],["smpinctrl",3]],[[],["sminstr",3]],[[],["intr",3]],[[],["irqforce",3]],[[],["irq",3]],[[],["smexecctrl",3]],[[],["fstat",3]],[[],["instrmem",3]],[[],["smaddr",3]],[[],["flevel",3]],[[],["dbgcfginfo",3]],[[],["smclkdiv",3]],[[],["pwr",3]],[[],["cs",3]],[[],["prim",3]],[[],["fbdivint",3]],[[],["frceon",3]],[[],["done",3]],[[],["wdsel",3]],[[],["frceoff",3]],[[],["ch1cc",3]],[[],["ch6div",3]],[[],["ch1div",3]],[[],["inte",3]],[[],["ch7csr",3]],[[],["ch0div",3]],[[],["ch0csr",3]],[[],["ch4div",3]],[[],["ch6csr",3]],[[],["ch6top",3]],[[],["ch4cc",3]],[[],["ch1ctr",3]],[[],["ch0top",3]],[[],["ch2div",3]],[[],["ch0ctr",3]],[[],["ch4ctr",3]],[[],["ch3top",3]],[[],["ch3div",3]],[[],["ch4top",3]],[[],["ch5div",3]],[[],["ch0cc",3]],[[],["ch2top",3]],[[],["ch7top",3]],[[],["ch5top",3]],[[],["ch1csr",3]],[[],["en",3]],[[],["ch6ctr",3]],[[],["ints",3]],[[],["ch5cc",3]],[[],["ch7cc",3]],[[],["ch7div",3]],[[],["ch3cc",3]],[[],["intf",3]],[[],["ch5ctr",3]],[[],["ch3ctr",3]],[[],["ch2csr",3]],[[],["intr",3]],[[],["ch7ctr",3]],[[],["ch3csr",3]],[[],["ch1top",3]],[[],["ch5csr",3]],[[],["ch6cc",3]],[[],["ch2ctr",3]],[[],["ch2cc",3]],[[],["ch4csr",3]],[[],["wdsel",3]],[[],["peripherals",3]],[[],["freqb",3]],[[],["status",3]],[[],["randombit",3]],[[],["freqa",3]],[[],["count",3]],[[],["phase",3]],[[],["div",3]],[[],["ctrl",3]],[[],["rtc1",3]],[[],["setup1",3]],[[],["int",3]],[[],["irqsetup1",3]],[[],["ctrl",3]],[[],["irqsetup0",3]],[[],["setup0",3]],[[],["clkdivm1",3]],[[],["rtc0",3]],[[],["fifost",3]],[[],["interp0accum0add",3]],[[],["interp1ctrllane0",3]],[[],["divcsr",3]],[[],["interp0ctrllane1",3]],[[],["interp1ctrllane1",3]],[[],["interp1accum1add",3]],[[],["interp0ctrllane0",3]],[[],["interp0accum1add",3]],[[],["interp1accum0add",3]],[[],["sspmis",3]],[[],["ssppcellid2",3]],[[],["sspperiphid0",3]],[[],["sspsr",3]],[[],["sspperiphid1",3]],[[],["ssppcellid1",3]],[[],["sspperiphid2",3]],[[],["sspcr0",3]],[[],["ssppcellid0",3]],[[],["sspcpsr",3]],[[],["sspcr1",3]],[[],["sspris",3]],[[],["sspdr",3]],[[],["sspimsc",3]],[[],["ssppcellid3",3]],[[],["sspdmacr",3]],[[],["sspicr",3]],[[],["sspperiphid3",3]],[[],["procinsyncbypasshi",3]],[[],["dbgforce",3]],[[],["procinsyncbypass",3]],[[],["mempowerdown",3]],[[],["procconfig",3]],[[],["chipid",3]],[[],["platform",3]],[[],["platform",3]],[[],["intf",3]],[[],["armed",3]],[[],["pause",3]],[[],["dbgpause",3]],[[],["inte",3]],[[],["intr",3]],[[],["ints",3]],[[],["uartperiphid2",3]],[[],["uartpcellid3",3]],[[],["uarticr",3]],[[],["uartpcellid2",3]],[[],["uartmis",3]],[[],["uartperiphid1",3]],[[],["uartpcellid1",3]],[[],["uartdmacr",3]],[[],["uartilpr",3]],[[],["uartperiphid0",3]],[[],["uartlcrh",3]],[[],["uartcr",3]],[[],["uartfr",3]],[[],["uartris",3]],[[],["uartibrd",3]],[[],["uartperiphid3",3]],[[],["uartrsr",3]],[[],["uartpcellid0",3]],[[],["uartimsc",3]],[[],["uartdr",3]],[[],["uartfbrd",3]],[[],["uartifls",3]],[[],["usbphydirect",3]],[[],["buffstatus",3]],[[],["addrendpx",3]],[[],["sofrd",3]],[[],["usbmuxing",3]],[[],["nakpoll",3]],[[],["epstallarm",3]],[[],["int",3]],[[],["buffcpushouldhandle",3]],[[],["usbphytrim",3]],[[],["addrendp",3]],[[],["usbphydirectoverride",3]],[[],["siectrl",3]],[[],["epabort",3]],[[],["epabortdone",3]],[[],["intepctrl",3]],[[],["sofwr",3]],[[],["mainctrl",3]],[[],["siestatus",3]],[[],["epstatusstallnak",3]],[[],["usbpwr",3]],[[],["vreg",3]],[[],["bod",3]],[[],["chipreset",3]],[[],["load",3]],[[],["ctrl",3]],[[],["tick",3]],[[],["reason",3]],[[],["ctrl",3]],[[],["streamaddr",3]],[[],["flush",3]],[[],["streamctr",3]],[[],["stat",3]],[[],["baudr",3]],[[],["rxftlr",3]],[[],["rxsampledly",3]],[[],["rxuicr",3]],[[],["rxflr",3]],[[],["txddriveedge",3]],[[],["ctrlr1",3]],[[],["txftlr",3]],[[],["ssienr",3]],[[],["txflr",3]],[[],["dmatdlr",3]],[[],["risr",3]],[[],["icr",3]],[[],["isr",3]],[[],["dmacr",3]],[[],["txoicr",3]],[[],["dmardlr",3]],[[],["imr",3]],[[],["ctrlr0",3]],[[],["mwcr",3]],[[],["msticr",3]],[[],["ser",3]],[[],["rxoicr",3]],[[],["spictrlr0",3]],[[],["sr",3]],[[],["startup",3]],[[],["count",3]],[[],["ctrl",3]],[[],["status",3]],[[],["u16",15]]],"p":[[3,"Div"],[3,"Result"],[3,"Cs"],[3,"Int"],[3,"Fcs"],[3,"Fifo"],[3,"Adc"],[3,"BusPriority"],[3,"BusPriorityAck"],[3,"Perfsel"],[3,"Perfctr"],[3,"Busctrl"],[3,"Enabled1"],[3,"ClkSysResusStatus"],[3,"ClkAdcDiv"],[3,"ClkUsbDiv"],[3,"ClkGpout3Ctrl"],[3,"Fc0Status"],[3,"ClkRtcCtrl"],[3,"Enabled0"],[3,"Fc0RefKhz"],[3,"Int"],[3,"ClkAdcCtrl"],[3,"Fc0Result"],[3,"ClkGpout3Div"],[3,"ClkPeriCtrl"],[3,"ClkRtcDiv"],[3,"ClkGpout0Ctrl"],[3,"SleepEn1"],[3,"Fc0Delay"],[3,"ClkRefCtrl"],[3,"ClkSysResusCtrl"],[3,"ClkGpout0Div"],[3,"Fc0Src"],[3,"ClkGpout2Div"],[3,"ClkGpout2Ctrl"],[3,"WakeEn1"],[3,"WakeEn0"],[3,"ClkUsbCtrl"],[3,"ClkGpout1Ctrl"],[3,"ClkRefDiv"],[3,"Fc0Interval"],[3,"Fc0MinKhz"],[3,"ClkSysCtrl"],[3,"Fc0MaxKhz"],[3,"SleepEn0"],[3,"ClkSysDiv"],[3,"ClkGpout1Div"],[3,"ClkGpout1CtrlAuxsrc"],[3,"Fc0Src"],[3,"ClkSysCtrlSrc"],[3,"ClkGpout2CtrlAuxsrc"],[3,"ClkPeriCtrlAuxsrc"],[3,"ClkGpout0CtrlAuxsrc"],[3,"ClkSysCtrlAuxsrc"],[3,"ClkGpout3CtrlAuxsrc"],[3,"ClkUsbCtrlAuxsrc"],[3,"ClkRefCtrlSrc"],[3,"ClkAdcCtrlAuxsrc"],[3,"ClkRefCtrlAuxsrc"],[3,"ClkRtcCtrlAuxsrc"],[3,"Clocks"],[3,"FifoLevels"],[3,"Inte1"],[3,"Intf0"],[3,"Intr"],[3,"ChanAbort"],[3,"SniffCtrl"],[3,"Ints0"],[3,"Timer"],[3,"Inte0"],[3,"CtrlTrig"],[3,"MultiChanTrigger"],[3,"Ints1"],[3,"DbgCtdreq"],[3,"Intf1"],[3,"NChannels"],[3,"SniffCtrlCalc"],[3,"TreqSel"],[3,"DataSize"],[3,"Dma"],[3,"Channel"],[3,"Reg"],[3,"IcSsSclLcnt"],[3,"IcFsSpklen"],[3,"IcIntrStat"],[3,"IcFsSclLcnt"],[3,"IcTxAbrtSource"],[3,"IcRawIntrStat"],[3,"IcSar"],[3,"IcClrRdReq"],[3,"IcCompParam1"],[3,"IcClrIntr"],[3,"IcSdaSetup"],[3,"IcRxTl"],[3,"IcAckGeneralCall"],[3,"IcSdaHold"],[3,"IcStatus"],[3,"IcEnable"],[3,"IcClrRxOver"],[3,"IcRxflr"],[3,"IcIntrMask"],[3,"IcTar"],[3,"IcSlvDataNackOnly"],[3,"IcClrTxOver"],[3,"IcDmaRdlr"],[3,"IcDmaCr"],[3,"IcClrStartDet"],[3,"IcClrActivity"],[3,"IcEnableStatus"],[3,"IcClrGenCall"],[3,"IcTxflr"],[3,"IcDmaTdlr"],[3,"IcDataCmd"],[3,"IcClrRestartDet"],[3,"IcClrRxDone"],[3,"IcClrStopDet"],[3,"IcSsSclHcnt"],[3,"IcClrRxUnder"],[3,"IcTxTl"],[3,"IcFsSclHcnt"],[3,"IcClrTxAbrt"],[3,"IcCon"],[3,"IcConSpeed"],[3,"I2c"],[3,"GpioStatus"],[3,"Int"],[3,"GpioCtrl"],[3,"Gpio0CtrlFuncsel"],[3,"Gpio1CtrlFuncsel"],[3,"Inover"],[3,"Gpio2CtrlFuncsel"],[3,"Gpio23CtrlFuncsel"],[3,"Gpio14CtrlFuncsel"],[3,"Gpio3CtrlFuncsel"],[3,"Gpio21CtrlFuncsel"],[3,"Gpio15CtrlFuncsel"],[3,"Gpio16CtrlFuncsel"],[3,"Oeover"],[3,"Irqover"],[3,"Gpio22CtrlFuncsel"],[3,"Gpio5CtrlFuncsel"],[3,"Gpio13CtrlFuncsel"],[3,"Gpio7CtrlFuncsel"],[3,"Gpio19CtrlFuncsel"],[3,"Gpio4CtrlFuncsel"],[3,"Gpio26CtrlFuncsel"],[3,"Gpio12CtrlFuncsel"],[3,"Gpio29CtrlFuncsel"],[3,"Gpio24CtrlFuncsel"],[3,"Gpio9CtrlFuncsel"],[3,"Gpio10CtrlFuncsel"],[3,"Gpio20CtrlFuncsel"],[3,"Gpio17CtrlFuncsel"],[3,"Gpio6CtrlFuncsel"],[3,"Gpio28CtrlFuncsel"],[3,"Gpio18CtrlFuncsel"],[3,"Gpio27CtrlFuncsel"],[3,"Gpio8CtrlFuncsel"],[3,"Gpio25CtrlFuncsel"],[3,"Outover"],[3,"Gpio11CtrlFuncsel"],[3,"Int"],[3,"Io"],[3,"Gpio"],[3,"GpioCtrl"],[3,"VoltageSelect"],[3,"VoltageSelect"],[3,"Drive"],[3,"Pads"],[3,"SmShiftctrl"],[3,"Ctrl"],[3,"Fdebug"],[3,"SmPinctrl"],[3,"SmInstr"],[3,"Intr"],[3,"IrqForce"],[3,"Irq"],[3,"SmExecctrl"],[3,"Fstat"],[3,"InstrMem"],[3,"SmAddr"],[3,"Flevel"],[3,"DbgCfginfo"],[3,"SmClkdiv"],[3,"SmExecctrlStatusSel"],[3,"Pio"],[3,"StateMachine"],[3,"Irq"],[3,"Pwr"],[3,"Cs"],[3,"Prim"],[3,"FbdivInt"],[3,"Pll"],[3,"FrceOn"],[3,"Done"],[3,"Wdsel"],[3,"FrceOff"],[3,"Psm"],[3,"Ch1Cc"],[3,"Ch6Div"],[3,"Ch1Div"],[3,"Inte"],[3,"Ch7Csr"],[3,"Ch0Div"],[3,"Ch0Csr"],[3,"Ch4Div"],[3,"Ch6Csr"],[3,"Ch6Top"],[3,"Ch4Cc"],[3,"Ch1Ctr"],[3,"Ch0Top"],[3,"Ch2Div"],[3,"Ch0Ctr"],[3,"Ch4Ctr"],[3,"Ch3Top"],[3,"Ch3Div"],[3,"Ch4Top"],[3,"Ch5Div"],[3,"Ch0Cc"],[3,"Ch2Top"],[3,"Ch7Top"],[3,"Ch5Top"],[3,"Ch1Csr"],[3,"En"],[3,"Ch6Ctr"],[3,"Ints"],[3,"Ch5Cc"],[3,"Ch7Cc"],[3,"Ch7Div"],[3,"Ch3Cc"],[3,"Intf"],[3,"Ch5Ctr"],[3,"Ch3Ctr"],[3,"Ch2Csr"],[3,"Intr"],[3,"Ch7Ctr"],[3,"Ch3Csr"],[3,"Ch1Top"],[3,"Ch5Csr"],[3,"Ch6Cc"],[3,"Ch2Ctr"],[3,"Ch2Cc"],[3,"Ch4Csr"],[3,"Divmode"],[3,"Pwm"],[3,"Wdsel"],[3,"Peripherals"],[3,"Resets"],[3,"Freqb"],[3,"Status"],[3,"Randombit"],[3,"Freqa"],[3,"Count"],[3,"Phase"],[3,"Div"],[3,"Ctrl"],[3,"CtrlFreqRange"],[3,"Div"],[3,"Passwd"],[3,"CtrlEnable"],[3,"Rosc"],[3,"Rtc1"],[3,"Setup1"],[3,"Int"],[3,"IrqSetup1"],[3,"Ctrl"],[3,"IrqSetup0"],[3,"Setup0"],[3,"ClkdivM1"],[3,"Rtc0"],[3,"Rtc"],[3,"FifoSt"],[3,"Interp0Accum0Add"],[3,"Interp1CtrlLane0"],[3,"DivCsr"],[3,"Interp0CtrlLane1"],[3,"Interp1CtrlLane1"],[3,"Interp1Accum1Add"],[3,"Interp0CtrlLane0"],[3,"Interp0Accum1Add"],[3,"Interp1Accum0Add"],[3,"Gpio"],[3,"Fifo"],[3,"Div"],[3,"Interp"],[3,"Sio"],[3,"Sspmis"],[3,"Ssppcellid2"],[3,"Sspperiphid0"],[3,"Sspsr"],[3,"Sspperiphid1"],[3,"Ssppcellid1"],[3,"Sspperiphid2"],[3,"Sspcr0"],[3,"Ssppcellid0"],[3,"Sspcpsr"],[3,"Sspcr1"],[3,"Sspris"],[3,"Sspdr"],[3,"Sspimsc"],[3,"Ssppcellid3"],[3,"Sspdmacr"],[3,"Sspicr"],[3,"Sspperiphid3"],[3,"Spi"],[3,"ProcInSyncBypassHi"],[3,"Dbgforce"],[3,"ProcInSyncBypass"],[3,"Mempowerdown"],[3,"ProcConfig"],[3,"Syscfg"],[3,"ChipId"],[3,"Platform"],[3,"Sysinfo"],[3,"Platform"],[3,"Tbman"],[3,"Intf"],[3,"Armed"],[3,"Pause"],[3,"Dbgpause"],[3,"Inte"],[3,"Intr"],[3,"Ints"],[3,"Timer"],[3,"Uartperiphid2"],[3,"Uartpcellid3"],[3,"Uarticr"],[3,"Uartpcellid2"],[3,"Uartmis"],[3,"Uartperiphid1"],[3,"Uartpcellid1"],[3,"Uartdmacr"],[3,"Uartilpr"],[3,"Uartperiphid0"],[3,"UartlcrH"],[3,"Uartcr"],[3,"Uartfr"],[3,"Uartris"],[3,"Uartibrd"],[3,"Uartperiphid3"],[3,"Uartrsr"],[3,"Uartpcellid0"],[3,"Uartimsc"],[3,"Uartdr"],[3,"Uartfbrd"],[3,"Uartifls"],[3,"Uart"],[3,"UsbphyDirect"],[3,"BuffStatus"],[3,"AddrEndpX"],[3,"SofRd"],[3,"UsbMuxing"],[3,"NakPoll"],[3,"EpStallArm"],[3,"Int"],[3,"BuffCpuShouldHandle"],[3,"UsbphyTrim"],[3,"AddrEndp"],[3,"UsbphyDirectOverride"],[3,"SieCtrl"],[3,"EpAbort"],[3,"EpAbortDone"],[3,"IntEpCtrl"],[3,"SofWr"],[3,"MainCtrl"],[3,"SieStatus"],[3,"EpStatusStallNak"],[3,"UsbPwr"],[3,"Usb"],[3,"Vreg"],[3,"Bod"],[3,"ChipReset"],[3,"VregAndChipReset"],[3,"Load"],[3,"Ctrl"],[3,"Tick"],[3,"Reason"],[3,"Watchdog"],[3,"Ctrl"],[3,"StreamAddr"],[3,"Flush"],[3,"StreamCtr"],[3,"Stat"],[3,"XipCtrl"],[3,"Baudr"],[3,"Rxftlr"],[3,"RxSampleDly"],[3,"Rxuicr"],[3,"Rxflr"],[3,"TxdDriveEdge"],[3,"Ctrlr1"],[3,"Txftlr"],[3,"Ssienr"],[3,"Txflr"],[3,"Dmatdlr"],[3,"Risr"],[3,"Icr"],[3,"Isr"],[3,"Dmacr"],[3,"Txoicr"],[3,"Dmardlr"],[3,"Imr"],[3,"Ctrlr0"],[3,"Mwcr"],[3,"Msticr"],[3,"Ser"],[3,"Rxoicr"],[3,"SpiCtrlr0"],[3,"Sr"],[3,"Ctrlr0SpiFrf"],[3,"SpiCtrlr0TransType"],[3,"SpiCtrlr0InstL"],[3,"Ctrlr0Tmod"],[3,"XipSsi"],[3,"Startup"],[3,"Count"],[3,"Ctrl"],[3,"Status"],[3,"CtrlEnable"],[3,"CtrlFreqRange"],[3,"StatusFreqRange"],[3,"Xosc"],[4,"Interrupt"],[3,"RW"],[3,"R"],[3,"W"]]},\
"vcell":{"doc":"Just like <code>Cell</code> but with volatile read / write operations","t":[3,11,11,11,11,11,11,11,11,11,11,11],"n":["VolatileCell","new","get","set","as_ptr","borrow","borrow_mut","try_from","from","into","try_into","type_id"],"q":["vcell","","","","","","","","","","",""],"d":["Just like <code>Cell</code> but with volatile read / write operations","Creates a new <code>VolatileCell</code> containing the given value","Returns a copy of the contained value","Sets the contained value","Returns a raw pointer to the underlying data in the cell","","","","","","",""],"i":[0,1,1,1,1,1,1,1,1,1,1,1],"f":[null,[[]],[[]],[[]],[[]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]]],"p":[[3,"VolatileCell"]]},\
"void":{"doc":"Void","t":[4,5,8,10,8,10,11,11,11,11,11,11,11,11,11,11,11,11],"n":["Void","unreachable","ResultVoidExt","void_unwrap","ResultVoidErrExt","void_unwrap_err","borrow","borrow_mut","try_from","from","into","try_into","type_id","fmt","fmt","eq","partial_cmp","clone"],"q":["void","","","","","","","","","","","","","","","","",""],"d":["The empty type for cases which can’t occur.","A safe version of <code>intrinsincs::unreachable</code>.","Extensions to <code>Result<T, Void></code>","Get the value out of a wrapper.","Extensions to <code>Result<Void, E></code>","Get the error out of a wrapper.","","","","","","","","","","","",""],"i":[0,0,0,1,0,2,3,3,3,3,3,3,3,3,3,3,3,3],"f":[null,[[["void",4]]],null,[[]],null,[[]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[["formatter",3]],["result",6]],[[["formatter",3]],["result",6]],[[],["bool",15]],[[],[["ordering",4],["option",4]]],[[],["void",4]]],"p":[[8,"ResultVoidExt"],[8,"ResultVoidErrExt"],[4,"Void"]]},\
"volatile_register":{"doc":"Volatile access to memory mapped hardware registers","t":[3,11,3,11,11,11,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11],"n":["RO","read","RW","modify","read","write","WO","write","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id","borrow","borrow_mut","try_from","from","into","try_into","type_id"],"q":["volatile_register","","","","","","","","","","","","","","","","","","","","","","","","","","","",""],"d":["Read-Only register","Reads the value of the register","Read-Write register","Performs a read-modify-write operation","Reads the value of the register","Writes a <code>value</code> into the register","Write-Only register","Writes <code>value</code> into the register","","","","","","","","","","","","","","","","","","","","",""],"i":[0,1,0,2,2,2,0,3,1,1,1,1,1,1,1,2,2,2,2,2,2,2,3,3,3,3,3,3,3],"f":[null,[[]],null,[[]],[[]],[[]],null,[[]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["typeid",3]]],"p":[[3,"RO"],[3,"RW"],[3,"WO"]]}\
}');
initSearch(searchIndex);