INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecestudent/ECE2700/Lab1/myandgate/myandgate.srcs/sources_1/new/myandgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myandgate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecestudent/ECE2700/Lab1/myandgate/myandgate.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
