// Automatically generated by PRGA's RTL generator
`timescale 1ns/1ps
module {{ module.vpr_model }} (
    input wire [{{ module.ports.i|length }} - 1:0] i
    , input wire [{{ module.ports.sel|length }} - 1:0] sel
    , output reg o
    );

    always @* begin
        o = 1'b0;

        case (sel)
            {%- for i in range(module.ports.i|length) %}
            {{ i }}: o = i[{{ i }}];
            {%- endfor %}
        endcase
    end

endmodule

