
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.067575                       # Number of seconds simulated
sim_ticks                                 67574601500                       # Number of ticks simulated
final_tick                                67574601500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 284184                       # Simulator instruction rate (inst/s)
host_op_rate                                   349341                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1255072139                       # Simulator tick rate (ticks/s)
host_mem_usage                                 639724                       # Number of bytes of host memory used
host_seconds                                    53.84                       # Real time elapsed on the host
sim_insts                                    15300803                       # Number of instructions simulated
sim_ops                                      18808946                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  67574601500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           34560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         5663872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5698432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        34560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2639040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2639040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           176996                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              178076                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         82470                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              82470                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             511435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           83816580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              84328015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        511435                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           511435                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        39053726                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             39053726                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        39053726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            511435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          83816580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            123381741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      178076                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      82470                       # Number of write requests accepted
system.mem_ctrls.readBursts                    178076                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    82470                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               11256384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  140480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4833280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5698432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2639040                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2195                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6924                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3639                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   67574504500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                178076                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                82470                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  175880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       101744                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    158.123604                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   115.016643                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   165.197567                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        53056     52.15%     52.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        28354     27.87%     80.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12392     12.18%     92.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4010      3.94%     96.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          875      0.86%     97.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          850      0.84%     97.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          472      0.46%     98.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          405      0.40%     98.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1330      1.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       101744                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4519                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.688648                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.477290                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     75.486530                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           4116     91.08%     91.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          114      2.52%     93.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           95      2.10%     95.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          105      2.32%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           24      0.53%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           11      0.24%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           14      0.31%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           14      0.31%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           10      0.22%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            5      0.11%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.02%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            3      0.07%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.02%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            3      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4519                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4519                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.711662                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.687084                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.916053                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2730     60.41%     60.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              367      8.12%     68.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1417     31.36%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4519                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   3593067750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              6890836500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  879405000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20428.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39178.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       166.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        71.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     84.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     39.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.89                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   110888                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   38763                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                51.31                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     259357.29                       # Average gap between requests
system.mem_ctrls.pageHitRate                    59.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                369309360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                196281195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               648169200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              199419660                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         4098419520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           3364463760                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            120192480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     16365464370                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      2216697120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       4568668860                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            32147801805                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            475.737941                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          59881395750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    131009250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1735870000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  18219975750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   5772487000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    5825376750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  35889882750                       # Time in different power states
system.mem_ctrls_1.actEnergy                357185640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                189837285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               607621140                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              194794740                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         4300636080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           3294287070                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            137315040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     16528219890                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2750065440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       4246573080                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            32607086085                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            482.534641                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          59990991000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    167568250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1822178000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  16583725000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   7161587000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    5593817250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  36245726000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  67574601500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  67574601500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  67574601500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  67574601500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  67574601500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                 10023                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     67574601500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        135149203                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    15300803                       # Number of instructions committed
system.cpu.committedOps                      18808946                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              16504061                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      981071                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      2577924                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     16504061                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            26788165                       # number of times the integer registers were read
system.cpu.num_int_register_writes           10434183                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             69334335                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             8674167                       # number of times the CC registers were written
system.cpu.num_mem_refs                       6901817                       # number of memory refs
system.cpu.num_load_insts                     4104063                       # Number of load instructions
system.cpu.num_store_insts                    2797754                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  135149203                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           3814169                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  12269964     63.92%     63.92% # Class of executed instruction
system.cpu.op_class::IntMult                    24444      0.13%     64.05% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::MemRead                  4104063     21.38%     85.43% # Class of executed instruction
system.cpu.op_class::MemWrite                 2797738     14.57%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   19196225                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  67574601500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           1626857                       # number of replacements
system.cpu.dcache.tags.tagsinuse            11.999760                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4982966                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1626869                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.062918                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    11.999760                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.374993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.374993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28066209                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28066209                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  67574601500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      2648237                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2648237                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      2254663                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2254663                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        40033                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        40033                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        40033                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        40033                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       4902900                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4902900                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      4902900                       # number of overall hits
system.cpu.dcache.overall_hits::total         4902900                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1272191                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1272191                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       354678                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       354678                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1626869                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1626869                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1626869                       # number of overall misses
system.cpu.dcache.overall_misses::total       1626869                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  28910522500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  28910522500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   6207343500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6207343500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  35117866000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  35117866000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  35117866000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  35117866000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      3920428                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3920428                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      2609341                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2609341                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        40033                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        40033                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        40033                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        40033                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      6529769                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6529769                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      6529769                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6529769                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.324503                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.324503                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.135926                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.135926                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.249146                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.249146                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.249146                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.249146                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 22724.985871                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22724.985871                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17501.349111                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17501.349111                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 21586.167048                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21586.167048                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 21586.167048                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21586.167048                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       869128                       # number of writebacks
system.cpu.dcache.writebacks::total            869128                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1272191                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1272191                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       354678                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       354678                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1626869                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1626869                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1626869                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1626869                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  27638331500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  27638331500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   5852665500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5852665500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  33490997000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  33490997000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  33490997000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  33490997000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.324503                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.324503                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.135926                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.135926                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.249146                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.249146                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.249146                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.249146                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 21724.985871                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21724.985871                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16501.349111                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16501.349111                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 20586.167048                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20586.167048                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 20586.167048                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20586.167048                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  67574601500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1010729                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.991230                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14428307                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1010793                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.274245                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          37643500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.991230                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999863                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999863                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16449893                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16449893                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  67574601500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     14428307                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14428307                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      14428307                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14428307                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     14428307                       # number of overall hits
system.cpu.icache.overall_hits::total        14428307                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1010793                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1010793                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1010793                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1010793                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1010793                       # number of overall misses
system.cpu.icache.overall_misses::total       1010793                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  13244345500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  13244345500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  13244345500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  13244345500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  13244345500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  13244345500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     15439100                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15439100                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     15439100                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15439100                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     15439100                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15439100                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.065470                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.065470                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.065470                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.065470                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.065470                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.065470                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13102.925624                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13102.925624                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13102.925624                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13102.925624                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13102.925624                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13102.925624                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1010729                       # number of writebacks
system.cpu.icache.writebacks::total           1010729                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1010793                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1010793                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1010793                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1010793                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1010793                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1010793                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  12233552500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  12233552500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  12233552500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  12233552500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  12233552500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  12233552500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.065470                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.065470                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.065470                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.065470                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.065470                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.065470                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12102.925624                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12102.925624                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12102.925624                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12102.925624                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12102.925624                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12102.925624                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  67574601500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    178690                       # number of replacements
system.l2.tags.tagsinuse                   511.795968                       # Cycle average of tags in use
system.l2.tags.total_refs                     5094929                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    179202                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     28.431206                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                  74583000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       18.888623                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         63.078219                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        429.829126                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.036892                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.123200                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.839510                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999602                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          283                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  84582754                       # Number of tag accesses
system.l2.tags.data_accesses                 84582754                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  67574601500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       869128                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           869128                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1010723                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1010723                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             333533                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                333533                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         1009713                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1009713                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1116340                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1116340                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               1009713                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1449873                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2459586                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              1009713                       # number of overall hits
system.l2.overall_hits::cpu.data              1449873                       # number of overall hits
system.l2.overall_hits::total                 2459586                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            21145                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               21145                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1080                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1080                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       155851                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          155851                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1080                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              176996                       # number of demand (read+write) misses
system.l2.demand_misses::total                 178076                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1080                       # number of overall misses
system.l2.overall_misses::cpu.data             176996                       # number of overall misses
system.l2.overall_misses::total                178076                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1818552000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1818552000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    115361500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    115361500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  13998186500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  13998186500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     115361500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   15816738500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15932100000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    115361500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  15816738500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15932100000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       869128                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       869128                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1010723                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1010723                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         354678                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            354678                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1010793                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1010793                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1272191                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1272191                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1010793                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1626869                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2637662                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1010793                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1626869                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2637662                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.059617                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.059617                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.001068                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001068                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.122506                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.122506                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.001068                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.108795                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.067513                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.001068                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.108795                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.067513                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 86003.877985                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86003.877985                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 106816.203704                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 106816.203704                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 89817.752212                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89817.752212                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 106816.203704                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 89362.124003                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89467.979964                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 106816.203704                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 89362.124003                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89467.979964                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                82470                       # number of writebacks
system.l2.writebacks::total                     82470                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         1091                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1091                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        21145                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          21145                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1080                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1080                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       155851                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       155851                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1080                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         176996                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            178076                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1080                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        176996                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           178076                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1607102000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1607102000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    104561500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    104561500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  12439676500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12439676500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    104561500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  14046778500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14151340000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    104561500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  14046778500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14151340000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.059617                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.059617                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.001068                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001068                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.122506                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.122506                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.001068                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.108795                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.067513                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.001068                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.108795                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.067513                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 76003.877985                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76003.877985                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 96816.203704                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 96816.203704                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 79817.752212                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79817.752212                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 96816.203704                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 79362.124003                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79467.979964                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 96816.203704                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 79362.124003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79467.979964                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        355625                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       177551                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  67574601500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             156931                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        82470                       # Transaction distribution
system.membus.trans_dist::CleanEvict            95079                       # Transaction distribution
system.membus.trans_dist::ReadExReq             21145                       # Transaction distribution
system.membus.trans_dist::ReadExResp            21145                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        156931                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       533701                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 533701                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8337472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8337472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            178076                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  178076    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              178076                       # Request fanout histogram
system.membus.reqLayer0.occupancy           525226000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          599916500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      5275248                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2637586                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           26                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2232                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2232                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  67574601500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2282984                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       951598                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1010729                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          853949                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           354678                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          354678                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1010793                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1272191                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3032315                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4880595                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7912910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     64688704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     79871904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              144560608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          178690                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2639040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2816352                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000802                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028304                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2814094     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2258      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2816352                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3577552500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1010793000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1626869000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
