<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -xml drs4_eval5.twx drs4_eval5.ncd -o drs4_eval5.twr drs4_eval5.pcf

</twCmdLine><twDesign>drs4_eval5.ncd</twDesign><twDesignPath>drs4_eval5.ncd</twDesignPath><twPCF>drs4_eval5.pcf</twPCF><twPcfPath>drs4_eval5.pcf</twPcfPath><twDevInfo arch="spartan3" pkg="tq144"><twDevName>xc3s400</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.39 2013-10-13</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="6">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="7">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="8" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_P_I_CLK33 = PERIOD TIMEGRP &quot;P_I_CLK33&quot; 32 ns HIGH 50% INPUT_JITTER 0.1 ns;</twConstName><twItemCnt>1688</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>48</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>12.276</twMinPer></twConstHead><twPathRptBanner iPaths="49" iCriticalPaths="0" sType="EndPoint">Paths for end point clocks_ps_incdec (SLICE_X22Y30.CE), 49 paths
</twPathRptBanner><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.724</twSlack><twSrc BELType="FF">clocks_ps_shadow_7</twSrc><twDest BELType="FF">clocks_ps_incdec</twDest><twTotPathDel>10.681</twTotPathDel><twClkSkew dest = "0.844" src = "2.389">1.545</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>clocks_ps_shadow_7</twSrc><twDest BELType='FF'>clocks_ps_incdec</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X8Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">P_I_CLK33_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X8Y55.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>clocks_ps_shadow(6)</twComp><twBEL>clocks_ps_shadow_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y51.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.812</twDelInfo><twComp>clocks_ps_shadow(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y51.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(13)(13)</twComp><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_lut(7)</twBEL><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y34.F2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.481</twDelInfo><twComp>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y34.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>clocks_ps_incdec_and0000</twComp><twBEL>clocks_ps_incdec_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y30.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.419</twDelInfo><twComp>clocks_ps_incdec_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y30.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>clocks_ps_incdec</twComp><twBEL>clocks_ps_incdec</twBEL></twPathDel><twLogDel>2.969</twLogDel><twRouteDel>7.712</twRouteDel><twTotDel>10.681</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">P_I_CLK33_IBUFG</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.971</twSlack><twSrc BELType="FF">clocks_ps_shadow_3</twSrc><twDest BELType="FF">clocks_ps_incdec</twDest><twTotPathDel>11.123</twTotPathDel><twClkSkew dest = "0.844" src = "1.700">0.856</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>clocks_ps_shadow_3</twSrc><twDest BELType='FF'>clocks_ps_incdec</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X8Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">P_I_CLK33_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X8Y53.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>clocks_ps_shadow(2)</twComp><twBEL>clocks_ps_shadow_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y49.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.014</twDelInfo><twComp>clocks_ps_shadow(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y49.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>app_drs_dac_reg_3_15</twComp><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_lut(3)</twBEL><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(3)</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(10)(21)</twComp><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(4)</twBEL><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(5)</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(5)</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(13)(13)</twComp><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(6)</twBEL><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y34.F2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.481</twDelInfo><twComp>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y34.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>clocks_ps_incdec_and0000</twComp><twBEL>clocks_ps_incdec_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y30.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.419</twDelInfo><twComp>clocks_ps_incdec_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y30.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>clocks_ps_incdec</twComp><twBEL>clocks_ps_incdec</twBEL></twPathDel><twLogDel>3.209</twLogDel><twRouteDel>7.914</twRouteDel><twTotDel>11.123</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">P_I_CLK33_IBUFG</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.123</twSlack><twSrc BELType="FF">clocks_ps_shadow_7</twSrc><twDest BELType="FF">clocks_ps_incdec</twDest><twTotPathDel>10.282</twTotPathDel><twClkSkew dest = "0.844" src = "2.389">1.545</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>clocks_ps_shadow_7</twSrc><twDest BELType='FF'>clocks_ps_incdec</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X8Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">P_I_CLK33_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X8Y55.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>clocks_ps_shadow(6)</twComp><twBEL>clocks_ps_shadow_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y51.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.932</twDelInfo><twComp>clocks_ps_shadow(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y51.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(5)(15)</twComp><twBEL>clocks_Mcompar_ps_shadow_cmp_ge0000_lut(7)</twBEL><twBEL>clocks_Mcompar_ps_shadow_cmp_ge0000_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y34.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.019</twDelInfo><twComp>clocks_ps_shadow_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y34.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>clocks_ps_incdec_and0000</twComp><twBEL>clocks_ps_incdec_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y30.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.419</twDelInfo><twComp>clocks_ps_incdec_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y30.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>clocks_ps_incdec</twComp><twBEL>clocks_ps_incdec</twBEL></twPathDel><twLogDel>2.912</twLogDel><twRouteDel>7.370</twRouteDel><twTotDel>10.282</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">P_I_CLK33_IBUFG</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="50" iCriticalPaths="0" sType="EndPoint">Paths for end point clocks_ps_state_0 (SLICE_X22Y42.CE), 50 paths
</twPathRptBanner><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.264</twSlack><twSrc BELType="FF">clocks_ps_shadow_7</twSrc><twDest BELType="FF">clocks_ps_state_0</twDest><twTotPathDel>10.108</twTotPathDel><twClkSkew dest = "0.811" src = "2.389">1.578</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>clocks_ps_shadow_7</twSrc><twDest BELType='FF'>clocks_ps_state_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X8Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">P_I_CLK33_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X8Y55.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>clocks_ps_shadow(6)</twComp><twBEL>clocks_ps_shadow_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y51.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.812</twDelInfo><twComp>clocks_ps_shadow(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y51.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(13)(13)</twComp><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_lut(7)</twBEL><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y35.G3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.308</twDelInfo><twComp>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y35.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>clocks_ps_state_0_not0001</twComp><twBEL>clocks_ps_state_0_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.962</twDelInfo><twComp>clocks_ps_state_0_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y42.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>clocks_ps_state(0)</twComp><twBEL>clocks_ps_state_0</twBEL></twPathDel><twLogDel>3.026</twLogDel><twRouteDel>7.082</twRouteDel><twTotDel>10.108</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">P_I_CLK33_IBUFG</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.511</twSlack><twSrc BELType="FF">clocks_ps_shadow_3</twSrc><twDest BELType="FF">clocks_ps_state_0</twDest><twTotPathDel>10.550</twTotPathDel><twClkSkew dest = "0.811" src = "1.700">0.889</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>clocks_ps_shadow_3</twSrc><twDest BELType='FF'>clocks_ps_state_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X8Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">P_I_CLK33_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X8Y53.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>clocks_ps_shadow(2)</twComp><twBEL>clocks_ps_shadow_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y49.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.014</twDelInfo><twComp>clocks_ps_shadow(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y49.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>app_drs_dac_reg_3_15</twComp><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_lut(3)</twBEL><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(3)</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(10)(21)</twComp><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(4)</twBEL><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(5)</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(5)</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(13)(13)</twComp><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(6)</twBEL><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y35.G3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.308</twDelInfo><twComp>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y35.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>clocks_ps_state_0_not0001</twComp><twBEL>clocks_ps_state_0_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.962</twDelInfo><twComp>clocks_ps_state_0_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y42.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>clocks_ps_state(0)</twComp><twBEL>clocks_ps_state_0</twBEL></twPathDel><twLogDel>3.266</twLogDel><twRouteDel>7.284</twRouteDel><twTotDel>10.550</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">P_I_CLK33_IBUFG</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.591</twSlack><twSrc BELType="FF">clocks_ps_shadow_7</twSrc><twDest BELType="FF">clocks_ps_state_0</twDest><twTotPathDel>9.781</twTotPathDel><twClkSkew dest = "0.811" src = "2.389">1.578</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>clocks_ps_shadow_7</twSrc><twDest BELType='FF'>clocks_ps_state_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X8Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">P_I_CLK33_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X8Y55.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>clocks_ps_shadow(6)</twComp><twBEL>clocks_ps_shadow_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y51.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.932</twDelInfo><twComp>clocks_ps_shadow(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y51.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(5)(15)</twComp><twBEL>clocks_Mcompar_ps_shadow_cmp_ge0000_lut(7)</twBEL><twBEL>clocks_Mcompar_ps_shadow_cmp_ge0000_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y35.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.918</twDelInfo><twComp>clocks_ps_shadow_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y35.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>clocks_ps_state_0_not0001</twComp><twBEL>clocks_ps_state_0_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.962</twDelInfo><twComp>clocks_ps_state_0_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y42.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>clocks_ps_state(0)</twComp><twBEL>clocks_ps_state_0</twBEL></twPathDel><twLogDel>2.969</twLogDel><twRouteDel>6.812</twRouteDel><twTotDel>9.781</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">P_I_CLK33_IBUFG</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="49" iCriticalPaths="0" sType="EndPoint">Paths for end point clocks_ps_enable (SLICE_X37Y42.CE), 49 paths
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.944</twSlack><twSrc BELType="FF">clocks_ps_shadow_7</twSrc><twDest BELType="FF">clocks_ps_enable</twDest><twTotPathDel>8.893</twTotPathDel><twClkSkew dest = "1.250" src = "3.363">2.113</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>clocks_ps_shadow_7</twSrc><twDest BELType='FF'>clocks_ps_enable</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X8Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">P_I_CLK33_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X8Y55.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>clocks_ps_shadow(6)</twComp><twBEL>clocks_ps_shadow_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y51.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.812</twDelInfo><twComp>clocks_ps_shadow(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y51.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(13)(13)</twComp><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_lut(7)</twBEL><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y42.G1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.550</twDelInfo><twComp>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y42.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>clocks_ps_state(0)</twComp><twBEL>clocks_ps_enable_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.505</twDelInfo><twComp>clocks_ps_enable_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y42.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>clocks_ps_enable</twComp><twBEL>clocks_ps_enable</twBEL></twPathDel><twLogDel>3.026</twLogDel><twRouteDel>5.867</twRouteDel><twTotDel>8.893</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">P_I_CLK33_IBUFG</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.191</twSlack><twSrc BELType="FF">clocks_ps_shadow_3</twSrc><twDest BELType="FF">clocks_ps_enable</twDest><twTotPathDel>9.335</twTotPathDel><twClkSkew dest = "1.250" src = "2.674">1.424</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>clocks_ps_shadow_3</twSrc><twDest BELType='FF'>clocks_ps_enable</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X8Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">P_I_CLK33_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X8Y53.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>clocks_ps_shadow(2)</twComp><twBEL>clocks_ps_shadow_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y49.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.014</twDelInfo><twComp>clocks_ps_shadow(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y49.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>app_drs_dac_reg_3_15</twComp><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_lut(3)</twBEL><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(3)</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(10)(21)</twComp><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(4)</twBEL><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(5)</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(5)</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(13)(13)</twComp><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(6)</twBEL><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y42.G1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.550</twDelInfo><twComp>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y42.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>clocks_ps_state(0)</twComp><twBEL>clocks_ps_enable_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.505</twDelInfo><twComp>clocks_ps_enable_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y42.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>clocks_ps_enable</twComp><twBEL>clocks_ps_enable</twBEL></twPathDel><twLogDel>3.266</twLogDel><twRouteDel>6.069</twRouteDel><twTotDel>9.335</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">P_I_CLK33_IBUFG</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.398</twSlack><twSrc BELType="FF">clocks_ps_shadow_3</twSrc><twDest BELType="FF">clocks_ps_enable</twDest><twTotPathDel>9.128</twTotPathDel><twClkSkew dest = "1.250" src = "2.674">1.424</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>clocks_ps_shadow_3</twSrc><twDest BELType='FF'>clocks_ps_enable</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X8Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">P_I_CLK33_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X8Y53.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>clocks_ps_shadow(2)</twComp><twBEL>clocks_ps_shadow_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y49.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.014</twDelInfo><twComp>clocks_ps_shadow(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y49.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.889</twDelInfo><twComp>app_drs_dac_reg_3_15</twComp><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(3)</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(10)(21)</twComp><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(4)</twBEL><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(5)</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(5)</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(13)(13)</twComp><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(6)</twBEL><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y42.G1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.550</twDelInfo><twComp>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y42.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>clocks_ps_state(0)</twComp><twBEL>clocks_ps_enable_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.505</twDelInfo><twComp>clocks_ps_enable_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y42.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>clocks_ps_enable</twComp><twBEL>clocks_ps_enable</twBEL></twPathDel><twLogDel>3.059</twLogDel><twRouteDel>6.069</twRouteDel><twTotDel>9.128</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">P_I_CLK33_IBUFG</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="27"><twPinLimitBanner>Component Switching Limit Checks: TS_P_I_CLK33 = PERIOD TIMEGRP &quot;P_I_CLK33&quot; 32 ns HIGH 50% INPUT_JITTER 0.1 ns;</twPinLimitBanner><twPinLimit anchorID="28" type="MAXPERIOD" name="Tdcmpco" slack="11.779" period="16.000" constraintValue="16.000" deviceLimit="27.779" freqLimit="35.998" physResource="clocks_Inst_dcm1_clk132/CLK2X" logResource="clocks_Inst_dcm1_clk132/CLK2X" locationPin="DCM_X0Y1.CLK2X" clockNet="clocks_clk66_dcm1_tmp"/><twPinLimit anchorID="29" type="MINPERIOD" name="Tdcmpco" slack="13.007" period="16.000" constraintValue="16.000" deviceLimit="2.993" freqLimit="334.113" physResource="clocks_Inst_dcm1_clk132/CLK2X" logResource="clocks_Inst_dcm1_clk132/CLK2X" locationPin="DCM_X0Y1.CLK2X" clockNet="clocks_clk66_dcm1_tmp"/><twPinLimit anchorID="30" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="22.000" period="32.000" constraintValue="16.000" deviceLimit="5.000" physResource="clocks_Inst_dcm1_clk132/CLKIN" logResource="clocks_Inst_dcm1_clk132/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clk33_nodll"/></twPinLimitRpt></twConst><twConst anchorID="31" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TIG_I_MMCX_path&quot; TIG;</twConstName><twItemCnt>1227</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>354</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point usb2_racc_interface_control_reg_arr(9)_6 (SLICE_X25Y37.F1), 22 paths
</twPathRptBanner><twPathRpt anchorID="32"><twUnconstPath anchorID="33" twDataPathType="twDataPathMaxDelay" ><twTotDel>18.117</twTotDel><twSrc BELType="PAD">P_I_ATRG2</twSrc><twDest BELType="FF">usb2_racc_interface_control_reg_arr(9)_6</twDest><twDel>17.484</twDel><twSUTime>0.633</twSUTime><twTotPathDel>18.117</twTotPathDel><twClkSkew>0.000</twClkSkew><twDetPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_ATRG2</twSrc><twDest BELType='FF'>usb2_racc_interface_control_reg_arr(9)_6</twDest><twLogLvls>9</twLogLvls><twSrcSite>P68.PAD</twSrcSite><twPathDel><twSite>P68.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>P_I_ATRG2</twComp><twBEL>P_I_ATRG2</twBEL><twBEL>P_I_ATRG2_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y50.G3</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">4.759</twDelInfo><twComp>P_I_ATRG2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y50.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_IO_ETRG_OUT14</twComp><twBEL>app_drs_hard_inp_1_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y50.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>app_drs_hard_inp(1)</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y50.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_IO_ETRG_OUT14</twComp><twBEL>app_IO_ETRG_OUT14</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>app_IO_ETRG_OUT14</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_IO_ETRG_OUT164</twComp><twBEL>app_IO_ETRG_OUT164</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y48.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>app_IO_ETRG_OUT164</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y48.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N163</twComp><twBEL>app_IO_ETRG_OUT1190</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y47.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N2</twComp><twBEL>app_IO_ETRG_OUT2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y43.G1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.980</twDelInfo><twComp>P_IO_ETRG_OUT_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_vldCC</twComp><twBEL>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_outputBits_mux0002(0)21</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y37.G1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.601</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N11</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y37.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(9)(6)</twComp><twBEL>usb2_racc_interface__mux0106_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y37.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>usb2_racc_interface__mux0106_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y37.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(9)(6)</twComp><twBEL>usb2_racc_interface__mux0106</twBEL><twBEL>usb2_racc_interface_control_reg_arr(9)_6</twBEL></twPathDel><twLogDel>6.522</twLogDel><twRouteDel>11.595</twRouteDel><twTotDel>18.117</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twDestClk><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="34"><twUnconstPath anchorID="35" twDataPathType="twDataPathMaxDelay" ><twTotDel>18.095</twTotDel><twSrc BELType="PAD">P_I_ATRG1</twSrc><twDest BELType="FF">usb2_racc_interface_control_reg_arr(9)_6</twDest><twDel>17.462</twDel><twSUTime>0.633</twSUTime><twTotPathDel>18.095</twTotPathDel><twClkSkew>0.000</twClkSkew><twDetPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_ATRG1</twSrc><twDest BELType='FF'>usb2_racc_interface_control_reg_arr(9)_6</twDest><twLogLvls>9</twLogLvls><twSrcSite>P70.PAD</twSrcSite><twPathDel><twSite>P70.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>P_I_ATRG1</twComp><twBEL>P_I_ATRG1</twBEL><twBEL>P_I_ATRG1_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y50.G2</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">4.884</twDelInfo><twComp>P_I_ATRG1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y50.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>app_IO_ETRG_OUT194</twComp><twBEL>app_drs_hard_inp_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y50.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>app_drs_hard_inp(0)</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y50.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_IO_ETRG_OUT14</twComp><twBEL>app_IO_ETRG_OUT14</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>app_IO_ETRG_OUT14</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_IO_ETRG_OUT164</twComp><twBEL>app_IO_ETRG_OUT164</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y48.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>app_IO_ETRG_OUT164</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y48.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N163</twComp><twBEL>app_IO_ETRG_OUT1190</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y47.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N2</twComp><twBEL>app_IO_ETRG_OUT2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y43.G1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.980</twDelInfo><twComp>P_IO_ETRG_OUT_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_vldCC</twComp><twBEL>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_outputBits_mux0002(0)21</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y37.G1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.601</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N11</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y37.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(9)(6)</twComp><twBEL>usb2_racc_interface__mux0106_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y37.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>usb2_racc_interface__mux0106_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y37.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(9)(6)</twComp><twBEL>usb2_racc_interface__mux0106</twBEL><twBEL>usb2_racc_interface_control_reg_arr(9)_6</twBEL></twPathDel><twLogDel>6.579</twLogDel><twRouteDel>11.516</twRouteDel><twTotDel>18.095</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="36"><twUnconstPath anchorID="37" twDataPathType="twDataPathMaxDelay" ><twTotDel>18.091</twTotDel><twSrc BELType="PAD">P_I_ATRG4</twSrc><twDest BELType="FF">usb2_racc_interface_control_reg_arr(9)_6</twDest><twDel>17.458</twDel><twSUTime>0.633</twSUTime><twTotPathDel>18.091</twTotPathDel><twClkSkew>0.000</twClkSkew><twDetPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_ATRG4</twSrc><twDest BELType='FF'>usb2_racc_interface_control_reg_arr(9)_6</twDest><twLogLvls>9</twLogLvls><twSrcSite>P59.PAD</twSrcSite><twPathDel><twSite>P59.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>P_I_ATRG4</twComp><twBEL>P_I_ATRG4</twBEL><twBEL>P_I_ATRG4_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y49.G2</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">4.449</twDelInfo><twComp>P_I_ATRG4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y49.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N2</twComp><twBEL>app_drs_hard_inp_3_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>app_drs_hard_inp(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_IO_ETRG_OUT164</twComp><twBEL>app_IO_ETRG_OUT139</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>app_IO_ETRG_OUT139/O</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_IO_ETRG_OUT164</twComp><twBEL>app_IO_ETRG_OUT164</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y48.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>app_IO_ETRG_OUT164</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y48.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N163</twComp><twBEL>app_IO_ETRG_OUT1190</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y47.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N2</twComp><twBEL>app_IO_ETRG_OUT2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y43.G1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.980</twDelInfo><twComp>P_IO_ETRG_OUT_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_vldCC</twComp><twBEL>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_outputBits_mux0002(0)21</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y37.G1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.601</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N11</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y37.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(9)(6)</twComp><twBEL>usb2_racc_interface__mux0106_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y37.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>usb2_racc_interface__mux0106_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y37.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(9)(6)</twComp><twBEL>usb2_racc_interface__mux0106</twBEL><twBEL>usb2_racc_interface_control_reg_arr(9)_6</twBEL></twPathDel><twLogDel>6.579</twLogDel><twRouteDel>11.512</twRouteDel><twTotDel>18.091</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point usb2_racc_interface_control_reg_arr(9)_7 (SLICE_X21Y38.F3), 22 paths
</twPathRptBanner><twPathRpt anchorID="38"><twUnconstPath anchorID="39" twDataPathType="twDataPathMaxDelay" ><twTotDel>16.550</twTotDel><twSrc BELType="PAD">P_I_ATRG2</twSrc><twDest BELType="FF">usb2_racc_interface_control_reg_arr(9)_7</twDest><twDel>15.917</twDel><twSUTime>0.633</twSUTime><twTotPathDel>16.550</twTotPathDel><twClkSkew>0.000</twClkSkew><twDetPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_ATRG2</twSrc><twDest BELType='FF'>usb2_racc_interface_control_reg_arr(9)_7</twDest><twLogLvls>9</twLogLvls><twSrcSite>P68.PAD</twSrcSite><twPathDel><twSite>P68.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>P_I_ATRG2</twComp><twBEL>P_I_ATRG2</twBEL><twBEL>P_I_ATRG2_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y50.G3</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">4.759</twDelInfo><twComp>P_I_ATRG2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y50.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_IO_ETRG_OUT14</twComp><twBEL>app_drs_hard_inp_1_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y50.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>app_drs_hard_inp(1)</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y50.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_IO_ETRG_OUT14</twComp><twBEL>app_IO_ETRG_OUT14</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>app_IO_ETRG_OUT14</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_IO_ETRG_OUT164</twComp><twBEL>app_IO_ETRG_OUT164</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y48.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>app_IO_ETRG_OUT164</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y48.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N163</twComp><twBEL>app_IO_ETRG_OUT1190</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y47.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N2</twComp><twBEL>app_IO_ETRG_OUT2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y43.G1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.980</twDelInfo><twComp>P_IO_ETRG_OUT_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_vldCC</twComp><twBEL>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_outputBits_mux0002(0)21</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y38.G1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.571</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N11</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y38.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(9)(7)</twComp><twBEL>usb2_racc_interface__mux0107_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y38.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>usb2_racc_interface__mux0107_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y38.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(9)(7)</twComp><twBEL>usb2_racc_interface__mux0107</twBEL><twBEL>usb2_racc_interface_control_reg_arr(9)_7</twBEL></twPathDel><twLogDel>6.522</twLogDel><twRouteDel>10.028</twRouteDel><twTotDel>16.550</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="40"><twUnconstPath anchorID="41" twDataPathType="twDataPathMaxDelay" ><twTotDel>16.528</twTotDel><twSrc BELType="PAD">P_I_ATRG1</twSrc><twDest BELType="FF">usb2_racc_interface_control_reg_arr(9)_7</twDest><twDel>15.895</twDel><twSUTime>0.633</twSUTime><twTotPathDel>16.528</twTotPathDel><twClkSkew>0.000</twClkSkew><twDetPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_ATRG1</twSrc><twDest BELType='FF'>usb2_racc_interface_control_reg_arr(9)_7</twDest><twLogLvls>9</twLogLvls><twSrcSite>P70.PAD</twSrcSite><twPathDel><twSite>P70.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>P_I_ATRG1</twComp><twBEL>P_I_ATRG1</twBEL><twBEL>P_I_ATRG1_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y50.G2</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">4.884</twDelInfo><twComp>P_I_ATRG1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y50.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>app_IO_ETRG_OUT194</twComp><twBEL>app_drs_hard_inp_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y50.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>app_drs_hard_inp(0)</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y50.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_IO_ETRG_OUT14</twComp><twBEL>app_IO_ETRG_OUT14</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>app_IO_ETRG_OUT14</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_IO_ETRG_OUT164</twComp><twBEL>app_IO_ETRG_OUT164</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y48.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>app_IO_ETRG_OUT164</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y48.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N163</twComp><twBEL>app_IO_ETRG_OUT1190</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y47.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N2</twComp><twBEL>app_IO_ETRG_OUT2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y43.G1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.980</twDelInfo><twComp>P_IO_ETRG_OUT_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_vldCC</twComp><twBEL>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_outputBits_mux0002(0)21</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y38.G1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.571</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N11</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y38.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(9)(7)</twComp><twBEL>usb2_racc_interface__mux0107_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y38.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>usb2_racc_interface__mux0107_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y38.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(9)(7)</twComp><twBEL>usb2_racc_interface__mux0107</twBEL><twBEL>usb2_racc_interface_control_reg_arr(9)_7</twBEL></twPathDel><twLogDel>6.579</twLogDel><twRouteDel>9.949</twRouteDel><twTotDel>16.528</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="42"><twUnconstPath anchorID="43" twDataPathType="twDataPathMaxDelay" ><twTotDel>16.524</twTotDel><twSrc BELType="PAD">P_I_ATRG4</twSrc><twDest BELType="FF">usb2_racc_interface_control_reg_arr(9)_7</twDest><twDel>15.891</twDel><twSUTime>0.633</twSUTime><twTotPathDel>16.524</twTotPathDel><twClkSkew>0.000</twClkSkew><twDetPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_ATRG4</twSrc><twDest BELType='FF'>usb2_racc_interface_control_reg_arr(9)_7</twDest><twLogLvls>9</twLogLvls><twSrcSite>P59.PAD</twSrcSite><twPathDel><twSite>P59.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>P_I_ATRG4</twComp><twBEL>P_I_ATRG4</twBEL><twBEL>P_I_ATRG4_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y49.G2</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">4.449</twDelInfo><twComp>P_I_ATRG4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y49.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N2</twComp><twBEL>app_drs_hard_inp_3_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>app_drs_hard_inp(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_IO_ETRG_OUT164</twComp><twBEL>app_IO_ETRG_OUT139</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>app_IO_ETRG_OUT139/O</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_IO_ETRG_OUT164</twComp><twBEL>app_IO_ETRG_OUT164</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y48.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>app_IO_ETRG_OUT164</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y48.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N163</twComp><twBEL>app_IO_ETRG_OUT1190</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y47.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N2</twComp><twBEL>app_IO_ETRG_OUT2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y43.G1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.980</twDelInfo><twComp>P_IO_ETRG_OUT_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_vldCC</twComp><twBEL>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_outputBits_mux0002(0)21</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y38.G1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.571</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N11</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y38.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(9)(7)</twComp><twBEL>usb2_racc_interface__mux0107_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y38.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>usb2_racc_interface__mux0107_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y38.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(9)(7)</twComp><twBEL>usb2_racc_interface__mux0107</twBEL><twBEL>usb2_racc_interface_control_reg_arr(9)_7</twBEL></twPathDel><twLogDel>6.579</twLogDel><twRouteDel>9.945</twRouteDel><twTotDel>16.524</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point usb2_racc_interface_control_reg_arr(9)_11 (SLICE_X25Y48.F3), 22 paths
</twPathRptBanner><twPathRpt anchorID="44"><twUnconstPath anchorID="45" twDataPathType="twDataPathMaxDelay" ><twTotDel>16.482</twTotDel><twSrc BELType="PAD">P_I_ATRG2</twSrc><twDest BELType="FF">usb2_racc_interface_control_reg_arr(9)_11</twDest><twDel>15.849</twDel><twSUTime>0.633</twSUTime><twTotPathDel>16.482</twTotPathDel><twClkSkew>0.000</twClkSkew><twDetPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_ATRG2</twSrc><twDest BELType='FF'>usb2_racc_interface_control_reg_arr(9)_11</twDest><twLogLvls>9</twLogLvls><twSrcSite>P68.PAD</twSrcSite><twPathDel><twSite>P68.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>P_I_ATRG2</twComp><twBEL>P_I_ATRG2</twBEL><twBEL>P_I_ATRG2_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y50.G3</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">4.759</twDelInfo><twComp>P_I_ATRG2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y50.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_IO_ETRG_OUT14</twComp><twBEL>app_drs_hard_inp_1_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y50.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>app_drs_hard_inp(1)</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y50.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_IO_ETRG_OUT14</twComp><twBEL>app_IO_ETRG_OUT14</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>app_IO_ETRG_OUT14</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_IO_ETRG_OUT164</twComp><twBEL>app_IO_ETRG_OUT164</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y48.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>app_IO_ETRG_OUT164</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y48.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N163</twComp><twBEL>app_IO_ETRG_OUT1190</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y47.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N2</twComp><twBEL>app_IO_ETRG_OUT2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y43.G1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.980</twDelInfo><twComp>P_IO_ETRG_OUT_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_vldCC</twComp><twBEL>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_outputBits_mux0002(0)21</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y48.G2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.503</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N11</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(9)(11)</twComp><twBEL>usb2_racc_interface__mux0117_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y48.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>usb2_racc_interface__mux0117_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y48.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(9)(11)</twComp><twBEL>usb2_racc_interface__mux0117</twBEL><twBEL>usb2_racc_interface_control_reg_arr(9)_11</twBEL></twPathDel><twLogDel>6.522</twLogDel><twRouteDel>9.960</twRouteDel><twTotDel>16.482</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="46"><twUnconstPath anchorID="47" twDataPathType="twDataPathMaxDelay" ><twTotDel>16.460</twTotDel><twSrc BELType="PAD">P_I_ATRG1</twSrc><twDest BELType="FF">usb2_racc_interface_control_reg_arr(9)_11</twDest><twDel>15.827</twDel><twSUTime>0.633</twSUTime><twTotPathDel>16.460</twTotPathDel><twClkSkew>0.000</twClkSkew><twDetPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_ATRG1</twSrc><twDest BELType='FF'>usb2_racc_interface_control_reg_arr(9)_11</twDest><twLogLvls>9</twLogLvls><twSrcSite>P70.PAD</twSrcSite><twPathDel><twSite>P70.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>P_I_ATRG1</twComp><twBEL>P_I_ATRG1</twBEL><twBEL>P_I_ATRG1_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y50.G2</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">4.884</twDelInfo><twComp>P_I_ATRG1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y50.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>app_IO_ETRG_OUT194</twComp><twBEL>app_drs_hard_inp_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y50.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>app_drs_hard_inp(0)</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y50.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_IO_ETRG_OUT14</twComp><twBEL>app_IO_ETRG_OUT14</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>app_IO_ETRG_OUT14</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_IO_ETRG_OUT164</twComp><twBEL>app_IO_ETRG_OUT164</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y48.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>app_IO_ETRG_OUT164</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y48.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N163</twComp><twBEL>app_IO_ETRG_OUT1190</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y47.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N2</twComp><twBEL>app_IO_ETRG_OUT2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y43.G1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.980</twDelInfo><twComp>P_IO_ETRG_OUT_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_vldCC</twComp><twBEL>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_outputBits_mux0002(0)21</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y48.G2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.503</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N11</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(9)(11)</twComp><twBEL>usb2_racc_interface__mux0117_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y48.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>usb2_racc_interface__mux0117_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y48.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(9)(11)</twComp><twBEL>usb2_racc_interface__mux0117</twBEL><twBEL>usb2_racc_interface_control_reg_arr(9)_11</twBEL></twPathDel><twLogDel>6.579</twLogDel><twRouteDel>9.881</twRouteDel><twTotDel>16.460</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twDestClk><twPctLog>40.0</twPctLog><twPctRoute>60.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="48"><twUnconstPath anchorID="49" twDataPathType="twDataPathMaxDelay" ><twTotDel>16.456</twTotDel><twSrc BELType="PAD">P_I_ATRG4</twSrc><twDest BELType="FF">usb2_racc_interface_control_reg_arr(9)_11</twDest><twDel>15.823</twDel><twSUTime>0.633</twSUTime><twTotPathDel>16.456</twTotPathDel><twClkSkew>0.000</twClkSkew><twDetPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_ATRG4</twSrc><twDest BELType='FF'>usb2_racc_interface_control_reg_arr(9)_11</twDest><twLogLvls>9</twLogLvls><twSrcSite>P59.PAD</twSrcSite><twPathDel><twSite>P59.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>P_I_ATRG4</twComp><twBEL>P_I_ATRG4</twBEL><twBEL>P_I_ATRG4_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y49.G2</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">4.449</twDelInfo><twComp>P_I_ATRG4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y49.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N2</twComp><twBEL>app_drs_hard_inp_3_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>app_drs_hard_inp(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_IO_ETRG_OUT164</twComp><twBEL>app_IO_ETRG_OUT139</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>app_IO_ETRG_OUT139/O</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_IO_ETRG_OUT164</twComp><twBEL>app_IO_ETRG_OUT164</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y48.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>app_IO_ETRG_OUT164</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y48.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N163</twComp><twBEL>app_IO_ETRG_OUT1190</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y47.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N2</twComp><twBEL>app_IO_ETRG_OUT2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y43.G1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.980</twDelInfo><twComp>P_IO_ETRG_OUT_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_vldCC</twComp><twBEL>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_outputBits_mux0002(0)21</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y48.G2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.503</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N11</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(9)(11)</twComp><twBEL>usb2_racc_interface__mux0117_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y48.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>usb2_racc_interface__mux0117_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y48.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(9)(11)</twComp><twBEL>usb2_racc_interface__mux0117</twBEL><twBEL>usb2_racc_interface_control_reg_arr(9)_11</twBEL></twPathDel><twLogDel>6.579</twLogDel><twRouteDel>9.877</twRouteDel><twTotDel>16.456</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twDestClk><twPctLog>40.0</twPctLog><twPctRoute>60.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="50" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TIG_O_LED_path&quot; TIG;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point P_O_LED_GREEN (P132.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="51"><twUnconstPath anchorID="52" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.395</twTotDel><twSrc BELType="FF">app_drs_led_green</twSrc><twDest BELType="PAD">P_O_LED_GREEN</twDest><twTotPathDel>8.395</twTotPathDel><twDetPath maxSiteLen="15"><twSrc BELType='FF'>app_drs_led_green</twSrc><twDest BELType='PAD'>P_O_LED_GREEN</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>SLICE_X38Y36.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>app_drs_led_green</twComp><twBEL>app_drs_led_green</twBEL></twPathDel><twPathDel><twSite>P132.O1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.872</twDelInfo><twComp>app_drs_led_green</twComp></twPathDel><twPathDel><twSite>P132.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.803</twDelInfo><twComp>P_O_LED_GREEN</twComp><twBEL>P_O_LED_GREEN_OBUF</twBEL><twBEL>P_O_LED_GREEN</twBEL></twPathDel><twLogDel>5.523</twLogDel><twRouteDel>2.872</twRouteDel><twTotDel>8.395</twTotDel><twPctLog>65.8</twPctLog><twPctRoute>34.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point P_O_LED_YELLOW (P137.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twUnconstPath anchorID="54" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.953</twTotDel><twSrc BELType="FF">usb2_racc_interface_control_reg_arr(0)_18</twSrc><twDest BELType="PAD">P_O_LED_YELLOW</twDest><twTotPathDel>7.953</twTotPathDel><twDetPath maxSiteLen="15"><twSrc BELType='FF'>usb2_racc_interface_control_reg_arr(0)_18</twSrc><twDest BELType='PAD'>P_O_LED_YELLOW</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>SLICE_X18Y39.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(0)(19)</twComp><twBEL>usb2_racc_interface_control_reg_arr(0)_18</twBEL></twPathDel><twPathDel><twSite>P137.O1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.430</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(0)(18)</twComp></twPathDel><twPathDel><twSite>P137.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.803</twDelInfo><twComp>P_O_LED_YELLOW</twComp><twBEL>P_O_LED_YELLOW_OBUF</twBEL><twBEL>P_O_LED_YELLOW</twBEL></twPathDel><twLogDel>5.523</twLogDel><twRouteDel>2.430</twRouteDel><twTotDel>7.953</twTotDel><twPctLog>69.4</twPctLog><twPctRoute>30.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="55" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TIG_O_ADCCLK_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point P_IO_PMC_USR(28) (P135.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="56"><twUnconstPath anchorID="57" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.810</twTotDel><twSrc BELType="FF">app_pmc_iofds_inst_bit_41_0_gen[28].FF1</twSrc><twDest BELType="PAD">P_IO_PMC_USR(28)</twDest><twTotPathDel>4.810</twTotPathDel><twDetPath maxSiteLen="8"><twSrc BELType='FF'>app_pmc_iofds_inst_bit_41_0_gen[28].FF1</twSrc><twDest BELType='PAD'>P_IO_PMC_USR(28)</twDest><twLogLvls>0</twLogLvls><twSrcSite>P135.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>P135.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">4.810</twDelInfo><twComp>P_IO_PMC_USR(28)</twComp><twBEL>app_pmc_iofds_inst_bit_41_0_gen[28].FF1</twBEL><twBEL>app_pmc_iofds_inst_bit_41_0_gen[28].U1/OBUFT</twBEL><twBEL>P_IO_PMC_USR(28)</twBEL></twPathDel><twLogDel>4.810</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.810</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="58" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_clocks_clk33_tmp = PERIOD TIMEGRP &quot;clocks_clk33_tmp&quot; TS_P_I_CLK33 HIGH 50%         INPUT_JITTER 0.1 ns;</twConstName><twItemCnt>34656</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4564</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>26.300</twMinPer></twConstHead><twPathRptBanner iPaths="64" iCriticalPaths="0" sType="EndPoint">Paths for end point usb2_racc_interface_uc_data_o_6 (SLICE_X21Y34.F1), 64 paths
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.850</twSlack><twSrc BELType="RAM">drs_dpram_dpram_gen[15].ramb16_s36_s36_inst.A</twSrc><twDest BELType="FF">usb2_racc_interface_uc_data_o_6</twDest><twTotPathDel>13.100</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>drs_dpram_dpram_gen[15].ramb16_s36_s36_inst.A</twSrc><twDest BELType='FF'>usb2_racc_interface_uc_data_o_6</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y7.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">drs_dpram/I_CLK_A</twSrcClk><twPathDel><twSite>RAMB16_X1Y7.DOA22</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.394</twDelInfo><twComp>drs_dpram_dpram_gen[15].ramb16_s36_s36_inst</twComp><twBEL>drs_dpram_dpram_gen[15].ramb16_s36_s36_inst.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y30.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.223</twDelInfo><twComp>drs_dpram_block_do_a(15)(22)</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y30.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_4_f515</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_515</twBEL><twBEL>drs_dpram_Mmux_O_D_RD_A_4_f5_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y30.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_4_f515</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y30.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_4_f515</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_3_f6_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y31.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_3_f615</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y31.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>locbus_d_rd(22)</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_2_f7_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y35.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>locbus_d_rd(22)</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y35.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_serdes_rdata(12)</twComp><twBEL>usb2_racc_interface_uc_data_o_mux0004(6)39</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y34.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.906</twDelInfo><twComp>usb2_racc_interface_uc_data_o_mux0004(6)39</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y34.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>usb2_racc_interface_uc_data_o(6)</twComp><twBEL>usb2_racc_interface_uc_data_o_mux0004(6)41</twBEL><twBEL>usb2_racc_interface_uc_data_o_6</twBEL></twPathDel><twLogDel>4.916</twLogDel><twRouteDel>8.184</twRouteDel><twTotDel>13.100</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">drs_dpram/I_CLK_B</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.584</twSlack><twSrc BELType="RAM">drs_dpram_dpram_gen[8].ramb16_s36_s36_inst.A</twSrc><twDest BELType="FF">usb2_racc_interface_uc_data_o_6</twDest><twTotPathDel>11.366</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>drs_dpram_dpram_gen[8].ramb16_s36_s36_inst.A</twSrc><twDest BELType='FF'>usb2_racc_interface_uc_data_o_6</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y1.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">drs_dpram/I_CLK_A</twSrcClk><twPathDel><twSite>RAMB16_X0Y1.DOA22</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.394</twDelInfo><twComp>drs_dpram_dpram_gen[8].ramb16_s36_s36_inst</twComp><twBEL>drs_dpram_dpram_gen[8].ramb16_s36_s36_inst.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y31.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.489</twDelInfo><twComp>drs_dpram_block_do_a(8)(22)</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y31.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>locbus_d_rd(22)</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_745</twBEL><twBEL>drs_dpram_Mmux_O_D_RD_A_5_f5_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y30.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_5_f530</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y30.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_4_f515</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_3_f6_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y31.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_3_f615</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y31.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>locbus_d_rd(22)</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_2_f7_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y35.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>locbus_d_rd(22)</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y35.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_serdes_rdata(12)</twComp><twBEL>usb2_racc_interface_uc_data_o_mux0004(6)39</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y34.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.906</twDelInfo><twComp>usb2_racc_interface_uc_data_o_mux0004(6)39</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y34.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>usb2_racc_interface_uc_data_o(6)</twComp><twBEL>usb2_racc_interface_uc_data_o_mux0004(6)41</twBEL><twBEL>usb2_racc_interface_uc_data_o_6</twBEL></twPathDel><twLogDel>4.916</twLogDel><twRouteDel>6.450</twRouteDel><twTotDel>11.366</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">drs_dpram/I_CLK_B</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.698</twSlack><twSrc BELType="RAM">drs_dpram_dpram_gen[13].ramb16_s36_s36_inst.A</twSrc><twDest BELType="FF">usb2_racc_interface_uc_data_o_6</twDest><twTotPathDel>11.252</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>drs_dpram_dpram_gen[13].ramb16_s36_s36_inst.A</twSrc><twDest BELType='FF'>usb2_racc_interface_uc_data_o_6</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y1.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">drs_dpram/I_CLK_A</twSrcClk><twPathDel><twSite>RAMB16_X1Y1.DOA6</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.394</twDelInfo><twComp>drs_dpram_dpram_gen[13].ramb16_s36_s36_inst</twComp><twBEL>drs_dpram_dpram_gen[13].ramb16_s36_s36_inst.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y26.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.088</twDelInfo><twComp>drs_dpram_block_do_a(13)(6)</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y26.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_4_f528</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_684</twBEL><twBEL>drs_dpram_Mmux_O_D_RD_A_4_f5_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y26.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_4_f528</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y26.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_4_f528</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_3_f6_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y27.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_3_f628</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y27.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>locbus_d_rd(6)</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_2_f7_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y35.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.342</twDelInfo><twComp>locbus_d_rd(6)</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y35.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_serdes_rdata(12)</twComp><twBEL>usb2_racc_interface_uc_data_o_mux0004(6)39</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y34.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.906</twDelInfo><twComp>usb2_racc_interface_uc_data_o_mux0004(6)39</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y34.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>usb2_racc_interface_uc_data_o(6)</twComp><twBEL>usb2_racc_interface_uc_data_o_mux0004(6)41</twBEL><twBEL>usb2_racc_interface_uc_data_o_6</twBEL></twPathDel><twLogDel>4.916</twLogDel><twRouteDel>6.336</twRouteDel><twTotDel>11.252</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">drs_dpram/I_CLK_B</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="64" iCriticalPaths="0" sType="EndPoint">Paths for end point usb2_racc_interface_uc_data_o_15 (SLICE_X23Y43.F1), 64 paths
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.769</twSlack><twSrc BELType="RAM">drs_dpram_dpram_gen[12].ramb16_s36_s36_inst.A</twSrc><twDest BELType="FF">usb2_racc_interface_uc_data_o_15</twDest><twTotPathDel>12.181</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>drs_dpram_dpram_gen[12].ramb16_s36_s36_inst.A</twSrc><twDest BELType='FF'>usb2_racc_interface_uc_data_o_15</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y0.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">drs_dpram/I_CLK_A</twSrcClk><twPathDel><twSite>RAMB16_X1Y0.DOA15</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.394</twDelInfo><twComp>drs_dpram_dpram_gen[12].ramb16_s36_s36_inst</twComp><twBEL>drs_dpram_dpram_gen[12].ramb16_s36_s36_inst.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y40.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.840</twDelInfo><twComp>drs_dpram_block_do_a(12)(15)</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y40.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_4_f57</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_621</twBEL><twBEL>drs_dpram_Mmux_O_D_RD_A_4_f5_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y40.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_4_f57</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y40.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_4_f57</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_3_f6_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y41.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_3_f67</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y41.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>locbus_d_rd(15)</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_2_f7_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y35.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.569</twDelInfo><twComp>locbus_d_rd(15)</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y35.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_serdes_rdata(12)</twComp><twBEL>usb2_racc_interface_uc_data_o_mux0004(15)39</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y43.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.856</twDelInfo><twComp>usb2_racc_interface_uc_data_o_mux0004(15)39</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y43.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>usb2_racc_interface_uc_data_o(15)</twComp><twBEL>usb2_racc_interface_uc_data_o_mux0004(15)41</twBEL><twBEL>usb2_racc_interface_uc_data_o_15</twBEL></twPathDel><twLogDel>4.916</twLogDel><twRouteDel>7.265</twRouteDel><twTotDel>12.181</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">drs_dpram/I_CLK_B</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.004</twSlack><twSrc BELType="RAM">drs_dpram_dpram_gen[10].ramb16_s36_s36_inst.A</twSrc><twDest BELType="FF">usb2_racc_interface_uc_data_o_15</twDest><twTotPathDel>11.946</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>drs_dpram_dpram_gen[10].ramb16_s36_s36_inst.A</twSrc><twDest BELType='FF'>usb2_racc_interface_uc_data_o_15</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y0.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">drs_dpram/I_CLK_A</twSrcClk><twPathDel><twSite>RAMB16_X0Y0.DOA31</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.394</twDelInfo><twComp>drs_dpram_dpram_gen[10].ramb16_s36_s36_inst</twComp><twBEL>drs_dpram_dpram_gen[10].ramb16_s36_s36_inst.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y35.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.606</twDelInfo><twComp>drs_dpram_block_do_a(10)(31)</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y35.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>locbus_d_rd(31)</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_676</twBEL><twBEL>drs_dpram_Mmux_O_D_RD_A_5_f5_49</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y34.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_5_f550</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y34.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_4_f525</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_3_f6_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y35.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_3_f625</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y35.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>locbus_d_rd(31)</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_2_f7_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y35.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>locbus_d_rd(31)</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y35.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_serdes_rdata(12)</twComp><twBEL>usb2_racc_interface_uc_data_o_mux0004(15)39</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y43.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.856</twDelInfo><twComp>usb2_racc_interface_uc_data_o_mux0004(15)39</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y43.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>usb2_racc_interface_uc_data_o(15)</twComp><twBEL>usb2_racc_interface_uc_data_o_mux0004(15)41</twBEL><twBEL>usb2_racc_interface_uc_data_o_15</twBEL></twPathDel><twLogDel>4.916</twLogDel><twRouteDel>7.030</twRouteDel><twTotDel>11.946</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">drs_dpram/I_CLK_B</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.095</twSlack><twSrc BELType="RAM">drs_dpram_dpram_gen[12].ramb16_s36_s36_inst.A</twSrc><twDest BELType="FF">usb2_racc_interface_uc_data_o_15</twDest><twTotPathDel>11.855</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>drs_dpram_dpram_gen[12].ramb16_s36_s36_inst.A</twSrc><twDest BELType='FF'>usb2_racc_interface_uc_data_o_15</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y0.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">drs_dpram/I_CLK_A</twSrcClk><twPathDel><twSite>RAMB16_X1Y0.DOA31</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.394</twDelInfo><twComp>drs_dpram_dpram_gen[12].ramb16_s36_s36_inst</twComp><twBEL>drs_dpram_dpram_gen[12].ramb16_s36_s36_inst.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y34.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.515</twDelInfo><twComp>drs_dpram_block_do_a(12)(31)</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y34.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_4_f525</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_675</twBEL><twBEL>drs_dpram_Mmux_O_D_RD_A_4_f5_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y34.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_4_f525</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y34.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_4_f525</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_3_f6_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y35.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_3_f625</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y35.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>locbus_d_rd(31)</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_2_f7_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y35.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>locbus_d_rd(31)</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y35.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_serdes_rdata(12)</twComp><twBEL>usb2_racc_interface_uc_data_o_mux0004(15)39</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y43.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.856</twDelInfo><twComp>usb2_racc_interface_uc_data_o_mux0004(15)39</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y43.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>usb2_racc_interface_uc_data_o(15)</twComp><twBEL>usb2_racc_interface_uc_data_o_mux0004(15)41</twBEL><twBEL>usb2_racc_interface_uc_data_o_15</twBEL></twPathDel><twLogDel>4.916</twLogDel><twRouteDel>6.939</twRouteDel><twTotDel>11.855</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">drs_dpram/I_CLK_B</twDestClk><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="64" iCriticalPaths="0" sType="EndPoint">Paths for end point usb2_racc_interface_uc_data_o_10 (SLICE_X22Y40.F3), 64 paths
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.776</twSlack><twSrc BELType="RAM">drs_dpram_dpram_gen[15].ramb16_s36_s36_inst.A</twSrc><twDest BELType="FF">usb2_racc_interface_uc_data_o_10</twDest><twTotPathDel>12.174</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>drs_dpram_dpram_gen[15].ramb16_s36_s36_inst.A</twSrc><twDest BELType='FF'>usb2_racc_interface_uc_data_o_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y7.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">drs_dpram/I_CLK_A</twSrcClk><twPathDel><twSite>RAMB16_X1Y7.DOA26</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.394</twDelInfo><twComp>drs_dpram_dpram_gen[15].ramb16_s36_s36_inst</twComp><twBEL>drs_dpram_dpram_gen[15].ramb16_s36_s36_inst.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y36.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.176</twDelInfo><twComp>drs_dpram_block_do_a(15)(26)</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y36.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_4_f519</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_519</twBEL><twBEL>drs_dpram_Mmux_O_D_RD_A_4_f5_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y36.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_4_f519</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y36.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_4_f519</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_3_f6_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y37.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_3_f619</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y37.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>locbus_d_rd(26)</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_2_f7_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y32.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>locbus_d_rd(26)</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y32.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_outputBits(4)</twComp><twBEL>usb2_racc_interface_uc_data_o_mux0004(10)39</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y40.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>usb2_racc_interface_uc_data_o_mux0004(10)39</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y40.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>usb2_racc_interface_uc_data_o(10)</twComp><twBEL>usb2_racc_interface_uc_data_o_mux0004(10)41</twBEL><twBEL>usb2_racc_interface_uc_data_o_10</twBEL></twPathDel><twLogDel>4.973</twLogDel><twRouteDel>7.201</twRouteDel><twTotDel>12.174</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">drs_dpram/I_CLK_B</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.557</twSlack><twSrc BELType="RAM">drs_dpram_dpram_gen[1].ramb16_s36_s36_inst.A</twSrc><twDest BELType="FF">usb2_racc_interface_uc_data_o_10</twDest><twTotPathDel>11.393</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>drs_dpram_dpram_gen[1].ramb16_s36_s36_inst.A</twSrc><twDest BELType='FF'>usb2_racc_interface_uc_data_o_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y6.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">drs_dpram/I_CLK_A</twSrcClk><twPathDel><twSite>RAMB16_X1Y6.DOA26</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.394</twDelInfo><twComp>drs_dpram_dpram_gen[1].ramb16_s36_s36_inst</twComp><twBEL>drs_dpram_dpram_gen[1].ramb16_s36_s36_inst.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y37.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.452</twDelInfo><twComp>drs_dpram_block_do_a(1)(26)</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y37.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_6_f519</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_819</twBEL><twBEL>drs_dpram_Mmux_O_D_RD_A_6_f5_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y36.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_6_f519</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y36.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_5_f539</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_4_f6_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y37.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_4_f619</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y37.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>locbus_d_rd(26)</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_2_f7_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y32.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>locbus_d_rd(26)</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y32.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_outputBits(4)</twComp><twBEL>usb2_racc_interface_uc_data_o_mux0004(10)39</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y40.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>usb2_racc_interface_uc_data_o_mux0004(10)39</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y40.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>usb2_racc_interface_uc_data_o(10)</twComp><twBEL>usb2_racc_interface_uc_data_o_mux0004(10)41</twBEL><twBEL>usb2_racc_interface_uc_data_o_10</twBEL></twPathDel><twLogDel>4.916</twLogDel><twRouteDel>6.477</twRouteDel><twTotDel>11.393</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">drs_dpram/I_CLK_B</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.602</twSlack><twSrc BELType="RAM">drs_dpram_dpram_gen[8].ramb16_s36_s36_inst.A</twSrc><twDest BELType="FF">usb2_racc_interface_uc_data_o_10</twDest><twTotPathDel>11.348</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>drs_dpram_dpram_gen[8].ramb16_s36_s36_inst.A</twSrc><twDest BELType='FF'>usb2_racc_interface_uc_data_o_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y1.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">drs_dpram/I_CLK_A</twSrcClk><twPathDel><twSite>RAMB16_X0Y1.DOA26</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.394</twDelInfo><twComp>drs_dpram_dpram_gen[8].ramb16_s36_s36_inst</twComp><twBEL>drs_dpram_dpram_gen[8].ramb16_s36_s36_inst.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y37.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.350</twDelInfo><twComp>drs_dpram_block_do_a(8)(26)</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y37.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>locbus_d_rd(26)</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_757</twBEL><twBEL>drs_dpram_Mmux_O_D_RD_A_5_f5_37</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y36.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_5_f538</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y36.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_4_f519</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_3_f6_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y37.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_3_f619</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y37.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>locbus_d_rd(26)</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_2_f7_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y32.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>locbus_d_rd(26)</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y32.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_outputBits(4)</twComp><twBEL>usb2_racc_interface_uc_data_o_mux0004(10)39</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y40.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>usb2_racc_interface_uc_data_o_mux0004(10)39</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y40.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>usb2_racc_interface_uc_data_o(10)</twComp><twBEL>usb2_racc_interface_uc_data_o_mux0004(10)41</twBEL><twBEL>usb2_racc_interface_uc_data_o_10</twBEL></twPathDel><twLogDel>4.973</twLogDel><twRouteDel>6.375</twRouteDel><twTotDel>11.348</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">drs_dpram/I_CLK_B</twDestClk><twPctLog>43.8</twPctLog><twPctRoute>56.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="77"><twPinLimitBanner>Component Switching Limit Checks: TS_clocks_clk33_tmp = PERIOD TIMEGRP &quot;clocks_clk33_tmp&quot; TS_P_I_CLK33 HIGH 50%
        INPUT_JITTER 0.1 ns;</twPinLimitBanner><twPinLimit anchorID="78" type="MINLOWPULSE" name="Tbpwl" slack="29.268" period="32.000" constraintValue="16.000" deviceLimit="1.366" physResource="drs_dpram_dpram_gen[8].ramb16_s36_s36_inst/CLKB" logResource="drs_dpram_dpram_gen[8].ramb16_s36_s36_inst.B/CLKB" locationPin="RAMB16_X0Y1.CLKB" clockNet="drs_dpram/I_CLK_B"/><twPinLimit anchorID="79" type="MINHIGHPULSE" name="Tbpwh" slack="29.268" period="32.000" constraintValue="16.000" deviceLimit="1.366" physResource="drs_dpram_dpram_gen[8].ramb16_s36_s36_inst/CLKB" logResource="drs_dpram_dpram_gen[8].ramb16_s36_s36_inst.B/CLKB" locationPin="RAMB16_X0Y1.CLKB" clockNet="drs_dpram/I_CLK_B"/><twPinLimit anchorID="80" type="MINPERIOD" name="Tbp" slack="29.268" period="32.000" constraintValue="32.000" deviceLimit="2.732" freqLimit="366.032" physResource="drs_dpram_dpram_gen[8].ramb16_s36_s36_inst/CLKB" logResource="drs_dpram_dpram_gen[8].ramb16_s36_s36_inst.B/CLKB" locationPin="RAMB16_X0Y1.CLKB" clockNet="drs_dpram/I_CLK_B"/></twPinLimitRpt></twConst><twConst anchorID="81" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_clocks_clk66_dcm1_tmp = PERIOD TIMEGRP &quot;clocks_clk66_dcm1_tmp&quot; TS_P_I_CLK33         / 2 HIGH 50% INPUT_JITTER 0.1 ns;</twConstName><twItemCnt>1265</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>743</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.281</twMinPer></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dpram_dpram_gen[2].ramb16_s36_s36_inst.A (RAMB16_X0Y5.WEA), 5 paths
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.719</twSlack><twSrc BELType="FF">usb2_racc_interface_O_LOCBUS_WE</twSrc><twDest BELType="RAM">drs_dpram_dpram_gen[2].ramb16_s36_s36_inst.A</twDest><twTotPathDel>10.198</twTotPathDel><twClkSkew dest = "1.805" src = "1.838">0.033</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>usb2_racc_interface_O_LOCBUS_WE</twSrc><twDest BELType='RAM'>drs_dpram_dpram_gen[2].ramb16_s36_s36_inst.A</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X20Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>SLICE_X20Y38.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>usb2_racc_interface_O_LOCBUS_WE</twComp><twBEL>usb2_racc_interface_O_LOCBUS_WE</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y29.G2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.713</twDelInfo><twComp>usb2_racc_interface_O_LOCBUS_WE</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y29.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>drs_dpram_block_we_a(3)</twComp><twBEL>drs_dpram_block_we_a_3_mux0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y42.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.157</twDelInfo><twComp>N81</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y42.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>usb2_racc_interface_O_LOCBUS_ADDR(13)</twComp><twBEL>drs_dpram_block_we_a_2_mux0000</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y5.WEA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.021</twDelInfo><twComp>drs_dpram_block_we_a(2)</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y5.CLKA</twSite><twDelType>Tbwck</twDelType><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>drs_dpram_dpram_gen[2].ramb16_s36_s36_inst</twComp><twBEL>drs_dpram_dpram_gen[2].ramb16_s36_s36_inst.A</twBEL></twPathDel><twLogDel>2.307</twLogDel><twRouteDel>7.891</twRouteDel><twTotDel>10.198</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">drs_dpram/I_CLK_A</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.215</twSlack><twSrc BELType="FF">usb2_racc_interface_O_LOCBUS_ADDR_14</twSrc><twDest BELType="RAM">drs_dpram_dpram_gen[2].ramb16_s36_s36_inst.A</twDest><twTotPathDel>8.702</twTotPathDel><twClkSkew dest = "1.805" src = "1.838">0.033</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>usb2_racc_interface_O_LOCBUS_ADDR_14</twSrc><twDest BELType='RAM'>drs_dpram_dpram_gen[2].ramb16_s36_s36_inst.A</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X21Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>SLICE_X21Y30.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>usb2_racc_interface_O_LOCBUS_ADDR(14)</twComp><twBEL>usb2_racc_interface_O_LOCBUS_ADDR_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y29.G3</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">2.217</twDelInfo><twComp>usb2_racc_interface_O_LOCBUS_ADDR(14)</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y29.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>drs_dpram_block_we_a(3)</twComp><twBEL>drs_dpram_block_we_a_3_mux0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y42.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.157</twDelInfo><twComp>N81</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y42.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>usb2_racc_interface_O_LOCBUS_ADDR(13)</twComp><twBEL>drs_dpram_block_we_a_2_mux0000</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y5.WEA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.021</twDelInfo><twComp>drs_dpram_block_we_a(2)</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y5.CLKA</twSite><twDelType>Tbwck</twDelType><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>drs_dpram_dpram_gen[2].ramb16_s36_s36_inst</twComp><twBEL>drs_dpram_dpram_gen[2].ramb16_s36_s36_inst.A</twBEL></twPathDel><twLogDel>2.307</twLogDel><twRouteDel>6.395</twRouteDel><twTotDel>8.702</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">drs_dpram/I_CLK_A</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.961</twSlack><twSrc BELType="FF">usb2_racc_interface_O_LOCBUS_ADDR_12</twSrc><twDest BELType="RAM">drs_dpram_dpram_gen[2].ramb16_s36_s36_inst.A</twDest><twTotPathDel>5.955</twTotPathDel><twClkSkew dest = "1.805" src = "1.839">0.034</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>usb2_racc_interface_O_LOCBUS_ADDR_12</twSrc><twDest BELType='RAM'>drs_dpram_dpram_gen[2].ramb16_s36_s36_inst.A</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>SLICE_X23Y42.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>usb2_racc_interface_O_LOCBUS_ADDR(13)</twComp><twBEL>usb2_racc_interface_O_LOCBUS_ADDR_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y42.G3</twSite><twDelType>net</twDelType><twFanCnt>144</twFanCnt><twDelInfo twEdge="twRising">2.178</twDelInfo><twComp>usb2_racc_interface_O_LOCBUS_ADDR(12)</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y42.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>usb2_racc_interface_O_LOCBUS_ADDR(13)</twComp><twBEL>drs_dpram_block_we_a_2_mux0000</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y5.WEA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.021</twDelInfo><twComp>drs_dpram_block_we_a(2)</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y5.CLKA</twSite><twDelType>Tbwck</twDelType><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>drs_dpram_dpram_gen[2].ramb16_s36_s36_inst</twComp><twBEL>drs_dpram_dpram_gen[2].ramb16_s36_s36_inst.A</twBEL></twPathDel><twLogDel>1.756</twLogDel><twRouteDel>4.199</twRouteDel><twTotDel>5.955</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">drs_dpram/I_CLK_A</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dpram_dpram_gen[11].ramb16_s36_s36_inst.A (RAMB16_X1Y4.WEA), 5 paths
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.140</twSlack><twSrc BELType="FF">usb2_racc_interface_O_LOCBUS_ADDR_13</twSrc><twDest BELType="RAM">drs_dpram_dpram_gen[11].ramb16_s36_s36_inst.A</twDest><twTotPathDel>9.776</twTotPathDel><twClkSkew dest = "1.805" src = "1.839">0.034</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>usb2_racc_interface_O_LOCBUS_ADDR_13</twSrc><twDest BELType='RAM'>drs_dpram_dpram_gen[11].ramb16_s36_s36_inst.A</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X23Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>SLICE_X23Y42.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>usb2_racc_interface_O_LOCBUS_ADDR(13)</twComp><twBEL>usb2_racc_interface_O_LOCBUS_ADDR_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y21.G4</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">3.134</twDelInfo><twComp>usb2_racc_interface_O_LOCBUS_ADDR(13)</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y21.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>drs_dpram_block_we_a(9)</twComp><twBEL>drs_dpram_block_we_a_10_mux000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y33.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.053</twDelInfo><twComp>drs_dpram_N10</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y33.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>app_serdes_rdata(27)</twComp><twBEL>drs_dpram_block_we_a_11_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y4.WEA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.168</twDelInfo><twComp>drs_dpram_block_we_a(11)</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y4.CLKA</twSite><twDelType>Tbwck</twDelType><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>drs_dpram_dpram_gen[11].ramb16_s36_s36_inst</twComp><twBEL>drs_dpram_dpram_gen[11].ramb16_s36_s36_inst.A</twBEL></twPathDel><twLogDel>2.421</twLogDel><twRouteDel>7.355</twRouteDel><twTotDel>9.776</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">drs_dpram/I_CLK_A</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.903</twSlack><twSrc BELType="FF">usb2_racc_interface_O_LOCBUS_ADDR_14</twSrc><twDest BELType="RAM">drs_dpram_dpram_gen[11].ramb16_s36_s36_inst.A</twDest><twTotPathDel>9.014</twTotPathDel><twClkSkew dest = "1.805" src = "1.838">0.033</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>usb2_racc_interface_O_LOCBUS_ADDR_14</twSrc><twDest BELType='RAM'>drs_dpram_dpram_gen[11].ramb16_s36_s36_inst.A</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X21Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>SLICE_X21Y30.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>usb2_racc_interface_O_LOCBUS_ADDR(14)</twComp><twBEL>usb2_racc_interface_O_LOCBUS_ADDR_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y21.G2</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">2.372</twDelInfo><twComp>usb2_racc_interface_O_LOCBUS_ADDR(14)</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y21.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>drs_dpram_block_we_a(9)</twComp><twBEL>drs_dpram_block_we_a_10_mux000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y33.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.053</twDelInfo><twComp>drs_dpram_N10</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y33.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>app_serdes_rdata(27)</twComp><twBEL>drs_dpram_block_we_a_11_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y4.WEA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.168</twDelInfo><twComp>drs_dpram_block_we_a(11)</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y4.CLKA</twSite><twDelType>Tbwck</twDelType><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>drs_dpram_dpram_gen[11].ramb16_s36_s36_inst</twComp><twBEL>drs_dpram_dpram_gen[11].ramb16_s36_s36_inst.A</twBEL></twPathDel><twLogDel>2.421</twLogDel><twRouteDel>6.593</twRouteDel><twTotDel>9.014</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">drs_dpram/I_CLK_A</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.401</twSlack><twSrc BELType="FF">usb2_racc_interface_O_LOCBUS_ADDR_11</twSrc><twDest BELType="RAM">drs_dpram_dpram_gen[11].ramb16_s36_s36_inst.A</twDest><twTotPathDel>7.496</twTotPathDel><twClkSkew dest = "1.805" src = "1.858">0.053</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>usb2_racc_interface_O_LOCBUS_ADDR_11</twSrc><twDest BELType='RAM'>drs_dpram_dpram_gen[11].ramb16_s36_s36_inst.A</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>SLICE_X22Y49.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>usb2_racc_interface_O_LOCBUS_ADDR(11)</twComp><twBEL>usb2_racc_interface_O_LOCBUS_ADDR_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y33.F4</twSite><twDelType>net</twDelType><twFanCnt>272</twFanCnt><twDelInfo twEdge="twRising">3.515</twDelInfo><twComp>usb2_racc_interface_O_LOCBUS_ADDR(11)</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y33.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>app_serdes_rdata(27)</twComp><twBEL>drs_dpram_block_we_a_11_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y4.WEA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.168</twDelInfo><twComp>drs_dpram_block_we_a(11)</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y4.CLKA</twSite><twDelType>Tbwck</twDelType><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>drs_dpram_dpram_gen[11].ramb16_s36_s36_inst</twComp><twBEL>drs_dpram_dpram_gen[11].ramb16_s36_s36_inst.A</twBEL></twPathDel><twLogDel>1.813</twLogDel><twRouteDel>5.683</twRouteDel><twTotDel>7.496</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">drs_dpram/I_CLK_A</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dpram_dpram_gen[12].ramb16_s36_s36_inst.A (RAMB16_X1Y0.WEA), 5 paths
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.641</twSlack><twSrc BELType="FF">usb2_racc_interface_O_LOCBUS_ADDR_11</twSrc><twDest BELType="RAM">drs_dpram_dpram_gen[12].ramb16_s36_s36_inst.A</twDest><twTotPathDel>9.275</twTotPathDel><twClkSkew dest = "1.824" src = "1.858">0.034</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>usb2_racc_interface_O_LOCBUS_ADDR_11</twSrc><twDest BELType='RAM'>drs_dpram_dpram_gen[12].ramb16_s36_s36_inst.A</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>SLICE_X22Y49.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>usb2_racc_interface_O_LOCBUS_ADDR(11)</twComp><twBEL>usb2_racc_interface_O_LOCBUS_ADDR_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y24.G1</twSite><twDelType>net</twDelType><twFanCnt>272</twFanCnt><twDelInfo twEdge="twRising">4.500</twDelInfo><twComp>usb2_racc_interface_O_LOCBUS_ADDR(11)</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y24.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>drs_dpram_block_we_a(13)</twComp><twBEL>drs_dpram_block_we_a_12_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y0.WEA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.962</twDelInfo><twComp>drs_dpram_block_we_a(12)</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y0.CLKA</twSite><twDelType>Tbwck</twDelType><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>drs_dpram_dpram_gen[12].ramb16_s36_s36_inst</twComp><twBEL>drs_dpram_dpram_gen[12].ramb16_s36_s36_inst.A</twBEL></twPathDel><twLogDel>1.813</twLogDel><twRouteDel>7.462</twRouteDel><twTotDel>9.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">drs_dpram/I_CLK_A</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.868</twSlack><twSrc BELType="FF">usb2_racc_interface_O_LOCBUS_ADDR_13</twSrc><twDest BELType="RAM">drs_dpram_dpram_gen[12].ramb16_s36_s36_inst.A</twDest><twTotPathDel>9.067</twTotPathDel><twClkSkew dest = "1.824" src = "1.839">0.015</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>usb2_racc_interface_O_LOCBUS_ADDR_13</twSrc><twDest BELType='RAM'>drs_dpram_dpram_gen[12].ramb16_s36_s36_inst.A</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X23Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>SLICE_X23Y42.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>usb2_racc_interface_O_LOCBUS_ADDR(13)</twComp><twBEL>usb2_racc_interface_O_LOCBUS_ADDR_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y34.G4</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">2.757</twDelInfo><twComp>usb2_racc_interface_O_LOCBUS_ADDR(13)</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y34.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>drs_dpram_block_we_a(15)</twComp><twBEL>drs_dpram_block_we_a_12_mux000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y24.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>drs_dpram_N8</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y24.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>drs_dpram_block_we_a(13)</twComp><twBEL>drs_dpram_block_we_a_12_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y0.WEA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.962</twDelInfo><twComp>drs_dpram_block_we_a(12)</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y0.CLKA</twSite><twDelType>Tbwck</twDelType><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>drs_dpram_dpram_gen[12].ramb16_s36_s36_inst</twComp><twBEL>drs_dpram_dpram_gen[12].ramb16_s36_s36_inst.A</twBEL></twPathDel><twLogDel>2.421</twLogDel><twRouteDel>6.646</twRouteDel><twTotDel>9.067</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">drs_dpram/I_CLK_A</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.260</twSlack><twSrc BELType="FF">usb2_racc_interface_O_LOCBUS_ADDR_14</twSrc><twDest BELType="RAM">drs_dpram_dpram_gen[12].ramb16_s36_s36_inst.A</twDest><twTotPathDel>8.676</twTotPathDel><twClkSkew dest = "1.824" src = "1.838">0.014</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>usb2_racc_interface_O_LOCBUS_ADDR_14</twSrc><twDest BELType='RAM'>drs_dpram_dpram_gen[12].ramb16_s36_s36_inst.A</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X21Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>SLICE_X21Y30.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>usb2_racc_interface_O_LOCBUS_ADDR(14)</twComp><twBEL>usb2_racc_interface_O_LOCBUS_ADDR_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y34.G2</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">2.366</twDelInfo><twComp>usb2_racc_interface_O_LOCBUS_ADDR(14)</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y34.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>drs_dpram_block_we_a(15)</twComp><twBEL>drs_dpram_block_we_a_12_mux000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y24.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>drs_dpram_N8</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y24.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>drs_dpram_block_we_a(13)</twComp><twBEL>drs_dpram_block_we_a_12_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y0.WEA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.962</twDelInfo><twComp>drs_dpram_block_we_a(12)</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y0.CLKA</twSite><twDelType>Tbwck</twDelType><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>drs_dpram_dpram_gen[12].ramb16_s36_s36_inst</twComp><twBEL>drs_dpram_dpram_gen[12].ramb16_s36_s36_inst.A</twBEL></twPathDel><twLogDel>2.421</twLogDel><twRouteDel>6.255</twRouteDel><twTotDel>8.676</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">drs_dpram/I_CLK_A</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="100"><twPinLimitBanner>Component Switching Limit Checks: TS_clocks_clk66_dcm1_tmp = PERIOD TIMEGRP &quot;clocks_clk66_dcm1_tmp&quot; TS_P_I_CLK33
        / 2 HIGH 50% INPUT_JITTER 0.1 ns;</twPinLimitBanner><twPinLimit anchorID="101" type="MINLOWPULSE" name="Tbpwl" slack="13.268" period="16.000" constraintValue="8.000" deviceLimit="1.366" physResource="drs_dpram_dpram_gen[8].ramb16_s36_s36_inst/CLKA" logResource="drs_dpram_dpram_gen[8].ramb16_s36_s36_inst.A/CLKA" locationPin="RAMB16_X0Y1.CLKA" clockNet="drs_dpram/I_CLK_A"/><twPinLimit anchorID="102" type="MINHIGHPULSE" name="Tbpwh" slack="13.268" period="16.000" constraintValue="8.000" deviceLimit="1.366" physResource="drs_dpram_dpram_gen[8].ramb16_s36_s36_inst/CLKA" logResource="drs_dpram_dpram_gen[8].ramb16_s36_s36_inst.A/CLKA" locationPin="RAMB16_X0Y1.CLKA" clockNet="drs_dpram/I_CLK_A"/><twPinLimit anchorID="103" type="MINPERIOD" name="Tbp" slack="13.268" period="16.000" constraintValue="16.000" deviceLimit="2.732" freqLimit="366.032" physResource="drs_dpram_dpram_gen[8].ramb16_s36_s36_inst/CLKA" logResource="drs_dpram_dpram_gen[8].ramb16_s36_s36_inst.A/CLKA" locationPin="RAMB16_X0Y1.CLKA" clockNet="drs_dpram/I_CLK_A"/></twPinLimitRpt></twConst><twConst anchorID="104" twConstType="OFFSETINDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TIMEGRP &quot;P_I_PADS&quot; OFFSET = IN 20 ns BEFORE COMP &quot;P_I_CLK33&quot;;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>2.814</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point global_reset_3 (SLICE_X48Y58.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="105"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>17.186</twSlack><twSrc BELType="PAD">P_I_UC_PA0</twSrc><twDest BELType="FF">global_reset_3</twDest><twClkDel>4.939</twClkDel><twClkSrc>P_I_CLK33</twClkSrc><twClkDest>global_reset_3</twClkDest><twOff>20.000</twOff><twOffSrc>P_I_UC_PA0</twOffSrc><twOffDest>P_I_CLK33</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_UC_PA0</twSrc><twDest BELType='FF'>global_reset_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>P20.PAD</twSrcSite><twPathDel><twSite>P20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.918</twDelInfo><twComp>P_I_UC_PA0</twComp><twBEL>P_I_UC_PA0</twBEL><twBEL>P_I_UC_PA0_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y58.BY</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">5.524</twDelInfo><twComp>P_I_UC_PA0_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y58.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.261</twDelInfo><twComp>global_reset_3</twComp><twBEL>global_reset_3</twBEL></twPathDel><twLogDel>2.179</twLogDel><twRouteDel>5.524</twRouteDel><twTotDel>7.703</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk33_nodll</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_CLK33</twSrc><twDest BELType='FF'>global_reset_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.530</twDelInfo><twComp>P_I_CLK33</twComp><twBEL>P_I_CLK33</twBEL><twBEL>P_I_CLK33_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3.I0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.530</twDelInfo><twComp>P_I_CLK33_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_i</twComp><twBEL>clocks_inst_bufg_clk33_i.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y58.CLK</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>clk33_nodll</twComp></twPathDel><twLogDel>1.531</twLogDel><twRouteDel>3.408</twRouteDel><twTotDel>4.939</twTotDel><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point global_reset (SLICE_X49Y50.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>17.607</twSlack><twSrc BELType="PAD">P_I_UC_PA0</twSrc><twDest BELType="FF">global_reset</twDest><twClkDel>4.939</twClkDel><twClkSrc>P_I_CLK33</twClkSrc><twClkDest>global_reset</twClkDest><twOff>20.000</twOff><twOffSrc>P_I_UC_PA0</twOffSrc><twOffDest>P_I_CLK33</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_UC_PA0</twSrc><twDest BELType='FF'>global_reset</twDest><twLogLvls>1</twLogLvls><twSrcSite>P20.PAD</twSrcSite><twPathDel><twSite>P20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.918</twDelInfo><twComp>P_I_UC_PA0</twComp><twBEL>P_I_UC_PA0</twBEL><twBEL>P_I_UC_PA0_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y50.BY</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">5.103</twDelInfo><twComp>P_I_UC_PA0_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y50.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.261</twDelInfo><twComp>global_reset</twComp><twBEL>global_reset</twBEL></twPathDel><twLogDel>2.179</twLogDel><twRouteDel>5.103</twRouteDel><twTotDel>7.282</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk33_nodll</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_CLK33</twSrc><twDest BELType='FF'>global_reset</twDest><twLogLvls>2</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.530</twDelInfo><twComp>P_I_CLK33</twComp><twBEL>P_I_CLK33</twBEL><twBEL>P_I_CLK33_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3.I0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.530</twDelInfo><twComp>P_I_CLK33_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_i</twComp><twBEL>clocks_inst_bufg_clk33_i.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y50.CLK</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>clk33_nodll</twComp></twPathDel><twLogDel>1.531</twLogDel><twRouteDel>3.408</twRouteDel><twTotDel>4.939</twTotDel><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point global_reset_1 (SLICE_X37Y37.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="109"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>19.162</twSlack><twSrc BELType="PAD">P_I_UC_PA0</twSrc><twDest BELType="FF">global_reset_1</twDest><twClkDel>4.923</twClkDel><twClkSrc>P_I_CLK33</twClkSrc><twClkDest>global_reset_1</twClkDest><twOff>20.000</twOff><twOffSrc>P_I_UC_PA0</twOffSrc><twOffDest>P_I_CLK33</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_UC_PA0</twSrc><twDest BELType='FF'>global_reset_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>P20.PAD</twSrcSite><twPathDel><twSite>P20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.918</twDelInfo><twComp>P_I_UC_PA0</twComp><twBEL>P_I_UC_PA0</twBEL><twBEL>P_I_UC_PA0_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y37.BY</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">3.532</twDelInfo><twComp>P_I_UC_PA0_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y37.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.261</twDelInfo><twComp>global_reset_1</twComp><twBEL>global_reset_1</twBEL></twPathDel><twLogDel>2.179</twLogDel><twRouteDel>3.532</twRouteDel><twTotDel>5.711</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk33_nodll</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_CLK33</twSrc><twDest BELType='FF'>global_reset_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.530</twDelInfo><twComp>P_I_CLK33</twComp><twBEL>P_I_CLK33</twBEL><twBEL>P_I_CLK33_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3.I0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.530</twDelInfo><twComp>P_I_CLK33_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_i</twComp><twBEL>clocks_inst_bufg_clk33_i.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y37.CLK</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>clk33_nodll</twComp></twPathDel><twLogDel>1.531</twLogDel><twRouteDel>3.392</twRouteDel><twTotDel>4.923</twTotDel><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="111" twConstType="OFFSETINDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TIMEGRP &quot;P_IO_PADS&quot; OFFSET = IN 20 ns BEFORE COMP &quot;P_I_CLK33&quot;;</twConstName><twItemCnt>134</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>50</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>11.160</twMinOff></twConstHead><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point usb2_racc_interface_control_reg_arr(9)_6 (SLICE_X25Y37.F1), 8 paths
</twPathRptBanner><twPathRpt anchorID="112"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>8.840</twSlack><twSrc BELType="PAD">P_IO_ETRG_IN</twSrc><twDest BELType="FF">usb2_racc_interface_control_reg_arr(9)_6</twDest><twClkDel>4.929</twClkDel><twClkSrc>P_I_CLK33</twClkSrc><twClkDest>usb2_racc_interface_control_reg_arr(9)(6)</twClkDest><twOff>20.000</twOff><twOffSrc>P_IO_ETRG_IN</twOffSrc><twOffDest>P_I_CLK33</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>P_IO_ETRG_IN</twSrc><twDest BELType='FF'>usb2_racc_interface_control_reg_arr(9)_6</twDest><twLogLvls>9</twLogLvls><twSrcSite>P107.PAD</twSrcSite><twPathDel><twSite>P107.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.938</twDelInfo><twComp>P_IO_ETRG_IN</twComp><twBEL>P_IO_ETRG_IN</twBEL><twBEL>P_IO_ETRG_IN_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y49.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.528</twDelInfo><twComp>P_IO_ETRG_IN_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y49.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N2</twComp><twBEL>app_drs_hard_and11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y48.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>N2</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_IO_ETRG_OUT1178</twComp><twBEL>app_IO_ETRG_OUT1159</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y48.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>app_IO_ETRG_OUT1159/O</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y48.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_IO_ETRG_OUT1178</twComp><twBEL>app_IO_ETRG_OUT1178</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y48.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>app_IO_ETRG_OUT1178</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y48.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N163</twComp><twBEL>app_IO_ETRG_OUT1190</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y47.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N2</twComp><twBEL>app_IO_ETRG_OUT2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y43.G1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.980</twDelInfo><twComp>P_IO_ETRG_OUT_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_vldCC</twComp><twBEL>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_outputBits_mux0002(0)21</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y37.G1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.601</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N11</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y37.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.551</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(9)(6)</twComp><twBEL>usb2_racc_interface__mux0106_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y37.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.552</twDelInfo><twComp>usb2_racc_interface__mux0106_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y37.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twFalling">0.633</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(9)(6)</twComp><twBEL>usb2_racc_interface__mux0106</twBEL><twBEL>usb2_racc_interface_control_reg_arr(9)_6</twBEL></twPathDel><twLogDel>6.599</twLogDel><twRouteDel>9.440</twRouteDel><twTotDel>16.039</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_CLK33</twSrc><twDest BELType='FF'>usb2_racc_interface_control_reg_arr(9)_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.530</twDelInfo><twComp>P_I_CLK33</twComp><twBEL>P_I_CLK33</twBEL><twBEL>P_I_CLK33_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3.I0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.530</twDelInfo><twComp>P_I_CLK33_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_i</twComp><twBEL>clocks_inst_bufg_clk33_i.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_i</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>clk33_nodll</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.714</twDelInfo><twComp>clocks_Inst_dcm1_clk132</twComp><twBEL>clocks_Inst_dcm1_clk132</twBEL></twPathDel><twPathDel><twSite>BUFGMUX4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>clocks_clk33_tmp</twComp></twPathDel><twPathDel><twSite>BUFGMUX4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_dcm1</twComp><twBEL>clocks_inst_bufg_clk33_dcm1.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_dcm1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y37.CLK</twSite><twDelType>net</twDelType><twFanCnt>928</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>drs_dpram/I_CLK_B</twComp></twPathDel><twLogDel>-0.182</twLogDel><twRouteDel>5.111</twRouteDel><twTotDel>4.929</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRpt anchorID="114"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>9.132</twSlack><twSrc BELType="PAD">P_IO_ETRG_IN</twSrc><twDest BELType="FF">usb2_racc_interface_control_reg_arr(9)_6</twDest><twClkDel>4.929</twClkDel><twClkSrc>P_I_CLK33</twClkSrc><twClkDest>usb2_racc_interface_control_reg_arr(9)(6)</twClkDest><twOff>20.000</twOff><twOffSrc>P_IO_ETRG_IN</twOffSrc><twOffDest>P_I_CLK33</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>P_IO_ETRG_IN</twSrc><twDest BELType='FF'>usb2_racc_interface_control_reg_arr(9)_6</twDest><twLogLvls>8</twLogLvls><twSrcSite>P107.PAD</twSrcSite><twPathDel><twSite>P107.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.938</twDelInfo><twComp>P_IO_ETRG_IN</twComp><twBEL>P_IO_ETRG_IN</twBEL><twBEL>P_IO_ETRG_IN_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y49.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.528</twDelInfo><twComp>P_IO_ETRG_IN_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y49.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N2</twComp><twBEL>app_drs_hard_and11</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y48.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>N2</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N163</twComp><twBEL>app_IO_ETRG_OUT1120</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y48.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>app_IO_ETRG_OUT1120/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y48.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N163</twComp><twBEL>app_IO_ETRG_OUT1190</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y47.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N2</twComp><twBEL>app_IO_ETRG_OUT2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y43.G1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.980</twDelInfo><twComp>P_IO_ETRG_OUT_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_vldCC</twComp><twBEL>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_outputBits_mux0002(0)21</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y37.G1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.601</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N11</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y37.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.551</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(9)(6)</twComp><twBEL>usb2_racc_interface__mux0106_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y37.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.552</twDelInfo><twComp>usb2_racc_interface__mux0106_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y37.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twFalling">0.633</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(9)(6)</twComp><twBEL>usb2_racc_interface__mux0106</twBEL><twBEL>usb2_racc_interface_control_reg_arr(9)_6</twBEL></twPathDel><twLogDel>6.105</twLogDel><twRouteDel>9.642</twRouteDel><twTotDel>15.747</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_CLK33</twSrc><twDest BELType='FF'>usb2_racc_interface_control_reg_arr(9)_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.530</twDelInfo><twComp>P_I_CLK33</twComp><twBEL>P_I_CLK33</twBEL><twBEL>P_I_CLK33_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3.I0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.530</twDelInfo><twComp>P_I_CLK33_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_i</twComp><twBEL>clocks_inst_bufg_clk33_i.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_i</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>clk33_nodll</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.714</twDelInfo><twComp>clocks_Inst_dcm1_clk132</twComp><twBEL>clocks_Inst_dcm1_clk132</twBEL></twPathDel><twPathDel><twSite>BUFGMUX4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>clocks_clk33_tmp</twComp></twPathDel><twPathDel><twSite>BUFGMUX4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_dcm1</twComp><twBEL>clocks_inst_bufg_clk33_dcm1.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_dcm1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y37.CLK</twSite><twDelType>net</twDelType><twFanCnt>928</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>drs_dpram/I_CLK_B</twComp></twPathDel><twLogDel>-0.182</twLogDel><twRouteDel>5.111</twRouteDel><twTotDel>4.929</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRpt anchorID="116"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>9.203</twSlack><twSrc BELType="PAD">P_IO_ETRG_IN</twSrc><twDest BELType="FF">usb2_racc_interface_control_reg_arr(9)_6</twDest><twClkDel>4.929</twClkDel><twClkSrc>P_I_CLK33</twClkSrc><twClkDest>usb2_racc_interface_control_reg_arr(9)(6)</twClkDest><twOff>20.000</twOff><twOffSrc>P_IO_ETRG_IN</twOffSrc><twOffDest>P_I_CLK33</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>P_IO_ETRG_IN</twSrc><twDest BELType='FF'>usb2_racc_interface_control_reg_arr(9)_6</twDest><twLogLvls>8</twLogLvls><twSrcSite>P107.PAD</twSrcSite><twPathDel><twSite>P107.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.938</twDelInfo><twComp>P_IO_ETRG_IN</twComp><twBEL>P_IO_ETRG_IN</twBEL><twBEL>P_IO_ETRG_IN_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y49.F4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.301</twDelInfo><twComp>P_IO_ETRG_IN_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y49.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_serdes_rdata(15)</twComp><twBEL>app_IO_ETRG_OUT19</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>app_IO_ETRG_OUT19</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_IO_ETRG_OUT164</twComp><twBEL>app_IO_ETRG_OUT164</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y48.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>app_IO_ETRG_OUT164</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y48.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N163</twComp><twBEL>app_IO_ETRG_OUT1190</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y47.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N2</twComp><twBEL>app_IO_ETRG_OUT2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y43.G1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.980</twDelInfo><twComp>P_IO_ETRG_OUT_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_vldCC</twComp><twBEL>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_outputBits_mux0002(0)21</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y37.G1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.601</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N11</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y37.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.551</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(9)(6)</twComp><twBEL>usb2_racc_interface__mux0106_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y37.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.552</twDelInfo><twComp>usb2_racc_interface__mux0106_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y37.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twFalling">0.633</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(9)(6)</twComp><twBEL>usb2_racc_interface__mux0106</twBEL><twBEL>usb2_racc_interface_control_reg_arr(9)_6</twBEL></twPathDel><twLogDel>5.991</twLogDel><twRouteDel>9.685</twRouteDel><twTotDel>15.676</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_CLK33</twSrc><twDest BELType='FF'>usb2_racc_interface_control_reg_arr(9)_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.530</twDelInfo><twComp>P_I_CLK33</twComp><twBEL>P_I_CLK33</twBEL><twBEL>P_I_CLK33_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3.I0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.530</twDelInfo><twComp>P_I_CLK33_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_i</twComp><twBEL>clocks_inst_bufg_clk33_i.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_i</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>clk33_nodll</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.714</twDelInfo><twComp>clocks_Inst_dcm1_clk132</twComp><twBEL>clocks_Inst_dcm1_clk132</twBEL></twPathDel><twPathDel><twSite>BUFGMUX4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>clocks_clk33_tmp</twComp></twPathDel><twPathDel><twSite>BUFGMUX4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_dcm1</twComp><twBEL>clocks_inst_bufg_clk33_dcm1.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_dcm1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y37.CLK</twSite><twDelType>net</twDelType><twFanCnt>928</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>drs_dpram/I_CLK_B</twComp></twPathDel><twLogDel>-0.182</twLogDel><twRouteDel>5.111</twRouteDel><twTotDel>4.929</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point usb2_racc_interface_control_reg_arr(9)_7 (SLICE_X21Y38.F3), 8 paths
</twPathRptBanner><twPathRpt anchorID="118"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>10.407</twSlack><twSrc BELType="PAD">P_IO_ETRG_IN</twSrc><twDest BELType="FF">usb2_racc_interface_control_reg_arr(9)_7</twDest><twClkDel>4.929</twClkDel><twClkSrc>P_I_CLK33</twClkSrc><twClkDest>usb2_racc_interface_control_reg_arr(9)(7)</twClkDest><twOff>20.000</twOff><twOffSrc>P_IO_ETRG_IN</twOffSrc><twOffDest>P_I_CLK33</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>P_IO_ETRG_IN</twSrc><twDest BELType='FF'>usb2_racc_interface_control_reg_arr(9)_7</twDest><twLogLvls>9</twLogLvls><twSrcSite>P107.PAD</twSrcSite><twPathDel><twSite>P107.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.938</twDelInfo><twComp>P_IO_ETRG_IN</twComp><twBEL>P_IO_ETRG_IN</twBEL><twBEL>P_IO_ETRG_IN_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y49.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.528</twDelInfo><twComp>P_IO_ETRG_IN_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y49.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N2</twComp><twBEL>app_drs_hard_and11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y48.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>N2</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_IO_ETRG_OUT1178</twComp><twBEL>app_IO_ETRG_OUT1159</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y48.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>app_IO_ETRG_OUT1159/O</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y48.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_IO_ETRG_OUT1178</twComp><twBEL>app_IO_ETRG_OUT1178</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y48.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>app_IO_ETRG_OUT1178</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y48.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N163</twComp><twBEL>app_IO_ETRG_OUT1190</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y47.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N2</twComp><twBEL>app_IO_ETRG_OUT2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y43.G1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.980</twDelInfo><twComp>P_IO_ETRG_OUT_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_vldCC</twComp><twBEL>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_outputBits_mux0002(0)21</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y38.G1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.571</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N11</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y38.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.551</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(9)(7)</twComp><twBEL>usb2_racc_interface__mux0107_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y38.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.015</twDelInfo><twComp>usb2_racc_interface__mux0107_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y38.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twFalling">0.633</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(9)(7)</twComp><twBEL>usb2_racc_interface__mux0107</twBEL><twBEL>usb2_racc_interface_control_reg_arr(9)_7</twBEL></twPathDel><twLogDel>6.599</twLogDel><twRouteDel>7.873</twRouteDel><twTotDel>14.472</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_CLK33</twSrc><twDest BELType='FF'>usb2_racc_interface_control_reg_arr(9)_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.530</twDelInfo><twComp>P_I_CLK33</twComp><twBEL>P_I_CLK33</twBEL><twBEL>P_I_CLK33_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3.I0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.530</twDelInfo><twComp>P_I_CLK33_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_i</twComp><twBEL>clocks_inst_bufg_clk33_i.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_i</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>clk33_nodll</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.714</twDelInfo><twComp>clocks_Inst_dcm1_clk132</twComp><twBEL>clocks_Inst_dcm1_clk132</twBEL></twPathDel><twPathDel><twSite>BUFGMUX4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>clocks_clk33_tmp</twComp></twPathDel><twPathDel><twSite>BUFGMUX4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_dcm1</twComp><twBEL>clocks_inst_bufg_clk33_dcm1.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_dcm1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y38.CLK</twSite><twDelType>net</twDelType><twFanCnt>928</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>drs_dpram/I_CLK_B</twComp></twPathDel><twLogDel>-0.182</twLogDel><twRouteDel>5.111</twRouteDel><twTotDel>4.929</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRpt anchorID="120"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>10.699</twSlack><twSrc BELType="PAD">P_IO_ETRG_IN</twSrc><twDest BELType="FF">usb2_racc_interface_control_reg_arr(9)_7</twDest><twClkDel>4.929</twClkDel><twClkSrc>P_I_CLK33</twClkSrc><twClkDest>usb2_racc_interface_control_reg_arr(9)(7)</twClkDest><twOff>20.000</twOff><twOffSrc>P_IO_ETRG_IN</twOffSrc><twOffDest>P_I_CLK33</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>P_IO_ETRG_IN</twSrc><twDest BELType='FF'>usb2_racc_interface_control_reg_arr(9)_7</twDest><twLogLvls>8</twLogLvls><twSrcSite>P107.PAD</twSrcSite><twPathDel><twSite>P107.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.938</twDelInfo><twComp>P_IO_ETRG_IN</twComp><twBEL>P_IO_ETRG_IN</twBEL><twBEL>P_IO_ETRG_IN_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y49.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.528</twDelInfo><twComp>P_IO_ETRG_IN_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y49.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N2</twComp><twBEL>app_drs_hard_and11</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y48.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>N2</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N163</twComp><twBEL>app_IO_ETRG_OUT1120</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y48.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>app_IO_ETRG_OUT1120/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y48.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N163</twComp><twBEL>app_IO_ETRG_OUT1190</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y47.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N2</twComp><twBEL>app_IO_ETRG_OUT2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y43.G1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.980</twDelInfo><twComp>P_IO_ETRG_OUT_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_vldCC</twComp><twBEL>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_outputBits_mux0002(0)21</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y38.G1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.571</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N11</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y38.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.551</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(9)(7)</twComp><twBEL>usb2_racc_interface__mux0107_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y38.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.015</twDelInfo><twComp>usb2_racc_interface__mux0107_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y38.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twFalling">0.633</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(9)(7)</twComp><twBEL>usb2_racc_interface__mux0107</twBEL><twBEL>usb2_racc_interface_control_reg_arr(9)_7</twBEL></twPathDel><twLogDel>6.105</twLogDel><twRouteDel>8.075</twRouteDel><twTotDel>14.180</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_CLK33</twSrc><twDest BELType='FF'>usb2_racc_interface_control_reg_arr(9)_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.530</twDelInfo><twComp>P_I_CLK33</twComp><twBEL>P_I_CLK33</twBEL><twBEL>P_I_CLK33_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3.I0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.530</twDelInfo><twComp>P_I_CLK33_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_i</twComp><twBEL>clocks_inst_bufg_clk33_i.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_i</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>clk33_nodll</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.714</twDelInfo><twComp>clocks_Inst_dcm1_clk132</twComp><twBEL>clocks_Inst_dcm1_clk132</twBEL></twPathDel><twPathDel><twSite>BUFGMUX4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>clocks_clk33_tmp</twComp></twPathDel><twPathDel><twSite>BUFGMUX4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_dcm1</twComp><twBEL>clocks_inst_bufg_clk33_dcm1.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_dcm1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y38.CLK</twSite><twDelType>net</twDelType><twFanCnt>928</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>drs_dpram/I_CLK_B</twComp></twPathDel><twLogDel>-0.182</twLogDel><twRouteDel>5.111</twRouteDel><twTotDel>4.929</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRpt anchorID="122"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>10.770</twSlack><twSrc BELType="PAD">P_IO_ETRG_IN</twSrc><twDest BELType="FF">usb2_racc_interface_control_reg_arr(9)_7</twDest><twClkDel>4.929</twClkDel><twClkSrc>P_I_CLK33</twClkSrc><twClkDest>usb2_racc_interface_control_reg_arr(9)(7)</twClkDest><twOff>20.000</twOff><twOffSrc>P_IO_ETRG_IN</twOffSrc><twOffDest>P_I_CLK33</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>P_IO_ETRG_IN</twSrc><twDest BELType='FF'>usb2_racc_interface_control_reg_arr(9)_7</twDest><twLogLvls>8</twLogLvls><twSrcSite>P107.PAD</twSrcSite><twPathDel><twSite>P107.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.938</twDelInfo><twComp>P_IO_ETRG_IN</twComp><twBEL>P_IO_ETRG_IN</twBEL><twBEL>P_IO_ETRG_IN_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y49.F4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.301</twDelInfo><twComp>P_IO_ETRG_IN_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y49.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_serdes_rdata(15)</twComp><twBEL>app_IO_ETRG_OUT19</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>app_IO_ETRG_OUT19</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_IO_ETRG_OUT164</twComp><twBEL>app_IO_ETRG_OUT164</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y48.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>app_IO_ETRG_OUT164</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y48.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N163</twComp><twBEL>app_IO_ETRG_OUT1190</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y47.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N2</twComp><twBEL>app_IO_ETRG_OUT2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y43.G1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.980</twDelInfo><twComp>P_IO_ETRG_OUT_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_vldCC</twComp><twBEL>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_outputBits_mux0002(0)21</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y38.G1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.571</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N11</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y38.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.551</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(9)(7)</twComp><twBEL>usb2_racc_interface__mux0107_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y38.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.015</twDelInfo><twComp>usb2_racc_interface__mux0107_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y38.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twFalling">0.633</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(9)(7)</twComp><twBEL>usb2_racc_interface__mux0107</twBEL><twBEL>usb2_racc_interface_control_reg_arr(9)_7</twBEL></twPathDel><twLogDel>5.991</twLogDel><twRouteDel>8.118</twRouteDel><twTotDel>14.109</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_CLK33</twSrc><twDest BELType='FF'>usb2_racc_interface_control_reg_arr(9)_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.530</twDelInfo><twComp>P_I_CLK33</twComp><twBEL>P_I_CLK33</twBEL><twBEL>P_I_CLK33_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3.I0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.530</twDelInfo><twComp>P_I_CLK33_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_i</twComp><twBEL>clocks_inst_bufg_clk33_i.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_i</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>clk33_nodll</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.714</twDelInfo><twComp>clocks_Inst_dcm1_clk132</twComp><twBEL>clocks_Inst_dcm1_clk132</twBEL></twPathDel><twPathDel><twSite>BUFGMUX4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>clocks_clk33_tmp</twComp></twPathDel><twPathDel><twSite>BUFGMUX4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_dcm1</twComp><twBEL>clocks_inst_bufg_clk33_dcm1.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_dcm1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y38.CLK</twSite><twDelType>net</twDelType><twFanCnt>928</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>drs_dpram/I_CLK_B</twComp></twPathDel><twLogDel>-0.182</twLogDel><twRouteDel>5.111</twRouteDel><twTotDel>4.929</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point usb2_racc_interface_control_reg_arr(9)_11 (SLICE_X25Y48.F3), 8 paths
</twPathRptBanner><twPathRpt anchorID="124"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>10.492</twSlack><twSrc BELType="PAD">P_IO_ETRG_IN</twSrc><twDest BELType="FF">usb2_racc_interface_control_reg_arr(9)_11</twDest><twClkDel>4.946</twClkDel><twClkSrc>P_I_CLK33</twClkSrc><twClkDest>usb2_racc_interface_control_reg_arr(9)(11)</twClkDest><twOff>20.000</twOff><twOffSrc>P_IO_ETRG_IN</twOffSrc><twOffDest>P_I_CLK33</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>P_IO_ETRG_IN</twSrc><twDest BELType='FF'>usb2_racc_interface_control_reg_arr(9)_11</twDest><twLogLvls>9</twLogLvls><twSrcSite>P107.PAD</twSrcSite><twPathDel><twSite>P107.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.938</twDelInfo><twComp>P_IO_ETRG_IN</twComp><twBEL>P_IO_ETRG_IN</twBEL><twBEL>P_IO_ETRG_IN_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y49.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.528</twDelInfo><twComp>P_IO_ETRG_IN_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y49.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N2</twComp><twBEL>app_drs_hard_and11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y48.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>N2</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_IO_ETRG_OUT1178</twComp><twBEL>app_IO_ETRG_OUT1159</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y48.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>app_IO_ETRG_OUT1159/O</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y48.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_IO_ETRG_OUT1178</twComp><twBEL>app_IO_ETRG_OUT1178</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y48.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>app_IO_ETRG_OUT1178</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y48.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N163</twComp><twBEL>app_IO_ETRG_OUT1190</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y47.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N2</twComp><twBEL>app_IO_ETRG_OUT2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y43.G1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.980</twDelInfo><twComp>P_IO_ETRG_OUT_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_vldCC</twComp><twBEL>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_outputBits_mux0002(0)21</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y48.G2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.503</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N11</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.551</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(9)(11)</twComp><twBEL>usb2_racc_interface__mux0117_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y48.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.015</twDelInfo><twComp>usb2_racc_interface__mux0117_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y48.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twFalling">0.633</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(9)(11)</twComp><twBEL>usb2_racc_interface__mux0117</twBEL><twBEL>usb2_racc_interface_control_reg_arr(9)_11</twBEL></twPathDel><twLogDel>6.599</twLogDel><twRouteDel>7.805</twRouteDel><twTotDel>14.404</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twDestClk><twPctLog>45.8</twPctLog><twPctRoute>54.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_CLK33</twSrc><twDest BELType='FF'>usb2_racc_interface_control_reg_arr(9)_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.530</twDelInfo><twComp>P_I_CLK33</twComp><twBEL>P_I_CLK33</twBEL><twBEL>P_I_CLK33_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3.I0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.530</twDelInfo><twComp>P_I_CLK33_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_i</twComp><twBEL>clocks_inst_bufg_clk33_i.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_i</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>clk33_nodll</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.714</twDelInfo><twComp>clocks_Inst_dcm1_clk132</twComp><twBEL>clocks_Inst_dcm1_clk132</twBEL></twPathDel><twPathDel><twSite>BUFGMUX4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>clocks_clk33_tmp</twComp></twPathDel><twPathDel><twSite>BUFGMUX4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_dcm1</twComp><twBEL>clocks_inst_bufg_clk33_dcm1.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_dcm1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y48.CLK</twSite><twDelType>net</twDelType><twFanCnt>928</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>drs_dpram/I_CLK_B</twComp></twPathDel><twLogDel>-0.182</twLogDel><twRouteDel>5.128</twRouteDel><twTotDel>4.946</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRpt anchorID="126"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>10.784</twSlack><twSrc BELType="PAD">P_IO_ETRG_IN</twSrc><twDest BELType="FF">usb2_racc_interface_control_reg_arr(9)_11</twDest><twClkDel>4.946</twClkDel><twClkSrc>P_I_CLK33</twClkSrc><twClkDest>usb2_racc_interface_control_reg_arr(9)(11)</twClkDest><twOff>20.000</twOff><twOffSrc>P_IO_ETRG_IN</twOffSrc><twOffDest>P_I_CLK33</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>P_IO_ETRG_IN</twSrc><twDest BELType='FF'>usb2_racc_interface_control_reg_arr(9)_11</twDest><twLogLvls>8</twLogLvls><twSrcSite>P107.PAD</twSrcSite><twPathDel><twSite>P107.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.938</twDelInfo><twComp>P_IO_ETRG_IN</twComp><twBEL>P_IO_ETRG_IN</twBEL><twBEL>P_IO_ETRG_IN_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y49.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.528</twDelInfo><twComp>P_IO_ETRG_IN_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y49.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N2</twComp><twBEL>app_drs_hard_and11</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y48.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>N2</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N163</twComp><twBEL>app_IO_ETRG_OUT1120</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y48.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>app_IO_ETRG_OUT1120/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y48.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N163</twComp><twBEL>app_IO_ETRG_OUT1190</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y47.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N2</twComp><twBEL>app_IO_ETRG_OUT2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y43.G1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.980</twDelInfo><twComp>P_IO_ETRG_OUT_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_vldCC</twComp><twBEL>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_outputBits_mux0002(0)21</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y48.G2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.503</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N11</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.551</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(9)(11)</twComp><twBEL>usb2_racc_interface__mux0117_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y48.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.015</twDelInfo><twComp>usb2_racc_interface__mux0117_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y48.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twFalling">0.633</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(9)(11)</twComp><twBEL>usb2_racc_interface__mux0117</twBEL><twBEL>usb2_racc_interface_control_reg_arr(9)_11</twBEL></twPathDel><twLogDel>6.105</twLogDel><twRouteDel>8.007</twRouteDel><twTotDel>14.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_CLK33</twSrc><twDest BELType='FF'>usb2_racc_interface_control_reg_arr(9)_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.530</twDelInfo><twComp>P_I_CLK33</twComp><twBEL>P_I_CLK33</twBEL><twBEL>P_I_CLK33_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3.I0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.530</twDelInfo><twComp>P_I_CLK33_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_i</twComp><twBEL>clocks_inst_bufg_clk33_i.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_i</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>clk33_nodll</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.714</twDelInfo><twComp>clocks_Inst_dcm1_clk132</twComp><twBEL>clocks_Inst_dcm1_clk132</twBEL></twPathDel><twPathDel><twSite>BUFGMUX4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>clocks_clk33_tmp</twComp></twPathDel><twPathDel><twSite>BUFGMUX4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_dcm1</twComp><twBEL>clocks_inst_bufg_clk33_dcm1.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_dcm1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y48.CLK</twSite><twDelType>net</twDelType><twFanCnt>928</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>drs_dpram/I_CLK_B</twComp></twPathDel><twLogDel>-0.182</twLogDel><twRouteDel>5.128</twRouteDel><twTotDel>4.946</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRpt anchorID="128"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>10.855</twSlack><twSrc BELType="PAD">P_IO_ETRG_IN</twSrc><twDest BELType="FF">usb2_racc_interface_control_reg_arr(9)_11</twDest><twClkDel>4.946</twClkDel><twClkSrc>P_I_CLK33</twClkSrc><twClkDest>usb2_racc_interface_control_reg_arr(9)(11)</twClkDest><twOff>20.000</twOff><twOffSrc>P_IO_ETRG_IN</twOffSrc><twOffDest>P_I_CLK33</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>P_IO_ETRG_IN</twSrc><twDest BELType='FF'>usb2_racc_interface_control_reg_arr(9)_11</twDest><twLogLvls>8</twLogLvls><twSrcSite>P107.PAD</twSrcSite><twPathDel><twSite>P107.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.938</twDelInfo><twComp>P_IO_ETRG_IN</twComp><twBEL>P_IO_ETRG_IN</twBEL><twBEL>P_IO_ETRG_IN_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y49.F4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.301</twDelInfo><twComp>P_IO_ETRG_IN_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y49.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_serdes_rdata(15)</twComp><twBEL>app_IO_ETRG_OUT19</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>app_IO_ETRG_OUT19</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_IO_ETRG_OUT164</twComp><twBEL>app_IO_ETRG_OUT164</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y48.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>app_IO_ETRG_OUT164</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y48.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N163</twComp><twBEL>app_IO_ETRG_OUT1190</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y47.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N2</twComp><twBEL>app_IO_ETRG_OUT2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y43.G1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.980</twDelInfo><twComp>P_IO_ETRG_OUT_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_vldCC</twComp><twBEL>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_outputBits_mux0002(0)21</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y48.G2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.503</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N11</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.551</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(9)(11)</twComp><twBEL>usb2_racc_interface__mux0117_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y48.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.015</twDelInfo><twComp>usb2_racc_interface__mux0117_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y48.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twFalling">0.633</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(9)(11)</twComp><twBEL>usb2_racc_interface__mux0117</twBEL><twBEL>usb2_racc_interface_control_reg_arr(9)_11</twBEL></twPathDel><twLogDel>5.991</twLogDel><twRouteDel>8.050</twRouteDel><twTotDel>14.041</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_CLK33</twSrc><twDest BELType='FF'>usb2_racc_interface_control_reg_arr(9)_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.530</twDelInfo><twComp>P_I_CLK33</twComp><twBEL>P_I_CLK33</twBEL><twBEL>P_I_CLK33_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3.I0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.530</twDelInfo><twComp>P_I_CLK33_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_i</twComp><twBEL>clocks_inst_bufg_clk33_i.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_i</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>clk33_nodll</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.714</twDelInfo><twComp>clocks_Inst_dcm1_clk132</twComp><twBEL>clocks_Inst_dcm1_clk132</twBEL></twPathDel><twPathDel><twSite>BUFGMUX4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>clocks_clk33_tmp</twComp></twPathDel><twPathDel><twSite>BUFGMUX4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_dcm1</twComp><twBEL>clocks_inst_bufg_clk33_dcm1.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_dcm1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y48.CLK</twSite><twDelType>net</twDelType><twFanCnt>928</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>drs_dpram/I_CLK_B</twComp></twPathDel><twLogDel>-0.182</twLogDel><twRouteDel>5.128</twRouteDel><twTotDel>4.946</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="130" twConstType="OFFSETOUTDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TIMEGRP &quot;P_O_PADS&quot; OFFSET = OUT 22 ns AFTER COMP &quot;P_I_CLK33&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>14.638</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point P_O_TCA_CTRL (P53.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="131"><twConstOffOut anchorID="132" twDataPathType="twDataPathMaxDelay"><twSlack>7.362</twSlack><twSrc BELType="FF">usb2_racc_interface_control_reg_arr(0)_19</twSrc><twDest BELType="PAD">P_O_TCA_CTRL</twDest><twClkDel>6.103</twClkDel><twClkSrc>P_I_CLK33</twClkSrc><twClkDest>usb2_racc_interface_control_reg_arr(0)(19)</twClkDest><twDataDel>8.485</twDataDel><twDataSrc>usb2_racc_interface_control_reg_arr(0)(19)</twDataSrc><twDataDest>P_O_TCA_CTRL</twDataDest><twOff>22.000</twOff><twOffSrc>P_I_CLK33</twOffSrc><twOffDest>P_O_TCA_CTRL</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_CLK33</twSrc><twDest BELType='FF'>usb2_racc_interface_control_reg_arr(0)_19</twDest><twLogLvls>4</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>P_I_CLK33</twComp><twBEL>P_I_CLK33</twBEL><twBEL>P_I_CLK33_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3.I0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.163</twDelInfo><twComp>P_I_CLK33_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_i</twComp><twBEL>clocks_inst_bufg_clk33_i.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_i</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>clk33_nodll</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.064</twDelInfo><twComp>clocks_Inst_dcm1_clk132</twComp><twBEL>clocks_Inst_dcm1_clk132</twBEL></twPathDel><twPathDel><twSite>BUFGMUX4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>clocks_clk33_tmp</twComp></twPathDel><twPathDel><twSite>BUFGMUX4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_dcm1</twComp><twBEL>clocks_inst_bufg_clk33_dcm1.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_dcm1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y39.CLK</twSite><twDelType>net</twDelType><twFanCnt>928</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>drs_dpram/I_CLK_B</twComp></twPathDel><twLogDel>-0.144</twLogDel><twRouteDel>6.247</twRouteDel><twTotDel>6.103</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>usb2_racc_interface_control_reg_arr(0)_19</twSrc><twDest BELType='PAD'>P_O_TCA_CTRL</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>SLICE_X18Y39.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(0)(19)</twComp><twBEL>usb2_racc_interface_control_reg_arr(0)_19</twBEL></twPathDel><twPathDel><twSite>P53.O1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.962</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(0)(19)</twComp></twPathDel><twPathDel><twSite>P53.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.803</twDelInfo><twComp>P_O_TCA_CTRL</twComp><twBEL>P_O_TCA_CTRL_OBUF</twBEL><twBEL>P_O_TCA_CTRL</twBEL></twPathDel><twLogDel>5.523</twLogDel><twRouteDel>2.962</twRouteDel><twTotDel>8.485</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point P_O_CAL (P97.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="133"><twConstOffOut anchorID="134" twDataPathType="twDataPathMaxDelay"><twSlack>8.201</twSlack><twSrc BELType="FF">usb2_racc_interface_control_reg_arr(0)_25</twSrc><twDest BELType="PAD">P_O_CAL</twDest><twClkDel>6.123</twClkDel><twClkSrc>P_I_CLK33</twClkSrc><twClkDest>usb2_racc_interface_control_reg_arr(0)(25)</twClkDest><twDataDel>7.626</twDataDel><twDataSrc>usb2_racc_interface_control_reg_arr(0)(25)</twDataSrc><twDataDest>P_O_CAL</twDataDest><twOff>22.000</twOff><twOffSrc>P_I_CLK33</twOffSrc><twOffDest>P_O_CAL</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_CLK33</twSrc><twDest BELType='FF'>usb2_racc_interface_control_reg_arr(0)_25</twDest><twLogLvls>4</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>P_I_CLK33</twComp><twBEL>P_I_CLK33</twBEL><twBEL>P_I_CLK33_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3.I0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.163</twDelInfo><twComp>P_I_CLK33_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_i</twComp><twBEL>clocks_inst_bufg_clk33_i.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_i</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>clk33_nodll</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.064</twDelInfo><twComp>clocks_Inst_dcm1_clk132</twComp><twBEL>clocks_Inst_dcm1_clk132</twBEL></twPathDel><twPathDel><twSite>BUFGMUX4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>clocks_clk33_tmp</twComp></twPathDel><twPathDel><twSite>BUFGMUX4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_dcm1</twComp><twBEL>clocks_inst_bufg_clk33_dcm1.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_dcm1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y52.CLK</twSite><twDelType>net</twDelType><twFanCnt>928</twFanCnt><twDelInfo twEdge="twRising">1.034</twDelInfo><twComp>drs_dpram/I_CLK_B</twComp></twPathDel><twLogDel>-0.144</twLogDel><twRouteDel>6.267</twRouteDel><twTotDel>6.123</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>usb2_racc_interface_control_reg_arr(0)_25</twSrc><twDest BELType='PAD'>P_O_CAL</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>SLICE_X26Y52.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(0)(25)</twComp><twBEL>usb2_racc_interface_control_reg_arr(0)_25</twBEL></twPathDel><twPathDel><twSite>P97.O1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.544</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(0)(25)</twComp></twPathDel><twPathDel><twSite>P97.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.362</twDelInfo><twComp>P_O_CAL</twComp><twBEL>P_O_CAL_OBUF</twBEL><twBEL>P_O_CAL</twBEL></twPathDel><twLogDel>5.082</twLogDel><twRouteDel>2.544</twRouteDel><twTotDel>7.626</twTotDel><twPctLog>66.6</twPctLog><twPctRoute>33.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="135" twConstType="OFFSETOUTDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TIMEGRP &quot;P_IO_PADS&quot; OFFSET = OUT 22 ns AFTER COMP &quot;P_I_CLK33&quot;;</twConstName><twItemCnt>105</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>42</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>16.988</twMinOff></twConstHead><twPathRptBanner iPaths="32" iCriticalPaths="0" sType="EndPoint">Paths for end point P_IO_ETRG_OUT (P104.PAD), 32 paths
</twPathRptBanner><twPathRpt anchorID="136"><twConstOffOut anchorID="137" twDataPathType="twDataPathMaxDelay"><twSlack>5.012</twSlack><twSrc BELType="FF">usb2_racc_interface_control_reg_arr(7)_16</twSrc><twDest BELType="PAD">P_IO_ETRG_OUT</twDest><twClkDel>6.104</twClkDel><twClkSrc>P_I_CLK33</twClkSrc><twClkDest>usb2_racc_interface_control_reg_arr(7)(17)</twClkDest><twDataDel>10.834</twDataDel><twDataSrc>usb2_racc_interface_control_reg_arr(7)(17)</twDataSrc><twDataDest>P_IO_ETRG_OUT</twDataDest><twOff>22.000</twOff><twOffSrc>P_I_CLK33</twOffSrc><twOffDest>P_IO_ETRG_OUT</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_CLK33</twSrc><twDest BELType='FF'>usb2_racc_interface_control_reg_arr(7)_16</twDest><twLogLvls>4</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>P_I_CLK33</twComp><twBEL>P_I_CLK33</twBEL><twBEL>P_I_CLK33_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3.I0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.163</twDelInfo><twComp>P_I_CLK33_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_i</twComp><twBEL>clocks_inst_bufg_clk33_i.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_i</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>clk33_nodll</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.064</twDelInfo><twComp>clocks_Inst_dcm1_clk132</twComp><twBEL>clocks_Inst_dcm1_clk132</twBEL></twPathDel><twPathDel><twSite>BUFGMUX4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>clocks_clk33_tmp</twComp></twPathDel><twPathDel><twSite>BUFGMUX4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_dcm1</twComp><twBEL>clocks_inst_bufg_clk33_dcm1.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_dcm1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y42.CLK</twSite><twDelType>net</twDelType><twFanCnt>928</twFanCnt><twDelInfo twEdge="twRising">1.015</twDelInfo><twComp>drs_dpram/I_CLK_B</twComp></twPathDel><twLogDel>-0.144</twLogDel><twRouteDel>6.248</twRouteDel><twTotDel>6.104</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>usb2_racc_interface_control_reg_arr(7)_16</twSrc><twDest BELType='PAD'>P_IO_ETRG_OUT</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X13Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>SLICE_X13Y42.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(7)(17)</twComp><twBEL>usb2_racc_interface_control_reg_arr(7)_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y50.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.366</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(7)(16)</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y50.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_IO_ETRG_OUT14</twComp><twBEL>app_IO_ETRG_OUT14</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>app_IO_ETRG_OUT14</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_IO_ETRG_OUT164</twComp><twBEL>app_IO_ETRG_OUT164</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y48.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>app_IO_ETRG_OUT164</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y48.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N163</twComp><twBEL>app_IO_ETRG_OUT1190</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y47.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N2</twComp><twBEL>app_IO_ETRG_OUT2</twBEL></twPathDel><twPathDel><twSite>P104.O1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.912</twDelInfo><twComp>P_IO_ETRG_OUT_OBUF</twComp></twPathDel><twPathDel><twSite>P104.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.460</twDelInfo><twComp>P_IO_ETRG_OUT</twComp><twBEL>P_IO_ETRG_OUT_OBUF</twBEL><twBEL>P_IO_ETRG_OUT</twBEL></twPathDel><twLogDel>4.441</twLogDel><twRouteDel>6.393</twRouteDel><twTotDel>10.834</twTotDel><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="138"><twConstOffOut anchorID="139" twDataPathType="twDataPathMaxDelay"><twSlack>5.095</twSlack><twSrc BELType="FF">usb2_racc_interface_control_reg_arr(7)_27</twSrc><twDest BELType="PAD">P_IO_ETRG_OUT</twDest><twClkDel>6.122</twClkDel><twClkSrc>P_I_CLK33</twClkSrc><twClkDest>usb2_racc_interface_control_reg_arr(7)(27)</twClkDest><twDataDel>10.733</twDataDel><twDataSrc>usb2_racc_interface_control_reg_arr(7)(27)</twDataSrc><twDataDest>P_IO_ETRG_OUT</twDataDest><twOff>22.000</twOff><twOffSrc>P_I_CLK33</twOffSrc><twOffDest>P_IO_ETRG_OUT</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_CLK33</twSrc><twDest BELType='FF'>usb2_racc_interface_control_reg_arr(7)_27</twDest><twLogLvls>4</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>P_I_CLK33</twComp><twBEL>P_I_CLK33</twBEL><twBEL>P_I_CLK33_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3.I0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.163</twDelInfo><twComp>P_I_CLK33_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_i</twComp><twBEL>clocks_inst_bufg_clk33_i.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_i</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>clk33_nodll</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.064</twDelInfo><twComp>clocks_Inst_dcm1_clk132</twComp><twBEL>clocks_Inst_dcm1_clk132</twBEL></twPathDel><twPathDel><twSite>BUFGMUX4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>clocks_clk33_tmp</twComp></twPathDel><twPathDel><twSite>BUFGMUX4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_dcm1</twComp><twBEL>clocks_inst_bufg_clk33_dcm1.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_dcm1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y55.CLK</twSite><twDelType>net</twDelType><twFanCnt>928</twFanCnt><twDelInfo twEdge="twRising">1.033</twDelInfo><twComp>drs_dpram/I_CLK_B</twComp></twPathDel><twLogDel>-0.144</twLogDel><twRouteDel>6.266</twRouteDel><twTotDel>6.122</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>usb2_racc_interface_control_reg_arr(7)_27</twSrc><twDest BELType='PAD'>P_IO_ETRG_OUT</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>SLICE_X26Y55.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(7)(27)</twComp><twBEL>usb2_racc_interface_control_reg_arr(7)_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.922</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(7)(27)</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_IO_ETRG_OUT164</twComp><twBEL>app_IO_ETRG_OUT139</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>app_IO_ETRG_OUT139/O</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_IO_ETRG_OUT164</twComp><twBEL>app_IO_ETRG_OUT164</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y48.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>app_IO_ETRG_OUT164</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y48.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N163</twComp><twBEL>app_IO_ETRG_OUT1190</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y47.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N2</twComp><twBEL>app_IO_ETRG_OUT2</twBEL></twPathDel><twPathDel><twSite>P104.O1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.912</twDelInfo><twComp>P_IO_ETRG_OUT_OBUF</twComp></twPathDel><twPathDel><twSite>P104.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.460</twDelInfo><twComp>P_IO_ETRG_OUT</twComp><twBEL>P_IO_ETRG_OUT_OBUF</twBEL><twBEL>P_IO_ETRG_OUT</twBEL></twPathDel><twLogDel>4.441</twLogDel><twRouteDel>6.292</twRouteDel><twTotDel>10.733</twTotDel><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="140"><twConstOffOut anchorID="141" twDataPathType="twDataPathMaxDelay"><twSlack>5.127</twSlack><twSrc BELType="FF">usb2_racc_interface_control_reg_arr(0)_24</twSrc><twDest BELType="PAD">P_IO_ETRG_OUT</twDest><twClkDel>6.123</twClkDel><twClkSrc>P_I_CLK33</twClkSrc><twClkDest>usb2_racc_interface_control_reg_arr(0)(25)</twClkDest><twDataDel>10.700</twDataDel><twDataSrc>usb2_racc_interface_control_reg_arr(0)(25)</twDataSrc><twDataDest>P_IO_ETRG_OUT</twDataDest><twOff>22.000</twOff><twOffSrc>P_I_CLK33</twOffSrc><twOffDest>P_IO_ETRG_OUT</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_CLK33</twSrc><twDest BELType='FF'>usb2_racc_interface_control_reg_arr(0)_24</twDest><twLogLvls>4</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>P_I_CLK33</twComp><twBEL>P_I_CLK33</twBEL><twBEL>P_I_CLK33_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3.I0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.163</twDelInfo><twComp>P_I_CLK33_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_i</twComp><twBEL>clocks_inst_bufg_clk33_i.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_i</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>clk33_nodll</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.064</twDelInfo><twComp>clocks_Inst_dcm1_clk132</twComp><twBEL>clocks_Inst_dcm1_clk132</twBEL></twPathDel><twPathDel><twSite>BUFGMUX4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>clocks_clk33_tmp</twComp></twPathDel><twPathDel><twSite>BUFGMUX4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_dcm1</twComp><twBEL>clocks_inst_bufg_clk33_dcm1.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_dcm1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y52.CLK</twSite><twDelType>net</twDelType><twFanCnt>928</twFanCnt><twDelInfo twEdge="twRising">1.034</twDelInfo><twComp>drs_dpram/I_CLK_B</twComp></twPathDel><twLogDel>-0.144</twLogDel><twRouteDel>6.267</twRouteDel><twTotDel>6.123</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>usb2_racc_interface_control_reg_arr(0)_24</twSrc><twDest BELType='PAD'>P_IO_ETRG_OUT</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X26Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>SLICE_X26Y52.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(0)(25)</twComp><twBEL>usb2_racc_interface_control_reg_arr(0)_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y49.G3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(0)(24)</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y49.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N2</twComp><twBEL>app_drs_hard_inp_3_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>app_drs_hard_inp(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_IO_ETRG_OUT164</twComp><twBEL>app_IO_ETRG_OUT139</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>app_IO_ETRG_OUT139/O</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_IO_ETRG_OUT164</twComp><twBEL>app_IO_ETRG_OUT164</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y48.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>app_IO_ETRG_OUT164</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y48.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N163</twComp><twBEL>app_IO_ETRG_OUT1190</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y47.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N2</twComp><twBEL>app_IO_ETRG_OUT2</twBEL></twPathDel><twPathDel><twSite>P104.O1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.912</twDelInfo><twComp>P_IO_ETRG_OUT_OBUF</twComp></twPathDel><twPathDel><twSite>P104.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.460</twDelInfo><twComp>P_IO_ETRG_OUT</twComp><twBEL>P_IO_ETRG_OUT_OBUF</twBEL><twBEL>P_IO_ETRG_OUT</twBEL></twPathDel><twLogDel>5.049</twLogDel><twRouteDel>5.651</twRouteDel><twTotDel>10.700</twTotDel><twPctLog>47.2</twPctLog><twPctRoute>52.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point P_IO_UC_FD(7) (P25.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="142"><twConstOffOut anchorID="143" twDataPathType="twDataPathMaxDelay"><twSlack>5.172</twSlack><twSrc BELType="FF">usb2_racc_interface_uc_fdts</twSrc><twDest BELType="PAD">P_IO_UC_FD(7)</twDest><twClkDel>6.123</twClkDel><twClkSrc>P_I_CLK33</twClkSrc><twClkDest>app_serdes_trig</twClkDest><twDataDel>10.655</twDataDel><twDataSrc>app_serdes_trig</twDataSrc><twDataDest>P_IO_UC_FD(7)</twDataDest><twOff>22.000</twOff><twOffSrc>P_I_CLK33</twOffSrc><twOffDest>P_IO_UC_FD(7)</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_CLK33</twSrc><twDest BELType='FF'>usb2_racc_interface_uc_fdts</twDest><twLogLvls>4</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>P_I_CLK33</twComp><twBEL>P_I_CLK33</twBEL><twBEL>P_I_CLK33_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3.I0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.163</twDelInfo><twComp>P_I_CLK33_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_i</twComp><twBEL>clocks_inst_bufg_clk33_i.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_i</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>clk33_nodll</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.064</twDelInfo><twComp>clocks_Inst_dcm1_clk132</twComp><twBEL>clocks_Inst_dcm1_clk132</twBEL></twPathDel><twPathDel><twSite>BUFGMUX4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>clocks_clk33_tmp</twComp></twPathDel><twPathDel><twSite>BUFGMUX4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_dcm1</twComp><twBEL>clocks_inst_bufg_clk33_dcm1.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_dcm1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y53.CLK</twSite><twDelType>net</twDelType><twFanCnt>928</twFanCnt><twDelInfo twEdge="twRising">1.034</twDelInfo><twComp>drs_dpram/I_CLK_B</twComp></twPathDel><twLogDel>-0.144</twLogDel><twRouteDel>6.267</twRouteDel><twTotDel>6.123</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>usb2_racc_interface_uc_fdts</twSrc><twDest BELType='PAD'>P_IO_UC_FD(7)</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>SLICE_X42Y53.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>app_serdes_trig</twComp><twBEL>usb2_racc_interface_uc_fdts</twBEL></twPathDel><twPathDel><twSite>P25.T1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">4.889</twDelInfo><twComp>usb2_racc_interface_uc_fdts</twComp></twPathDel><twPathDel><twSite>P25.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">5.046</twDelInfo><twComp>P_IO_UC_FD(7)</twComp><twBEL>usb2_racc_interface_uc_iofds_inst_gen[7].U1/OBUFT</twBEL><twBEL>P_IO_UC_FD(7)</twBEL></twPathDel><twLogDel>5.766</twLogDel><twRouteDel>4.889</twRouteDel><twTotDel>10.655</twTotDel><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="144"><twConstOffOut anchorID="145" twDataPathType="twDataPathMaxDelay"><twSlack>10.996</twSlack><twSrc BELType="FF">usb2_racc_interface_uc_iofds_inst_gen[7].FF1</twSrc><twDest BELType="PAD">P_IO_UC_FD(7)</twDest><twClkDel>6.144</twClkDel><twClkSrc>P_I_CLK33</twClkSrc><twClkDest>P_IO_UC_FD(7)</twClkDest><twDataDel>4.810</twDataDel><twDataSrc>P_IO_UC_FD(7)</twDataSrc><twDataDest>P_IO_UC_FD(7)</twDataDest><twOff>22.000</twOff><twOffSrc>P_I_CLK33</twOffSrc><twOffDest>P_IO_UC_FD(7)</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>P_I_CLK33</twSrc><twDest BELType='FF'>usb2_racc_interface_uc_iofds_inst_gen[7].FF1</twDest><twLogLvls>4</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>P_I_CLK33</twComp><twBEL>P_I_CLK33</twBEL><twBEL>P_I_CLK33_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3.I0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.163</twDelInfo><twComp>P_I_CLK33_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_i</twComp><twBEL>clocks_inst_bufg_clk33_i.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_i</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>clk33_nodll</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.064</twDelInfo><twComp>clocks_Inst_dcm1_clk132</twComp><twBEL>clocks_Inst_dcm1_clk132</twBEL></twPathDel><twPathDel><twSite>BUFGMUX4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>clocks_clk33_tmp</twComp></twPathDel><twPathDel><twSite>BUFGMUX4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_dcm1</twComp><twBEL>clocks_inst_bufg_clk33_dcm1.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_dcm1</twBEL></twPathDel><twPathDel><twSite>P25.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>928</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>drs_dpram/I_CLK_B</twComp></twPathDel><twLogDel>-0.144</twLogDel><twRouteDel>6.288</twRouteDel><twTotDel>6.144</twTotDel></twClkPath><twDataPath maxSiteLen="7"><twSrc BELType='FF'>usb2_racc_interface_uc_iofds_inst_gen[7].FF1</twSrc><twDest BELType='PAD'>P_IO_UC_FD(7)</twDest><twLogLvls>0</twLogLvls><twSrcSite>P25.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>P25.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">4.810</twDelInfo><twComp>P_IO_UC_FD(7)</twComp><twBEL>usb2_racc_interface_uc_iofds_inst_gen[7].FF1</twBEL><twBEL>usb2_racc_interface_uc_iofds_inst_gen[7].U1/OBUFT</twBEL><twBEL>P_IO_UC_FD(7)</twBEL></twPathDel><twLogDel>4.810</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.810</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point P_IO_UC_FD(6) (P26.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="146"><twConstOffOut anchorID="147" twDataPathType="twDataPathMaxDelay"><twSlack>5.304</twSlack><twSrc BELType="FF">usb2_racc_interface_uc_fdts</twSrc><twDest BELType="PAD">P_IO_UC_FD(6)</twDest><twClkDel>6.123</twClkDel><twClkSrc>P_I_CLK33</twClkSrc><twClkDest>app_serdes_trig</twClkDest><twDataDel>10.523</twDataDel><twDataSrc>app_serdes_trig</twDataSrc><twDataDest>P_IO_UC_FD(6)</twDataDest><twOff>22.000</twOff><twOffSrc>P_I_CLK33</twOffSrc><twOffDest>P_IO_UC_FD(6)</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_CLK33</twSrc><twDest BELType='FF'>usb2_racc_interface_uc_fdts</twDest><twLogLvls>4</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>P_I_CLK33</twComp><twBEL>P_I_CLK33</twBEL><twBEL>P_I_CLK33_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3.I0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.163</twDelInfo><twComp>P_I_CLK33_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_i</twComp><twBEL>clocks_inst_bufg_clk33_i.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_i</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>clk33_nodll</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.064</twDelInfo><twComp>clocks_Inst_dcm1_clk132</twComp><twBEL>clocks_Inst_dcm1_clk132</twBEL></twPathDel><twPathDel><twSite>BUFGMUX4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>clocks_clk33_tmp</twComp></twPathDel><twPathDel><twSite>BUFGMUX4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_dcm1</twComp><twBEL>clocks_inst_bufg_clk33_dcm1.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_dcm1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y53.CLK</twSite><twDelType>net</twDelType><twFanCnt>928</twFanCnt><twDelInfo twEdge="twRising">1.034</twDelInfo><twComp>drs_dpram/I_CLK_B</twComp></twPathDel><twLogDel>-0.144</twLogDel><twRouteDel>6.267</twRouteDel><twTotDel>6.123</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>usb2_racc_interface_uc_fdts</twSrc><twDest BELType='PAD'>P_IO_UC_FD(6)</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>SLICE_X42Y53.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>app_serdes_trig</twComp><twBEL>usb2_racc_interface_uc_fdts</twBEL></twPathDel><twPathDel><twSite>P26.T1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">4.757</twDelInfo><twComp>usb2_racc_interface_uc_fdts</twComp></twPathDel><twPathDel><twSite>P26.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">5.046</twDelInfo><twComp>P_IO_UC_FD(6)</twComp><twBEL>usb2_racc_interface_uc_iofds_inst_gen[6].U1/OBUFT</twBEL><twBEL>P_IO_UC_FD(6)</twBEL></twPathDel><twLogDel>5.766</twLogDel><twRouteDel>4.757</twRouteDel><twTotDel>10.523</twTotDel><twPctLog>54.8</twPctLog><twPctRoute>45.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="148"><twConstOffOut anchorID="149" twDataPathType="twDataPathMaxDelay"><twSlack>10.996</twSlack><twSrc BELType="FF">usb2_racc_interface_uc_iofds_inst_gen[6].FF1</twSrc><twDest BELType="PAD">P_IO_UC_FD(6)</twDest><twClkDel>6.144</twClkDel><twClkSrc>P_I_CLK33</twClkSrc><twClkDest>P_IO_UC_FD(6)</twClkDest><twDataDel>4.810</twDataDel><twDataSrc>P_IO_UC_FD(6)</twDataSrc><twDataDest>P_IO_UC_FD(6)</twDataDest><twOff>22.000</twOff><twOffSrc>P_I_CLK33</twOffSrc><twOffDest>P_IO_UC_FD(6)</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>P_I_CLK33</twSrc><twDest BELType='FF'>usb2_racc_interface_uc_iofds_inst_gen[6].FF1</twDest><twLogLvls>4</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>P_I_CLK33</twComp><twBEL>P_I_CLK33</twBEL><twBEL>P_I_CLK33_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3.I0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.163</twDelInfo><twComp>P_I_CLK33_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_i</twComp><twBEL>clocks_inst_bufg_clk33_i.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_i</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>clk33_nodll</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.064</twDelInfo><twComp>clocks_Inst_dcm1_clk132</twComp><twBEL>clocks_Inst_dcm1_clk132</twBEL></twPathDel><twPathDel><twSite>BUFGMUX4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>clocks_clk33_tmp</twComp></twPathDel><twPathDel><twSite>BUFGMUX4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_dcm1</twComp><twBEL>clocks_inst_bufg_clk33_dcm1.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_dcm1</twBEL></twPathDel><twPathDel><twSite>P26.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>928</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>drs_dpram/I_CLK_B</twComp></twPathDel><twLogDel>-0.144</twLogDel><twRouteDel>6.288</twRouteDel><twTotDel>6.144</twTotDel></twClkPath><twDataPath maxSiteLen="7"><twSrc BELType='FF'>usb2_racc_interface_uc_iofds_inst_gen[6].FF1</twSrc><twDest BELType='PAD'>P_IO_UC_FD(6)</twDest><twLogLvls>0</twLogLvls><twSrcSite>P26.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>P26.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">4.810</twDelInfo><twComp>P_IO_UC_FD(6)</twComp><twBEL>usb2_racc_interface_uc_iofds_inst_gen[6].FF1</twBEL><twBEL>usb2_racc_interface_uc_iofds_inst_gen[6].U1/OBUFT</twBEL><twBEL>P_IO_UC_FD(6)</twBEL></twPathDel><twLogDel>4.810</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.810</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="150"><twConstRollup name="TS_P_I_CLK33" fullName="TS_P_I_CLK33 = PERIOD TIMEGRP &quot;P_I_CLK33&quot; 32 ns HIGH 50% INPUT_JITTER 0.1 ns;" type="origin" depth="0" requirement="32.000" prefType="period" actual="12.276" actualRollup="26.300" errors="0" errorRollup="0" items="1688" itemsRollup="35921"/><twConstRollup name="TS_clocks_clk33_tmp" fullName="TS_clocks_clk33_tmp = PERIOD TIMEGRP &quot;clocks_clk33_tmp&quot; TS_P_I_CLK33 HIGH 50%         INPUT_JITTER 0.1 ns;" type="child" depth="1" requirement="32.000" prefType="period" actual="26.300" actualRollup="N/A" errors="0" errorRollup="0" items="34656" itemsRollup="0"/><twConstRollup name="TS_clocks_clk66_dcm1_tmp" fullName="TS_clocks_clk66_dcm1_tmp = PERIOD TIMEGRP &quot;clocks_clk66_dcm1_tmp&quot; TS_P_I_CLK33         / 2 HIGH 50% INPUT_JITTER 0.1 ns;" type="child" depth="1" requirement="16.000" prefType="period" actual="10.281" actualRollup="N/A" errors="0" errorRollup="0" items="1265" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="151">0</twUnmetConstCnt><twDataSheet anchorID="152" twNameLen="16"><twSUH2ClkList anchorID="153" twDestWidth="16" twPhaseWidth="17"><twDest>P_I_CLK33</twDest><twSUH2Clk ><twSrc>P_IO_ETRG_IN</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.160</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.145</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_PMC_USR(0)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.365</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.898</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_PMC_USR(2)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.366</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.898</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_PMC_USR(4)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.366</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.898</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_PMC_USR(6)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.366</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.897</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_PMC_USR(8)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.366</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.897</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_PMC_USR(10)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.365</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.898</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_PMC_USR(12)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.365</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.898</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_PMC_USR(14)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.366</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.898</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_PMC_USR(16)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.366</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.898</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_PMC_USR(18)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.366</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.897</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_PMC_USR(20)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.366</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.897</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_PMC_USR(22)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.366</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.897</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_PMC_USR(24)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.366</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.897</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_PMC_USR(26)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.366</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.897</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_PMC_USR(30)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.387</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.876</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_PMC_USR(31)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.367</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.897</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_PMC_USR(33)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.367</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.896</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_PMC_USR(41)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.403</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.857</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_PMC_USR(51)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.403</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.857</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_PMC_USR(53)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.387</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.876</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_UC_FD(0)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.366</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.897</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_UC_FD(1)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.366</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.897</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_UC_FD(2)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.366</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.897</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_UC_FD(3)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.366</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.897</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_UC_FD(4)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.366</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.898</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_UC_FD(5)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.366</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.898</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_UC_FD(6)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.383</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.878</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_UC_FD(7)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.383</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.878</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_UC_FD(8)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.366</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.898</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_UC_FD(9)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.366</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.897</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_UC_FD(10)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.366</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.897</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_UC_FD(11)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.366</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.897</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_UC_FD(12)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.366</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.897</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_UC_FD(13)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.366</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.897</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_UC_FD(14)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.366</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.897</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_UC_FD(15)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.367</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.897</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_UC_FLAGB</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.383</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.877</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_UC_FLAGC</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.383</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.877</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_I_ATRG1</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.166</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-3.588</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_I_ATRG2</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.188</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-3.566</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_I_ATRG3</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">10.378</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.009</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_I_ATRG4</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.162</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-3.752</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_I_J44</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.824</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.249</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_I_UC_PA0</twSrc><twSUHTime twInternalClk ="clk33_nodll" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.814</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.228</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="154" twDestWidth="16" twPhaseWidth="17"><twSrc>P_I_CLK33</twSrc><twClk2Out  twOutPad = "P_IO_ECLK_OUT" twMinTime = "10.678" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.403" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_A" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_ECLK_OUT" twMinTime = "10.050" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.230" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_ETRG_OUT" twMinTime = "10.482" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "16.988" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_PMC_USR(28)" twMinTime = "9.497" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "10.973" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_PMC_USR(29)" twMinTime = "9.446" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "15.556" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_PMC_USR(31)" twMinTime = "9.446" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "15.753" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_PMC_USR(35)" twMinTime = "9.446" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "11.022" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_PMC_USR(37)" twMinTime = "9.446" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "11.022" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_PMC_USR(39)" twMinTime = "9.446" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "11.022" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_PMC_USR(40)" twMinTime = "9.004" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "14.853" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_PMC_USR(47)" twMinTime = "9.446" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "11.022" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_PMC_USR(48)" twMinTime = "8.988" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "15.172" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_PMC_USR(50)" twMinTime = "8.988" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "14.848" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_PMC_USR(52)" twMinTime = "8.988" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "15.933" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_PMC_USR(54)" twMinTime = "11.449" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "14.384" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_A" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_PMC_USR(54)" twMinTime = "9.985" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "14.211" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_PMC_USR(55)" twMinTime = "11.449" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "14.384" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_A" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_PMC_USR(55)" twMinTime = "9.985" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "14.211" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_PMC_USR(56)" twMinTime = "8.988" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "15.185" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_PMC_USR(58)" twMinTime = "8.988" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "15.926" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_PMC_USR(60)" twMinTime = "9.005" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "15.193" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_PMC_USR(62)" twMinTime = "9.005" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "15.202" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_T19" twMinTime = "9.365" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "11.760" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_T20" twMinTime = "9.731" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.218" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_FD(0)" twMinTime = "9.447" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "16.227" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_FD(1)" twMinTime = "9.447" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "16.357" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_FD(2)" twMinTime = "9.447" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "16.010" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_FD(3)" twMinTime = "9.447" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "16.018" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_FD(4)" twMinTime = "9.447" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "16.362" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_FD(5)" twMinTime = "9.447" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "16.355" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_FD(6)" twMinTime = "9.430" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "16.696" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_FD(7)" twMinTime = "9.430" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "16.828" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_FD(8)" twMinTime = "9.447" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "14.820" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_FD(9)" twMinTime = "9.447" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "14.234" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_FD(10)" twMinTime = "9.447" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "14.813" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_FD(11)" twMinTime = "9.447" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "14.225" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_FD(12)" twMinTime = "9.447" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "14.818" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_FD(13)" twMinTime = "9.447" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "14.905" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_FD(14)" twMinTime = "9.447" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "15.253" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_FD(15)" twMinTime = "9.446" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "14.573" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_FIFOADR1" twMinTime = "9.430" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "11.003" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_PKTEND" twMinTime = "9.430" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "11.003" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_SLCS" twMinTime = "9.447" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "11.024" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_SLOE" twMinTime = "9.430" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "11.003" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_SLRD" twMinTime = "9.446" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "11.022" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_SLWR" twMinTime = "9.446" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "11.022" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_O_CAL" twMinTime = "11.577" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.799" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_O_LED_GREEN" twMinTime = "12.314" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "14.498" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_O_LED_YELLOW" twMinTime = "11.960" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "14.056" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_O_TCA_CTRL" twMinTime = "12.336" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "14.638" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="155" twDestWidth="9"><twDest>P_I_CLK33</twDest><twClk2SU><twSrc>P_I_CLK33</twSrc><twRiseRise>15.137</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetOutTable anchorID="156" twDestWidth="12" twMinSlack="7.362" twMaxSlack="8.201" twRelSkew="0.839" ><twConstName>TIMEGRP &quot;P_O_PADS&quot; OFFSET = OUT 22 ns AFTER COMP &quot;P_I_CLK33&quot;;</twConstName><twOffOutTblRow twOutPad = "P_O_CAL" twSlack = "13.799" twMaxDelayCrnr="f" twMinDelay = "11.577" twMinDelayCrnr="f" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_O_TCA_CTRL" twSlack = "14.638" twMaxDelayCrnr="f" twMinDelay = "12.336" twMinDelayCrnr="f" twRelSkew = "0.839" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="157" twDestWidth="16" twMinSlack="5.012" twMaxSlack="10.997" twRelSkew="5.985" ><twConstName>TIMEGRP &quot;P_IO_PADS&quot; OFFSET = OUT 22 ns AFTER COMP &quot;P_I_CLK33&quot;;</twConstName><twOffOutTblRow twOutPad = "P_IO_ECLK_OUT" twSlack = "13.403" twMaxDelayCrnr="f" twMinDelay = "10.678" twMinDelayCrnr="f" twRelSkew = "2.400" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_ETRG_OUT" twSlack = "16.988" twMaxDelayCrnr="f" twMinDelay = "10.482" twMinDelayCrnr="f" twRelSkew = "5.985" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_PMC_USR(29)" twSlack = "15.556" twMaxDelayCrnr="f" twMinDelay = "9.446" twMinDelayCrnr="f" twRelSkew = "4.553" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_PMC_USR(31)" twSlack = "15.753" twMaxDelayCrnr="f" twMinDelay = "9.446" twMinDelayCrnr="f" twRelSkew = "4.750" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_PMC_USR(35)" twSlack = "11.022" twMaxDelayCrnr="f" twMinDelay = "9.446" twMinDelayCrnr="f" twRelSkew = "0.019" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_PMC_USR(37)" twSlack = "11.022" twMaxDelayCrnr="f" twMinDelay = "9.446" twMinDelayCrnr="f" twRelSkew = "0.019" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_PMC_USR(39)" twSlack = "11.022" twMaxDelayCrnr="f" twMinDelay = "9.446" twMinDelayCrnr="f" twRelSkew = "0.019" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_PMC_USR(40)" twSlack = "14.853" twMaxDelayCrnr="f" twMinDelay = "9.004" twMinDelayCrnr="f" twRelSkew = "3.850" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_PMC_USR(47)" twSlack = "11.022" twMaxDelayCrnr="f" twMinDelay = "9.446" twMinDelayCrnr="f" twRelSkew = "0.019" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_PMC_USR(48)" twSlack = "15.172" twMaxDelayCrnr="f" twMinDelay = "8.988" twMinDelayCrnr="f" twRelSkew = "4.169" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_PMC_USR(50)" twSlack = "14.848" twMaxDelayCrnr="f" twMinDelay = "8.988" twMinDelayCrnr="f" twRelSkew = "3.845" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_PMC_USR(52)" twSlack = "15.933" twMaxDelayCrnr="f" twMinDelay = "8.988" twMinDelayCrnr="f" twRelSkew = "4.930" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_PMC_USR(54)" twSlack = "14.384" twMaxDelayCrnr="f" twMinDelay = "11.449" twMinDelayCrnr="f" twRelSkew = "3.381" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_PMC_USR(55)" twSlack = "14.384" twMaxDelayCrnr="f" twMinDelay = "11.449" twMinDelayCrnr="f" twRelSkew = "3.381" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_PMC_USR(56)" twSlack = "15.185" twMaxDelayCrnr="f" twMinDelay = "8.988" twMinDelayCrnr="f" twRelSkew = "4.182" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_PMC_USR(58)" twSlack = "15.926" twMaxDelayCrnr="f" twMinDelay = "8.988" twMinDelayCrnr="f" twRelSkew = "4.923" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_PMC_USR(60)" twSlack = "15.193" twMaxDelayCrnr="f" twMinDelay = "9.005" twMinDelayCrnr="f" twRelSkew = "4.190" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_PMC_USR(62)" twSlack = "15.202" twMaxDelayCrnr="f" twMinDelay = "9.005" twMinDelayCrnr="f" twRelSkew = "4.199" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_T19" twSlack = "11.760" twMaxDelayCrnr="f" twMinDelay = "9.365" twMinDelayCrnr="f" twRelSkew = "0.757" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_T20" twSlack = "12.218" twMaxDelayCrnr="f" twMinDelay = "9.731" twMinDelayCrnr="f" twRelSkew = "1.215" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_FD(0)" twSlack = "16.227" twMaxDelayCrnr="f" twMinDelay = "9.447" twMinDelayCrnr="f" twRelSkew = "5.224" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_FD(1)" twSlack = "16.357" twMaxDelayCrnr="f" twMinDelay = "9.447" twMinDelayCrnr="f" twRelSkew = "5.354" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_FD(2)" twSlack = "16.010" twMaxDelayCrnr="f" twMinDelay = "9.447" twMinDelayCrnr="f" twRelSkew = "5.007" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_FD(3)" twSlack = "16.018" twMaxDelayCrnr="f" twMinDelay = "9.447" twMinDelayCrnr="f" twRelSkew = "5.015" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_FD(4)" twSlack = "16.362" twMaxDelayCrnr="f" twMinDelay = "9.447" twMinDelayCrnr="f" twRelSkew = "5.359" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_FD(5)" twSlack = "16.355" twMaxDelayCrnr="f" twMinDelay = "9.447" twMinDelayCrnr="f" twRelSkew = "5.352" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_FD(6)" twSlack = "16.696" twMaxDelayCrnr="f" twMinDelay = "9.430" twMinDelayCrnr="f" twRelSkew = "5.693" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_FD(7)" twSlack = "16.828" twMaxDelayCrnr="f" twMinDelay = "9.430" twMinDelayCrnr="f" twRelSkew = "5.825" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_FD(8)" twSlack = "14.820" twMaxDelayCrnr="f" twMinDelay = "9.447" twMinDelayCrnr="f" twRelSkew = "3.817" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_FD(9)" twSlack = "14.234" twMaxDelayCrnr="f" twMinDelay = "9.447" twMinDelayCrnr="f" twRelSkew = "3.231" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_FD(10)" twSlack = "14.813" twMaxDelayCrnr="f" twMinDelay = "9.447" twMinDelayCrnr="f" twRelSkew = "3.810" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_FD(11)" twSlack = "14.225" twMaxDelayCrnr="f" twMinDelay = "9.447" twMinDelayCrnr="f" twRelSkew = "3.222" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_FD(12)" twSlack = "14.818" twMaxDelayCrnr="f" twMinDelay = "9.447" twMinDelayCrnr="f" twRelSkew = "3.815" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_FD(13)" twSlack = "14.905" twMaxDelayCrnr="f" twMinDelay = "9.447" twMinDelayCrnr="f" twRelSkew = "3.902" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_FD(14)" twSlack = "15.253" twMaxDelayCrnr="f" twMinDelay = "9.447" twMinDelayCrnr="f" twRelSkew = "4.250" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_FD(15)" twSlack = "14.573" twMaxDelayCrnr="f" twMinDelay = "9.446" twMinDelayCrnr="f" twRelSkew = "3.570" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_FIFOADR1" twSlack = "11.003" twMaxDelayCrnr="f" twMinDelay = "9.430" twMinDelayCrnr="f" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_PKTEND" twSlack = "11.003" twMaxDelayCrnr="f" twMinDelay = "9.430" twMinDelayCrnr="f" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_SLCS" twSlack = "11.024" twMaxDelayCrnr="f" twMinDelay = "9.447" twMinDelayCrnr="f" twRelSkew = "0.021" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_SLOE" twSlack = "11.003" twMaxDelayCrnr="f" twMinDelay = "9.430" twMinDelayCrnr="f" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_SLRD" twSlack = "11.022" twMaxDelayCrnr="f" twMinDelay = "9.446" twMinDelayCrnr="f" twRelSkew = "0.019" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_SLWR" twSlack = "11.022" twMaxDelayCrnr="f" twMinDelay = "9.446" twMinDelayCrnr="f" twRelSkew = "0.019" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="158"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>39084</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>14724</twConnCnt></twConstCov><twStats anchorID="159"><twMinPer>26.300</twMinPer><twFootnote number="1" /><twMaxFreq>38.023</twMaxFreq><twMinInBeforeClk>11.160</twMinInBeforeClk><twMinOutAfterClk>16.988</twMinOutAfterClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Dec 29 19:44:19 2022 </twTimestamp></twFoot><twClientInfo anchorID="160"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 220 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
