# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
#
# This file is licensed under the Apache License v2.0 with LLVM Exceptions.
# See https://llvm.org/LICENSE.txt for license information.
# SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
#
# (c) Copyright 2023-2024 Advanced Micro Devices, Inc. or its affiliates
# RUN: llc -mtriple aie -run-pass=instruction-select %s -verify-machineinstrs -o - | FileCheck %s

---
name:            copy_gpr
legalized:       true
regBankSelected: true

body: |
  bb.0:
    liveins: $r6
    ; CHECK-LABEL: name: copy_gpr
    ; CHECK: [[COPY:%[0-9]+]]:gpr = COPY $r6
    ; CHECK-NEXT: PseudoRET implicit $lr, implicit [[COPY]]
    %0:gprregbank(s32) = COPY $r6
    PseudoRET implicit $lr, implicit %0
...

---
name:            copy_ptr
legalized:       true
regBankSelected: true

body: |
  bb.0:
    liveins: $p0
    ; CHECK-LABEL: name: copy_ptr
    ; CHECK: [[COPY:%[0-9]+]]:ptr = COPY $p0
    ; CHECK-NEXT: PseudoRET implicit $lr, implicit [[COPY]]
    %0:ptrregbank(p0) = COPY $p0
    PseudoRET implicit $lr, implicit %0
...

---
name:            copy_mod
legalized:       true
regBankSelected: true

body: |
  bb.0:
    liveins: $m0
    ; CHECK-LABEL: name: copy_mod
    ; CHECK: [[COPY:%[0-9]+]]:mod = COPY $m0
    ; CHECK-NEXT: PseudoRET implicit $lr, implicit [[COPY]]
    %0:modregbank(p0) = COPY $m0
    PseudoRET implicit $lr, implicit %0
...

---
name:            copy_cs
legalized:       true
regBankSelected: true

body: |
  bb.0:
    liveins: $cs0
    ; CHECK-LABEL: name: copy_cs
    ; CHECK: [[COPY:%[0-9]+]]:mcs = COPY $cs0
    ; CHECK-NEXT: PseudoRET implicit $lr, implicit [[COPY]]
    %0:cbregbank(p0) = COPY $cs0
    PseudoRET implicit $lr, implicit %0
...

---
name:            copy_special
legalized:       true
regBankSelected: true

body: |
  bb.0:
    liveins: $p0
    ; CHECK-LABEL: name: copy_special
    ; CHECK: [[COPY:%[0-9]+]]:gpr = COPY $sp
    ; CHECK-NEXT: PseudoRET implicit $lr, implicit [[COPY]]
    %0:gprregbank(p0) = COPY $sp
    PseudoRET implicit $lr, implicit %0
...
