

================================================================
== Vitis HLS Report for 'lab6_z1'
================================================================
* Date:           Wed Nov 29 19:19:07 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab6_z1
* Solution:       sol3 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  4.302 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       49|       49|  0.490 us|  0.490 us|   50|   50|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Mult    |       48|       48|         6|          -|          -|     8|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 9 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %a"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %c, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %c"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.61ns)   --->   "%store_ln4 = store i6 0, i6 %i" [./source/lab6_z1.cpp:4]   --->   Operation 16 'store' 'store_ln4' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln4 = br void" [./source/lab6_z1.cpp:4]   --->   Operation 17 'br' 'br_ln4' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.55>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_1 = load i6 %i" [./source/lab6_z1.cpp:4]   --->   Operation 18 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln4 = zext i6 %i_1" [./source/lab6_z1.cpp:4]   --->   Operation 19 'zext' 'zext_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %i_1, i32 5" [./source/lab6_z1.cpp:4]   --->   Operation 20 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln4 = br i1 %tmp, void %.split, void" [./source/lab6_z1.cpp:4]   --->   Operation 22 'br' 'br_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i16 %b, i64 0, i64 %zext_ln4" [./source/lab6_z1.cpp:5]   --->   Operation 23 'getelementptr' 'b_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (2.15ns)   --->   "%b_load = load i5 %b_addr" [./source/lab6_z1.cpp:5]   --->   Operation 24 'load' 'b_load' <Predicate = (!tmp)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i16 %c, i64 0, i64 %zext_ln4" [./source/lab6_z1.cpp:5]   --->   Operation 25 'getelementptr' 'c_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (2.15ns)   --->   "%c_load = load i5 %c_addr" [./source/lab6_z1.cpp:5]   --->   Operation 26 'load' 'c_load' <Predicate = (!tmp)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln4 = trunc i6 %i_1" [./source/lab6_z1.cpp:4]   --->   Operation 27 'trunc' 'trunc_ln4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%or_ln4 = or i5 %trunc_ln4, i5 1" [./source/lab6_z1.cpp:4]   --->   Operation 28 'or' 'or_ln4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i5 %or_ln4" [./source/lab6_z1.cpp:5]   --->   Operation 29 'zext' 'zext_ln5' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr i16 %b, i64 0, i64 %zext_ln5" [./source/lab6_z1.cpp:5]   --->   Operation 30 'getelementptr' 'b_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (2.15ns)   --->   "%b_load_1 = load i5 %b_addr_1" [./source/lab6_z1.cpp:5]   --->   Operation 31 'load' 'b_load_1' <Predicate = (!tmp)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%c_addr_1 = getelementptr i16 %c, i64 0, i64 %zext_ln5" [./source/lab6_z1.cpp:5]   --->   Operation 32 'getelementptr' 'c_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (2.15ns)   --->   "%c_load_1 = load i5 %c_addr_1" [./source/lab6_z1.cpp:5]   --->   Operation 33 'load' 'c_load_1' <Predicate = (!tmp)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 34 [1/1] (1.94ns)   --->   "%add_ln4 = add i6 %i_1, i6 4" [./source/lab6_z1.cpp:4]   --->   Operation 34 'add' 'add_ln4' <Predicate = (!tmp)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.61ns)   --->   "%store_ln4 = store i6 %add_ln4, i6 %i" [./source/lab6_z1.cpp:4]   --->   Operation 35 'store' 'store_ln4' <Predicate = (!tmp)> <Delay = 1.61>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln7 = ret" [./source/lab6_z1.cpp:7]   --->   Operation 36 'ret' 'ret_ln7' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.30>
ST_3 : Operation 37 [1/2] (2.15ns)   --->   "%b_load = load i5 %b_addr" [./source/lab6_z1.cpp:5]   --->   Operation 37 'load' 'b_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 38 [1/2] (2.15ns)   --->   "%c_load = load i5 %c_addr" [./source/lab6_z1.cpp:5]   --->   Operation 38 'load' 'c_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 39 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5 = mul i16 %c_load, i16 %b_load" [./source/lab6_z1.cpp:5]   --->   Operation 39 'mul' 'mul_ln5' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 40 [1/2] (2.15ns)   --->   "%b_load_1 = load i5 %b_addr_1" [./source/lab6_z1.cpp:5]   --->   Operation 40 'load' 'b_load_1' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 41 [1/2] (2.15ns)   --->   "%c_load_1 = load i5 %c_addr_1" [./source/lab6_z1.cpp:5]   --->   Operation 41 'load' 'c_load_1' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 42 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_1 = mul i16 %c_load_1, i16 %b_load_1" [./source/lab6_z1.cpp:5]   --->   Operation 42 'mul' 'mul_ln5_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%or_ln4_1 = or i5 %trunc_ln4, i5 2" [./source/lab6_z1.cpp:4]   --->   Operation 43 'or' 'or_ln4_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln5_1 = zext i5 %or_ln4_1" [./source/lab6_z1.cpp:5]   --->   Operation 44 'zext' 'zext_ln5_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr i16 %b, i64 0, i64 %zext_ln5_1" [./source/lab6_z1.cpp:5]   --->   Operation 45 'getelementptr' 'b_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (2.15ns)   --->   "%b_load_2 = load i5 %b_addr_2" [./source/lab6_z1.cpp:5]   --->   Operation 46 'load' 'b_load_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%c_addr_2 = getelementptr i16 %c, i64 0, i64 %zext_ln5_1" [./source/lab6_z1.cpp:5]   --->   Operation 47 'getelementptr' 'c_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (2.15ns)   --->   "%c_load_2 = load i5 %c_addr_2" [./source/lab6_z1.cpp:5]   --->   Operation 48 'load' 'c_load_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln4_2 = or i5 %trunc_ln4, i5 3" [./source/lab6_z1.cpp:4]   --->   Operation 49 'or' 'or_ln4_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln5_2 = zext i5 %or_ln4_2" [./source/lab6_z1.cpp:5]   --->   Operation 50 'zext' 'zext_ln5_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%b_addr_3 = getelementptr i16 %b, i64 0, i64 %zext_ln5_2" [./source/lab6_z1.cpp:5]   --->   Operation 51 'getelementptr' 'b_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.15ns)   --->   "%b_load_3 = load i5 %b_addr_3" [./source/lab6_z1.cpp:5]   --->   Operation 52 'load' 'b_load_3' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%c_addr_3 = getelementptr i16 %c, i64 0, i64 %zext_ln5_2" [./source/lab6_z1.cpp:5]   --->   Operation 53 'getelementptr' 'c_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (2.15ns)   --->   "%c_load_3 = load i5 %c_addr_3" [./source/lab6_z1.cpp:5]   --->   Operation 54 'load' 'c_load_3' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 4.30>
ST_4 : Operation 55 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5 = mul i16 %c_load, i16 %b_load" [./source/lab6_z1.cpp:5]   --->   Operation 55 'mul' 'mul_ln5' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_1 = mul i16 %c_load_1, i16 %b_load_1" [./source/lab6_z1.cpp:5]   --->   Operation 56 'mul' 'mul_ln5_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [1/2] (2.15ns)   --->   "%b_load_2 = load i5 %b_addr_2" [./source/lab6_z1.cpp:5]   --->   Operation 57 'load' 'b_load_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_4 : Operation 58 [1/2] (2.15ns)   --->   "%c_load_2 = load i5 %c_addr_2" [./source/lab6_z1.cpp:5]   --->   Operation 58 'load' 'c_load_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_4 : Operation 59 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_2 = mul i16 %c_load_2, i16 %b_load_2" [./source/lab6_z1.cpp:5]   --->   Operation 59 'mul' 'mul_ln5_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 60 [1/2] (2.15ns)   --->   "%b_load_3 = load i5 %b_addr_3" [./source/lab6_z1.cpp:5]   --->   Operation 60 'load' 'b_load_3' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_4 : Operation 61 [1/2] (2.15ns)   --->   "%c_load_3 = load i5 %c_addr_3" [./source/lab6_z1.cpp:5]   --->   Operation 61 'load' 'c_load_3' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_4 : Operation 62 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_3 = mul i16 %c_load_3, i16 %b_load_3" [./source/lab6_z1.cpp:5]   --->   Operation 62 'mul' 'mul_ln5_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 63 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5 = mul i16 %c_load, i16 %b_load" [./source/lab6_z1.cpp:5]   --->   Operation 63 'mul' 'mul_ln5' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 64 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_1 = mul i16 %c_load_1, i16 %b_load_1" [./source/lab6_z1.cpp:5]   --->   Operation 64 'mul' 'mul_ln5_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 65 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_2 = mul i16 %c_load_2, i16 %b_load_2" [./source/lab6_z1.cpp:5]   --->   Operation 65 'mul' 'mul_ln5_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 66 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_3 = mul i16 %c_load_3, i16 %b_load_3" [./source/lab6_z1.cpp:5]   --->   Operation 66 'mul' 'mul_ln5_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 67 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5 = mul i16 %c_load, i16 %b_load" [./source/lab6_z1.cpp:5]   --->   Operation 67 'mul' 'mul_ln5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i16 %a, i64 0, i64 %zext_ln4" [./source/lab6_z1.cpp:5]   --->   Operation 68 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (2.15ns)   --->   "%store_ln5 = store i16 %mul_ln5, i5 %a_addr" [./source/lab6_z1.cpp:5]   --->   Operation 69 'store' 'store_ln5' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_6 : Operation 70 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_1 = mul i16 %c_load_1, i16 %b_load_1" [./source/lab6_z1.cpp:5]   --->   Operation 70 'mul' 'mul_ln5_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr i16 %a, i64 0, i64 %zext_ln5" [./source/lab6_z1.cpp:5]   --->   Operation 71 'getelementptr' 'a_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (2.15ns)   --->   "%store_ln5 = store i16 %mul_ln5_1, i5 %a_addr_1" [./source/lab6_z1.cpp:5]   --->   Operation 72 'store' 'store_ln5' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_6 : Operation 73 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_2 = mul i16 %c_load_2, i16 %b_load_2" [./source/lab6_z1.cpp:5]   --->   Operation 73 'mul' 'mul_ln5_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 74 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_3 = mul i16 %c_load_3, i16 %b_load_3" [./source/lab6_z1.cpp:5]   --->   Operation 74 'mul' 'mul_ln5_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.15>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/lab6_z1.cpp:4]   --->   Operation 75 'specloopname' 'specloopname_ln4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_2 = mul i16 %c_load_2, i16 %b_load_2" [./source/lab6_z1.cpp:5]   --->   Operation 76 'mul' 'mul_ln5_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr i16 %a, i64 0, i64 %zext_ln5_1" [./source/lab6_z1.cpp:5]   --->   Operation 77 'getelementptr' 'a_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (2.15ns)   --->   "%store_ln5 = store i16 %mul_ln5_2, i5 %a_addr_2" [./source/lab6_z1.cpp:5]   --->   Operation 78 'store' 'store_ln5' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_7 : Operation 79 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_3 = mul i16 %c_load_3, i16 %b_load_3" [./source/lab6_z1.cpp:5]   --->   Operation 79 'mul' 'mul_ln5_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%a_addr_3 = getelementptr i16 %a, i64 0, i64 %zext_ln5_2" [./source/lab6_z1.cpp:5]   --->   Operation 80 'getelementptr' 'a_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (2.15ns)   --->   "%store_ln5 = store i16 %mul_ln5_3, i5 %a_addr_3" [./source/lab6_z1.cpp:5]   --->   Operation 81 'store' 'store_ln5' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 82 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 01111111]
spectopmodule_ln0 (spectopmodule    ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
store_ln4         (store            ) [ 00000000]
br_ln4            (br               ) [ 00000000]
i_1               (load             ) [ 00000000]
zext_ln4          (zext             ) [ 00011110]
tmp               (bitselect        ) [ 00111111]
empty             (speclooptripcount) [ 00000000]
br_ln4            (br               ) [ 00000000]
b_addr            (getelementptr    ) [ 00010000]
c_addr            (getelementptr    ) [ 00010000]
trunc_ln4         (trunc            ) [ 00010000]
or_ln4            (or               ) [ 00000000]
zext_ln5          (zext             ) [ 00011110]
b_addr_1          (getelementptr    ) [ 00010000]
c_addr_1          (getelementptr    ) [ 00010000]
add_ln4           (add              ) [ 00000000]
store_ln4         (store            ) [ 00000000]
ret_ln7           (ret              ) [ 00000000]
b_load            (load             ) [ 00001110]
c_load            (load             ) [ 00001110]
b_load_1          (load             ) [ 00001110]
c_load_1          (load             ) [ 00001110]
or_ln4_1          (or               ) [ 00000000]
zext_ln5_1        (zext             ) [ 00001111]
b_addr_2          (getelementptr    ) [ 00001000]
c_addr_2          (getelementptr    ) [ 00001000]
or_ln4_2          (or               ) [ 00000000]
zext_ln5_2        (zext             ) [ 00001111]
b_addr_3          (getelementptr    ) [ 00001000]
c_addr_3          (getelementptr    ) [ 00001000]
b_load_2          (load             ) [ 00000111]
c_load_2          (load             ) [ 00000111]
b_load_3          (load             ) [ 00000111]
c_load_3          (load             ) [ 00000111]
mul_ln5           (mul              ) [ 00000000]
a_addr            (getelementptr    ) [ 00000000]
store_ln5         (store            ) [ 00000000]
mul_ln5_1         (mul              ) [ 00000000]
a_addr_1          (getelementptr    ) [ 00000000]
store_ln5         (store            ) [ 00000000]
specloopname_ln4  (specloopname     ) [ 00000000]
mul_ln5_2         (mul              ) [ 00000000]
a_addr_2          (getelementptr    ) [ 00000000]
store_ln5         (store            ) [ 00000000]
mul_ln5_3         (mul              ) [ 00000000]
a_addr_3          (getelementptr    ) [ 00000000]
store_ln5         (store            ) [ 00000000]
br_ln0            (br               ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="b_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="16" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="6" slack="0"/>
<pin id="56" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="5" slack="0"/>
<pin id="61" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="0" slack="0"/>
<pin id="64" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="65" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="66" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="16" slack="0"/>
<pin id="67" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/2 b_load_1/2 b_load_2/3 b_load_3/3 "/>
</bind>
</comp>

<comp id="69" class="1004" name="c_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="16" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="6" slack="0"/>
<pin id="73" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="5" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="0" slack="0"/>
<pin id="81" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="82" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="83" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="16" slack="0"/>
<pin id="84" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/2 c_load_1/2 c_load_2/3 c_load_3/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="b_addr_1_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="5" slack="0"/>
<pin id="90" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_1/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="c_addr_1_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="5" slack="0"/>
<pin id="98" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_1/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="b_addr_2_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="5" slack="0"/>
<pin id="106" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_2/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="c_addr_2_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="5" slack="0"/>
<pin id="114" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_2/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="b_addr_3_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="5" slack="0"/>
<pin id="122" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_3/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="c_addr_3_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="5" slack="0"/>
<pin id="130" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_3/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="a_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="6" slack="4"/>
<pin id="138" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/6 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="5" slack="0"/>
<pin id="143" dir="0" index="1" bw="16" slack="0"/>
<pin id="144" dir="0" index="2" bw="0" slack="0"/>
<pin id="146" dir="0" index="4" bw="5" slack="0"/>
<pin id="147" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="148" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="149" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/6 store_ln5/6 store_ln5/7 store_ln5/7 "/>
</bind>
</comp>

<comp id="151" class="1004" name="a_addr_1_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="5" slack="4"/>
<pin id="155" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/6 "/>
</bind>
</comp>

<comp id="159" class="1004" name="a_addr_2_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="5" slack="4"/>
<pin id="163" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_2/7 "/>
</bind>
</comp>

<comp id="167" class="1004" name="a_addr_3_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="5" slack="4"/>
<pin id="171" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_3/7 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln4_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="6" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln4/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="i_1_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="6" slack="1"/>
<pin id="182" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln4_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="6" slack="0"/>
<pin id="185" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="6" slack="0"/>
<pin id="192" dir="0" index="2" bw="4" slack="0"/>
<pin id="193" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="trunc_ln4_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="6" slack="0"/>
<pin id="199" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln4/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="or_ln4_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="5" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln4/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln5_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="5" slack="0"/>
<pin id="209" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln4_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="6" slack="0"/>
<pin id="215" dir="0" index="1" bw="4" slack="0"/>
<pin id="216" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln4/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln4_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="6" slack="0"/>
<pin id="221" dir="0" index="1" bw="6" slack="1"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln4/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="or_ln4_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="1"/>
<pin id="226" dir="0" index="1" bw="3" slack="0"/>
<pin id="227" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln4_1/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln5_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="5" slack="0"/>
<pin id="231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5_1/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="or_ln4_2_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="5" slack="1"/>
<pin id="237" dir="0" index="1" bw="3" slack="0"/>
<pin id="238" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln4_2/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln5_2_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="5" slack="0"/>
<pin id="242" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5_2/3 "/>
</bind>
</comp>

<comp id="246" class="1007" name="grp_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="0" index="1" bw="16" slack="0"/>
<pin id="249" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln5/3 "/>
</bind>
</comp>

<comp id="253" class="1007" name="grp_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="0"/>
<pin id="255" dir="0" index="1" bw="16" slack="0"/>
<pin id="256" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln5_1/3 "/>
</bind>
</comp>

<comp id="260" class="1007" name="grp_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="0" index="1" bw="16" slack="0"/>
<pin id="263" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln5_2/4 "/>
</bind>
</comp>

<comp id="267" class="1007" name="grp_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="16" slack="0"/>
<pin id="269" dir="0" index="1" bw="16" slack="0"/>
<pin id="270" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln5_3/4 "/>
</bind>
</comp>

<comp id="274" class="1005" name="i_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="6" slack="0"/>
<pin id="276" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="281" class="1005" name="zext_ln4_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="4"/>
<pin id="283" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln4 "/>
</bind>
</comp>

<comp id="289" class="1005" name="b_addr_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="5" slack="1"/>
<pin id="291" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="294" class="1005" name="c_addr_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="5" slack="1"/>
<pin id="296" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="299" class="1005" name="trunc_ln4_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="1"/>
<pin id="301" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="305" class="1005" name="zext_ln5_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="4"/>
<pin id="307" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln5 "/>
</bind>
</comp>

<comp id="310" class="1005" name="b_addr_1_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="5" slack="1"/>
<pin id="312" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_1 "/>
</bind>
</comp>

<comp id="315" class="1005" name="c_addr_1_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="5" slack="1"/>
<pin id="317" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_1 "/>
</bind>
</comp>

<comp id="320" class="1005" name="b_load_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="1"/>
<pin id="322" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="325" class="1005" name="c_load_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="16" slack="1"/>
<pin id="327" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="c_load "/>
</bind>
</comp>

<comp id="330" class="1005" name="b_load_1_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="1"/>
<pin id="332" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="b_load_1 "/>
</bind>
</comp>

<comp id="335" class="1005" name="c_load_1_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="16" slack="1"/>
<pin id="337" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="c_load_1 "/>
</bind>
</comp>

<comp id="340" class="1005" name="zext_ln5_1_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="4"/>
<pin id="342" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln5_1 "/>
</bind>
</comp>

<comp id="345" class="1005" name="b_addr_2_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="5" slack="1"/>
<pin id="347" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_2 "/>
</bind>
</comp>

<comp id="350" class="1005" name="c_addr_2_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="5" slack="1"/>
<pin id="352" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_2 "/>
</bind>
</comp>

<comp id="355" class="1005" name="zext_ln5_2_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="64" slack="4"/>
<pin id="357" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln5_2 "/>
</bind>
</comp>

<comp id="360" class="1005" name="b_addr_3_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="5" slack="1"/>
<pin id="362" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_3 "/>
</bind>
</comp>

<comp id="365" class="1005" name="c_addr_3_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="5" slack="1"/>
<pin id="367" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_3 "/>
</bind>
</comp>

<comp id="370" class="1005" name="b_load_2_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="16" slack="1"/>
<pin id="372" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="b_load_2 "/>
</bind>
</comp>

<comp id="375" class="1005" name="c_load_2_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="16" slack="1"/>
<pin id="377" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="c_load_2 "/>
</bind>
</comp>

<comp id="380" class="1005" name="b_load_3_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="1"/>
<pin id="382" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="b_load_3 "/>
</bind>
</comp>

<comp id="385" class="1005" name="c_load_3_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="16" slack="1"/>
<pin id="387" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="c_load_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="34" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="68"><net_src comp="52" pin="3"/><net_sink comp="59" pin=2"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="34" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="85"><net_src comp="69" pin="3"/><net_sink comp="76" pin=2"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="34" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="86" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="34" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="94" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="34" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="102" pin="3"/><net_sink comp="59" pin=2"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="34" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="110" pin="3"/><net_sink comp="76" pin=2"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="118" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="34" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="126" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="34" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="150"><net_src comp="134" pin="3"/><net_sink comp="141" pin=2"/></net>

<net id="156"><net_src comp="0" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="34" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="151" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="164"><net_src comp="0" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="159" pin="3"/><net_sink comp="141" pin=2"/></net>

<net id="172"><net_src comp="0" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="34" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="167" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="180" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="188"><net_src comp="183" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="194"><net_src comp="26" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="180" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="28" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="200"><net_src comp="180" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="36" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="210"><net_src comp="201" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="212"><net_src comp="207" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="217"><net_src comp="180" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="38" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="213" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="40" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="232"><net_src comp="224" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="239"><net_src comp="42" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="243"><net_src comp="235" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="250"><net_src comp="76" pin="7"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="59" pin="7"/><net_sink comp="246" pin=1"/></net>

<net id="252"><net_src comp="246" pin="2"/><net_sink comp="141" pin=4"/></net>

<net id="257"><net_src comp="76" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="59" pin="3"/><net_sink comp="253" pin=1"/></net>

<net id="259"><net_src comp="253" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="264"><net_src comp="76" pin="7"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="59" pin="7"/><net_sink comp="260" pin=1"/></net>

<net id="266"><net_src comp="260" pin="2"/><net_sink comp="141" pin=4"/></net>

<net id="271"><net_src comp="76" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="59" pin="3"/><net_sink comp="267" pin=1"/></net>

<net id="273"><net_src comp="267" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="277"><net_src comp="48" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="280"><net_src comp="274" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="284"><net_src comp="183" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="292"><net_src comp="52" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="297"><net_src comp="69" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="302"><net_src comp="197" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="308"><net_src comp="207" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="313"><net_src comp="86" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="318"><net_src comp="94" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="323"><net_src comp="59" pin="7"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="328"><net_src comp="76" pin="7"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="333"><net_src comp="59" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="338"><net_src comp="76" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="343"><net_src comp="229" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="348"><net_src comp="102" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="353"><net_src comp="110" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="358"><net_src comp="240" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="363"><net_src comp="118" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="368"><net_src comp="126" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="373"><net_src comp="59" pin="7"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="378"><net_src comp="76" pin="7"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="383"><net_src comp="59" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="388"><net_src comp="76" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="267" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {6 7 }
 - Input state : 
	Port: lab6_z1 : b | {2 3 4 }
	Port: lab6_z1 : c | {2 3 4 }
  - Chain level:
	State 1
		store_ln4 : 1
	State 2
		zext_ln4 : 1
		tmp : 1
		br_ln4 : 2
		b_addr : 2
		b_load : 3
		c_addr : 2
		c_load : 3
		trunc_ln4 : 1
		or_ln4 : 2
		zext_ln5 : 2
		b_addr_1 : 3
		b_load_1 : 4
		c_addr_1 : 3
		c_load_1 : 4
		add_ln4 : 1
		store_ln4 : 2
	State 3
		mul_ln5 : 1
		mul_ln5_1 : 1
		b_addr_2 : 1
		b_load_2 : 2
		c_addr_2 : 1
		c_load_2 : 2
		b_addr_3 : 1
		b_load_3 : 2
		c_addr_3 : 1
		c_load_3 : 2
	State 4
		mul_ln5_2 : 1
		mul_ln5_3 : 1
	State 5
	State 6
		store_ln5 : 1
		store_ln5 : 1
	State 7
		store_ln5 : 1
		store_ln5 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|    add   |   add_ln4_fu_213  |    0    |    0    |    14   |
|----------|-------------------|---------|---------|---------|
|          |     grp_fu_246    |    1    |    0    |    0    |
|    mul   |     grp_fu_253    |    1    |    0    |    0    |
|          |     grp_fu_260    |    1    |    0    |    0    |
|          |     grp_fu_267    |    1    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|          |  zext_ln4_fu_183  |    0    |    0    |    0    |
|   zext   |  zext_ln5_fu_207  |    0    |    0    |    0    |
|          | zext_ln5_1_fu_229 |    0    |    0    |    0    |
|          | zext_ln5_2_fu_240 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
| bitselect|     tmp_fu_189    |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   trunc  |  trunc_ln4_fu_197 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|          |   or_ln4_fu_201   |    0    |    0    |    0    |
|    or    |  or_ln4_1_fu_224  |    0    |    0    |    0    |
|          |  or_ln4_2_fu_235  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    4    |    0    |    14   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| b_addr_1_reg_310 |    5   |
| b_addr_2_reg_345 |    5   |
| b_addr_3_reg_360 |    5   |
|  b_addr_reg_289  |    5   |
| b_load_1_reg_330 |   16   |
| b_load_2_reg_370 |   16   |
| b_load_3_reg_380 |   16   |
|  b_load_reg_320  |   16   |
| c_addr_1_reg_315 |    5   |
| c_addr_2_reg_350 |    5   |
| c_addr_3_reg_365 |    5   |
|  c_addr_reg_294  |    5   |
| c_load_1_reg_335 |   16   |
| c_load_2_reg_375 |   16   |
| c_load_3_reg_385 |   16   |
|  c_load_reg_325  |   16   |
|     i_reg_274    |    6   |
| trunc_ln4_reg_299|    5   |
| zext_ln4_reg_281 |   64   |
|zext_ln5_1_reg_340|   64   |
|zext_ln5_2_reg_355|   64   |
| zext_ln5_reg_305 |   64   |
+------------------+--------+
|       Total      |   435  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_59 |  p0  |   4  |   5  |   20   ||    17   |
|  grp_access_fu_59 |  p2  |   4  |   0  |    0   ||    17   |
|  grp_access_fu_76 |  p0  |   4  |   5  |   20   ||    17   |
|  grp_access_fu_76 |  p2  |   4  |   0  |    0   ||    17   |
| grp_access_fu_141 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_141 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_141 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_141 |  p4  |   2  |   5  |   10   ||    9    |
|     grp_fu_246    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_246    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_253    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_253    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_260    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_260    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_267    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_267    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   348  || 26.0194 ||   176   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   14   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   26   |    -   |   176  |
|  Register |    -   |    -   |   435  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   26   |   435  |   190  |
+-----------+--------+--------+--------+--------+
