<?xml version="1.0" encoding="utf-8"?>
<?xml-stylesheet type="text/xsl" href="../assets/xml/rss.xsl" media="all"?><rss version="2.0" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>PauLoMarconi (Posts about DE0_CV FPGA)</title><link>https://paulomarconi.github.io/</link><description></description><atom:link href="https://paulomarconi.github.io/categories/de0_cv-fpga.xml" rel="self" type="application/rss+xml"></atom:link><language>en</language><copyright>Contents © 2025 &lt;a href="mailto:p.lomarconi@sheffield.ac.uk, prlomarconi@gmail.com"&gt;Paulo Loma Marconi&lt;/a&gt; 
&lt;a rel="license" href="https://creativecommons.org/licenses/by-nc-sa/4.0/"&gt;
&lt;img alt="Creative Commons License BY-NC-SA"
style="border-width:0; margin-bottom:12px;"
src="https://i.creativecommons.org/l/by-nc-sa/4.0/88x31.png"&gt;&lt;/a&gt;</copyright><lastBuildDate>Sun, 13 Jul 2025 00:15:40 GMT</lastBuildDate><generator>Nikola (getnikola.com)</generator><docs>http://blogs.law.harvard.edu/tech/rss</docs><item><title>Simple computer architecture using direct-mapped cache memory system in VHDL using Quartus for DE0_CV FPGA </title><link>https://paulomarconi.github.io/blog/cache_memory-fpga-vhdl-quartus/</link><dc:creator>Paulo Loma Marconi</dc:creator><description>&lt;h2&gt;Table of Contents&lt;/h2&gt;
&lt;div class="toc"&gt;
&lt;ul&gt;
&lt;li&gt;&lt;a href="https://paulomarconi.github.io/blog/cache_memory-fpga-vhdl-quartus/#source-files"&gt;Source files&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://paulomarconi.github.io/blog/cache_memory-fpga-vhdl-quartus/#description"&gt;Description&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://paulomarconi.github.io/blog/cache_memory-fpga-vhdl-quartus/#guideline"&gt;Guideline&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://paulomarconi.github.io/blog/cache_memory-fpga-vhdl-quartus/#problem-formulation"&gt;Problem formulation&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://paulomarconi.github.io/blog/cache_memory-fpga-vhdl-quartus/#the-proposed-solution"&gt;The proposed solution.&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://paulomarconi.github.io/blog/cache_memory-fpga-vhdl-quartus/#test-on-de0_cv-fpga"&gt;Test on DE0_CV FPGA&lt;/a&gt;&lt;/li&gt;
&lt;/ul&gt;
&lt;/div&gt;
&lt;h2 id="source-files"&gt;Source files&lt;/h2&gt;
&lt;p&gt;Source code and docs on &lt;a href="https://github.com/paulomarconi/Cache_memory-FPGA-VHDL-Quartus"&gt;GitHub&lt;/a&gt;&lt;/p&gt;
&lt;h2 id="description"&gt;Description&lt;/h2&gt;
&lt;p&gt;Design, simulation and implementation of a direct-mapped cache memory system in written VHDL using Altera Quartus Prime and DE0_CV FPGA development kit. The results are compared to a system without cache memory to verify the performance enhancement.&lt;/p&gt;
&lt;p&gt;Based on Simple Microprocessor Design (ESD Book Chapter 3), originally created by Weijun Zhang, Copyright 2001, &lt;a href="http://esd.cs.ucr.edu/labs/tutorial/"&gt;http://esd.cs.ucr.edu/labs/tutorial/&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;Coursework project:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;University of New Brunswick, Universidad Mayor de San Andrés&lt;/li&gt;
&lt;li&gt;Module: ECE6733 - Computer Architecture Performance +       &lt;/li&gt;
&lt;li&gt;Prof. Eduardo Castillo    &lt;/li&gt;
&lt;/ul&gt;
&lt;h2 id="guideline"&gt;Guideline&lt;/h2&gt;
&lt;ul&gt;
&lt;li&gt;Open &lt;code&gt;SimpleCompArch.qar&lt;/code&gt; archive project, compile with &lt;code&gt;Quartus 16.1&lt;/code&gt; and simulate with &lt;code&gt;ModelSim 10.5b&lt;/code&gt;. &lt;/li&gt;
&lt;li&gt;Set time simulation to $17 ns$ to see all resultant elements of matrix multiplication C.&lt;/li&gt;
&lt;/ul&gt;
&lt;h2 id="problem-formulation"&gt;Problem formulation&lt;/h2&gt;
&lt;object data="https://drive.google.com/viewerng/viewer?embedded=true&amp;amp;url=https://raw.githubusercontent.com/paulomarconi/Cache_memory-FPGA-VHDL-Quartus/master/Guidelines__P2_W17.pdf" width="100%" height="1200px"&gt; 
    &lt;p&gt;It appears you don't have a PDF plugin for this browser or JavaScript is disabled. You can &lt;a href="https://drive.google.com/viewerng/viewer?embedded=true&amp;amp;url=https://raw.githubusercontent.com/paulomarconi/Cache_memory-FPGA-VHDL-Quartus/master/Guidelines__P2_W17.pdf"&gt;download the PDF.&lt;/a&gt;&lt;/p&gt;  
&lt;/object&gt;

&lt;h2 id="the-proposed-solution"&gt;The proposed solution.&lt;/h2&gt;
&lt;object data="https://drive.google.com/viewerng/viewer?embedded=true&amp;amp;url=https://raw.githubusercontent.com/paulomarconi/Cache_memory-FPGA-VHDL-Quartus/master/FinalProjectFico_docs/Project_Report/Project_Report.pdf" width="100%" height="1200px"&gt; 
    &lt;p&gt;It appears you don't have a PDF plugin for this browser or JavaScript is disabled. You can &lt;a href="https://drive.google.com/viewerng/viewer?embedded=true&amp;amp;url=https://raw.githubusercontent.com/paulomarconi/Cache_memory-FPGA-VHDL-Quartus/master/FinalProjectFico_docs/Project_Report/Project_Report.pdf"&gt;download the PDF.&lt;/a&gt;&lt;/p&gt;
&lt;/object&gt;

&lt;h2 id="test-on-de0_cv-fpga"&gt;Test on DE0_CV FPGA&lt;/h2&gt;
&lt;ul&gt;
&lt;li&gt;Video of operation &lt;code&gt;FinalProjectFico.mp4&lt;/code&gt; uploaded to &lt;a href="https://www.youtube.com/watch?v=Zvd96RGTEjk"&gt;https://www.youtube.com/watch?v=Zvd96RGTEjk&lt;/a&gt;&lt;/li&gt;
&lt;/ul&gt;
&lt;object data="https://www.youtube.com/embed/Zvd96RGTEjk?si=ERB3pNkt9GhPxDy7" width="100%" height="600px"&gt; 
    &lt;p&gt;It appears you don't have a video plugin for this browser or JavaScript is disabled. You can &lt;a href="https://www.youtube.com/watch?v=Zvd96RGTEjk"&gt;download the video.&lt;/a&gt;&lt;/p&gt;
&lt;/object&gt;</description><category>cache memory</category><category>DE0_CV FPGA</category><category>direct-mapped cache</category><category>FPGA</category><category>microprocessor</category><category>Quartus</category><category>VHDL</category><guid>https://paulomarconi.github.io/blog/cache_memory-fpga-vhdl-quartus/</guid><pubDate>Sun, 16 Jul 2017 21:38:16 GMT</pubDate></item></channel></rss>