<stg><name>KAN</name>


<trans_list>

<trans id="49" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:12 %input_0_read = read i8 @_ssdm_op_Read.ap_none.i8P0A, i8 %input_0

]]></Node>
<StgValue><ssdm name="input_0_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:17 %bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %input_0_read, i32 4

]]></Node>
<StgValue><ssdm name="bit_sel"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:18 %xor_ln6 = xor i1 %bit_sel, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln6"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="8">
<![CDATA[
entry:19 %trunc_ln6 = trunc i8 %input_0_read

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="4" op_3_bw="1">
<![CDATA[
entry:20 %index = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i4.i1, i1 %xor_ln6, i4 %trunc_ln6, i1 0

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="6">
<![CDATA[
entry:21 %zext_ln25 = zext i6 %index

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:22 %lut_0_0_0_addr = getelementptr i4 %lut_0_0_0, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="lut_0_0_0_addr"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="6">
<![CDATA[
entry:23 %act_0_0_0 = load i6 %lut_0_0_0_addr

]]></Node>
<StgValue><ssdm name="act_0_0_0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:24 %lut_0_0_1_addr = getelementptr i2 %lut_0_0_1, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="lut_0_0_1_addr"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="6">
<![CDATA[
entry:25 %act_0_0_1 = load i6 %lut_0_0_1_addr

]]></Node>
<StgValue><ssdm name="act_0_0_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:26 %lut_0_0_2_addr = getelementptr i3 %lut_0_0_2, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="lut_0_0_2_addr"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="6">
<![CDATA[
entry:27 %act_0_0_2 = load i6 %lut_0_0_2_addr

]]></Node>
<StgValue><ssdm name="act_0_0_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:28 %lut_0_0_3_addr = getelementptr i2 %lut_0_0_3, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="lut_0_0_3_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="6">
<![CDATA[
entry:29 %act_0_0_3 = load i6 %lut_0_0_3_addr

]]></Node>
<StgValue><ssdm name="act_0_0_3"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln12 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln12"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln6"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_0, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_1, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_2, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_3, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_r, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:13 %specmemcore_ln24 = specmemcore void @_ssdm_op_SpecMemCore, i4 %lut_0_0_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln24"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:14 %specmemcore_ln24 = specmemcore void @_ssdm_op_SpecMemCore, i2 %lut_0_0_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln24"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:15 %specmemcore_ln24 = specmemcore void @_ssdm_op_SpecMemCore, i3 %lut_0_0_2, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln24"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:16 %specmemcore_ln24 = specmemcore void @_ssdm_op_SpecMemCore, i2 %lut_0_0_3, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln24"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="6">
<![CDATA[
entry:23 %act_0_0_0 = load i6 %lut_0_0_0_addr

]]></Node>
<StgValue><ssdm name="act_0_0_0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="6">
<![CDATA[
entry:25 %act_0_0_1 = load i6 %lut_0_0_1_addr

]]></Node>
<StgValue><ssdm name="act_0_0_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="6">
<![CDATA[
entry:27 %act_0_0_2 = load i6 %lut_0_0_2_addr

]]></Node>
<StgValue><ssdm name="act_0_0_2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="6">
<![CDATA[
entry:29 %act_0_0_3 = load i6 %lut_0_0_3_addr

]]></Node>
<StgValue><ssdm name="act_0_0_3"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="2">
<![CDATA[
entry:30 %sext_ln20 = sext i2 %act_0_0_3

]]></Node>
<StgValue><ssdm name="sext_ln20"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="2">
<![CDATA[
entry:31 %sext_ln22 = sext i2 %act_0_0_1

]]></Node>
<StgValue><ssdm name="sext_ln22"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:32 %add_ln22 = add i4 %sext_ln22, i4 %act_0_0_0

]]></Node>
<StgValue><ssdm name="add_ln22"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="4">
<![CDATA[
entry:33 %sext_ln22_1 = sext i4 %add_ln22

]]></Node>
<StgValue><ssdm name="sext_ln22_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="3">
<![CDATA[
entry:34 %sext_ln22_2 = sext i3 %act_0_0_2

]]></Node>
<StgValue><ssdm name="sext_ln22_2"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:35 %add_ln22_1 = add i5 %sext_ln22_1, i5 %sext_ln22_2

]]></Node>
<StgValue><ssdm name="add_ln22_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:36 %add_ln22_2 = add i5 %add_ln22_1, i5 %sext_ln20

]]></Node>
<StgValue><ssdm name="add_ln22_2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="5">
<![CDATA[
entry:37 %sext_ln22_3 = sext i5 %add_ln22_2

]]></Node>
<StgValue><ssdm name="sext_ln22_3"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:38 %write_ln22 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %output_r, i8 %sext_ln22_3

]]></Node>
<StgValue><ssdm name="write_ln22"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0">
<![CDATA[
entry:39 %ret_ln24 = ret

]]></Node>
<StgValue><ssdm name="ret_ln24"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="50" name="input_0" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_0"/></StgValue>
</port>
<port id="51" name="input_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_1"/></StgValue>
</port>
<port id="52" name="input_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_2"/></StgValue>
</port>
<port id="53" name="input_3" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_3"/></StgValue>
</port>
<port id="54" name="output_r" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_r"/></StgValue>
</port>
<port id="55" name="lut_0_0_0" dir="0" iftype="1">
<core>RAM_1P_LUTRAM</core><StgValue><ssdm name="lut_0_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="56" name="lut_0_0_1" dir="0" iftype="1">
<core>RAM_1P_LUTRAM</core><StgValue><ssdm name="lut_0_0_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="57" name="lut_0_0_2" dir="0" iftype="1">
<core>RAM_1P_LUTRAM</core><StgValue><ssdm name="lut_0_0_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="58" name="lut_0_0_3" dir="0" iftype="1">
<core>RAM_1P_LUTRAM</core><StgValue><ssdm name="lut_0_0_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="60" from="_ssdm_op_Read.ap_none.i8P0A" to="input_0_read" fromId="59" toId="3">
</dataflow>
<dataflow id="61" from="input_0" to="input_0_read" fromId="50" toId="3">
</dataflow>
<dataflow id="63" from="_ssdm_op_BitSelect.i1.i8.i32" to="bit_sel" fromId="62" toId="4">
</dataflow>
<dataflow id="64" from="input_0_read" to="bit_sel" fromId="3" toId="4">
</dataflow>
<dataflow id="66" from="StgValue_65" to="bit_sel" fromId="65" toId="4">
</dataflow>
<dataflow id="67" from="bit_sel" to="xor_ln6" fromId="4" toId="5">
</dataflow>
<dataflow id="69" from="StgValue_68" to="xor_ln6" fromId="68" toId="5">
</dataflow>
<dataflow id="70" from="input_0_read" to="trunc_ln6" fromId="3" toId="6">
</dataflow>
<dataflow id="72" from="_ssdm_op_BitConcatenate.i6.i1.i4.i1" to="index" fromId="71" toId="7">
</dataflow>
<dataflow id="73" from="xor_ln6" to="index" fromId="5" toId="7">
</dataflow>
<dataflow id="74" from="trunc_ln6" to="index" fromId="6" toId="7">
</dataflow>
<dataflow id="76" from="StgValue_75" to="index" fromId="75" toId="7">
</dataflow>
<dataflow id="77" from="index" to="zext_ln25" fromId="7" toId="8">
</dataflow>
<dataflow id="78" from="lut_0_0_0" to="lut_0_0_0_addr" fromId="55" toId="9">
</dataflow>
<dataflow id="80" from="StgValue_79" to="lut_0_0_0_addr" fromId="79" toId="9">
</dataflow>
<dataflow id="81" from="zext_ln25" to="lut_0_0_0_addr" fromId="8" toId="9">
</dataflow>
<dataflow id="82" from="lut_0_0_0_addr" to="act_0_0_0" fromId="9" toId="10">
</dataflow>
<dataflow id="83" from="lut_0_0_1" to="lut_0_0_1_addr" fromId="56" toId="11">
</dataflow>
<dataflow id="84" from="StgValue_79" to="lut_0_0_1_addr" fromId="79" toId="11">
</dataflow>
<dataflow id="85" from="zext_ln25" to="lut_0_0_1_addr" fromId="8" toId="11">
</dataflow>
<dataflow id="86" from="lut_0_0_1_addr" to="act_0_0_1" fromId="11" toId="12">
</dataflow>
<dataflow id="87" from="lut_0_0_2" to="lut_0_0_2_addr" fromId="57" toId="13">
</dataflow>
<dataflow id="88" from="StgValue_79" to="lut_0_0_2_addr" fromId="79" toId="13">
</dataflow>
<dataflow id="89" from="zext_ln25" to="lut_0_0_2_addr" fromId="8" toId="13">
</dataflow>
<dataflow id="90" from="lut_0_0_2_addr" to="act_0_0_2" fromId="13" toId="14">
</dataflow>
<dataflow id="91" from="lut_0_0_3" to="lut_0_0_3_addr" fromId="58" toId="15">
</dataflow>
<dataflow id="92" from="StgValue_79" to="lut_0_0_3_addr" fromId="79" toId="15">
</dataflow>
<dataflow id="93" from="zext_ln25" to="lut_0_0_3_addr" fromId="8" toId="15">
</dataflow>
<dataflow id="94" from="lut_0_0_3_addr" to="act_0_0_3" fromId="15" toId="16">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecPipeline" to="specpipeline_ln12" fromId="95" toId="17">
</dataflow>
<dataflow id="98" from="StgValue_97" to="specpipeline_ln12" fromId="97" toId="17">
</dataflow>
<dataflow id="100" from="StgValue_99" to="specpipeline_ln12" fromId="99" toId="17">
</dataflow>
<dataflow id="101" from="StgValue_99" to="specpipeline_ln12" fromId="99" toId="17">
</dataflow>
<dataflow id="102" from="StgValue_99" to="specpipeline_ln12" fromId="99" toId="17">
</dataflow>
<dataflow id="104" from="empty_0" to="specpipeline_ln12" fromId="103" toId="17">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln6" fromId="105" toId="18">
</dataflow>
<dataflow id="108" from="empty_1" to="spectopmodule_ln6" fromId="107" toId="18">
</dataflow>
<dataflow id="110" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="109" toId="19">
</dataflow>
<dataflow id="111" from="input_0" to="specbitsmap_ln0" fromId="50" toId="19">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="112" toId="20">
</dataflow>
<dataflow id="114" from="input_0" to="specinterface_ln0" fromId="50" toId="20">
</dataflow>
<dataflow id="116" from="empty" to="specinterface_ln0" fromId="115" toId="20">
</dataflow>
<dataflow id="118" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="20">
</dataflow>
<dataflow id="119" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="20">
</dataflow>
<dataflow id="120" from="empty_0" to="specinterface_ln0" fromId="103" toId="20">
</dataflow>
<dataflow id="121" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="20">
</dataflow>
<dataflow id="122" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="20">
</dataflow>
<dataflow id="123" from="empty_0" to="specinterface_ln0" fromId="103" toId="20">
</dataflow>
<dataflow id="124" from="empty_0" to="specinterface_ln0" fromId="103" toId="20">
</dataflow>
<dataflow id="125" from="empty_0" to="specinterface_ln0" fromId="103" toId="20">
</dataflow>
<dataflow id="126" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="20">
</dataflow>
<dataflow id="127" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="20">
</dataflow>
<dataflow id="128" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="20">
</dataflow>
<dataflow id="129" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="20">
</dataflow>
<dataflow id="130" from="empty_0" to="specinterface_ln0" fromId="103" toId="20">
</dataflow>
<dataflow id="131" from="empty_0" to="specinterface_ln0" fromId="103" toId="20">
</dataflow>
<dataflow id="132" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="20">
</dataflow>
<dataflow id="133" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="20">
</dataflow>
<dataflow id="134" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="20">
</dataflow>
<dataflow id="135" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="109" toId="21">
</dataflow>
<dataflow id="136" from="input_1" to="specbitsmap_ln0" fromId="51" toId="21">
</dataflow>
<dataflow id="137" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="112" toId="22">
</dataflow>
<dataflow id="138" from="input_1" to="specinterface_ln0" fromId="51" toId="22">
</dataflow>
<dataflow id="139" from="empty" to="specinterface_ln0" fromId="115" toId="22">
</dataflow>
<dataflow id="140" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="22">
</dataflow>
<dataflow id="141" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="22">
</dataflow>
<dataflow id="142" from="empty_0" to="specinterface_ln0" fromId="103" toId="22">
</dataflow>
<dataflow id="143" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="22">
</dataflow>
<dataflow id="144" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="22">
</dataflow>
<dataflow id="145" from="empty_0" to="specinterface_ln0" fromId="103" toId="22">
</dataflow>
<dataflow id="146" from="empty_0" to="specinterface_ln0" fromId="103" toId="22">
</dataflow>
<dataflow id="147" from="empty_0" to="specinterface_ln0" fromId="103" toId="22">
</dataflow>
<dataflow id="148" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="22">
</dataflow>
<dataflow id="149" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="22">
</dataflow>
<dataflow id="150" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="22">
</dataflow>
<dataflow id="151" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="22">
</dataflow>
<dataflow id="152" from="empty_0" to="specinterface_ln0" fromId="103" toId="22">
</dataflow>
<dataflow id="153" from="empty_0" to="specinterface_ln0" fromId="103" toId="22">
</dataflow>
<dataflow id="154" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="22">
</dataflow>
<dataflow id="155" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="22">
</dataflow>
<dataflow id="156" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="22">
</dataflow>
<dataflow id="157" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="109" toId="23">
</dataflow>
<dataflow id="158" from="input_2" to="specbitsmap_ln0" fromId="52" toId="23">
</dataflow>
<dataflow id="159" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="112" toId="24">
</dataflow>
<dataflow id="160" from="input_2" to="specinterface_ln0" fromId="52" toId="24">
</dataflow>
<dataflow id="161" from="empty" to="specinterface_ln0" fromId="115" toId="24">
</dataflow>
<dataflow id="162" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="24">
</dataflow>
<dataflow id="163" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="24">
</dataflow>
<dataflow id="164" from="empty_0" to="specinterface_ln0" fromId="103" toId="24">
</dataflow>
<dataflow id="165" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="24">
</dataflow>
<dataflow id="166" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="24">
</dataflow>
<dataflow id="167" from="empty_0" to="specinterface_ln0" fromId="103" toId="24">
</dataflow>
<dataflow id="168" from="empty_0" to="specinterface_ln0" fromId="103" toId="24">
</dataflow>
<dataflow id="169" from="empty_0" to="specinterface_ln0" fromId="103" toId="24">
</dataflow>
<dataflow id="170" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="24">
</dataflow>
<dataflow id="171" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="24">
</dataflow>
<dataflow id="172" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="24">
</dataflow>
<dataflow id="173" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="24">
</dataflow>
<dataflow id="174" from="empty_0" to="specinterface_ln0" fromId="103" toId="24">
</dataflow>
<dataflow id="175" from="empty_0" to="specinterface_ln0" fromId="103" toId="24">
</dataflow>
<dataflow id="176" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="24">
</dataflow>
<dataflow id="177" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="24">
</dataflow>
<dataflow id="178" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="24">
</dataflow>
<dataflow id="179" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="109" toId="25">
</dataflow>
<dataflow id="180" from="input_3" to="specbitsmap_ln0" fromId="53" toId="25">
</dataflow>
<dataflow id="181" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="112" toId="26">
</dataflow>
<dataflow id="182" from="input_3" to="specinterface_ln0" fromId="53" toId="26">
</dataflow>
<dataflow id="183" from="empty" to="specinterface_ln0" fromId="115" toId="26">
</dataflow>
<dataflow id="184" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="26">
</dataflow>
<dataflow id="185" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="26">
</dataflow>
<dataflow id="186" from="empty_0" to="specinterface_ln0" fromId="103" toId="26">
</dataflow>
<dataflow id="187" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="26">
</dataflow>
<dataflow id="188" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="26">
</dataflow>
<dataflow id="189" from="empty_0" to="specinterface_ln0" fromId="103" toId="26">
</dataflow>
<dataflow id="190" from="empty_0" to="specinterface_ln0" fromId="103" toId="26">
</dataflow>
<dataflow id="191" from="empty_0" to="specinterface_ln0" fromId="103" toId="26">
</dataflow>
<dataflow id="192" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="26">
</dataflow>
<dataflow id="193" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="26">
</dataflow>
<dataflow id="194" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="26">
</dataflow>
<dataflow id="195" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="26">
</dataflow>
<dataflow id="196" from="empty_0" to="specinterface_ln0" fromId="103" toId="26">
</dataflow>
<dataflow id="197" from="empty_0" to="specinterface_ln0" fromId="103" toId="26">
</dataflow>
<dataflow id="198" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="26">
</dataflow>
<dataflow id="199" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="26">
</dataflow>
<dataflow id="200" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="26">
</dataflow>
<dataflow id="201" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="109" toId="27">
</dataflow>
<dataflow id="202" from="output_r" to="specbitsmap_ln0" fromId="54" toId="27">
</dataflow>
<dataflow id="203" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="112" toId="28">
</dataflow>
<dataflow id="204" from="output_r" to="specinterface_ln0" fromId="54" toId="28">
</dataflow>
<dataflow id="205" from="empty" to="specinterface_ln0" fromId="115" toId="28">
</dataflow>
<dataflow id="206" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="28">
</dataflow>
<dataflow id="207" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="28">
</dataflow>
<dataflow id="208" from="empty_0" to="specinterface_ln0" fromId="103" toId="28">
</dataflow>
<dataflow id="209" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="28">
</dataflow>
<dataflow id="210" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="28">
</dataflow>
<dataflow id="211" from="empty_0" to="specinterface_ln0" fromId="103" toId="28">
</dataflow>
<dataflow id="212" from="empty_0" to="specinterface_ln0" fromId="103" toId="28">
</dataflow>
<dataflow id="213" from="empty_0" to="specinterface_ln0" fromId="103" toId="28">
</dataflow>
<dataflow id="214" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="28">
</dataflow>
<dataflow id="215" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="28">
</dataflow>
<dataflow id="216" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="28">
</dataflow>
<dataflow id="217" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="28">
</dataflow>
<dataflow id="218" from="empty_0" to="specinterface_ln0" fromId="103" toId="28">
</dataflow>
<dataflow id="219" from="empty_0" to="specinterface_ln0" fromId="103" toId="28">
</dataflow>
<dataflow id="220" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="28">
</dataflow>
<dataflow id="221" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="28">
</dataflow>
<dataflow id="222" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="28">
</dataflow>
<dataflow id="224" from="_ssdm_op_SpecMemCore" to="specmemcore_ln24" fromId="223" toId="29">
</dataflow>
<dataflow id="225" from="lut_0_0_0" to="specmemcore_ln24" fromId="55" toId="29">
</dataflow>
<dataflow id="227" from="StgValue_226" to="specmemcore_ln24" fromId="226" toId="29">
</dataflow>
<dataflow id="229" from="StgValue_228" to="specmemcore_ln24" fromId="228" toId="29">
</dataflow>
<dataflow id="231" from="StgValue_230" to="specmemcore_ln24" fromId="230" toId="29">
</dataflow>
<dataflow id="232" from="_ssdm_op_SpecMemCore" to="specmemcore_ln24" fromId="223" toId="30">
</dataflow>
<dataflow id="233" from="lut_0_0_1" to="specmemcore_ln24" fromId="56" toId="30">
</dataflow>
<dataflow id="234" from="StgValue_226" to="specmemcore_ln24" fromId="226" toId="30">
</dataflow>
<dataflow id="235" from="StgValue_228" to="specmemcore_ln24" fromId="228" toId="30">
</dataflow>
<dataflow id="236" from="StgValue_230" to="specmemcore_ln24" fromId="230" toId="30">
</dataflow>
<dataflow id="237" from="_ssdm_op_SpecMemCore" to="specmemcore_ln24" fromId="223" toId="31">
</dataflow>
<dataflow id="238" from="lut_0_0_2" to="specmemcore_ln24" fromId="57" toId="31">
</dataflow>
<dataflow id="239" from="StgValue_226" to="specmemcore_ln24" fromId="226" toId="31">
</dataflow>
<dataflow id="240" from="StgValue_228" to="specmemcore_ln24" fromId="228" toId="31">
</dataflow>
<dataflow id="241" from="StgValue_230" to="specmemcore_ln24" fromId="230" toId="31">
</dataflow>
<dataflow id="242" from="_ssdm_op_SpecMemCore" to="specmemcore_ln24" fromId="223" toId="32">
</dataflow>
<dataflow id="243" from="lut_0_0_3" to="specmemcore_ln24" fromId="58" toId="32">
</dataflow>
<dataflow id="244" from="StgValue_226" to="specmemcore_ln24" fromId="226" toId="32">
</dataflow>
<dataflow id="245" from="StgValue_228" to="specmemcore_ln24" fromId="228" toId="32">
</dataflow>
<dataflow id="246" from="StgValue_230" to="specmemcore_ln24" fromId="230" toId="32">
</dataflow>
<dataflow id="247" from="lut_0_0_0_addr" to="act_0_0_0" fromId="9" toId="33">
</dataflow>
<dataflow id="248" from="lut_0_0_1_addr" to="act_0_0_1" fromId="11" toId="34">
</dataflow>
<dataflow id="249" from="lut_0_0_2_addr" to="act_0_0_2" fromId="13" toId="35">
</dataflow>
<dataflow id="250" from="lut_0_0_3_addr" to="act_0_0_3" fromId="15" toId="36">
</dataflow>
<dataflow id="251" from="act_0_0_3" to="sext_ln20" fromId="36" toId="37">
</dataflow>
<dataflow id="252" from="act_0_0_1" to="sext_ln22" fromId="34" toId="38">
</dataflow>
<dataflow id="253" from="sext_ln22" to="add_ln22" fromId="38" toId="39">
</dataflow>
<dataflow id="254" from="act_0_0_0" to="add_ln22" fromId="33" toId="39">
</dataflow>
<dataflow id="255" from="add_ln22" to="sext_ln22_1" fromId="39" toId="40">
</dataflow>
<dataflow id="256" from="act_0_0_2" to="sext_ln22_2" fromId="35" toId="41">
</dataflow>
<dataflow id="257" from="sext_ln22_1" to="add_ln22_1" fromId="40" toId="42">
</dataflow>
<dataflow id="258" from="sext_ln22_2" to="add_ln22_1" fromId="41" toId="42">
</dataflow>
<dataflow id="259" from="add_ln22_1" to="add_ln22_2" fromId="42" toId="43">
</dataflow>
<dataflow id="260" from="sext_ln20" to="add_ln22_2" fromId="37" toId="43">
</dataflow>
<dataflow id="261" from="add_ln22_2" to="sext_ln22_3" fromId="43" toId="44">
</dataflow>
<dataflow id="263" from="_ssdm_op_Write.ap_none.i8P0A" to="write_ln22" fromId="262" toId="45">
</dataflow>
<dataflow id="264" from="output_r" to="write_ln22" fromId="54" toId="45">
</dataflow>
<dataflow id="265" from="sext_ln22_3" to="write_ln22" fromId="44" toId="45">
</dataflow>
</dataflows>


</stg>
