// Seed: 3742708583
module module_0 (
    input logic id_0,
    input id_1,
    output wire id_2,
    input logic id_3,
    input id_4,
    input logic id_5,
    input logic id_6
);
  reg id_7;
  always @(posedge 1'b0) id_7 <= 1;
  logic id_8;
  assign id_2[1] = id_4 | id_7;
endmodule
