

================================================================
== Vivado HLS Report for 'conv2d'
================================================================
* Date:           Wed Dec  4 21:22:01 2024

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        conv2d
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.70|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  322|  322|  322|  322|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row             |  321|  321|       107|          -|          -|     3|    no    |
        | + Col            |  105|  105|        35|          -|          -|     3|    no    |
        |  ++ Product      |   33|   33|        11|          -|          -|     3|    no    |
        |   +++ Product.1  |    9|    9|         3|          -|          -|     3|    no    |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    186|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    107|
|Register         |        -|      -|      63|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|      63|    293|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |conv2d_mac_muladdbkb_U1  |conv2d_mac_muladdbkb  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_133_p2        |     +    |      0|  0|  10|           2|           1|
    |j_1_fu_171_p2        |     +    |      0|  0|  10|           2|           1|
    |ki_1_fu_201_p2       |     +    |      0|  0|  10|           2|           1|
    |kj_1_fu_266_p2       |     +    |      0|  0|  10|           2|           1|
    |tmp_13_fu_228_p2     |     +    |      0|  0|  15|           6|           6|
    |tmp_16_fu_281_p2     |     +    |      0|  0|  15|           6|           6|
    |tmp_17_fu_295_p2     |     +    |      0|  0|  15|           5|           5|
    |tmp_4_fu_207_p2      |     +    |      0|  0|  12|           3|           3|
    |tmp_8_fu_272_p2      |     +    |      0|  0|  12|           3|           3|
    |tmp_9_fu_181_p2      |     +    |      0|  0|  15|           5|           5|
    |tmp_15_fu_250_p2     |     -    |      0|  0|  15|           5|           5|
    |tmp_5_fu_155_p2      |     -    |      0|  0|  15|           5|           5|
    |exitcond1_fu_195_p2  |   icmp   |      0|  0|   8|           2|           2|
    |exitcond2_fu_165_p2  |   icmp   |      0|  0|   8|           2|           2|
    |exitcond3_fu_127_p2  |   icmp   |      0|  0|   8|           2|           2|
    |exitcond_fu_260_p2   |   icmp   |      0|  0|   8|           2|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 186|          54|          50|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  41|          8|    1|          8|
    |i_reg_79      |   9|          2|    2|          4|
    |j_reg_90      |   9|          2|    2|          4|
    |ki_reg_101    |   9|          2|    2|          4|
    |kj_reg_112    |   9|          2|    2|          4|
    |res_address0  |  15|          3|    4|         12|
    |res_d0        |  15|          3|   16|         48|
    +--------------+----+-----------+-----+-----------+
    |Total         | 107|         22|   29|         84|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+---+----+-----+-----------+
    |       Name       | FF| LUT| Bits| Const Bits|
    +------------------+---+----+-----+-----------+
    |a_load_reg_392    |  8|   0|    8|          0|
    |ap_CS_fsm         |  7|   0|    7|          0|
    |b_load_reg_397    |  8|   0|    8|          0|
    |i_1_reg_328       |  2|   0|    2|          0|
    |i_cast_reg_320    |  2|   0|    3|          1|
    |i_reg_79          |  2|   0|    2|          0|
    |j_1_reg_346       |  2|   0|    2|          0|
    |j_cast_reg_338    |  2|   0|    3|          1|
    |j_reg_90          |  2|   0|    2|          0|
    |ki_1_reg_359      |  2|   0|    2|          0|
    |ki_reg_101        |  2|   0|    2|          0|
    |kj_1_reg_377      |  2|   0|    2|          0|
    |kj_reg_112        |  2|   0|    2|          0|
    |res_addr_reg_351  |  4|   0|    4|          0|
    |tmp_13_reg_364    |  6|   0|    6|          0|
    |tmp_15_reg_369    |  5|   0|    5|          0|
    |tmp_5_reg_333     |  5|   0|    5|          0|
    +------------------+---+----+-----+-----------+
    |Total             | 63|   0|   65|          2|
    +------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_start      |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_done       | out |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_idle       | out |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_ready      | out |    1| ap_ctrl_hs |    conv2d    | return value |
|a_address0    | out |    5|  ap_memory |       a      |     array    |
|a_ce0         | out |    1|  ap_memory |       a      |     array    |
|a_q0          |  in |    8|  ap_memory |       a      |     array    |
|b_address0    | out |    4|  ap_memory |       b      |     array    |
|b_ce0         | out |    1|  ap_memory |       b      |     array    |
|b_q0          |  in |    8|  ap_memory |       b      |     array    |
|res_address0  | out |    4|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   16|  ap_memory |      res     |     array    |
|res_q0        |  in |   16|  ap_memory |      res     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

