

================================================================
== Vitis HLS Report for 'aes_encrypt_block_Pipeline_loop_aes_encrypt_block'
================================================================
* Date:           Sat Dec 10 13:08:39 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt-vitis-hls
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.944 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       92|       92|  0.920 us|  0.920 us|   92|   92|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_aes_encrypt_block  |       90|       90|        10|         10|          1|     9|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 10, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%state_promoted_i = alloca i32 1"   --->   Operation 13 'alloca' 'state_promoted_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%xor_ln859_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %xor_ln859"   --->   Operation 15 'read' 'xor_ln859_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 1, i4 %i"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i128 %xor_ln859_read, i128 %state_promoted_i"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.94>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_5 = load i4 %i" [hw-impl/src/pynqrypt.cpp:47]   --->   Operation 19 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.30ns)   --->   "%icmp_ln47 = icmp_eq  i4 %i_5, i4 10" [hw-impl/src/pynqrypt.cpp:47]   --->   Operation 21 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %for.inc.split, void %for.inc.i13.preheader.exitStub" [hw-impl/src/pynqrypt.cpp:47]   --->   Operation 23 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%state_promoted_i_load = load i128 %state_promoted_i"   --->   Operation 24 'load' 'state_promoted_i_load' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i_cast = zext i4 %i_5" [hw-impl/src/pynqrypt.cpp:47]   --->   Operation 25 'zext' 'i_cast' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i128 %state_promoted_i_load"   --->   Operation 26 'trunc' 'trunc_ln186' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln186_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln186, i3 0"   --->   Operation 27 'bitconcatenate' 'shl_ln186_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i11 %shl_ln186_1"   --->   Operation 28 'zext' 'zext_ln186' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (5.94ns)   --->   "%lshr_ln186 = lshr i2048 2869618975290639062594974519597816386035077209210385677284518162336985023502962151465775969507961862820568736543004676439868535775640188584098917533413284844376797297285941524888791401501466624530423689326528054213168201056672989590893583853414110162539122864583953358348775951166211353578440977400428507475679327181038682772945817200201960445064847785221508011893952350688324234443749897213621340677040612747745615276448919507935121141307752692835344166708617454322778699219895865633266409040561742768581056182730443599545881830075941537620590442514083341749674612746994879540562701631131184186066652929592955206755, i2048 %zext_ln186"   --->   Operation 29 'lshr' 'lshr_ln186' <Predicate = (!icmp_ln47)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln186_1 = trunc i2048 %lshr_ln186"   --->   Operation 30 'trunc' 'trunc_ln186_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %state_promoted_i_load, i32 8, i32 15"   --->   Operation 31 'partselect' 'tmp_s' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln186_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_s, i3 0"   --->   Operation 32 'bitconcatenate' 'shl_ln186_2' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln186_4 = zext i11 %shl_ln186_2"   --->   Operation 33 'zext' 'zext_ln186_4' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (5.94ns)   --->   "%lshr_ln186_1 = lshr i2048 2869618975290639062594974519597816386035077209210385677284518162336985023502962151465775969507961862820568736543004676439868535775640188584098917533413284844376797297285941524888791401501466624530423689326528054213168201056672989590893583853414110162539122864583953358348775951166211353578440977400428507475679327181038682772945817200201960445064847785221508011893952350688324234443749897213621340677040612747745615276448919507935121141307752692835344166708617454322778699219895865633266409040561742768581056182730443599545881830075941537620590442514083341749674612746994879540562701631131184186066652929592955206755, i2048 %zext_ln186_4"   --->   Operation 34 'lshr' 'lshr_ln186_1' <Predicate = (!icmp_ln47)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln186_2 = trunc i2048 %lshr_ln186_1"   --->   Operation 35 'trunc' 'trunc_ln186_2' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %state_promoted_i_load, i32 16, i32 23"   --->   Operation 36 'partselect' 'tmp_2' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %state_promoted_i_load, i32 24, i32 31"   --->   Operation 37 'partselect' 'tmp_3' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %state_promoted_i_load, i32 32, i32 39"   --->   Operation 38 'partselect' 'tmp_4' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %state_promoted_i_load, i32 40, i32 47"   --->   Operation 39 'partselect' 'tmp_5' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %state_promoted_i_load, i32 48, i32 55"   --->   Operation 40 'partselect' 'tmp_6' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %state_promoted_i_load, i32 56, i32 63"   --->   Operation 41 'partselect' 'tmp_7' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %state_promoted_i_load, i32 64, i32 71"   --->   Operation 42 'partselect' 'tmp_8' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %state_promoted_i_load, i32 72, i32 79"   --->   Operation 43 'partselect' 'tmp_9' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %state_promoted_i_load, i32 80, i32 87"   --->   Operation 44 'partselect' 'tmp_10' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %state_promoted_i_load, i32 88, i32 95"   --->   Operation 45 'partselect' 'tmp_11' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %state_promoted_i_load, i32 96, i32 103"   --->   Operation 46 'partselect' 'tmp_12' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %state_promoted_i_load, i32 104, i32 111"   --->   Operation 47 'partselect' 'tmp_13' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %state_promoted_i_load, i32 112, i32 119"   --->   Operation 48 'partselect' 'tmp_14' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %state_promoted_i_load, i32 120, i32 127"   --->   Operation 49 'partselect' 'tmp_15' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%this_round_keys_addr = getelementptr i128 %this_round_keys, i64 0, i64 %i_cast"   --->   Operation 50 'getelementptr' 'this_round_keys_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (3.25ns)   --->   "%this_round_keys_load = load i4 %this_round_keys_addr"   --->   Operation 51 'load' 'this_round_keys_load' <Predicate = (!icmp_ln47)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 11> <RAM>
ST_2 : Operation 52 [1/1] (1.73ns)   --->   "%add_ln47 = add i4 %i_5, i4 1" [hw-impl/src/pynqrypt.cpp:47]   --->   Operation 52 'add' 'add_ln47' <Predicate = (!icmp_ln47)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln47 = store i4 %add_ln47, i4 %i" [hw-impl/src/pynqrypt.cpp:47]   --->   Operation 53 'store' 'store_ln47' <Predicate = (!icmp_ln47)> <Delay = 1.58>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%state_promoted_i_load_1 = load i128 %state_promoted_i"   --->   Operation 276 'load' 'state_promoted_i_load_1' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %state_promoted_i_out, i128 %state_promoted_i_load_1"   --->   Operation 277 'write' 'write_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 278 'ret' 'ret_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.94>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln186_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_2, i3 0"   --->   Operation 54 'bitconcatenate' 'shl_ln186_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln186_5 = zext i11 %shl_ln186_3"   --->   Operation 55 'zext' 'zext_ln186_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (5.94ns)   --->   "%lshr_ln186_2 = lshr i2048 2869618975290639062594974519597816386035077209210385677284518162336985023502962151465775969507961862820568736543004676439868535775640188584098917533413284844376797297285941524888791401501466624530423689326528054213168201056672989590893583853414110162539122864583953358348775951166211353578440977400428507475679327181038682772945817200201960445064847785221508011893952350688324234443749897213621340677040612747745615276448919507935121141307752692835344166708617454322778699219895865633266409040561742768581056182730443599545881830075941537620590442514083341749674612746994879540562701631131184186066652929592955206755, i2048 %zext_ln186_5"   --->   Operation 56 'lshr' 'lshr_ln186_2' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln186_3 = trunc i2048 %lshr_ln186_2"   --->   Operation 57 'trunc' 'trunc_ln186_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%shl_ln186_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_3, i3 0"   --->   Operation 58 'bitconcatenate' 'shl_ln186_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln186_6 = zext i11 %shl_ln186_4"   --->   Operation 59 'zext' 'zext_ln186_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (5.94ns)   --->   "%lshr_ln186_3 = lshr i2048 2869618975290639062594974519597816386035077209210385677284518162336985023502962151465775969507961862820568736543004676439868535775640188584098917533413284844376797297285941524888791401501466624530423689326528054213168201056672989590893583853414110162539122864583953358348775951166211353578440977400428507475679327181038682772945817200201960445064847785221508011893952350688324234443749897213621340677040612747745615276448919507935121141307752692835344166708617454322778699219895865633266409040561742768581056182730443599545881830075941537620590442514083341749674612746994879540562701631131184186066652929592955206755, i2048 %zext_ln186_6"   --->   Operation 60 'lshr' 'lshr_ln186_3' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln186_4 = trunc i2048 %lshr_ln186_3"   --->   Operation 61 'trunc' 'trunc_ln186_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln668_10 = zext i8 %trunc_ln186_2"   --->   Operation 62 'zext' 'zext_ln668_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%crypto_aes_mul3_V_addr_9 = getelementptr i8 %crypto_aes_mul3_V, i64 0, i64 %zext_ln668_10" [hw-impl/src/pynqrypt.cpp:134]   --->   Operation 63 'getelementptr' 'crypto_aes_mul3_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (3.25ns)   --->   "%crypto_aes_mul3_V_load_9 = load i8 %crypto_aes_mul3_V_addr_9" [hw-impl/src/pynqrypt.cpp:134]   --->   Operation 64 'load' 'crypto_aes_mul3_V_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%crypto_aes_mul2_V_addr_10 = getelementptr i8 %crypto_aes_mul2_V, i64 0, i64 %zext_ln668_10" [hw-impl/src/pynqrypt.cpp:139]   --->   Operation 65 'getelementptr' 'crypto_aes_mul2_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (3.25ns)   --->   "%crypto_aes_mul2_V_load_10 = load i8 %crypto_aes_mul2_V_addr_10" [hw-impl/src/pynqrypt.cpp:139]   --->   Operation 66 'load' 'crypto_aes_mul2_V_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln668_15 = zext i8 %trunc_ln186_1"   --->   Operation 67 'zext' 'zext_ln668_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%crypto_aes_mul3_V_addr_14 = getelementptr i8 %crypto_aes_mul3_V, i64 0, i64 %zext_ln668_15" [hw-impl/src/pynqrypt.cpp:140]   --->   Operation 68 'getelementptr' 'crypto_aes_mul3_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [2/2] (3.25ns)   --->   "%crypto_aes_mul3_V_load_14 = load i8 %crypto_aes_mul3_V_addr_14" [hw-impl/src/pynqrypt.cpp:140]   --->   Operation 69 'load' 'crypto_aes_mul3_V_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%crypto_aes_mul2_V_addr_15 = getelementptr i8 %crypto_aes_mul2_V, i64 0, i64 %zext_ln668_15" [hw-impl/src/pynqrypt.cpp:146]   --->   Operation 70 'getelementptr' 'crypto_aes_mul2_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [2/2] (3.25ns)   --->   "%crypto_aes_mul2_V_load_15 = load i8 %crypto_aes_mul2_V_addr_15" [hw-impl/src/pynqrypt.cpp:146]   --->   Operation 71 'load' 'crypto_aes_mul2_V_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 72 [1/2] (3.25ns)   --->   "%this_round_keys_load = load i4 %this_round_keys_addr"   --->   Operation 72 'load' 'this_round_keys_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 11> <RAM>

State 4 <SV = 3> <Delay = 5.94>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln186_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_4, i3 0"   --->   Operation 73 'bitconcatenate' 'shl_ln186_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln186_7 = zext i11 %shl_ln186_5"   --->   Operation 74 'zext' 'zext_ln186_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (5.94ns)   --->   "%lshr_ln186_4 = lshr i2048 2869618975290639062594974519597816386035077209210385677284518162336985023502962151465775969507961862820568736543004676439868535775640188584098917533413284844376797297285941524888791401501466624530423689326528054213168201056672989590893583853414110162539122864583953358348775951166211353578440977400428507475679327181038682772945817200201960445064847785221508011893952350688324234443749897213621340677040612747745615276448919507935121141307752692835344166708617454322778699219895865633266409040561742768581056182730443599545881830075941537620590442514083341749674612746994879540562701631131184186066652929592955206755, i2048 %zext_ln186_7"   --->   Operation 75 'lshr' 'lshr_ln186_4' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln186_5 = trunc i2048 %lshr_ln186_4"   --->   Operation 76 'trunc' 'trunc_ln186_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln186_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_5, i3 0"   --->   Operation 77 'bitconcatenate' 'shl_ln186_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln186_8 = zext i11 %shl_ln186_6"   --->   Operation 78 'zext' 'zext_ln186_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (5.94ns)   --->   "%lshr_ln186_5 = lshr i2048 2869618975290639062594974519597816386035077209210385677284518162336985023502962151465775969507961862820568736543004676439868535775640188584098917533413284844376797297285941524888791401501466624530423689326528054213168201056672989590893583853414110162539122864583953358348775951166211353578440977400428507475679327181038682772945817200201960445064847785221508011893952350688324234443749897213621340677040612747745615276448919507935121141307752692835344166708617454322778699219895865633266409040561742768581056182730443599545881830075941537620590442514083341749674612746994879540562701631131184186066652929592955206755, i2048 %zext_ln186_8"   --->   Operation 79 'lshr' 'lshr_ln186_5' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln186_6 = trunc i2048 %lshr_ln186_5"   --->   Operation 80 'trunc' 'trunc_ln186_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln668 = zext i8 %trunc_ln186_4"   --->   Operation 81 'zext' 'zext_ln668' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%crypto_aes_mul2_V_addr = getelementptr i8 %crypto_aes_mul2_V, i64 0, i64 %zext_ln668" [hw-impl/src/pynqrypt.cpp:127]   --->   Operation 82 'getelementptr' 'crypto_aes_mul2_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [2/2] (3.25ns)   --->   "%crypto_aes_mul2_V_load = load i8 %crypto_aes_mul2_V_addr" [hw-impl/src/pynqrypt.cpp:127]   --->   Operation 83 'load' 'crypto_aes_mul2_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%crypto_aes_mul3_V_addr_3 = getelementptr i8 %crypto_aes_mul3_V, i64 0, i64 %zext_ln668" [hw-impl/src/pynqrypt.cpp:145]   --->   Operation 84 'getelementptr' 'crypto_aes_mul3_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [2/2] (3.25ns)   --->   "%crypto_aes_mul3_V_load_3 = load i8 %crypto_aes_mul3_V_addr_3" [hw-impl/src/pynqrypt.cpp:145]   --->   Operation 85 'load' 'crypto_aes_mul3_V_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln668_5 = zext i8 %trunc_ln186_3"   --->   Operation 86 'zext' 'zext_ln668_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%crypto_aes_mul3_V_addr_4 = getelementptr i8 %crypto_aes_mul3_V, i64 0, i64 %zext_ln668_5" [hw-impl/src/pynqrypt.cpp:128]   --->   Operation 87 'getelementptr' 'crypto_aes_mul3_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [2/2] (3.25ns)   --->   "%crypto_aes_mul3_V_load_4 = load i8 %crypto_aes_mul3_V_addr_4" [hw-impl/src/pynqrypt.cpp:128]   --->   Operation 88 'load' 'crypto_aes_mul3_V_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%crypto_aes_mul2_V_addr_5 = getelementptr i8 %crypto_aes_mul2_V, i64 0, i64 %zext_ln668_5" [hw-impl/src/pynqrypt.cpp:133]   --->   Operation 89 'getelementptr' 'crypto_aes_mul2_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [2/2] (3.25ns)   --->   "%crypto_aes_mul2_V_load_5 = load i8 %crypto_aes_mul2_V_addr_5" [hw-impl/src/pynqrypt.cpp:133]   --->   Operation 90 'load' 'crypto_aes_mul2_V_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 91 [1/2] (3.25ns)   --->   "%crypto_aes_mul3_V_load_9 = load i8 %crypto_aes_mul3_V_addr_9" [hw-impl/src/pynqrypt.cpp:134]   --->   Operation 91 'load' 'crypto_aes_mul3_V_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 92 [1/2] (3.25ns)   --->   "%crypto_aes_mul2_V_load_10 = load i8 %crypto_aes_mul2_V_addr_10" [hw-impl/src/pynqrypt.cpp:139]   --->   Operation 92 'load' 'crypto_aes_mul2_V_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 93 [1/2] (3.25ns)   --->   "%crypto_aes_mul3_V_load_14 = load i8 %crypto_aes_mul3_V_addr_14" [hw-impl/src/pynqrypt.cpp:140]   --->   Operation 93 'load' 'crypto_aes_mul3_V_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 94 [1/2] (3.25ns)   --->   "%crypto_aes_mul2_V_load_15 = load i8 %crypto_aes_mul2_V_addr_15" [hw-impl/src/pynqrypt.cpp:146]   --->   Operation 94 'load' 'crypto_aes_mul2_V_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 5 <SV = 4> <Delay = 5.94>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln186_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_6, i3 0"   --->   Operation 95 'bitconcatenate' 'shl_ln186_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln186_9 = zext i11 %shl_ln186_7"   --->   Operation 96 'zext' 'zext_ln186_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (5.94ns)   --->   "%lshr_ln186_6 = lshr i2048 2869618975290639062594974519597816386035077209210385677284518162336985023502962151465775969507961862820568736543004676439868535775640188584098917533413284844376797297285941524888791401501466624530423689326528054213168201056672989590893583853414110162539122864583953358348775951166211353578440977400428507475679327181038682772945817200201960445064847785221508011893952350688324234443749897213621340677040612747745615276448919507935121141307752692835344166708617454322778699219895865633266409040561742768581056182730443599545881830075941537620590442514083341749674612746994879540562701631131184186066652929592955206755, i2048 %zext_ln186_9"   --->   Operation 97 'lshr' 'lshr_ln186_6' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln186_7 = trunc i2048 %lshr_ln186_6"   --->   Operation 98 'trunc' 'trunc_ln186_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%shl_ln186_8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_7, i3 0"   --->   Operation 99 'bitconcatenate' 'shl_ln186_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln186_10 = zext i11 %shl_ln186_8"   --->   Operation 100 'zext' 'zext_ln186_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (5.94ns)   --->   "%lshr_ln186_7 = lshr i2048 2869618975290639062594974519597816386035077209210385677284518162336985023502962151465775969507961862820568736543004676439868535775640188584098917533413284844376797297285941524888791401501466624530423689326528054213168201056672989590893583853414110162539122864583953358348775951166211353578440977400428507475679327181038682772945817200201960445064847785221508011893952350688324234443749897213621340677040612747745615276448919507935121141307752692835344166708617454322778699219895865633266409040561742768581056182730443599545881830075941537620590442514083341749674612746994879540562701631131184186066652929592955206755, i2048 %zext_ln186_10"   --->   Operation 101 'lshr' 'lshr_ln186_7' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln186_8 = trunc i2048 %lshr_ln186_7"   --->   Operation 102 'trunc' 'trunc_ln186_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/2] (3.25ns)   --->   "%crypto_aes_mul2_V_load = load i8 %crypto_aes_mul2_V_addr" [hw-impl/src/pynqrypt.cpp:127]   --->   Operation 103 'load' 'crypto_aes_mul2_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln668_3 = zext i8 %trunc_ln186_5"   --->   Operation 104 'zext' 'zext_ln668_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%crypto_aes_mul3_V_addr_2 = getelementptr i8 %crypto_aes_mul3_V, i64 0, i64 %zext_ln668_3" [hw-impl/src/pynqrypt.cpp:140]   --->   Operation 105 'getelementptr' 'crypto_aes_mul3_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [2/2] (3.25ns)   --->   "%crypto_aes_mul3_V_load_2 = load i8 %crypto_aes_mul3_V_addr_2" [hw-impl/src/pynqrypt.cpp:140]   --->   Operation 106 'load' 'crypto_aes_mul3_V_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 107 [1/2] (3.25ns)   --->   "%crypto_aes_mul3_V_load_3 = load i8 %crypto_aes_mul3_V_addr_3" [hw-impl/src/pynqrypt.cpp:145]   --->   Operation 107 'load' 'crypto_aes_mul3_V_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%crypto_aes_mul2_V_addr_3 = getelementptr i8 %crypto_aes_mul2_V, i64 0, i64 %zext_ln668_3" [hw-impl/src/pynqrypt.cpp:146]   --->   Operation 108 'getelementptr' 'crypto_aes_mul2_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [2/2] (3.25ns)   --->   "%crypto_aes_mul2_V_load_3 = load i8 %crypto_aes_mul2_V_addr_3" [hw-impl/src/pynqrypt.cpp:146]   --->   Operation 109 'load' 'crypto_aes_mul2_V_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 110 [1/2] (3.25ns)   --->   "%crypto_aes_mul3_V_load_4 = load i8 %crypto_aes_mul3_V_addr_4" [hw-impl/src/pynqrypt.cpp:128]   --->   Operation 110 'load' 'crypto_aes_mul3_V_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 111 [1/2] (3.25ns)   --->   "%crypto_aes_mul2_V_load_5 = load i8 %crypto_aes_mul2_V_addr_5" [hw-impl/src/pynqrypt.cpp:133]   --->   Operation 111 'load' 'crypto_aes_mul2_V_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln668_14 = zext i8 %trunc_ln186_6"   --->   Operation 112 'zext' 'zext_ln668_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%crypto_aes_mul3_V_addr_13 = getelementptr i8 %crypto_aes_mul3_V, i64 0, i64 %zext_ln668_14" [hw-impl/src/pynqrypt.cpp:134]   --->   Operation 113 'getelementptr' 'crypto_aes_mul3_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [2/2] (3.25ns)   --->   "%crypto_aes_mul3_V_load_13 = load i8 %crypto_aes_mul3_V_addr_13" [hw-impl/src/pynqrypt.cpp:134]   --->   Operation 114 'load' 'crypto_aes_mul3_V_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%crypto_aes_mul2_V_addr_14 = getelementptr i8 %crypto_aes_mul2_V, i64 0, i64 %zext_ln668_14" [hw-impl/src/pynqrypt.cpp:139]   --->   Operation 115 'getelementptr' 'crypto_aes_mul2_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [2/2] (3.25ns)   --->   "%crypto_aes_mul2_V_load_14 = load i8 %crypto_aes_mul2_V_addr_14" [hw-impl/src/pynqrypt.cpp:139]   --->   Operation 116 'load' 'crypto_aes_mul2_V_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 6 <SV = 5> <Delay = 5.94>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%shl_ln186_9 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_8, i3 0"   --->   Operation 117 'bitconcatenate' 'shl_ln186_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln186_11 = zext i11 %shl_ln186_9"   --->   Operation 118 'zext' 'zext_ln186_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (5.94ns)   --->   "%lshr_ln186_8 = lshr i2048 2869618975290639062594974519597816386035077209210385677284518162336985023502962151465775969507961862820568736543004676439868535775640188584098917533413284844376797297285941524888791401501466624530423689326528054213168201056672989590893583853414110162539122864583953358348775951166211353578440977400428507475679327181038682772945817200201960445064847785221508011893952350688324234443749897213621340677040612747745615276448919507935121141307752692835344166708617454322778699219895865633266409040561742768581056182730443599545881830075941537620590442514083341749674612746994879540562701631131184186066652929592955206755, i2048 %zext_ln186_11"   --->   Operation 119 'lshr' 'lshr_ln186_8' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln186_9 = trunc i2048 %lshr_ln186_8"   --->   Operation 120 'trunc' 'trunc_ln186_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%shl_ln186_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_9, i3 0"   --->   Operation 121 'bitconcatenate' 'shl_ln186_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln186_12 = zext i11 %shl_ln186_s"   --->   Operation 122 'zext' 'zext_ln186_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (5.94ns)   --->   "%lshr_ln186_9 = lshr i2048 2869618975290639062594974519597816386035077209210385677284518162336985023502962151465775969507961862820568736543004676439868535775640188584098917533413284844376797297285941524888791401501466624530423689326528054213168201056672989590893583853414110162539122864583953358348775951166211353578440977400428507475679327181038682772945817200201960445064847785221508011893952350688324234443749897213621340677040612747745615276448919507935121141307752692835344166708617454322778699219895865633266409040561742768581056182730443599545881830075941537620590442514083341749674612746994879540562701631131184186066652929592955206755, i2048 %zext_ln186_12"   --->   Operation 123 'lshr' 'lshr_ln186_9' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln186_10 = trunc i2048 %lshr_ln186_9"   --->   Operation 124 'trunc' 'trunc_ln186_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/2] (3.25ns)   --->   "%crypto_aes_mul3_V_load_2 = load i8 %crypto_aes_mul3_V_addr_2" [hw-impl/src/pynqrypt.cpp:140]   --->   Operation 125 'load' 'crypto_aes_mul3_V_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 126 [1/2] (3.25ns)   --->   "%crypto_aes_mul2_V_load_3 = load i8 %crypto_aes_mul2_V_addr_3" [hw-impl/src/pynqrypt.cpp:146]   --->   Operation 126 'load' 'crypto_aes_mul2_V_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln668_4 = zext i8 %trunc_ln186_8"   --->   Operation 127 'zext' 'zext_ln668_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%crypto_aes_mul2_V_addr_4 = getelementptr i8 %crypto_aes_mul2_V, i64 0, i64 %zext_ln668_4" [hw-impl/src/pynqrypt.cpp:127]   --->   Operation 128 'getelementptr' 'crypto_aes_mul2_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [2/2] (3.25ns)   --->   "%crypto_aes_mul2_V_load_4 = load i8 %crypto_aes_mul2_V_addr_4" [hw-impl/src/pynqrypt.cpp:127]   --->   Operation 129 'load' 'crypto_aes_mul2_V_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%crypto_aes_mul3_V_addr_7 = getelementptr i8 %crypto_aes_mul3_V, i64 0, i64 %zext_ln668_4" [hw-impl/src/pynqrypt.cpp:145]   --->   Operation 130 'getelementptr' 'crypto_aes_mul3_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [2/2] (3.25ns)   --->   "%crypto_aes_mul3_V_load_7 = load i8 %crypto_aes_mul3_V_addr_7" [hw-impl/src/pynqrypt.cpp:145]   --->   Operation 131 'load' 'crypto_aes_mul3_V_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln668_9 = zext i8 %trunc_ln186_7"   --->   Operation 132 'zext' 'zext_ln668_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%crypto_aes_mul3_V_addr_8 = getelementptr i8 %crypto_aes_mul3_V, i64 0, i64 %zext_ln668_9" [hw-impl/src/pynqrypt.cpp:128]   --->   Operation 133 'getelementptr' 'crypto_aes_mul3_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [2/2] (3.25ns)   --->   "%crypto_aes_mul3_V_load_8 = load i8 %crypto_aes_mul3_V_addr_8" [hw-impl/src/pynqrypt.cpp:128]   --->   Operation 134 'load' 'crypto_aes_mul3_V_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%crypto_aes_mul2_V_addr_9 = getelementptr i8 %crypto_aes_mul2_V, i64 0, i64 %zext_ln668_9" [hw-impl/src/pynqrypt.cpp:133]   --->   Operation 135 'getelementptr' 'crypto_aes_mul2_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [2/2] (3.25ns)   --->   "%crypto_aes_mul2_V_load_9 = load i8 %crypto_aes_mul2_V_addr_9" [hw-impl/src/pynqrypt.cpp:133]   --->   Operation 136 'load' 'crypto_aes_mul2_V_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 137 [1/2] (3.25ns)   --->   "%crypto_aes_mul3_V_load_13 = load i8 %crypto_aes_mul3_V_addr_13" [hw-impl/src/pynqrypt.cpp:134]   --->   Operation 137 'load' 'crypto_aes_mul3_V_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 138 [1/2] (3.25ns)   --->   "%crypto_aes_mul2_V_load_14 = load i8 %crypto_aes_mul2_V_addr_14" [hw-impl/src/pynqrypt.cpp:139]   --->   Operation 138 'load' 'crypto_aes_mul2_V_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 7 <SV = 6> <Delay = 5.94>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%shl_ln186_10 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_10, i3 0"   --->   Operation 139 'bitconcatenate' 'shl_ln186_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln186_13 = zext i11 %shl_ln186_10"   --->   Operation 140 'zext' 'zext_ln186_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (5.94ns)   --->   "%lshr_ln186_10 = lshr i2048 2869618975290639062594974519597816386035077209210385677284518162336985023502962151465775969507961862820568736543004676439868535775640188584098917533413284844376797297285941524888791401501466624530423689326528054213168201056672989590893583853414110162539122864583953358348775951166211353578440977400428507475679327181038682772945817200201960445064847785221508011893952350688324234443749897213621340677040612747745615276448919507935121141307752692835344166708617454322778699219895865633266409040561742768581056182730443599545881830075941537620590442514083341749674612746994879540562701631131184186066652929592955206755, i2048 %zext_ln186_13"   --->   Operation 141 'lshr' 'lshr_ln186_10' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln186_11 = trunc i2048 %lshr_ln186_10"   --->   Operation 142 'trunc' 'trunc_ln186_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln186_11 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_11, i3 0"   --->   Operation 143 'bitconcatenate' 'shl_ln186_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln186_14 = zext i11 %shl_ln186_11"   --->   Operation 144 'zext' 'zext_ln186_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (5.94ns)   --->   "%lshr_ln186_11 = lshr i2048 2869618975290639062594974519597816386035077209210385677284518162336985023502962151465775969507961862820568736543004676439868535775640188584098917533413284844376797297285941524888791401501466624530423689326528054213168201056672989590893583853414110162539122864583953358348775951166211353578440977400428507475679327181038682772945817200201960445064847785221508011893952350688324234443749897213621340677040612747745615276448919507935121141307752692835344166708617454322778699219895865633266409040561742768581056182730443599545881830075941537620590442514083341749674612746994879540562701631131184186066652929592955206755, i2048 %zext_ln186_14"   --->   Operation 145 'lshr' 'lshr_ln186_11' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln186_12 = trunc i2048 %lshr_ln186_11"   --->   Operation 146 'trunc' 'trunc_ln186_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln668_2 = zext i8 %trunc_ln186_10"   --->   Operation 147 'zext' 'zext_ln668_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%crypto_aes_mul3_V_addr_1 = getelementptr i8 %crypto_aes_mul3_V, i64 0, i64 %zext_ln668_2" [hw-impl/src/pynqrypt.cpp:134]   --->   Operation 148 'getelementptr' 'crypto_aes_mul3_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [2/2] (3.25ns)   --->   "%crypto_aes_mul3_V_load_1 = load i8 %crypto_aes_mul3_V_addr_1" [hw-impl/src/pynqrypt.cpp:134]   --->   Operation 149 'load' 'crypto_aes_mul3_V_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%crypto_aes_mul2_V_addr_2 = getelementptr i8 %crypto_aes_mul2_V, i64 0, i64 %zext_ln668_2" [hw-impl/src/pynqrypt.cpp:139]   --->   Operation 150 'getelementptr' 'crypto_aes_mul2_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [2/2] (3.25ns)   --->   "%crypto_aes_mul2_V_load_2 = load i8 %crypto_aes_mul2_V_addr_2" [hw-impl/src/pynqrypt.cpp:139]   --->   Operation 151 'load' 'crypto_aes_mul2_V_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 152 [1/2] (3.25ns)   --->   "%crypto_aes_mul2_V_load_4 = load i8 %crypto_aes_mul2_V_addr_4" [hw-impl/src/pynqrypt.cpp:127]   --->   Operation 152 'load' 'crypto_aes_mul2_V_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln668_7 = zext i8 %trunc_ln186_9"   --->   Operation 153 'zext' 'zext_ln668_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%crypto_aes_mul3_V_addr_6 = getelementptr i8 %crypto_aes_mul3_V, i64 0, i64 %zext_ln668_7" [hw-impl/src/pynqrypt.cpp:140]   --->   Operation 154 'getelementptr' 'crypto_aes_mul3_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 155 [2/2] (3.25ns)   --->   "%crypto_aes_mul3_V_load_6 = load i8 %crypto_aes_mul3_V_addr_6" [hw-impl/src/pynqrypt.cpp:140]   --->   Operation 155 'load' 'crypto_aes_mul3_V_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 156 [1/2] (3.25ns)   --->   "%crypto_aes_mul3_V_load_7 = load i8 %crypto_aes_mul3_V_addr_7" [hw-impl/src/pynqrypt.cpp:145]   --->   Operation 156 'load' 'crypto_aes_mul3_V_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%crypto_aes_mul2_V_addr_7 = getelementptr i8 %crypto_aes_mul2_V, i64 0, i64 %zext_ln668_7" [hw-impl/src/pynqrypt.cpp:146]   --->   Operation 157 'getelementptr' 'crypto_aes_mul2_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 158 [2/2] (3.25ns)   --->   "%crypto_aes_mul2_V_load_7 = load i8 %crypto_aes_mul2_V_addr_7" [hw-impl/src/pynqrypt.cpp:146]   --->   Operation 158 'load' 'crypto_aes_mul2_V_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 159 [1/2] (3.25ns)   --->   "%crypto_aes_mul3_V_load_8 = load i8 %crypto_aes_mul3_V_addr_8" [hw-impl/src/pynqrypt.cpp:128]   --->   Operation 159 'load' 'crypto_aes_mul3_V_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 160 [1/2] (3.25ns)   --->   "%crypto_aes_mul2_V_load_9 = load i8 %crypto_aes_mul2_V_addr_9" [hw-impl/src/pynqrypt.cpp:133]   --->   Operation 160 'load' 'crypto_aes_mul2_V_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 8 <SV = 7> <Delay = 5.94>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%shl_ln186_12 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_12, i3 0"   --->   Operation 161 'bitconcatenate' 'shl_ln186_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln186_15 = zext i11 %shl_ln186_12"   --->   Operation 162 'zext' 'zext_ln186_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (5.94ns)   --->   "%lshr_ln186_12 = lshr i2048 2869618975290639062594974519597816386035077209210385677284518162336985023502962151465775969507961862820568736543004676439868535775640188584098917533413284844376797297285941524888791401501466624530423689326528054213168201056672989590893583853414110162539122864583953358348775951166211353578440977400428507475679327181038682772945817200201960445064847785221508011893952350688324234443749897213621340677040612747745615276448919507935121141307752692835344166708617454322778699219895865633266409040561742768581056182730443599545881830075941537620590442514083341749674612746994879540562701631131184186066652929592955206755, i2048 %zext_ln186_15"   --->   Operation 163 'lshr' 'lshr_ln186_12' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln186_13 = trunc i2048 %lshr_ln186_12"   --->   Operation 164 'trunc' 'trunc_ln186_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%shl_ln186_13 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_13, i3 0"   --->   Operation 165 'bitconcatenate' 'shl_ln186_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln186_16 = zext i11 %shl_ln186_13"   --->   Operation 166 'zext' 'zext_ln186_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (5.94ns)   --->   "%lshr_ln186_13 = lshr i2048 2869618975290639062594974519597816386035077209210385677284518162336985023502962151465775969507961862820568736543004676439868535775640188584098917533413284844376797297285941524888791401501466624530423689326528054213168201056672989590893583853414110162539122864583953358348775951166211353578440977400428507475679327181038682772945817200201960445064847785221508011893952350688324234443749897213621340677040612747745615276448919507935121141307752692835344166708617454322778699219895865633266409040561742768581056182730443599545881830075941537620590442514083341749674612746994879540562701631131184186066652929592955206755, i2048 %zext_ln186_16"   --->   Operation 167 'lshr' 'lshr_ln186_13' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln186_14 = trunc i2048 %lshr_ln186_13"   --->   Operation 168 'trunc' 'trunc_ln186_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 169 [1/2] (3.25ns)   --->   "%crypto_aes_mul3_V_load_1 = load i8 %crypto_aes_mul3_V_addr_1" [hw-impl/src/pynqrypt.cpp:134]   --->   Operation 169 'load' 'crypto_aes_mul3_V_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 170 [1/2] (3.25ns)   --->   "%crypto_aes_mul2_V_load_2 = load i8 %crypto_aes_mul2_V_addr_2" [hw-impl/src/pynqrypt.cpp:139]   --->   Operation 170 'load' 'crypto_aes_mul2_V_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 171 [1/2] (3.25ns)   --->   "%crypto_aes_mul3_V_load_6 = load i8 %crypto_aes_mul3_V_addr_6" [hw-impl/src/pynqrypt.cpp:140]   --->   Operation 171 'load' 'crypto_aes_mul3_V_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 172 [1/2] (3.25ns)   --->   "%crypto_aes_mul2_V_load_7 = load i8 %crypto_aes_mul2_V_addr_7" [hw-impl/src/pynqrypt.cpp:146]   --->   Operation 172 'load' 'crypto_aes_mul2_V_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln668_8 = zext i8 %trunc_ln186_12"   --->   Operation 173 'zext' 'zext_ln668_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%crypto_aes_mul2_V_addr_8 = getelementptr i8 %crypto_aes_mul2_V, i64 0, i64 %zext_ln668_8" [hw-impl/src/pynqrypt.cpp:127]   --->   Operation 174 'getelementptr' 'crypto_aes_mul2_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 175 [2/2] (3.25ns)   --->   "%crypto_aes_mul2_V_load_8 = load i8 %crypto_aes_mul2_V_addr_8" [hw-impl/src/pynqrypt.cpp:127]   --->   Operation 175 'load' 'crypto_aes_mul2_V_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%crypto_aes_mul3_V_addr_11 = getelementptr i8 %crypto_aes_mul3_V, i64 0, i64 %zext_ln668_8" [hw-impl/src/pynqrypt.cpp:145]   --->   Operation 176 'getelementptr' 'crypto_aes_mul3_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 177 [2/2] (3.25ns)   --->   "%crypto_aes_mul3_V_load_11 = load i8 %crypto_aes_mul3_V_addr_11" [hw-impl/src/pynqrypt.cpp:145]   --->   Operation 177 'load' 'crypto_aes_mul3_V_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln668_13 = zext i8 %trunc_ln186_11"   --->   Operation 178 'zext' 'zext_ln668_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%crypto_aes_mul3_V_addr_12 = getelementptr i8 %crypto_aes_mul3_V, i64 0, i64 %zext_ln668_13" [hw-impl/src/pynqrypt.cpp:128]   --->   Operation 179 'getelementptr' 'crypto_aes_mul3_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 180 [2/2] (3.25ns)   --->   "%crypto_aes_mul3_V_load_12 = load i8 %crypto_aes_mul3_V_addr_12" [hw-impl/src/pynqrypt.cpp:128]   --->   Operation 180 'load' 'crypto_aes_mul3_V_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%crypto_aes_mul2_V_addr_13 = getelementptr i8 %crypto_aes_mul2_V, i64 0, i64 %zext_ln668_13" [hw-impl/src/pynqrypt.cpp:133]   --->   Operation 181 'getelementptr' 'crypto_aes_mul2_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 182 [2/2] (3.25ns)   --->   "%crypto_aes_mul2_V_load_13 = load i8 %crypto_aes_mul2_V_addr_13" [hw-impl/src/pynqrypt.cpp:133]   --->   Operation 182 'load' 'crypto_aes_mul2_V_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 9 <SV = 8> <Delay = 5.94>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%shl_ln186_14 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_14, i3 0"   --->   Operation 183 'bitconcatenate' 'shl_ln186_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln186_17 = zext i11 %shl_ln186_14"   --->   Operation 184 'zext' 'zext_ln186_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (5.94ns)   --->   "%lshr_ln186_14 = lshr i2048 2869618975290639062594974519597816386035077209210385677284518162336985023502962151465775969507961862820568736543004676439868535775640188584098917533413284844376797297285941524888791401501466624530423689326528054213168201056672989590893583853414110162539122864583953358348775951166211353578440977400428507475679327181038682772945817200201960445064847785221508011893952350688324234443749897213621340677040612747745615276448919507935121141307752692835344166708617454322778699219895865633266409040561742768581056182730443599545881830075941537620590442514083341749674612746994879540562701631131184186066652929592955206755, i2048 %zext_ln186_17"   --->   Operation 185 'lshr' 'lshr_ln186_14' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln186_15 = trunc i2048 %lshr_ln186_14"   --->   Operation 186 'trunc' 'trunc_ln186_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%shl_ln186_15 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_15, i3 0"   --->   Operation 187 'bitconcatenate' 'shl_ln186_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln186_18 = zext i11 %shl_ln186_15"   --->   Operation 188 'zext' 'zext_ln186_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (5.94ns)   --->   "%lshr_ln186_15 = lshr i2048 2869618975290639062594974519597816386035077209210385677284518162336985023502962151465775969507961862820568736543004676439868535775640188584098917533413284844376797297285941524888791401501466624530423689326528054213168201056672989590893583853414110162539122864583953358348775951166211353578440977400428507475679327181038682772945817200201960445064847785221508011893952350688324234443749897213621340677040612747745615276448919507935121141307752692835344166708617454322778699219895865633266409040561742768581056182730443599545881830075941537620590442514083341749674612746994879540562701631131184186066652929592955206755, i2048 %zext_ln186_18"   --->   Operation 189 'lshr' 'lshr_ln186_15' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln186_16 = trunc i2048 %lshr_ln186_15"   --->   Operation 190 'trunc' 'trunc_ln186_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln668_6 = zext i8 %trunc_ln186_14"   --->   Operation 191 'zext' 'zext_ln668_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%crypto_aes_mul3_V_addr_5 = getelementptr i8 %crypto_aes_mul3_V, i64 0, i64 %zext_ln668_6" [hw-impl/src/pynqrypt.cpp:134]   --->   Operation 192 'getelementptr' 'crypto_aes_mul3_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 193 [2/2] (3.25ns)   --->   "%crypto_aes_mul3_V_load_5 = load i8 %crypto_aes_mul3_V_addr_5" [hw-impl/src/pynqrypt.cpp:134]   --->   Operation 193 'load' 'crypto_aes_mul3_V_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%crypto_aes_mul2_V_addr_6 = getelementptr i8 %crypto_aes_mul2_V, i64 0, i64 %zext_ln668_6" [hw-impl/src/pynqrypt.cpp:139]   --->   Operation 194 'getelementptr' 'crypto_aes_mul2_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 195 [2/2] (3.25ns)   --->   "%crypto_aes_mul2_V_load_6 = load i8 %crypto_aes_mul2_V_addr_6" [hw-impl/src/pynqrypt.cpp:139]   --->   Operation 195 'load' 'crypto_aes_mul2_V_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 196 [1/2] (3.25ns)   --->   "%crypto_aes_mul2_V_load_8 = load i8 %crypto_aes_mul2_V_addr_8" [hw-impl/src/pynqrypt.cpp:127]   --->   Operation 196 'load' 'crypto_aes_mul2_V_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln668_11 = zext i8 %trunc_ln186_13"   --->   Operation 197 'zext' 'zext_ln668_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "%crypto_aes_mul3_V_addr_10 = getelementptr i8 %crypto_aes_mul3_V, i64 0, i64 %zext_ln668_11" [hw-impl/src/pynqrypt.cpp:140]   --->   Operation 198 'getelementptr' 'crypto_aes_mul3_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 199 [2/2] (3.25ns)   --->   "%crypto_aes_mul3_V_load_10 = load i8 %crypto_aes_mul3_V_addr_10" [hw-impl/src/pynqrypt.cpp:140]   --->   Operation 199 'load' 'crypto_aes_mul3_V_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 200 [1/2] (3.25ns)   --->   "%crypto_aes_mul3_V_load_11 = load i8 %crypto_aes_mul3_V_addr_11" [hw-impl/src/pynqrypt.cpp:145]   --->   Operation 200 'load' 'crypto_aes_mul3_V_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 201 [1/1] (0.00ns)   --->   "%crypto_aes_mul2_V_addr_11 = getelementptr i8 %crypto_aes_mul2_V, i64 0, i64 %zext_ln668_11" [hw-impl/src/pynqrypt.cpp:146]   --->   Operation 201 'getelementptr' 'crypto_aes_mul2_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 202 [2/2] (3.25ns)   --->   "%crypto_aes_mul2_V_load_11 = load i8 %crypto_aes_mul2_V_addr_11" [hw-impl/src/pynqrypt.cpp:146]   --->   Operation 202 'load' 'crypto_aes_mul2_V_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 203 [1/2] (3.25ns)   --->   "%crypto_aes_mul3_V_load_12 = load i8 %crypto_aes_mul3_V_addr_12" [hw-impl/src/pynqrypt.cpp:128]   --->   Operation 203 'load' 'crypto_aes_mul3_V_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 204 [1/2] (3.25ns)   --->   "%crypto_aes_mul2_V_load_13 = load i8 %crypto_aes_mul2_V_addr_13" [hw-impl/src/pynqrypt.cpp:133]   --->   Operation 204 'load' 'crypto_aes_mul2_V_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln668_1 = zext i8 %trunc_ln186_15"   --->   Operation 205 'zext' 'zext_ln668_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%crypto_aes_mul3_V_addr = getelementptr i8 %crypto_aes_mul3_V, i64 0, i64 %zext_ln668_1" [hw-impl/src/pynqrypt.cpp:128]   --->   Operation 206 'getelementptr' 'crypto_aes_mul3_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 207 [2/2] (3.25ns)   --->   "%crypto_aes_mul3_V_load = load i8 %crypto_aes_mul3_V_addr" [hw-impl/src/pynqrypt.cpp:128]   --->   Operation 207 'load' 'crypto_aes_mul3_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%crypto_aes_mul2_V_addr_1 = getelementptr i8 %crypto_aes_mul2_V, i64 0, i64 %zext_ln668_1" [hw-impl/src/pynqrypt.cpp:133]   --->   Operation 208 'getelementptr' 'crypto_aes_mul2_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 209 [2/2] (3.25ns)   --->   "%crypto_aes_mul2_V_load_1 = load i8 %crypto_aes_mul2_V_addr_1" [hw-impl/src/pynqrypt.cpp:133]   --->   Operation 209 'load' 'crypto_aes_mul2_V_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 210 [1/2] (3.25ns)   --->   "%crypto_aes_mul3_V_load_5 = load i8 %crypto_aes_mul3_V_addr_5" [hw-impl/src/pynqrypt.cpp:134]   --->   Operation 210 'load' 'crypto_aes_mul3_V_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 211 [1/2] (3.25ns)   --->   "%crypto_aes_mul2_V_load_6 = load i8 %crypto_aes_mul2_V_addr_6" [hw-impl/src/pynqrypt.cpp:139]   --->   Operation 211 'load' 'crypto_aes_mul2_V_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 212 [1/2] (3.25ns)   --->   "%crypto_aes_mul3_V_load_10 = load i8 %crypto_aes_mul3_V_addr_10" [hw-impl/src/pynqrypt.cpp:140]   --->   Operation 212 'load' 'crypto_aes_mul3_V_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 213 [1/2] (3.25ns)   --->   "%crypto_aes_mul2_V_load_11 = load i8 %crypto_aes_mul2_V_addr_11" [hw-impl/src/pynqrypt.cpp:146]   --->   Operation 213 'load' 'crypto_aes_mul2_V_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln668_12 = zext i8 %trunc_ln186_16"   --->   Operation 214 'zext' 'zext_ln668_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%crypto_aes_mul2_V_addr_12 = getelementptr i8 %crypto_aes_mul2_V, i64 0, i64 %zext_ln668_12" [hw-impl/src/pynqrypt.cpp:127]   --->   Operation 215 'getelementptr' 'crypto_aes_mul2_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 216 [2/2] (3.25ns)   --->   "%crypto_aes_mul2_V_load_12 = load i8 %crypto_aes_mul2_V_addr_12" [hw-impl/src/pynqrypt.cpp:127]   --->   Operation 216 'load' 'crypto_aes_mul2_V_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 217 [1/1] (0.00ns)   --->   "%crypto_aes_mul3_V_addr_15 = getelementptr i8 %crypto_aes_mul3_V, i64 0, i64 %zext_ln668_12" [hw-impl/src/pynqrypt.cpp:145]   --->   Operation 217 'getelementptr' 'crypto_aes_mul3_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 218 [2/2] (3.25ns)   --->   "%crypto_aes_mul3_V_load_15 = load i8 %crypto_aes_mul3_V_addr_15" [hw-impl/src/pynqrypt.cpp:145]   --->   Operation 218 'load' 'crypto_aes_mul3_V_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 11 <SV = 10> <Delay = 5.87>
ST_11 : Operation 219 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [hw-impl/src/pynqrypt.cpp:47]   --->   Operation 219 'specloopname' 'specloopname_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 220 [1/2] (3.25ns)   --->   "%crypto_aes_mul3_V_load = load i8 %crypto_aes_mul3_V_addr" [hw-impl/src/pynqrypt.cpp:128]   --->   Operation 220 'load' 'crypto_aes_mul3_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499 = xor i8 %crypto_aes_mul3_V_load, i8 %crypto_aes_mul2_V_load"   --->   Operation 221 'xor' 'xor_ln1499' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_5 = xor i8 %trunc_ln186_10, i8 %trunc_ln186_5"   --->   Operation 222 'xor' 'xor_ln1499_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_6 = xor i8 %xor_ln1499_5, i8 %xor_ln1499"   --->   Operation 223 'xor' 'xor_ln1499_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 224 [1/2] (3.25ns)   --->   "%crypto_aes_mul2_V_load_1 = load i8 %crypto_aes_mul2_V_addr_1" [hw-impl/src/pynqrypt.cpp:133]   --->   Operation 224 'load' 'crypto_aes_mul2_V_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_7 = xor i8 %crypto_aes_mul2_V_load_1, i8 %crypto_aes_mul3_V_load_1"   --->   Operation 225 'xor' 'xor_ln1499_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_8 = xor i8 %trunc_ln186_5, i8 %trunc_ln186_4"   --->   Operation 226 'xor' 'xor_ln1499_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_9 = xor i8 %xor_ln1499_8, i8 %xor_ln1499_7"   --->   Operation 227 'xor' 'xor_ln1499_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_10 = xor i8 %crypto_aes_mul2_V_load_2, i8 %crypto_aes_mul3_V_load_2"   --->   Operation 228 'xor' 'xor_ln1499_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_11 = xor i8 %trunc_ln186_15, i8 %trunc_ln186_4"   --->   Operation 229 'xor' 'xor_ln1499_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_12 = xor i8 %xor_ln1499_11, i8 %xor_ln1499_10"   --->   Operation 230 'xor' 'xor_ln1499_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_13 = xor i8 %crypto_aes_mul3_V_load_3, i8 %crypto_aes_mul2_V_load_3"   --->   Operation 231 'xor' 'xor_ln1499_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_14 = xor i8 %trunc_ln186_10, i8 %trunc_ln186_15"   --->   Operation 232 'xor' 'xor_ln1499_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_15 = xor i8 %xor_ln1499_14, i8 %xor_ln1499_13"   --->   Operation 233 'xor' 'xor_ln1499_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_16 = xor i8 %crypto_aes_mul3_V_load_4, i8 %crypto_aes_mul2_V_load_4"   --->   Operation 234 'xor' 'xor_ln1499_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_17 = xor i8 %trunc_ln186_14, i8 %trunc_ln186_9"   --->   Operation 235 'xor' 'xor_ln1499_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_18 = xor i8 %xor_ln1499_17, i8 %xor_ln1499_16"   --->   Operation 236 'xor' 'xor_ln1499_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_19 = xor i8 %crypto_aes_mul2_V_load_5, i8 %crypto_aes_mul3_V_load_5"   --->   Operation 237 'xor' 'xor_ln1499_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_20 = xor i8 %trunc_ln186_9, i8 %trunc_ln186_8"   --->   Operation 238 'xor' 'xor_ln1499_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_21 = xor i8 %xor_ln1499_20, i8 %xor_ln1499_19"   --->   Operation 239 'xor' 'xor_ln1499_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_22 = xor i8 %crypto_aes_mul2_V_load_6, i8 %crypto_aes_mul3_V_load_6"   --->   Operation 240 'xor' 'xor_ln1499_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_23 = xor i8 %trunc_ln186_3, i8 %trunc_ln186_8"   --->   Operation 241 'xor' 'xor_ln1499_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_24 = xor i8 %xor_ln1499_23, i8 %xor_ln1499_22"   --->   Operation 242 'xor' 'xor_ln1499_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_25 = xor i8 %crypto_aes_mul3_V_load_7, i8 %crypto_aes_mul2_V_load_7"   --->   Operation 243 'xor' 'xor_ln1499_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_26 = xor i8 %trunc_ln186_14, i8 %trunc_ln186_3"   --->   Operation 244 'xor' 'xor_ln1499_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_27 = xor i8 %xor_ln1499_26, i8 %xor_ln1499_25"   --->   Operation 245 'xor' 'xor_ln1499_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_28 = xor i8 %crypto_aes_mul3_V_load_8, i8 %crypto_aes_mul2_V_load_8"   --->   Operation 246 'xor' 'xor_ln1499_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_29 = xor i8 %trunc_ln186_2, i8 %trunc_ln186_13"   --->   Operation 247 'xor' 'xor_ln1499_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_30 = xor i8 %xor_ln1499_29, i8 %xor_ln1499_28"   --->   Operation 248 'xor' 'xor_ln1499_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_31 = xor i8 %crypto_aes_mul2_V_load_9, i8 %crypto_aes_mul3_V_load_9"   --->   Operation 249 'xor' 'xor_ln1499_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_32 = xor i8 %trunc_ln186_13, i8 %trunc_ln186_12"   --->   Operation 250 'xor' 'xor_ln1499_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_33 = xor i8 %xor_ln1499_32, i8 %xor_ln1499_31"   --->   Operation 251 'xor' 'xor_ln1499_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_34 = xor i8 %crypto_aes_mul2_V_load_10, i8 %crypto_aes_mul3_V_load_10"   --->   Operation 252 'xor' 'xor_ln1499_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_35 = xor i8 %trunc_ln186_7, i8 %trunc_ln186_12"   --->   Operation 253 'xor' 'xor_ln1499_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_36 = xor i8 %xor_ln1499_35, i8 %xor_ln1499_34"   --->   Operation 254 'xor' 'xor_ln1499_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_37 = xor i8 %crypto_aes_mul3_V_load_11, i8 %crypto_aes_mul2_V_load_11"   --->   Operation 255 'xor' 'xor_ln1499_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_38 = xor i8 %trunc_ln186_2, i8 %trunc_ln186_7"   --->   Operation 256 'xor' 'xor_ln1499_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_39 = xor i8 %xor_ln1499_38, i8 %xor_ln1499_37"   --->   Operation 257 'xor' 'xor_ln1499_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 258 [1/2] (3.25ns)   --->   "%crypto_aes_mul2_V_load_12 = load i8 %crypto_aes_mul2_V_addr_12" [hw-impl/src/pynqrypt.cpp:127]   --->   Operation 258 'load' 'crypto_aes_mul2_V_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_40 = xor i8 %crypto_aes_mul3_V_load_12, i8 %crypto_aes_mul2_V_load_12"   --->   Operation 259 'xor' 'xor_ln1499_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_41 = xor i8 %trunc_ln186_6, i8 %trunc_ln186_1"   --->   Operation 260 'xor' 'xor_ln1499_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_42 = xor i8 %xor_ln1499_41, i8 %xor_ln1499_40"   --->   Operation 261 'xor' 'xor_ln1499_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_43 = xor i8 %crypto_aes_mul2_V_load_13, i8 %crypto_aes_mul3_V_load_13"   --->   Operation 262 'xor' 'xor_ln1499_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_44 = xor i8 %trunc_ln186_1, i8 %trunc_ln186_16"   --->   Operation 263 'xor' 'xor_ln1499_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_45 = xor i8 %xor_ln1499_44, i8 %xor_ln1499_43"   --->   Operation 264 'xor' 'xor_ln1499_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_47 = xor i8 %trunc_ln186_11, i8 %trunc_ln186_16"   --->   Operation 265 'xor' 'xor_ln1499_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_46 = xor i8 %xor_ln1499_47, i8 %crypto_aes_mul2_V_load_14"   --->   Operation 266 'xor' 'xor_ln1499_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_48 = xor i8 %xor_ln1499_46, i8 %crypto_aes_mul3_V_load_14"   --->   Operation 267 'xor' 'xor_ln1499_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 268 [1/2] (3.25ns)   --->   "%crypto_aes_mul3_V_load_15 = load i8 %crypto_aes_mul3_V_addr_15" [hw-impl/src/pynqrypt.cpp:145]   --->   Operation 268 'load' 'crypto_aes_mul3_V_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_50 = xor i8 %trunc_ln186_6, i8 %trunc_ln186_11"   --->   Operation 269 'xor' 'xor_ln1499_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_49 = xor i8 %xor_ln1499_50, i8 %crypto_aes_mul3_V_load_15"   --->   Operation 270 'xor' 'xor_ln1499_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%xor_ln1499_51 = xor i8 %xor_ln1499_49, i8 %crypto_aes_mul2_V_load_15"   --->   Operation 271 'xor' 'xor_ln1499_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node xor_ln859_1)   --->   "%p_Result_16_3 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %xor_ln1499_42, i8 %xor_ln1499_45, i8 %xor_ln1499_48, i8 %xor_ln1499_51, i8 %xor_ln1499_30, i8 %xor_ln1499_33, i8 %xor_ln1499_36, i8 %xor_ln1499_39, i8 %xor_ln1499_18, i8 %xor_ln1499_21, i8 %xor_ln1499_24, i8 %xor_ln1499_27, i8 %xor_ln1499_6, i8 %xor_ln1499_9, i8 %xor_ln1499_12, i8 %xor_ln1499_15"   --->   Operation 272 'bitconcatenate' 'p_Result_16_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 273 [1/1] (1.03ns) (out node of the LUT)   --->   "%xor_ln859_1 = xor i128 %this_round_keys_load, i128 %p_Result_16_3"   --->   Operation 273 'xor' 'xor_ln859_1' <Predicate = true> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 274 [1/1] (1.58ns)   --->   "%store_ln47 = store i128 %xor_ln859_1, i128 %state_promoted_i" [hw-impl/src/pynqrypt.cpp:47]   --->   Operation 274 'store' 'store_ln47' <Predicate = true> <Delay = 1.58>
ST_11 : Operation 275 [1/1] (0.00ns)   --->   "%br_ln47 = br void %for.inc" [hw-impl/src/pynqrypt.cpp:47]   --->   Operation 275 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('i') [7]  (0 ns)
	'store' operation ('store_ln0') of constant 1 on local variable 'i' [9]  (1.59 ns)

 <State 2>: 5.94ns
The critical path consists of the following:
	'load' operation ('state_promoted_i_load') on local variable 'state_promoted_i' [19]  (0 ns)
	'lshr' operation ('lshr_ln186') [25]  (5.94 ns)

 <State 3>: 5.94ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln186_2') [35]  (5.94 ns)

 <State 4>: 5.94ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln186_4') [45]  (5.94 ns)

 <State 5>: 5.94ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln186_6') [55]  (5.94 ns)

 <State 6>: 5.94ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln186_8') [65]  (5.94 ns)

 <State 7>: 5.94ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln186_10') [75]  (5.94 ns)

 <State 8>: 5.94ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln186_12') [85]  (5.94 ns)

 <State 9>: 5.94ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln186_14') [95]  (5.94 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('crypto_aes_mul3_V_addr', hw-impl/src/pynqrypt.cpp:128) [106]  (0 ns)
	'load' operation ('crypto_aes_mul3_V_load', hw-impl/src/pynqrypt.cpp:128) on array 'crypto_aes_mul3_V' [107]  (3.25 ns)

 <State 11>: 5.88ns
The critical path consists of the following:
	'load' operation ('crypto_aes_mul3_V_load', hw-impl/src/pynqrypt.cpp:128) on array 'crypto_aes_mul3_V' [107]  (3.25 ns)
	'xor' operation ('xor_ln1499') [108]  (0 ns)
	'xor' operation ('xor_ln1499_6') [110]  (0 ns)
	'xor' operation ('xor_ln859_1') [233]  (1.03 ns)
	'store' operation ('store_ln47', hw-impl/src/pynqrypt.cpp:47) of variable 'xor_ln859_1' on local variable 'state_promoted_i' [236]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
