[options]
mode prove
depth 10

[engines]
smtbmc yices

[script]
read -formal core.sv
prep -top core

[files]
verilog/core.sv
verilog/program_counter.sv
verilog/memory.sv
verilog/instruction_decode.sv
verilog/adder.sv
verilog/register_file.sv
verilog/alu.sv
verilog/adder4.sv
