INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lazar/OneDrive/Desktop/1. semestar 3. letnik/dn/project/project/project.gen/sources_1/ip/ClkGen/ClkGen_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ClkGen_clk_wiz'
INFO: [VRFC 10-3107] analyzing entity 'ClkGen'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lazar/OneDrive/Desktop/1. semestar 3. letnik/dn/project/project/project.srcs/sources_1/imports/new/hsync.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hsync'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lazar/OneDrive/Desktop/1. semestar 3. letnik/dn/project/project/project.srcs/sources_1/imports/new/vsync.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vsync'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lazar/OneDrive/Desktop/1. semestar 3. letnik/dn/project/project/project.srcs/sources_1/new/VGA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VGA'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lazar/OneDrive/Desktop/1. semestar 3. letnik/dn/project/project/project.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
ERROR: [VRFC 10-3353] formal port 'reset_i' has no actual or default value [C:/Users/Lazar/OneDrive/Desktop/1. semestar 3. letnik/dn/project/project/project.srcs/sources_1/new/top.vhd:53]
WARNING: [VRFC 10-3093] actual for formal port 'cpu_reset' is neither a static name nor a globally static expression [C:/Users/Lazar/OneDrive/Desktop/1. semestar 3. letnik/dn/project/project/project.srcs/sources_1/new/top.vhd:62]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [C:/Users/Lazar/OneDrive/Desktop/1. semestar 3. letnik/dn/project/project/project.srcs/sources_1/new/top.vhd:47]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/Lazar/OneDrive/Desktop/1. semestar 3. letnik/dn/project/project/project.srcs/sources_1/new/top.vhd' is ignored due to errors
