
Lab 11.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000137c  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000434  20000000  0000137c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000084  20000434  000017b0  00020434  2**2
                  ALLOC
  3 .stack        00002000  200004b8  00001834  00020434  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020434  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002045c  2**0
                  CONTENTS, READONLY
  6 .debug_info   0001242e  00000000  00000000  000204b5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000e1f  00000000  00000000  000328e3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00009e5a  00000000  00000000  00033702  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000520  00000000  00000000  0003d55c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000610  00000000  00000000  0003da7c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00012e81  00000000  00000000  0003e08c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00003a96  00000000  00000000  00050f0d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000778f5  00000000  00000000  000549a3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000012f0  00000000  00000000  000cc298  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	b8 24 00 20 25 0b 00 00 21 0b 00 00 21 0b 00 00     .$. %...!...!...
	...
      2c:	21 0b 00 00 00 00 00 00 00 00 00 00 21 0b 00 00     !...........!...
      3c:	21 0b 00 00 21 0b 00 00 21 0b 00 00 21 0b 00 00     !...!...!...!...
      4c:	21 0b 00 00 21 0b 00 00 21 0b 00 00 21 0b 00 00     !...!...!...!...
      5c:	21 0b 00 00 21 0b 00 00 21 0b 00 00 21 0b 00 00     !...!...!...!...
      6c:	21 0b 00 00 21 0b 00 00 21 0b 00 00 21 0b 00 00     !...!...!...!...
      7c:	21 0b 00 00 21 0b 00 00 21 0b 00 00 21 0b 00 00     !...!...!...!...
      8c:	21 0b 00 00 21 0b 00 00 00 00 00 00 00 00 00 00     !...!...........
      9c:	21 0b 00 00 21 0b 00 00 21 0b 00 00 21 0b 00 00     !...!...!...!...
      ac:	21 0b 00 00 00 00 00 00                             !.......

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000434 	.word	0x20000434
      d4:	00000000 	.word	0x00000000
      d8:	0000137c 	.word	0x0000137c

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000438 	.word	0x20000438
     108:	0000137c 	.word	0x0000137c
     10c:	0000137c 	.word	0x0000137c
     110:	00000000 	.word	0x00000000

00000114 <user_delay_ms>:
//     |__) |__) | \  /  /\   |  |__
//     |    |  \ |  \/  /~~\  |  |___
//
//------------------------------------------------------------------------------
void user_delay_ms(uint32_t ms)
{
     114:	b082      	sub	sp, #8
	DelayMs(ms);
     116:	4b05      	ldr	r3, [pc, #20]	; (12c <user_delay_ms+0x18>)
     118:	4358      	muls	r0, r3
     11a:	08c0      	lsrs	r0, r0, #3
     11c:	9001      	str	r0, [sp, #4]
     11e:	9b01      	ldr	r3, [sp, #4]
     120:	1e5a      	subs	r2, r3, #1
     122:	9201      	str	r2, [sp, #4]
     124:	2b00      	cmp	r3, #0
     126:	d1fa      	bne.n	11e <user_delay_ms+0xa>
}
     128:	b002      	add	sp, #8
     12a:	4770      	bx	lr
     12c:	0000bb80 	.word	0x0000bb80

00000130 <user_i2c_read>:

//=============================================================================
int8_t user_i2c_read(uint8_t dev_addr, uint8_t reg_addr,
uint8_t *data, uint16_t length)
{
     130:	b570      	push	{r4, r5, r6, lr}
     132:	b082      	sub	sp, #8
     134:	0015      	movs	r5, r2
     136:	001e      	movs	r6, r3
     138:	466b      	mov	r3, sp
     13a:	71d9      	strb	r1, [r3, #7]
     13c:	3307      	adds	r3, #7
	i2c_read_setup(dev_addr << 1, &reg_addr, 1);
     13e:	0040      	lsls	r0, r0, #1
     140:	b2c4      	uxtb	r4, r0
     142:	2201      	movs	r2, #1
     144:	0019      	movs	r1, r3
     146:	0020      	movs	r0, r4
     148:	4b04      	ldr	r3, [pc, #16]	; (15c <user_i2c_read+0x2c>)
     14a:	4798      	blx	r3
	i2c_read(dev_addr << 1,data,length);
     14c:	0032      	movs	r2, r6
     14e:	0029      	movs	r1, r5
     150:	0020      	movs	r0, r4
     152:	4b03      	ldr	r3, [pc, #12]	; (160 <user_i2c_read+0x30>)
     154:	4798      	blx	r3
	return BMI160_OK;
}
     156:	2000      	movs	r0, #0
     158:	b002      	add	sp, #8
     15a:	bd70      	pop	{r4, r5, r6, pc}
     15c:	00000f01 	.word	0x00000f01
     160:	00000f6d 	.word	0x00000f6d

00000164 <user_i2c_write>:

//=============================================================================
int8_t user_i2c_write(uint8_t dev_addr, uint8_t reg_addr,
uint8_t *data, uint16_t length)
{
     164:	b530      	push	{r4, r5, lr}
     166:	b089      	sub	sp, #36	; 0x24
     168:	0004      	movs	r4, r0
     16a:	0010      	movs	r0, r2
	uint8_t mydata[32];
	if (length > 31) length = 31;
     16c:	2b1f      	cmp	r3, #31
     16e:	d900      	bls.n	172 <user_i2c_write+0xe>
     170:	231f      	movs	r3, #31
	// Add 1 to include the reg address
	length++;
     172:	3301      	adds	r3, #1
     174:	b29d      	uxth	r5, r3
	//Send the address
	mydata[0] = reg_addr;
     176:	466b      	mov	r3, sp
     178:	7019      	strb	r1, [r3, #0]
	bcopy(data, mydata+1, length);
     17a:	002a      	movs	r2, r5
     17c:	1c59      	adds	r1, r3, #1
     17e:	4b05      	ldr	r3, [pc, #20]	; (194 <user_i2c_write+0x30>)
     180:	4798      	blx	r3
	i2c_write(dev_addr << 1,mydata,length);
     182:	0064      	lsls	r4, r4, #1
     184:	b2e0      	uxtb	r0, r4
     186:	002a      	movs	r2, r5
     188:	4669      	mov	r1, sp
     18a:	4b03      	ldr	r3, [pc, #12]	; (198 <user_i2c_write+0x34>)
     18c:	4798      	blx	r3
	return BMI160_OK;
}
     18e:	2000      	movs	r0, #0
     190:	b009      	add	sp, #36	; 0x24
     192:	bd30      	pop	{r4, r5, pc}
     194:	00001025 	.word	0x00001025
     198:	00000e95 	.word	0x00000e95

0000019c <accelerometer_init>:
{
     19c:	b510      	push	{r4, lr}
	sensor.id = BMI160_I2C_ADDR;
     19e:	4c0e      	ldr	r4, [pc, #56]	; (1d8 <accelerometer_init+0x3c>)
     1a0:	2368      	movs	r3, #104	; 0x68
     1a2:	7063      	strb	r3, [r4, #1]
	sensor.interface = BMI160_I2C_INTF;
     1a4:	2300      	movs	r3, #0
     1a6:	70a3      	strb	r3, [r4, #2]
	sensor.read = user_i2c_read;
     1a8:	4b0c      	ldr	r3, [pc, #48]	; (1dc <accelerometer_init+0x40>)
     1aa:	61e3      	str	r3, [r4, #28]
	sensor.write = user_i2c_write;
     1ac:	4b0c      	ldr	r3, [pc, #48]	; (1e0 <accelerometer_init+0x44>)
     1ae:	6223      	str	r3, [r4, #32]
	sensor.delay_ms = user_delay_ms;
     1b0:	4b0c      	ldr	r3, [pc, #48]	; (1e4 <accelerometer_init+0x48>)
     1b2:	6263      	str	r3, [r4, #36]	; 0x24
	retval = bmi160_init(&sensor);
     1b4:	0020      	movs	r0, r4
     1b6:	4b0c      	ldr	r3, [pc, #48]	; (1e8 <accelerometer_init+0x4c>)
     1b8:	4798      	blx	r3
	sensor.accel_cfg.odr = BMI160_ACCEL_ODR_1600HZ;
     1ba:	230c      	movs	r3, #12
     1bc:	7163      	strb	r3, [r4, #5]
	sensor.accel_cfg.range = BMI160_ACCEL_RANGE_2G;
     1be:	3b09      	subs	r3, #9
     1c0:	71a3      	strb	r3, [r4, #6]
	sensor.accel_cfg.bw = BMI160_ACCEL_BW_NORMAL_AVG4;
     1c2:	3b01      	subs	r3, #1
     1c4:	71e3      	strb	r3, [r4, #7]
	sensor.accel_cfg.power = BMI160_ACCEL_NORMAL_MODE;
     1c6:	330f      	adds	r3, #15
     1c8:	7123      	strb	r3, [r4, #4]
	rslt = bmi160_set_sens_conf(&sensor);	
     1ca:	0020      	movs	r0, r4
     1cc:	4b07      	ldr	r3, [pc, #28]	; (1ec <accelerometer_init+0x50>)
     1ce:	4798      	blx	r3
     1d0:	4b07      	ldr	r3, [pc, #28]	; (1f0 <accelerometer_init+0x54>)
     1d2:	7018      	strb	r0, [r3, #0]
}
     1d4:	bd10      	pop	{r4, pc}
     1d6:	46c0      	nop			; (mov r8, r8)
     1d8:	20000460 	.word	0x20000460
     1dc:	00000131 	.word	0x00000131
     1e0:	00000165 	.word	0x00000165
     1e4:	00000115 	.word	0x00000115
     1e8:	000009ad 	.word	0x000009ad
     1ec:	00000a4d 	.word	0x00000a4d
     1f0:	20000450 	.word	0x20000450

000001f4 <accelerometer_get>:
{
     1f4:	b570      	push	{r4, r5, r6, lr}
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
     1f6:	b672      	cpsid	i
	bmi160_get_sensor_data(BMI160_ACCEL_SEL, &temp_accel, NULL, &sensor); // pack sensor data into temp_accel
     1f8:	4c0b      	ldr	r4, [pc, #44]	; (228 <accelerometer_get+0x34>)
     1fa:	4b0c      	ldr	r3, [pc, #48]	; (22c <accelerometer_get+0x38>)
     1fc:	2200      	movs	r2, #0
     1fe:	0021      	movs	r1, r4
     200:	2001      	movs	r0, #1
     202:	4d0b      	ldr	r5, [pc, #44]	; (230 <accelerometer_get+0x3c>)
     204:	47a8      	blx	r5
	if (memcmp(&temp_accel, &accel, sizeof(accel))) // if temp_accel is different than old accel
     206:	220c      	movs	r2, #12
     208:	490a      	ldr	r1, [pc, #40]	; (234 <accelerometer_get+0x40>)
     20a:	0020      	movs	r0, r4
     20c:	4b0a      	ldr	r3, [pc, #40]	; (238 <accelerometer_get+0x44>)
     20e:	4798      	blx	r3
     210:	2800      	cmp	r0, #0
     212:	d102      	bne.n	21a <accelerometer_get+0x26>
  __ASM volatile ("cpsie i" : : : "memory");
     214:	b662      	cpsie	i
	return 0;
     216:	2000      	movs	r0, #0
}
     218:	bd70      	pop	{r4, r5, r6, pc}
		memcpy(&accel, &temp_accel, sizeof(accel)); // copy temp accel into accel
     21a:	4a06      	ldr	r2, [pc, #24]	; (234 <accelerometer_get+0x40>)
     21c:	4b02      	ldr	r3, [pc, #8]	; (228 <accelerometer_get+0x34>)
     21e:	cb13      	ldmia	r3!, {r0, r1, r4}
     220:	c213      	stmia	r2!, {r0, r1, r4}
     222:	b662      	cpsie	i
		return 1; 
     224:	2001      	movs	r0, #1
     226:	e7f7      	b.n	218 <accelerometer_get+0x24>
     228:	20000488 	.word	0x20000488
     22c:	20000460 	.word	0x20000460
     230:	00000a9d 	.word	0x00000a9d
     234:	20000454 	.word	0x20000454
     238:	0000107d 	.word	0x0000107d

0000023c <null_ptr_check>:
 */
static int8_t null_ptr_check(const struct bmi160_dev *dev)
{
	int8_t rslt;

	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
     23c:	2800      	cmp	r0, #0
     23e:	d00d      	beq.n	25c <null_ptr_check+0x20>
     240:	69c3      	ldr	r3, [r0, #28]
     242:	2b00      	cmp	r3, #0
     244:	d00d      	beq.n	262 <null_ptr_check+0x26>
     246:	6a03      	ldr	r3, [r0, #32]
     248:	2b00      	cmp	r3, #0
     24a:	d00d      	beq.n	268 <null_ptr_check+0x2c>
     24c:	6a43      	ldr	r3, [r0, #36]	; 0x24
     24e:	2b00      	cmp	r3, #0
     250:	d001      	beq.n	256 <null_ptr_check+0x1a>
		rslt = BMI160_E_NULL_PTR;
	} else {
		/* Device structure is fine */
		rslt = BMI160_OK;
     252:	2000      	movs	r0, #0
	}

	return rslt;
}
     254:	4770      	bx	lr
		rslt = BMI160_E_NULL_PTR;
     256:	2001      	movs	r0, #1
     258:	4240      	negs	r0, r0
     25a:	e7fb      	b.n	254 <null_ptr_check+0x18>
     25c:	2001      	movs	r0, #1
     25e:	4240      	negs	r0, r0
     260:	e7f8      	b.n	254 <null_ptr_check+0x18>
     262:	2001      	movs	r0, #1
     264:	4240      	negs	r0, r0
     266:	e7f5      	b.n	254 <null_ptr_check+0x18>
     268:	2001      	movs	r0, #1
     26a:	4240      	negs	r0, r0
     26c:	e7f2      	b.n	254 <null_ptr_check+0x18>

0000026e <default_param_settg>:
 */
static void default_param_settg(struct bmi160_dev *dev)
{
	/* Initializing accel and gyro params with
	* default values */
	dev->accel_cfg.bw = BMI160_ACCEL_BW_NORMAL_AVG4;
     26e:	2202      	movs	r2, #2
     270:	71c2      	strb	r2, [r0, #7]
	dev->accel_cfg.odr = BMI160_ACCEL_ODR_100HZ;
     272:	2308      	movs	r3, #8
     274:	7143      	strb	r3, [r0, #5]
	dev->accel_cfg.power = BMI160_ACCEL_SUSPEND_MODE;
     276:	2110      	movs	r1, #16
     278:	7101      	strb	r1, [r0, #4]
	dev->accel_cfg.range = BMI160_ACCEL_RANGE_2G;
     27a:	390d      	subs	r1, #13
     27c:	7181      	strb	r1, [r0, #6]
	dev->gyro_cfg.bw = BMI160_GYRO_BW_NORMAL_MODE;
     27e:	73c2      	strb	r2, [r0, #15]
	dev->gyro_cfg.odr = BMI160_GYRO_ODR_100HZ;
     280:	7343      	strb	r3, [r0, #13]
	dev->gyro_cfg.power = BMI160_GYRO_SUSPEND_MODE;
     282:	330c      	adds	r3, #12
     284:	7303      	strb	r3, [r0, #12]
	dev->gyro_cfg.range = BMI160_GYRO_RANGE_2000_DPS;
     286:	2300      	movs	r3, #0
     288:	7383      	strb	r3, [r0, #14]

	/* To maintain the previous state of accel configuration */
	dev->prev_accel_cfg = dev->accel_cfg;
     28a:	6843      	ldr	r3, [r0, #4]
     28c:	6083      	str	r3, [r0, #8]
	/* To maintain the previous state of gyro configuration */
	dev->prev_gyro_cfg = dev->gyro_cfg;
     28e:	68c3      	ldr	r3, [r0, #12]
     290:	6103      	str	r3, [r0, #16]
}
     292:	4770      	bx	lr

00000294 <process_accel_odr>:
{
	int8_t rslt = 0;
	uint8_t temp = 0;
	uint8_t odr = 0;

	if (dev->accel_cfg.odr <= BMI160_ACCEL_ODR_MAX) {
     294:	794a      	ldrb	r2, [r1, #5]
     296:	2a0f      	cmp	r2, #15
     298:	d80c      	bhi.n	2b4 <process_accel_odr+0x20>
		if (dev->accel_cfg.odr != dev->prev_accel_cfg.odr) {
     29a:	7a4b      	ldrb	r3, [r1, #9]
     29c:	429a      	cmp	r2, r3
     29e:	d00c      	beq.n	2ba <process_accel_odr+0x26>
			odr = (uint8_t)dev->accel_cfg.odr;
			temp = *data & ~BMI160_ACCEL_ODR_MASK;
     2a0:	7803      	ldrb	r3, [r0, #0]
     2a2:	210f      	movs	r1, #15
     2a4:	438b      	bics	r3, r1
     2a6:	0019      	movs	r1, r3
			/* Adding output data rate */
			*data = temp | (odr & BMI160_ACCEL_ODR_MASK);
     2a8:	230f      	movs	r3, #15
     2aa:	4013      	ands	r3, r2
     2ac:	430b      	orrs	r3, r1
     2ae:	7003      	strb	r3, [r0, #0]
	int8_t rslt = 0;
     2b0:	2000      	movs	r0, #0
	} else {
		rslt = BMI160_E_OUT_OF_RANGE;
	}

	return rslt;
}
     2b2:	4770      	bx	lr
		rslt = BMI160_E_OUT_OF_RANGE;
     2b4:	2004      	movs	r0, #4
     2b6:	4240      	negs	r0, r0
     2b8:	e7fb      	b.n	2b2 <process_accel_odr+0x1e>
	int8_t rslt = 0;
     2ba:	2000      	movs	r0, #0
     2bc:	e7f9      	b.n	2b2 <process_accel_odr+0x1e>

000002be <process_accel_bw>:
{
	int8_t rslt = 0;
	uint8_t temp = 0;
	uint8_t bw = 0;

	if (dev->accel_cfg.bw <= BMI160_ACCEL_BW_MAX) {
     2be:	79cb      	ldrb	r3, [r1, #7]
     2c0:	2b02      	cmp	r3, #2
     2c2:	d808      	bhi.n	2d6 <process_accel_bw+0x18>
		if (dev->accel_cfg.bw != dev->prev_accel_cfg.bw) {
     2c4:	7aca      	ldrb	r2, [r1, #11]
     2c6:	4293      	cmp	r3, r2
     2c8:	d008      	beq.n	2dc <process_accel_bw+0x1e>
			bw = (uint8_t)dev->accel_cfg.bw;
			temp = *data & ~BMI160_ACCEL_BW_MASK;
     2ca:	7803      	ldrb	r3, [r0, #0]
     2cc:	2270      	movs	r2, #112	; 0x70
     2ce:	4393      	bics	r3, r2
			/* Adding bandwidth */
			*data = temp | ((bw << 4) & BMI160_ACCEL_ODR_MASK);
     2d0:	7003      	strb	r3, [r0, #0]
	int8_t rslt = 0;
     2d2:	2000      	movs	r0, #0
	} else {
		rslt = BMI160_E_OUT_OF_RANGE;
	}

	return rslt;
}
     2d4:	4770      	bx	lr
		rslt = BMI160_E_OUT_OF_RANGE;
     2d6:	2004      	movs	r0, #4
     2d8:	4240      	negs	r0, r0
     2da:	e7fb      	b.n	2d4 <process_accel_bw+0x16>
	int8_t rslt = 0;
     2dc:	2000      	movs	r0, #0
     2de:	e7f9      	b.n	2d4 <process_accel_bw+0x16>

000002e0 <process_accel_range>:
{
	int8_t rslt = 0;
	uint8_t temp = 0;
	uint8_t range = 0;

	if (dev->accel_cfg.range <= BMI160_ACCEL_RANGE_MAX) {
     2e0:	798a      	ldrb	r2, [r1, #6]
     2e2:	2a0c      	cmp	r2, #12
     2e4:	d80c      	bhi.n	300 <process_accel_range+0x20>
		if (dev->accel_cfg.range != dev->prev_accel_cfg.range) {
     2e6:	7a8b      	ldrb	r3, [r1, #10]
     2e8:	429a      	cmp	r2, r3
     2ea:	d00c      	beq.n	306 <process_accel_range+0x26>
			range = (uint8_t)dev->accel_cfg.range;
			temp = *data & ~BMI160_ACCEL_RANGE_MASK;
     2ec:	7803      	ldrb	r3, [r0, #0]
     2ee:	210f      	movs	r1, #15
     2f0:	438b      	bics	r3, r1
     2f2:	0019      	movs	r1, r3
			/* Adding range */
			*data = temp | (range & BMI160_ACCEL_RANGE_MASK);
     2f4:	230f      	movs	r3, #15
     2f6:	4013      	ands	r3, r2
     2f8:	430b      	orrs	r3, r1
     2fa:	7003      	strb	r3, [r0, #0]
	int8_t rslt = 0;
     2fc:	2000      	movs	r0, #0
	} else {
		rslt = BMI160_E_OUT_OF_RANGE;
	}

	return rslt;
}
     2fe:	4770      	bx	lr
		rslt = BMI160_E_OUT_OF_RANGE;
     300:	2004      	movs	r0, #4
     302:	4240      	negs	r0, r0
     304:	e7fb      	b.n	2fe <process_accel_range+0x1e>
	int8_t rslt = 0;
     306:	2000      	movs	r0, #0
     308:	e7f9      	b.n	2fe <process_accel_range+0x1e>

0000030a <process_gyro_odr>:
{
	int8_t rslt = 0;
	uint8_t temp = 0;
	uint8_t odr = 0;

	if (dev->gyro_cfg.odr <= BMI160_GYRO_ODR_MAX) {
     30a:	7b4a      	ldrb	r2, [r1, #13]
     30c:	2a0d      	cmp	r2, #13
     30e:	d80c      	bhi.n	32a <process_gyro_odr+0x20>
		if (dev->gyro_cfg.odr != dev->prev_gyro_cfg.odr) {
     310:	7c4b      	ldrb	r3, [r1, #17]
     312:	429a      	cmp	r2, r3
     314:	d00c      	beq.n	330 <process_gyro_odr+0x26>
			odr = (uint8_t)dev->gyro_cfg.odr;
			temp = (*data & ~BMI160_GYRO_ODR_MASK);
     316:	7803      	ldrb	r3, [r0, #0]
     318:	210f      	movs	r1, #15
     31a:	438b      	bics	r3, r1
     31c:	0019      	movs	r1, r3
			/* Adding output data rate */
			*data = temp | (odr & BMI160_GYRO_ODR_MASK);
     31e:	230f      	movs	r3, #15
     320:	4013      	ands	r3, r2
     322:	430b      	orrs	r3, r1
     324:	7003      	strb	r3, [r0, #0]
	int8_t rslt = 0;
     326:	2000      	movs	r0, #0
	} else {
		rslt = BMI160_E_OUT_OF_RANGE;
	}

	return rslt;
}
     328:	4770      	bx	lr
		rslt = BMI160_E_OUT_OF_RANGE;
     32a:	2004      	movs	r0, #4
     32c:	4240      	negs	r0, r0
     32e:	e7fb      	b.n	328 <process_gyro_odr+0x1e>
	int8_t rslt = 0;
     330:	2000      	movs	r0, #0
     332:	e7f9      	b.n	328 <process_gyro_odr+0x1e>

00000334 <process_gyro_bw>:
{
	int8_t rslt = 0;
	uint8_t temp = 0;
	uint8_t bw = 0;

	if (dev->gyro_cfg.bw <= BMI160_GYRO_BW_MAX) {
     334:	7bcb      	ldrb	r3, [r1, #15]
     336:	2b02      	cmp	r3, #2
     338:	d809      	bhi.n	34e <process_gyro_bw+0x1a>
		bw = (uint8_t)dev->gyro_cfg.bw;
		temp = *data & ~BMI160_GYRO_BW_MASK;
     33a:	7801      	ldrb	r1, [r0, #0]
     33c:	2230      	movs	r2, #48	; 0x30
     33e:	4391      	bics	r1, r2
		/* Adding bandwidth */
		*data = temp | ((bw << 4) & BMI160_GYRO_BW_MASK);
     340:	011a      	lsls	r2, r3, #4
     342:	2330      	movs	r3, #48	; 0x30
     344:	4013      	ands	r3, r2
     346:	430b      	orrs	r3, r1
     348:	7003      	strb	r3, [r0, #0]
	int8_t rslt = 0;
     34a:	2000      	movs	r0, #0
	} else {
		rslt = BMI160_E_OUT_OF_RANGE;
	}

	return rslt;
}
     34c:	4770      	bx	lr
		rslt = BMI160_E_OUT_OF_RANGE;
     34e:	2004      	movs	r0, #4
     350:	4240      	negs	r0, r0
     352:	e7fb      	b.n	34c <process_gyro_bw+0x18>

00000354 <process_gyro_range>:
{
	int8_t rslt = 0;
	uint8_t temp = 0;
	uint8_t range = 0;

	if (dev->gyro_cfg.range <= BMI160_GYRO_RANGE_MAX) {
     354:	7b8a      	ldrb	r2, [r1, #14]
     356:	2a04      	cmp	r2, #4
     358:	d80c      	bhi.n	374 <process_gyro_range+0x20>
		if (dev->gyro_cfg.range != dev->prev_gyro_cfg.range) {
     35a:	7c8b      	ldrb	r3, [r1, #18]
     35c:	429a      	cmp	r2, r3
     35e:	d00c      	beq.n	37a <process_gyro_range+0x26>
			range = (uint8_t)dev->gyro_cfg.range;
			temp = *data & ~BMI160_GYRO_RANGE_MSK;
     360:	7803      	ldrb	r3, [r0, #0]
     362:	2107      	movs	r1, #7
     364:	438b      	bics	r3, r1
     366:	0019      	movs	r1, r3
			/* Adding range */
			*data = temp | (range & BMI160_GYRO_RANGE_MSK);
     368:	2307      	movs	r3, #7
     36a:	4013      	ands	r3, r2
     36c:	430b      	orrs	r3, r1
     36e:	7003      	strb	r3, [r0, #0]
	int8_t rslt = 0;
     370:	2000      	movs	r0, #0
	} else {
		rslt = BMI160_E_OUT_OF_RANGE;
	}

	return rslt;
}
     372:	4770      	bx	lr
		rslt = BMI160_E_OUT_OF_RANGE;
     374:	2004      	movs	r0, #4
     376:	4240      	negs	r0, r0
     378:	e7fb      	b.n	372 <process_gyro_range+0x1e>
	int8_t rslt = 0;
     37a:	2000      	movs	r0, #0
     37c:	e7f9      	b.n	372 <process_gyro_range+0x1e>

0000037e <bmi160_get_regs>:
{
     37e:	b570      	push	{r4, r5, r6, lr}
     380:	0006      	movs	r6, r0
     382:	1e1c      	subs	r4, r3, #0
	if ((dev == NULL) || (dev->read == NULL)) {
     384:	d017      	beq.n	3b6 <bmi160_get_regs+0x38>
     386:	69dd      	ldr	r5, [r3, #28]
     388:	2d00      	cmp	r5, #0
     38a:	d017      	beq.n	3bc <bmi160_get_regs+0x3e>
		if (dev->interface == BMI160_SPI_INTF)
     38c:	789b      	ldrb	r3, [r3, #2]
     38e:	2b01      	cmp	r3, #1
     390:	d00c      	beq.n	3ac <bmi160_get_regs+0x2e>
		rslt = dev->read(dev->id, reg_addr, data, len);
     392:	7860      	ldrb	r0, [r4, #1]
     394:	0013      	movs	r3, r2
     396:	000a      	movs	r2, r1
     398:	0031      	movs	r1, r6
     39a:	47a8      	blx	r5
     39c:	0005      	movs	r5, r0
		dev->delay_ms(1);
     39e:	6a63      	ldr	r3, [r4, #36]	; 0x24
     3a0:	2001      	movs	r0, #1
     3a2:	4798      	blx	r3
		if (rslt != BMI160_OK)
     3a4:	2d00      	cmp	r5, #0
     3a6:	d10c      	bne.n	3c2 <bmi160_get_regs+0x44>
}
     3a8:	0028      	movs	r0, r5
     3aa:	bd70      	pop	{r4, r5, r6, pc}
			reg_addr = (reg_addr | BMI160_SPI_RD_MASK);
     3ac:	2080      	movs	r0, #128	; 0x80
     3ae:	4240      	negs	r0, r0
     3b0:	4306      	orrs	r6, r0
     3b2:	b2f6      	uxtb	r6, r6
     3b4:	e7ed      	b.n	392 <bmi160_get_regs+0x14>
		rslt = BMI160_E_NULL_PTR;
     3b6:	2501      	movs	r5, #1
     3b8:	426d      	negs	r5, r5
     3ba:	e7f5      	b.n	3a8 <bmi160_get_regs+0x2a>
     3bc:	2501      	movs	r5, #1
     3be:	426d      	negs	r5, r5
     3c0:	e7f2      	b.n	3a8 <bmi160_get_regs+0x2a>
			rslt = BMI160_E_COM_FAIL;
     3c2:	2502      	movs	r5, #2
     3c4:	426d      	negs	r5, r5
     3c6:	e7ef      	b.n	3a8 <bmi160_get_regs+0x2a>

000003c8 <check_accel_config>:
{
     3c8:	b570      	push	{r4, r5, r6, lr}
     3ca:	0004      	movs	r4, r0
     3cc:	000d      	movs	r5, r1
	rslt = bmi160_get_regs(BMI160_ACCEL_CONFIG_ADDR, data, 2, dev);
     3ce:	000b      	movs	r3, r1
     3d0:	2202      	movs	r2, #2
     3d2:	0001      	movs	r1, r0
     3d4:	2040      	movs	r0, #64	; 0x40
     3d6:	4e0b      	ldr	r6, [pc, #44]	; (404 <check_accel_config+0x3c>)
     3d8:	47b0      	blx	r6
	if (rslt == BMI160_OK) {
     3da:	2800      	cmp	r0, #0
     3dc:	d000      	beq.n	3e0 <check_accel_config+0x18>
}
     3de:	bd70      	pop	{r4, r5, r6, pc}
		rslt = process_accel_odr(&data[0], dev);
     3e0:	0029      	movs	r1, r5
     3e2:	0020      	movs	r0, r4
     3e4:	4b08      	ldr	r3, [pc, #32]	; (408 <check_accel_config+0x40>)
     3e6:	4798      	blx	r3
		if (rslt == BMI160_OK) {
     3e8:	2800      	cmp	r0, #0
     3ea:	d1f8      	bne.n	3de <check_accel_config+0x16>
			rslt = process_accel_bw(&data[0], dev);
     3ec:	0029      	movs	r1, r5
     3ee:	0020      	movs	r0, r4
     3f0:	4b06      	ldr	r3, [pc, #24]	; (40c <check_accel_config+0x44>)
     3f2:	4798      	blx	r3
			if (rslt == BMI160_OK)
     3f4:	2800      	cmp	r0, #0
     3f6:	d1f2      	bne.n	3de <check_accel_config+0x16>
				rslt = process_accel_range(&data[1], dev);
     3f8:	1c60      	adds	r0, r4, #1
     3fa:	0029      	movs	r1, r5
     3fc:	4b04      	ldr	r3, [pc, #16]	; (410 <check_accel_config+0x48>)
     3fe:	4798      	blx	r3
     400:	e7ed      	b.n	3de <check_accel_config+0x16>
     402:	46c0      	nop			; (mov r8, r8)
     404:	0000037f 	.word	0x0000037f
     408:	00000295 	.word	0x00000295
     40c:	000002bf 	.word	0x000002bf
     410:	000002e1 	.word	0x000002e1

00000414 <check_gyro_config>:
{
     414:	b570      	push	{r4, r5, r6, lr}
     416:	0004      	movs	r4, r0
     418:	000d      	movs	r5, r1
	rslt = bmi160_get_regs(BMI160_GYRO_CONFIG_ADDR, data, 2, dev);
     41a:	000b      	movs	r3, r1
     41c:	2202      	movs	r2, #2
     41e:	0001      	movs	r1, r0
     420:	2042      	movs	r0, #66	; 0x42
     422:	4e0b      	ldr	r6, [pc, #44]	; (450 <check_gyro_config+0x3c>)
     424:	47b0      	blx	r6
	if (rslt == BMI160_OK) {
     426:	2800      	cmp	r0, #0
     428:	d000      	beq.n	42c <check_gyro_config+0x18>
}
     42a:	bd70      	pop	{r4, r5, r6, pc}
		rslt = process_gyro_odr(&data[0], dev);
     42c:	0029      	movs	r1, r5
     42e:	0020      	movs	r0, r4
     430:	4b08      	ldr	r3, [pc, #32]	; (454 <check_gyro_config+0x40>)
     432:	4798      	blx	r3
		if (rslt == BMI160_OK) {
     434:	2800      	cmp	r0, #0
     436:	d1f8      	bne.n	42a <check_gyro_config+0x16>
			rslt = process_gyro_bw(&data[0], dev);
     438:	0029      	movs	r1, r5
     43a:	0020      	movs	r0, r4
     43c:	4b06      	ldr	r3, [pc, #24]	; (458 <check_gyro_config+0x44>)
     43e:	4798      	blx	r3
			if (rslt == BMI160_OK)
     440:	2800      	cmp	r0, #0
     442:	d1f2      	bne.n	42a <check_gyro_config+0x16>
				rslt = process_gyro_range(&data[1], dev);
     444:	1c60      	adds	r0, r4, #1
     446:	0029      	movs	r1, r5
     448:	4b04      	ldr	r3, [pc, #16]	; (45c <check_gyro_config+0x48>)
     44a:	4798      	blx	r3
     44c:	e7ed      	b.n	42a <check_gyro_config+0x16>
     44e:	46c0      	nop			; (mov r8, r8)
     450:	0000037f 	.word	0x0000037f
     454:	0000030b 	.word	0x0000030b
     458:	00000335 	.word	0x00000335
     45c:	00000355 	.word	0x00000355

00000460 <check_invalid_settg>:
{
     460:	b530      	push	{r4, r5, lr}
     462:	b083      	sub	sp, #12
     464:	0003      	movs	r3, r0
	uint8_t data = 0;
     466:	466a      	mov	r2, sp
     468:	1dd4      	adds	r4, r2, #7
     46a:	2200      	movs	r2, #0
     46c:	7022      	strb	r2, [r4, #0]
	rslt = bmi160_get_regs(BMI160_ERROR_REG_ADDR, &data, 1, dev);
     46e:	3201      	adds	r2, #1
     470:	0021      	movs	r1, r4
     472:	2002      	movs	r0, #2
     474:	4d0d      	ldr	r5, [pc, #52]	; (4ac <check_invalid_settg+0x4c>)
     476:	47a8      	blx	r5
	data = data >> 1;
     478:	7822      	ldrb	r2, [r4, #0]
     47a:	0852      	lsrs	r2, r2, #1
	data = data & BMI160_ERR_REG_MASK;
     47c:	230f      	movs	r3, #15
     47e:	4013      	ands	r3, r2
	if (data == 1)
     480:	2b01      	cmp	r3, #1
     482:	d007      	beq.n	494 <check_invalid_settg+0x34>
	else if (data == 2)
     484:	2b02      	cmp	r3, #2
     486:	d008      	beq.n	49a <check_invalid_settg+0x3a>
	else if (data == 3)
     488:	2b03      	cmp	r3, #3
     48a:	d009      	beq.n	4a0 <check_invalid_settg+0x40>
	else if (data == 7)
     48c:	2b07      	cmp	r3, #7
     48e:	d00a      	beq.n	4a6 <check_invalid_settg+0x46>
}
     490:	b003      	add	sp, #12
     492:	bd30      	pop	{r4, r5, pc}
		rslt = BMI160_E_ACCEL_ODR_BW_INVALID;
     494:	2006      	movs	r0, #6
     496:	4240      	negs	r0, r0
     498:	e7fa      	b.n	490 <check_invalid_settg+0x30>
		rslt = BMI160_E_GYRO_ODR_BW_INVALID;
     49a:	2007      	movs	r0, #7
     49c:	4240      	negs	r0, r0
     49e:	e7f7      	b.n	490 <check_invalid_settg+0x30>
		rslt = BMI160_E_LWP_PRE_FLTR_INT_INVALID;
     4a0:	2008      	movs	r0, #8
     4a2:	4240      	negs	r0, r0
     4a4:	e7f4      	b.n	490 <check_invalid_settg+0x30>
		rslt = BMI160_E_LWP_PRE_FLTR_INVALID;
     4a6:	2009      	movs	r0, #9
     4a8:	4240      	negs	r0, r0
     4aa:	e7f1      	b.n	490 <check_invalid_settg+0x30>
     4ac:	0000037f 	.word	0x0000037f

000004b0 <get_accel_data>:
/*!
 * @brief This API reads accel data along with sensor time if time is requested
 * by user. Kindly refer the user guide(README.md) for more info.
 */
static int8_t get_accel_data(uint8_t len, struct bmi160_sensor_data *accel, const struct bmi160_dev *dev)
{
     4b0:	b570      	push	{r4, r5, r6, lr}
     4b2:	b084      	sub	sp, #16
     4b4:	0005      	movs	r5, r0
     4b6:	000c      	movs	r4, r1
     4b8:	0016      	movs	r6, r2
	int8_t rslt;
	uint8_t idx = 0;
	uint8_t data_array[9] = {0};
     4ba:	2209      	movs	r2, #9
     4bc:	2100      	movs	r1, #0
     4be:	a801      	add	r0, sp, #4
     4c0:	4b17      	ldr	r3, [pc, #92]	; (520 <get_accel_data+0x70>)
     4c2:	4798      	blx	r3
	uint8_t lsb;
	uint8_t msb;
	int16_t msblsb;

	/* read accel sensor data along with time if requested */
	rslt = bmi160_get_regs(BMI160_ACCEL_DATA_ADDR, data_array, 6 + len, dev);
     4c4:	1daa      	adds	r2, r5, #6
     4c6:	0033      	movs	r3, r6
     4c8:	a901      	add	r1, sp, #4
     4ca:	2012      	movs	r0, #18
     4cc:	4e15      	ldr	r6, [pc, #84]	; (524 <get_accel_data+0x74>)
     4ce:	47b0      	blx	r6
	if (rslt == BMI160_OK) {
     4d0:	2800      	cmp	r0, #0
     4d2:	d122      	bne.n	51a <get_accel_data+0x6a>

		/* Accel Data */
		lsb = data_array[idx++];
     4d4:	aa01      	add	r2, sp, #4
		msb = data_array[idx++];
     4d6:	7853      	ldrb	r3, [r2, #1]
		msblsb = (int16_t)((msb << 8) | lsb);
     4d8:	021b      	lsls	r3, r3, #8
     4da:	b21b      	sxth	r3, r3
     4dc:	7811      	ldrb	r1, [r2, #0]
     4de:	430b      	orrs	r3, r1
		accel->x = msblsb; /* Data in X axis */
     4e0:	8023      	strh	r3, [r4, #0]

		lsb = data_array[idx++];
		msb = data_array[idx++];
     4e2:	78d3      	ldrb	r3, [r2, #3]
		msblsb = (int16_t)((msb << 8) | lsb);
     4e4:	021b      	lsls	r3, r3, #8
     4e6:	b21b      	sxth	r3, r3
     4e8:	7891      	ldrb	r1, [r2, #2]
     4ea:	430b      	orrs	r3, r1
		accel->y = msblsb; /* Data in Y axis */
     4ec:	8063      	strh	r3, [r4, #2]

		lsb = data_array[idx++];
		msb = data_array[idx++];
     4ee:	7953      	ldrb	r3, [r2, #5]
		msblsb = (int16_t)((msb << 8) | lsb);
     4f0:	021b      	lsls	r3, r3, #8
     4f2:	b21b      	sxth	r3, r3
     4f4:	7912      	ldrb	r2, [r2, #4]
     4f6:	4313      	orrs	r3, r2
		accel->z = msblsb; /* Data in Z axis */
     4f8:	80a3      	strh	r3, [r4, #4]

		if (len == 3) {
     4fa:	2d03      	cmp	r5, #3
     4fc:	d003      	beq.n	506 <get_accel_data+0x56>
			time_0 = data_array[idx++];
			time_1 = (uint16_t)(data_array[idx++] << 8);
			time_2 = (uint32_t)(data_array[idx++] << 16);
			accel->sensortime = (uint32_t)(time_2 | time_1 | time_0);
		} else {
			accel->sensortime = 0;
     4fe:	2300      	movs	r3, #0
     500:	60a3      	str	r3, [r4, #8]
	} else {
		rslt = BMI160_E_COM_FAIL;
	}

	return rslt;
}
     502:	b004      	add	sp, #16
     504:	bd70      	pop	{r4, r5, r6, pc}
			time_0 = data_array[idx++];
     506:	a901      	add	r1, sp, #4
     508:	798a      	ldrb	r2, [r1, #6]
			time_1 = (uint16_t)(data_array[idx++] << 8);
     50a:	79cb      	ldrb	r3, [r1, #7]
     50c:	021b      	lsls	r3, r3, #8
			time_2 = (uint32_t)(data_array[idx++] << 16);
     50e:	7a09      	ldrb	r1, [r1, #8]
     510:	0409      	lsls	r1, r1, #16
			accel->sensortime = (uint32_t)(time_2 | time_1 | time_0);
     512:	430b      	orrs	r3, r1
     514:	4313      	orrs	r3, r2
     516:	60a3      	str	r3, [r4, #8]
     518:	e7f3      	b.n	502 <get_accel_data+0x52>
		rslt = BMI160_E_COM_FAIL;
     51a:	2002      	movs	r0, #2
     51c:	4240      	negs	r0, r0
     51e:	e7f0      	b.n	502 <get_accel_data+0x52>
     520:	00001169 	.word	0x00001169
     524:	0000037f 	.word	0x0000037f

00000528 <get_gyro_data>:
/*!
 * @brief This API reads accel data along with sensor time if time is requested
 * by user. Kindly refer the user guide(README.md) for more info.
 */
static int8_t get_gyro_data(uint8_t len, struct bmi160_sensor_data *gyro, const struct bmi160_dev *dev)
{
     528:	b570      	push	{r4, r5, r6, lr}
     52a:	b084      	sub	sp, #16
     52c:	0005      	movs	r5, r0
     52e:	000c      	movs	r4, r1
     530:	0016      	movs	r6, r2
	int8_t rslt;
	uint8_t idx = 0;
	uint8_t data_array[15] = {0};
     532:	220f      	movs	r2, #15
     534:	2100      	movs	r1, #0
     536:	4668      	mov	r0, sp
     538:	4b2c      	ldr	r3, [pc, #176]	; (5ec <get_gyro_data+0xc4>)
     53a:	4798      	blx	r3
	uint32_t time_2 = 0;
	uint8_t lsb;
	uint8_t msb;
	int16_t msblsb;

	if (len == 0) {
     53c:	2d00      	cmp	r5, #0
     53e:	d123      	bne.n	588 <get_gyro_data+0x60>
		/* read gyro data only */
		rslt = bmi160_get_regs(BMI160_GYRO_DATA_ADDR, data_array, 6, dev);
     540:	0033      	movs	r3, r6
     542:	2206      	movs	r2, #6
     544:	4669      	mov	r1, sp
     546:	200c      	movs	r0, #12
     548:	4d29      	ldr	r5, [pc, #164]	; (5f0 <get_gyro_data+0xc8>)
     54a:	47a8      	blx	r5
		if (rslt == BMI160_OK) {
     54c:	2800      	cmp	r0, #0
     54e:	d147      	bne.n	5e0 <get_gyro_data+0xb8>
			/* Gyro Data */
			lsb = data_array[idx++];
			msb = data_array[idx++];
     550:	466b      	mov	r3, sp
     552:	785b      	ldrb	r3, [r3, #1]
			msblsb = (int16_t)((msb << 8) | lsb);
     554:	021b      	lsls	r3, r3, #8
     556:	b21b      	sxth	r3, r3
     558:	466a      	mov	r2, sp
     55a:	7812      	ldrb	r2, [r2, #0]
     55c:	4313      	orrs	r3, r2
			gyro->x = msblsb; /* Data in X axis */
     55e:	8023      	strh	r3, [r4, #0]

			lsb = data_array[idx++];
			msb = data_array[idx++];
     560:	466b      	mov	r3, sp
     562:	78db      	ldrb	r3, [r3, #3]
			msblsb = (int16_t)((msb << 8) | lsb);
     564:	021b      	lsls	r3, r3, #8
     566:	b21b      	sxth	r3, r3
     568:	466a      	mov	r2, sp
     56a:	7892      	ldrb	r2, [r2, #2]
     56c:	4313      	orrs	r3, r2
			gyro->y = msblsb; /* Data in Y axis */
     56e:	8063      	strh	r3, [r4, #2]

			lsb = data_array[idx++];
			msb = data_array[idx++];
     570:	466b      	mov	r3, sp
     572:	795b      	ldrb	r3, [r3, #5]
			msblsb = (int16_t)((msb << 8) | lsb);
     574:	021b      	lsls	r3, r3, #8
     576:	b21b      	sxth	r3, r3
     578:	466a      	mov	r2, sp
     57a:	7912      	ldrb	r2, [r2, #4]
     57c:	4313      	orrs	r3, r2
			gyro->z = msblsb; /* Data in Z axis */
     57e:	80a3      	strh	r3, [r4, #4]
			gyro->sensortime = 0;
     580:	2300      	movs	r3, #0
     582:	60a3      	str	r3, [r4, #8]
			rslt = BMI160_E_COM_FAIL;
		}
	}

	return rslt;
}
     584:	b004      	add	sp, #16
     586:	bd70      	pop	{r4, r5, r6, pc}
		rslt = bmi160_get_regs(BMI160_GYRO_DATA_ADDR, data_array, 12 + len, dev);
     588:	002a      	movs	r2, r5
     58a:	320c      	adds	r2, #12
     58c:	0033      	movs	r3, r6
     58e:	4669      	mov	r1, sp
     590:	200c      	movs	r0, #12
     592:	4d17      	ldr	r5, [pc, #92]	; (5f0 <get_gyro_data+0xc8>)
     594:	47a8      	blx	r5
		if (rslt == BMI160_OK) {
     596:	2800      	cmp	r0, #0
     598:	d125      	bne.n	5e6 <get_gyro_data+0xbe>
			msb = data_array[idx++];
     59a:	466b      	mov	r3, sp
     59c:	785b      	ldrb	r3, [r3, #1]
			msblsb = (int16_t)((msb << 8) | lsb);
     59e:	021b      	lsls	r3, r3, #8
     5a0:	b21b      	sxth	r3, r3
     5a2:	466a      	mov	r2, sp
     5a4:	7812      	ldrb	r2, [r2, #0]
     5a6:	4313      	orrs	r3, r2
			gyro->x = msblsb; /* gyro X axis data */
     5a8:	8023      	strh	r3, [r4, #0]
			msb = data_array[idx++];
     5aa:	466b      	mov	r3, sp
     5ac:	78db      	ldrb	r3, [r3, #3]
			msblsb = (int16_t)((msb << 8) | lsb);
     5ae:	021b      	lsls	r3, r3, #8
     5b0:	b21b      	sxth	r3, r3
     5b2:	466a      	mov	r2, sp
     5b4:	7892      	ldrb	r2, [r2, #2]
     5b6:	4313      	orrs	r3, r2
			gyro->y = msblsb; /* gyro Y axis data */
     5b8:	8063      	strh	r3, [r4, #2]
			msb = data_array[idx++];
     5ba:	466b      	mov	r3, sp
     5bc:	795b      	ldrb	r3, [r3, #5]
			msblsb = (int16_t)((msb << 8) | lsb);
     5be:	021b      	lsls	r3, r3, #8
     5c0:	b21b      	sxth	r3, r3
     5c2:	466a      	mov	r2, sp
     5c4:	7912      	ldrb	r2, [r2, #4]
     5c6:	4313      	orrs	r3, r2
			gyro->z = msblsb; /* gyro Z axis data */
     5c8:	80a3      	strh	r3, [r4, #4]
			time_0 = data_array[idx++];
     5ca:	466b      	mov	r3, sp
     5cc:	7b1a      	ldrb	r2, [r3, #12]
			time_1 = (uint16_t)(data_array[idx++] << 8);
     5ce:	7b5b      	ldrb	r3, [r3, #13]
     5d0:	021b      	lsls	r3, r3, #8
			time_2 = (uint32_t)(data_array[idx++] << 16);
     5d2:	4669      	mov	r1, sp
     5d4:	7b89      	ldrb	r1, [r1, #14]
     5d6:	0409      	lsls	r1, r1, #16
			gyro->sensortime = (uint32_t)(time_2 | time_1 | time_0);
     5d8:	430b      	orrs	r3, r1
     5da:	4313      	orrs	r3, r2
     5dc:	60a3      	str	r3, [r4, #8]
     5de:	e7d1      	b.n	584 <get_gyro_data+0x5c>
			rslt = BMI160_E_COM_FAIL;
     5e0:	2002      	movs	r0, #2
     5e2:	4240      	negs	r0, r0
     5e4:	e7ce      	b.n	584 <get_gyro_data+0x5c>
			rslt = BMI160_E_COM_FAIL;
     5e6:	2002      	movs	r0, #2
     5e8:	4240      	negs	r0, r0
     5ea:	e7cb      	b.n	584 <get_gyro_data+0x5c>
     5ec:	00001169 	.word	0x00001169
     5f0:	0000037f 	.word	0x0000037f

000005f4 <get_accel_gyro_data>:
 * if time is requested by user.
 *  Kindly refer the user guide(README.md) for more info.
 */
static int8_t get_accel_gyro_data(uint8_t len, struct bmi160_sensor_data *accel, struct bmi160_sensor_data *gyro,
					const struct bmi160_dev *dev)
{
     5f4:	b5f0      	push	{r4, r5, r6, r7, lr}
     5f6:	b085      	sub	sp, #20
     5f8:	0006      	movs	r6, r0
     5fa:	000d      	movs	r5, r1
     5fc:	0014      	movs	r4, r2
     5fe:	001f      	movs	r7, r3
	int8_t rslt;
	uint8_t idx = 0;
	uint8_t data_array[15] = {0};
     600:	220f      	movs	r2, #15
     602:	2100      	movs	r1, #0
     604:	4668      	mov	r0, sp
     606:	4b28      	ldr	r3, [pc, #160]	; (6a8 <get_accel_gyro_data+0xb4>)
     608:	4798      	blx	r3
	uint8_t msb;
	int16_t msblsb;

	/* read both accel and gyro sensor data
	 * along with time if requested */
	rslt = bmi160_get_regs(BMI160_GYRO_DATA_ADDR, data_array, 12 + len, dev);
     60a:	0032      	movs	r2, r6
     60c:	320c      	adds	r2, #12
     60e:	003b      	movs	r3, r7
     610:	4669      	mov	r1, sp
     612:	200c      	movs	r0, #12
     614:	4f25      	ldr	r7, [pc, #148]	; (6ac <get_accel_gyro_data+0xb8>)
     616:	47b8      	blx	r7
	if (rslt == BMI160_OK) {
     618:	2800      	cmp	r0, #0
     61a:	d142      	bne.n	6a2 <get_accel_gyro_data+0xae>
		/* Gyro Data */
		lsb = data_array[idx++];
		msb = data_array[idx++];
     61c:	466b      	mov	r3, sp
     61e:	785b      	ldrb	r3, [r3, #1]
		msblsb = (int16_t)((msb << 8) | lsb);
     620:	021b      	lsls	r3, r3, #8
     622:	b21b      	sxth	r3, r3
     624:	466a      	mov	r2, sp
     626:	7812      	ldrb	r2, [r2, #0]
     628:	4313      	orrs	r3, r2
		gyro->x = msblsb; /* gyro X axis data */
     62a:	8023      	strh	r3, [r4, #0]

		lsb = data_array[idx++];
		msb = data_array[idx++];
     62c:	466b      	mov	r3, sp
     62e:	78db      	ldrb	r3, [r3, #3]
		msblsb = (int16_t)((msb << 8) | lsb);
     630:	021b      	lsls	r3, r3, #8
     632:	b21b      	sxth	r3, r3
     634:	466a      	mov	r2, sp
     636:	7892      	ldrb	r2, [r2, #2]
     638:	4313      	orrs	r3, r2
		gyro->y = msblsb; /* gyro Y axis data */
     63a:	8063      	strh	r3, [r4, #2]

		lsb = data_array[idx++];
		msb = data_array[idx++];
     63c:	466b      	mov	r3, sp
     63e:	795b      	ldrb	r3, [r3, #5]
		msblsb = (int16_t)((msb << 8) | lsb);
     640:	021b      	lsls	r3, r3, #8
     642:	b21b      	sxth	r3, r3
     644:	466a      	mov	r2, sp
     646:	7912      	ldrb	r2, [r2, #4]
     648:	4313      	orrs	r3, r2
		gyro->z = msblsb; /* gyro Z axis data */
     64a:	80a3      	strh	r3, [r4, #4]

		/* Accel Data */
		lsb = data_array[idx++];
		msb = data_array[idx++];
     64c:	466b      	mov	r3, sp
     64e:	79db      	ldrb	r3, [r3, #7]
		msblsb = (int16_t)((msb << 8) | lsb);
     650:	021b      	lsls	r3, r3, #8
     652:	b21b      	sxth	r3, r3
     654:	466a      	mov	r2, sp
     656:	7992      	ldrb	r2, [r2, #6]
     658:	4313      	orrs	r3, r2
		accel->x = (int16_t)msblsb; /* accel X axis data */
     65a:	802b      	strh	r3, [r5, #0]

		lsb = data_array[idx++];
		msb = data_array[idx++];
     65c:	466b      	mov	r3, sp
     65e:	7a5b      	ldrb	r3, [r3, #9]
		msblsb = (int16_t)((msb << 8) | lsb);
     660:	021b      	lsls	r3, r3, #8
     662:	b21b      	sxth	r3, r3
     664:	466a      	mov	r2, sp
     666:	7a12      	ldrb	r2, [r2, #8]
     668:	4313      	orrs	r3, r2
		accel->y = (int16_t)msblsb; /* accel Y axis data */
     66a:	806b      	strh	r3, [r5, #2]

		lsb = data_array[idx++];
		msb = data_array[idx++];
     66c:	466b      	mov	r3, sp
     66e:	7adb      	ldrb	r3, [r3, #11]
		msblsb = (int16_t)((msb << 8) | lsb);
     670:	021b      	lsls	r3, r3, #8
     672:	b21b      	sxth	r3, r3
     674:	466a      	mov	r2, sp
     676:	7a92      	ldrb	r2, [r2, #10]
     678:	4313      	orrs	r3, r2
		accel->z = (int16_t)msblsb; /* accel Z axis data */
     67a:	80ab      	strh	r3, [r5, #4]

		if (len == 3) {
     67c:	2e03      	cmp	r6, #3
     67e:	d004      	beq.n	68a <get_accel_gyro_data+0x96>
			time_1 = (uint16_t)(data_array[idx++] << 8);
			time_2 = (uint32_t)(data_array[idx++] << 16);
			accel->sensortime = (uint32_t)(time_2 | time_1 | time_0);
			gyro->sensortime = (uint32_t)(time_2 | time_1 | time_0);
		} else {
			accel->sensortime = 0;
     680:	2300      	movs	r3, #0
     682:	60ab      	str	r3, [r5, #8]
			gyro->sensortime = 0;
     684:	60a3      	str	r3, [r4, #8]
	} else {
		rslt = BMI160_E_COM_FAIL;
	}

	return rslt;
}
     686:	b005      	add	sp, #20
     688:	bdf0      	pop	{r4, r5, r6, r7, pc}
			time_0 = data_array[idx++];
     68a:	466b      	mov	r3, sp
     68c:	7b1a      	ldrb	r2, [r3, #12]
			time_1 = (uint16_t)(data_array[idx++] << 8);
     68e:	7b5b      	ldrb	r3, [r3, #13]
     690:	021b      	lsls	r3, r3, #8
			time_2 = (uint32_t)(data_array[idx++] << 16);
     692:	4669      	mov	r1, sp
     694:	7b89      	ldrb	r1, [r1, #14]
     696:	0409      	lsls	r1, r1, #16
			accel->sensortime = (uint32_t)(time_2 | time_1 | time_0);
     698:	430b      	orrs	r3, r1
     69a:	4313      	orrs	r3, r2
     69c:	60ab      	str	r3, [r5, #8]
			gyro->sensortime = (uint32_t)(time_2 | time_1 | time_0);
     69e:	60a3      	str	r3, [r4, #8]
     6a0:	e7f1      	b.n	686 <get_accel_gyro_data+0x92>
		rslt = BMI160_E_COM_FAIL;
     6a2:	2002      	movs	r0, #2
     6a4:	4240      	negs	r0, r0
     6a6:	e7ee      	b.n	686 <get_accel_gyro_data+0x92>
     6a8:	00001169 	.word	0x00001169
     6ac:	0000037f 	.word	0x0000037f

000006b0 <bmi160_set_regs>:
{
     6b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     6b2:	46ce      	mov	lr, r9
     6b4:	4647      	mov	r7, r8
     6b6:	b580      	push	{r7, lr}
     6b8:	0006      	movs	r6, r0
     6ba:	4689      	mov	r9, r1
     6bc:	4690      	mov	r8, r2
     6be:	1e1f      	subs	r7, r3, #0
	if ((dev == NULL) || (dev->write == NULL)) {
     6c0:	d035      	beq.n	72e <bmi160_set_regs+0x7e>
     6c2:	6a1c      	ldr	r4, [r3, #32]
     6c4:	2c00      	cmp	r4, #0
     6c6:	d036      	beq.n	736 <bmi160_set_regs+0x86>
		if (dev->interface == BMI160_SPI_INTF)
     6c8:	789b      	ldrb	r3, [r3, #2]
     6ca:	2b01      	cmp	r3, #1
     6cc:	d009      	beq.n	6e2 <bmi160_set_regs+0x32>
		if ((dev->prev_accel_cfg.power == BMI160_ACCEL_NORMAL_MODE) ||
     6ce:	7a3b      	ldrb	r3, [r7, #8]
     6d0:	2b11      	cmp	r3, #17
     6d2:	d009      	beq.n	6e8 <bmi160_set_regs+0x38>
			(dev->prev_gyro_cfg.power == BMI160_GYRO_NORMAL_MODE)) {
     6d4:	7c3b      	ldrb	r3, [r7, #16]
		if ((dev->prev_accel_cfg.power == BMI160_ACCEL_NORMAL_MODE) ||
     6d6:	2b15      	cmp	r3, #21
     6d8:	d006      	beq.n	6e8 <bmi160_set_regs+0x38>
     6da:	2400      	movs	r4, #0
     6dc:	2300      	movs	r3, #0
     6de:	001d      	movs	r5, r3
     6e0:	e01b      	b.n	71a <bmi160_set_regs+0x6a>
			reg_addr = (reg_addr & BMI160_SPI_WR_MASK);
     6e2:	337e      	adds	r3, #126	; 0x7e
     6e4:	401e      	ands	r6, r3
     6e6:	e7f2      	b.n	6ce <bmi160_set_regs+0x1e>
			rslt = dev->write(dev->id, reg_addr, data, len);
     6e8:	7878      	ldrb	r0, [r7, #1]
     6ea:	4643      	mov	r3, r8
     6ec:	464a      	mov	r2, r9
     6ee:	0031      	movs	r1, r6
     6f0:	47a0      	blx	r4
     6f2:	0005      	movs	r5, r0
			dev->delay_ms(1);
     6f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     6f6:	2001      	movs	r0, #1
     6f8:	4798      	blx	r3
     6fa:	e011      	b.n	720 <bmi160_set_regs+0x70>
				rslt = dev->write(dev->id, reg_addr, &data[count], 1);
     6fc:	7878      	ldrb	r0, [r7, #1]
     6fe:	464b      	mov	r3, r9
     700:	191a      	adds	r2, r3, r4
     702:	2301      	movs	r3, #1
     704:	0031      	movs	r1, r6
     706:	6a3d      	ldr	r5, [r7, #32]
     708:	47a8      	blx	r5
     70a:	0005      	movs	r5, r0
				reg_addr++;
     70c:	3601      	adds	r6, #1
     70e:	b2f6      	uxtb	r6, r6
				dev->delay_ms(1);
     710:	2001      	movs	r0, #1
     712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     714:	4798      	blx	r3
			for (; count < len; count++) {
     716:	3401      	adds	r4, #1
     718:	b2e4      	uxtb	r4, r4
     71a:	b2a3      	uxth	r3, r4
     71c:	4543      	cmp	r3, r8
     71e:	d3ed      	bcc.n	6fc <bmi160_set_regs+0x4c>
		if (rslt != BMI160_OK)
     720:	2d00      	cmp	r5, #0
     722:	d10c      	bne.n	73e <bmi160_set_regs+0x8e>
}
     724:	0028      	movs	r0, r5
     726:	bc0c      	pop	{r2, r3}
     728:	4690      	mov	r8, r2
     72a:	4699      	mov	r9, r3
     72c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		rslt = BMI160_E_NULL_PTR;
     72e:	2301      	movs	r3, #1
     730:	425b      	negs	r3, r3
     732:	001d      	movs	r5, r3
     734:	e7f6      	b.n	724 <bmi160_set_regs+0x74>
     736:	2301      	movs	r3, #1
     738:	425b      	negs	r3, r3
     73a:	001d      	movs	r5, r3
     73c:	e7f2      	b.n	724 <bmi160_set_regs+0x74>
			rslt = BMI160_E_COM_FAIL;
     73e:	2302      	movs	r3, #2
     740:	425b      	negs	r3, r3
     742:	001d      	movs	r5, r3
     744:	e7ee      	b.n	724 <bmi160_set_regs+0x74>
	...

00000748 <set_accel_conf>:
{
     748:	b530      	push	{r4, r5, lr}
     74a:	b083      	sub	sp, #12
     74c:	0004      	movs	r4, r0
	uint8_t data[2]  = {0};
     74e:	a801      	add	r0, sp, #4
     750:	2300      	movs	r3, #0
     752:	8003      	strh	r3, [r0, #0]
	rslt = check_accel_config(data, dev);
     754:	0021      	movs	r1, r4
     756:	4b10      	ldr	r3, [pc, #64]	; (798 <set_accel_conf+0x50>)
     758:	4798      	blx	r3
	if (rslt == BMI160_OK) {
     75a:	2800      	cmp	r0, #0
     75c:	d001      	beq.n	762 <set_accel_conf+0x1a>
}
     75e:	b003      	add	sp, #12
     760:	bd30      	pop	{r4, r5, pc}
		rslt = bmi160_set_regs(BMI160_ACCEL_CONFIG_ADDR, &data[0], 1, dev);
     762:	0023      	movs	r3, r4
     764:	2201      	movs	r2, #1
     766:	a901      	add	r1, sp, #4
     768:	3040      	adds	r0, #64	; 0x40
     76a:	4d0c      	ldr	r5, [pc, #48]	; (79c <set_accel_conf+0x54>)
     76c:	47a8      	blx	r5
		if (rslt == BMI160_OK) {
     76e:	2800      	cmp	r0, #0
     770:	d1f5      	bne.n	75e <set_accel_conf+0x16>
			dev->prev_accel_cfg.odr = dev->accel_cfg.odr;
     772:	7963      	ldrb	r3, [r4, #5]
     774:	7263      	strb	r3, [r4, #9]
			dev->prev_accel_cfg.bw = dev->accel_cfg.bw;
     776:	79e3      	ldrb	r3, [r4, #7]
     778:	72e3      	strb	r3, [r4, #11]
			dev->delay_ms(BMI160_ONE_MS_DELAY);
     77a:	3001      	adds	r0, #1
     77c:	6a63      	ldr	r3, [r4, #36]	; 0x24
     77e:	4798      	blx	r3
			rslt = bmi160_set_regs(BMI160_ACCEL_RANGE_ADDR, &data[1], 1, dev);
     780:	0023      	movs	r3, r4
     782:	2201      	movs	r2, #1
     784:	4669      	mov	r1, sp
     786:	3105      	adds	r1, #5
     788:	2041      	movs	r0, #65	; 0x41
     78a:	4d04      	ldr	r5, [pc, #16]	; (79c <set_accel_conf+0x54>)
     78c:	47a8      	blx	r5
			if (rslt == BMI160_OK)
     78e:	2800      	cmp	r0, #0
     790:	d1e5      	bne.n	75e <set_accel_conf+0x16>
				dev->prev_accel_cfg.range = dev->accel_cfg.range;
     792:	79a3      	ldrb	r3, [r4, #6]
     794:	72a3      	strb	r3, [r4, #10]
     796:	e7e2      	b.n	75e <set_accel_conf+0x16>
     798:	000003c9 	.word	0x000003c9
     79c:	000006b1 	.word	0x000006b1

000007a0 <set_gyro_conf>:
{
     7a0:	b530      	push	{r4, r5, lr}
     7a2:	b083      	sub	sp, #12
     7a4:	0004      	movs	r4, r0
	uint8_t data[2] = {0};
     7a6:	a801      	add	r0, sp, #4
     7a8:	2300      	movs	r3, #0
     7aa:	8003      	strh	r3, [r0, #0]
	rslt = check_gyro_config(data, dev);
     7ac:	0021      	movs	r1, r4
     7ae:	4b10      	ldr	r3, [pc, #64]	; (7f0 <set_gyro_conf+0x50>)
     7b0:	4798      	blx	r3
	if (rslt == BMI160_OK) {
     7b2:	2800      	cmp	r0, #0
     7b4:	d001      	beq.n	7ba <set_gyro_conf+0x1a>
}
     7b6:	b003      	add	sp, #12
     7b8:	bd30      	pop	{r4, r5, pc}
		rslt = bmi160_set_regs(BMI160_GYRO_CONFIG_ADDR, &data[0], 1, dev);
     7ba:	0023      	movs	r3, r4
     7bc:	2201      	movs	r2, #1
     7be:	a901      	add	r1, sp, #4
     7c0:	3042      	adds	r0, #66	; 0x42
     7c2:	4d0c      	ldr	r5, [pc, #48]	; (7f4 <set_gyro_conf+0x54>)
     7c4:	47a8      	blx	r5
		if (rslt == BMI160_OK) {
     7c6:	2800      	cmp	r0, #0
     7c8:	d1f5      	bne.n	7b6 <set_gyro_conf+0x16>
			dev->prev_gyro_cfg.odr = dev->gyro_cfg.odr;
     7ca:	7b63      	ldrb	r3, [r4, #13]
     7cc:	7463      	strb	r3, [r4, #17]
			dev->prev_gyro_cfg.bw = dev->gyro_cfg.bw;
     7ce:	7be3      	ldrb	r3, [r4, #15]
     7d0:	74e3      	strb	r3, [r4, #19]
			dev->delay_ms(BMI160_ONE_MS_DELAY);
     7d2:	3001      	adds	r0, #1
     7d4:	6a63      	ldr	r3, [r4, #36]	; 0x24
     7d6:	4798      	blx	r3
			rslt = bmi160_set_regs(BMI160_GYRO_RANGE_ADDR, &data[1], 1, dev);
     7d8:	0023      	movs	r3, r4
     7da:	2201      	movs	r2, #1
     7dc:	4669      	mov	r1, sp
     7de:	3105      	adds	r1, #5
     7e0:	2043      	movs	r0, #67	; 0x43
     7e2:	4d04      	ldr	r5, [pc, #16]	; (7f4 <set_gyro_conf+0x54>)
     7e4:	47a8      	blx	r5
			if (rslt == BMI160_OK)
     7e6:	2800      	cmp	r0, #0
     7e8:	d1e5      	bne.n	7b6 <set_gyro_conf+0x16>
				dev->prev_gyro_cfg.range = dev->gyro_cfg.range;
     7ea:	7ba3      	ldrb	r3, [r4, #14]
     7ec:	74a3      	strb	r3, [r4, #18]
     7ee:	e7e2      	b.n	7b6 <set_gyro_conf+0x16>
     7f0:	00000415 	.word	0x00000415
     7f4:	000006b1 	.word	0x000006b1

000007f8 <process_under_sampling>:
{
     7f8:	b570      	push	{r4, r5, r6, lr}
     7fa:	b082      	sub	sp, #8
     7fc:	0005      	movs	r5, r0
     7fe:	000c      	movs	r4, r1
	uint8_t pre_filter = 0;
     800:	2200      	movs	r2, #0
     802:	466b      	mov	r3, sp
     804:	71da      	strb	r2, [r3, #7]
	rslt = bmi160_get_regs(BMI160_ACCEL_CONFIG_ADDR, data, 1, dev);
     806:	000b      	movs	r3, r1
     808:	3201      	adds	r2, #1
     80a:	0001      	movs	r1, r0
     80c:	2040      	movs	r0, #64	; 0x40
     80e:	4e16      	ldr	r6, [pc, #88]	; (868 <process_under_sampling+0x70>)
     810:	47b0      	blx	r6
	if (rslt == BMI160_OK) {
     812:	2800      	cmp	r0, #0
     814:	d106      	bne.n	824 <process_under_sampling+0x2c>
		if (dev->accel_cfg.power == BMI160_ACCEL_LOWPOWER_MODE) {
     816:	7923      	ldrb	r3, [r4, #4]
     818:	2b12      	cmp	r3, #18
     81a:	d005      	beq.n	828 <process_under_sampling+0x30>
			if (*data & BMI160_ACCEL_UNDERSAMPLING_MASK) {
     81c:	782b      	ldrb	r3, [r5, #0]
     81e:	b25a      	sxtb	r2, r3
     820:	2a00      	cmp	r2, #0
     822:	db17      	blt.n	854 <process_under_sampling+0x5c>
}
     824:	b002      	add	sp, #8
     826:	bd70      	pop	{r4, r5, r6, pc}
			temp = *data & ~BMI160_ACCEL_UNDERSAMPLING_MASK;
     828:	782a      	ldrb	r2, [r5, #0]
     82a:	336d      	adds	r3, #109	; 0x6d
     82c:	401a      	ands	r2, r3
			*data = temp | ((1 << 7) & BMI160_ACCEL_UNDERSAMPLING_MASK);
     82e:	3bff      	subs	r3, #255	; 0xff
     830:	4313      	orrs	r3, r2
     832:	702b      	strb	r3, [r5, #0]
			rslt = bmi160_set_regs(BMI160_ACCEL_CONFIG_ADDR, data, 1, dev);
     834:	0023      	movs	r3, r4
     836:	2201      	movs	r2, #1
     838:	0029      	movs	r1, r5
     83a:	3040      	adds	r0, #64	; 0x40
     83c:	4d0b      	ldr	r5, [pc, #44]	; (86c <process_under_sampling+0x74>)
     83e:	47a8      	blx	r5
			if (rslt == BMI160_OK)
     840:	2800      	cmp	r0, #0
     842:	d1ef      	bne.n	824 <process_under_sampling+0x2c>
				rslt = bmi160_set_regs(BMI160_INT_DATA_0_ADDR, &pre_filter, 2, dev);
     844:	0023      	movs	r3, r4
     846:	2202      	movs	r2, #2
     848:	4669      	mov	r1, sp
     84a:	3107      	adds	r1, #7
     84c:	3058      	adds	r0, #88	; 0x58
     84e:	4c07      	ldr	r4, [pc, #28]	; (86c <process_under_sampling+0x74>)
     850:	47a0      	blx	r4
     852:	e7e7      	b.n	824 <process_under_sampling+0x2c>
				temp = *data & ~BMI160_ACCEL_UNDERSAMPLING_MASK;
     854:	227f      	movs	r2, #127	; 0x7f
     856:	4013      	ands	r3, r2
				*data = temp;
     858:	702b      	strb	r3, [r5, #0]
				rslt = bmi160_set_regs(BMI160_ACCEL_CONFIG_ADDR, data, 1, dev);
     85a:	0023      	movs	r3, r4
     85c:	3a7e      	subs	r2, #126	; 0x7e
     85e:	0029      	movs	r1, r5
     860:	2040      	movs	r0, #64	; 0x40
     862:	4c02      	ldr	r4, [pc, #8]	; (86c <process_under_sampling+0x74>)
     864:	47a0      	blx	r4
     866:	e7dd      	b.n	824 <process_under_sampling+0x2c>
     868:	0000037f 	.word	0x0000037f
     86c:	000006b1 	.word	0x000006b1

00000870 <set_accel_pwr>:
{
     870:	b530      	push	{r4, r5, lr}
     872:	b083      	sub	sp, #12
     874:	0004      	movs	r4, r0
	uint8_t data = 0;
     876:	2200      	movs	r2, #0
     878:	466b      	mov	r3, sp
     87a:	71da      	strb	r2, [r3, #7]
	if ((dev->accel_cfg.power >= BMI160_ACCEL_SUSPEND_MODE) &&
     87c:	7902      	ldrb	r2, [r0, #4]
     87e:	0013      	movs	r3, r2
     880:	3b10      	subs	r3, #16
     882:	b2db      	uxtb	r3, r3
     884:	2b02      	cmp	r3, #2
     886:	d81d      	bhi.n	8c4 <set_accel_pwr+0x54>
		if (dev->accel_cfg.power != dev->prev_accel_cfg.power) {
     888:	7a03      	ldrb	r3, [r0, #8]
     88a:	429a      	cmp	r2, r3
     88c:	d01d      	beq.n	8ca <set_accel_pwr+0x5a>
			rslt = process_under_sampling(&data, dev);
     88e:	0001      	movs	r1, r0
     890:	466b      	mov	r3, sp
     892:	1dd8      	adds	r0, r3, #7
     894:	4b0e      	ldr	r3, [pc, #56]	; (8d0 <set_accel_pwr+0x60>)
     896:	4798      	blx	r3
     898:	1e05      	subs	r5, r0, #0
			if (rslt == BMI160_OK) {
     89a:	d002      	beq.n	8a2 <set_accel_pwr+0x32>
}
     89c:	0028      	movs	r0, r5
     89e:	b003      	add	sp, #12
     8a0:	bd30      	pop	{r4, r5, pc}
				rslt = bmi160_set_regs(BMI160_COMMAND_REG_ADDR, &dev->accel_cfg.power, 1, dev);
     8a2:	1d21      	adds	r1, r4, #4
     8a4:	0023      	movs	r3, r4
     8a6:	2201      	movs	r2, #1
     8a8:	207e      	movs	r0, #126	; 0x7e
     8aa:	4d0a      	ldr	r5, [pc, #40]	; (8d4 <set_accel_pwr+0x64>)
     8ac:	47a8      	blx	r5
     8ae:	0005      	movs	r5, r0
				if (dev->prev_accel_cfg.power == BMI160_ACCEL_SUSPEND_MODE)
     8b0:	7a23      	ldrb	r3, [r4, #8]
     8b2:	2b10      	cmp	r3, #16
     8b4:	d002      	beq.n	8bc <set_accel_pwr+0x4c>
				dev->prev_accel_cfg.power = dev->accel_cfg.power;
     8b6:	7923      	ldrb	r3, [r4, #4]
     8b8:	7223      	strb	r3, [r4, #8]
     8ba:	e7ef      	b.n	89c <set_accel_pwr+0x2c>
					dev->delay_ms(BMI160_ACCEL_DELAY_MS);
     8bc:	2005      	movs	r0, #5
     8be:	6a63      	ldr	r3, [r4, #36]	; 0x24
     8c0:	4798      	blx	r3
     8c2:	e7f8      	b.n	8b6 <set_accel_pwr+0x46>
		rslt = BMI160_E_OUT_OF_RANGE;
     8c4:	2504      	movs	r5, #4
     8c6:	426d      	negs	r5, r5
     8c8:	e7e8      	b.n	89c <set_accel_pwr+0x2c>
	int8_t rslt = 0;
     8ca:	2500      	movs	r5, #0
     8cc:	e7e6      	b.n	89c <set_accel_pwr+0x2c>
     8ce:	46c0      	nop			; (mov r8, r8)
     8d0:	000007f9 	.word	0x000007f9
     8d4:	000006b1 	.word	0x000006b1

000008d8 <set_gyro_pwr>:
{
     8d8:	b570      	push	{r4, r5, r6, lr}
     8da:	0004      	movs	r4, r0
	if ((dev->gyro_cfg.power == BMI160_GYRO_SUSPEND_MODE) || (dev->gyro_cfg.power == BMI160_GYRO_NORMAL_MODE)
     8dc:	7b02      	ldrb	r2, [r0, #12]
     8de:	0013      	movs	r3, r2
     8e0:	3b14      	subs	r3, #20
     8e2:	b2db      	uxtb	r3, r3
     8e4:	2b01      	cmp	r3, #1
     8e6:	d901      	bls.n	8ec <set_gyro_pwr+0x14>
		|| (dev->gyro_cfg.power == BMI160_GYRO_FASTSTARTUP_MODE)) {
     8e8:	2a17      	cmp	r2, #23
     8ea:	d11e      	bne.n	92a <set_gyro_pwr+0x52>
		if (dev->gyro_cfg.power != dev->prev_gyro_cfg.power) {
     8ec:	7c23      	ldrb	r3, [r4, #16]
     8ee:	429a      	cmp	r2, r3
     8f0:	d01e      	beq.n	930 <set_gyro_pwr+0x58>
			rslt = bmi160_set_regs(BMI160_COMMAND_REG_ADDR, &dev->gyro_cfg.power, 1, dev);
     8f2:	0021      	movs	r1, r4
     8f4:	310c      	adds	r1, #12
     8f6:	0023      	movs	r3, r4
     8f8:	2201      	movs	r2, #1
     8fa:	207e      	movs	r0, #126	; 0x7e
     8fc:	4d0d      	ldr	r5, [pc, #52]	; (934 <set_gyro_pwr+0x5c>)
     8fe:	47a8      	blx	r5
     900:	0005      	movs	r5, r0
			if (dev->prev_gyro_cfg.power ==
     902:	7c23      	ldrb	r3, [r4, #16]
     904:	2b14      	cmp	r3, #20
     906:	d005      	beq.n	914 <set_gyro_pwr+0x3c>
			} else if ((dev->prev_gyro_cfg.power == BMI160_GYRO_FASTSTARTUP_MODE)
     908:	2b17      	cmp	r3, #23
     90a:	d007      	beq.n	91c <set_gyro_pwr+0x44>
			dev->prev_gyro_cfg.power = dev->gyro_cfg.power;
     90c:	7b23      	ldrb	r3, [r4, #12]
     90e:	7423      	strb	r3, [r4, #16]
}
     910:	0028      	movs	r0, r5
     912:	bd70      	pop	{r4, r5, r6, pc}
				dev->delay_ms(BMI160_GYRO_DELAY_MS);
     914:	2051      	movs	r0, #81	; 0x51
     916:	6a63      	ldr	r3, [r4, #36]	; 0x24
     918:	4798      	blx	r3
     91a:	e7f7      	b.n	90c <set_gyro_pwr+0x34>
				&& (dev->gyro_cfg.power == BMI160_GYRO_NORMAL_MODE)) {
     91c:	7b23      	ldrb	r3, [r4, #12]
     91e:	2b15      	cmp	r3, #21
     920:	d1f4      	bne.n	90c <set_gyro_pwr+0x34>
				dev->delay_ms(10);
     922:	200a      	movs	r0, #10
     924:	6a63      	ldr	r3, [r4, #36]	; 0x24
     926:	4798      	blx	r3
     928:	e7f0      	b.n	90c <set_gyro_pwr+0x34>
		rslt = BMI160_E_OUT_OF_RANGE;
     92a:	2504      	movs	r5, #4
     92c:	426d      	negs	r5, r5
     92e:	e7ef      	b.n	910 <set_gyro_pwr+0x38>
	int8_t rslt = 0;
     930:	2500      	movs	r5, #0
     932:	e7ed      	b.n	910 <set_gyro_pwr+0x38>
     934:	000006b1 	.word	0x000006b1

00000938 <bmi160_soft_reset>:
{
     938:	b530      	push	{r4, r5, lr}
     93a:	b083      	sub	sp, #12
     93c:	0005      	movs	r5, r0
	uint8_t data = BMI160_SOFT_RESET_CMD;
     93e:	22b6      	movs	r2, #182	; 0xb6
     940:	466b      	mov	r3, sp
     942:	71da      	strb	r2, [r3, #7]
	if ((dev == NULL) || (dev->delay_ms == NULL)) {
     944:	2800      	cmp	r0, #0
     946:	d024      	beq.n	992 <bmi160_soft_reset+0x5a>
     948:	6a43      	ldr	r3, [r0, #36]	; 0x24
     94a:	2b00      	cmp	r3, #0
     94c:	d024      	beq.n	998 <bmi160_soft_reset+0x60>
		rslt = bmi160_set_regs(BMI160_COMMAND_REG_ADDR, &data, 1, dev);
     94e:	0003      	movs	r3, r0
     950:	3ab5      	subs	r2, #181	; 0xb5
     952:	4669      	mov	r1, sp
     954:	3107      	adds	r1, #7
     956:	207e      	movs	r0, #126	; 0x7e
     958:	4c11      	ldr	r4, [pc, #68]	; (9a0 <bmi160_soft_reset+0x68>)
     95a:	47a0      	blx	r4
     95c:	0004      	movs	r4, r0
		dev->delay_ms(BMI160_SOFT_RESET_DELAY_MS);
     95e:	200f      	movs	r0, #15
     960:	6a6b      	ldr	r3, [r5, #36]	; 0x24
     962:	4798      	blx	r3
		if ((rslt == BMI160_OK) && (dev->interface == BMI160_SPI_INTF)) {
     964:	2c00      	cmp	r4, #0
     966:	d102      	bne.n	96e <bmi160_soft_reset+0x36>
     968:	78ab      	ldrb	r3, [r5, #2]
     96a:	2b01      	cmp	r3, #1
     96c:	d004      	beq.n	978 <bmi160_soft_reset+0x40>
		if (rslt == BMI160_OK) {
     96e:	2c00      	cmp	r4, #0
     970:	d00b      	beq.n	98a <bmi160_soft_reset+0x52>
}
     972:	0020      	movs	r0, r4
     974:	b003      	add	sp, #12
     976:	bd30      	pop	{r4, r5, pc}
			rslt = bmi160_get_regs(BMI160_SPI_COMM_TEST_ADDR, &data, 1, dev);
     978:	002b      	movs	r3, r5
     97a:	2201      	movs	r2, #1
     97c:	4669      	mov	r1, sp
     97e:	3107      	adds	r1, #7
     980:	207f      	movs	r0, #127	; 0x7f
     982:	4c08      	ldr	r4, [pc, #32]	; (9a4 <bmi160_soft_reset+0x6c>)
     984:	47a0      	blx	r4
     986:	0004      	movs	r4, r0
     988:	e7f1      	b.n	96e <bmi160_soft_reset+0x36>
			default_param_settg(dev);
     98a:	0028      	movs	r0, r5
     98c:	4b06      	ldr	r3, [pc, #24]	; (9a8 <bmi160_soft_reset+0x70>)
     98e:	4798      	blx	r3
     990:	e7ef      	b.n	972 <bmi160_soft_reset+0x3a>
		rslt = BMI160_E_NULL_PTR;
     992:	2401      	movs	r4, #1
     994:	4264      	negs	r4, r4
     996:	e7ec      	b.n	972 <bmi160_soft_reset+0x3a>
     998:	2401      	movs	r4, #1
     99a:	4264      	negs	r4, r4
     99c:	e7e9      	b.n	972 <bmi160_soft_reset+0x3a>
     99e:	46c0      	nop			; (mov r8, r8)
     9a0:	000006b1 	.word	0x000006b1
     9a4:	0000037f 	.word	0x0000037f
     9a8:	0000026f 	.word	0x0000026f

000009ac <bmi160_init>:
{
     9ac:	b530      	push	{r4, r5, lr}
     9ae:	b083      	sub	sp, #12
     9b0:	0004      	movs	r4, r0
	rslt = null_ptr_check(dev);
     9b2:	4b16      	ldr	r3, [pc, #88]	; (a0c <bmi160_init+0x60>)
     9b4:	4798      	blx	r3
	if ((rslt == BMI160_OK) && (dev->interface == BMI160_SPI_INTF))
     9b6:	2800      	cmp	r0, #0
     9b8:	d102      	bne.n	9c0 <bmi160_init+0x14>
     9ba:	78a3      	ldrb	r3, [r4, #2]
     9bc:	2b01      	cmp	r3, #1
     9be:	d003      	beq.n	9c8 <bmi160_init+0x1c>
	if (rslt == BMI160_OK) {
     9c0:	2800      	cmp	r0, #0
     9c2:	d009      	beq.n	9d8 <bmi160_init+0x2c>
}
     9c4:	b003      	add	sp, #12
     9c6:	bd30      	pop	{r4, r5, pc}
		rslt = bmi160_get_regs(BMI160_SPI_COMM_TEST_ADDR, &data, 1, dev);
     9c8:	0023      	movs	r3, r4
     9ca:	2201      	movs	r2, #1
     9cc:	4669      	mov	r1, sp
     9ce:	3107      	adds	r1, #7
     9d0:	307f      	adds	r0, #127	; 0x7f
     9d2:	4d0f      	ldr	r5, [pc, #60]	; (a10 <bmi160_init+0x64>)
     9d4:	47a8      	blx	r5
     9d6:	e7f3      	b.n	9c0 <bmi160_init+0x14>
		rslt = bmi160_get_regs(BMI160_CHIP_ID_ADDR, &chip_id, 1, dev);
     9d8:	0023      	movs	r3, r4
     9da:	2201      	movs	r2, #1
     9dc:	4669      	mov	r1, sp
     9de:	3106      	adds	r1, #6
     9e0:	4d0b      	ldr	r5, [pc, #44]	; (a10 <bmi160_init+0x64>)
     9e2:	47a8      	blx	r5
		if ((rslt == BMI160_OK) && (chip_id == BMI160_CHIP_ID)) {
     9e4:	2800      	cmp	r0, #0
     9e6:	d10b      	bne.n	a00 <bmi160_init+0x54>
     9e8:	466b      	mov	r3, sp
     9ea:	3306      	adds	r3, #6
     9ec:	781b      	ldrb	r3, [r3, #0]
     9ee:	2bd1      	cmp	r3, #209	; 0xd1
     9f0:	d109      	bne.n	a06 <bmi160_init+0x5a>
			dev->chip_id = chip_id;
     9f2:	7023      	strb	r3, [r4, #0]
			dev->any_sig_sel = BMI160_BOTH_ANY_SIG_MOTION_DISABLED;
     9f4:	332e      	adds	r3, #46	; 0x2e
     9f6:	70e3      	strb	r3, [r4, #3]
			rslt = bmi160_soft_reset(dev);
     9f8:	0020      	movs	r0, r4
     9fa:	4b06      	ldr	r3, [pc, #24]	; (a14 <bmi160_init+0x68>)
     9fc:	4798      	blx	r3
     9fe:	e7e1      	b.n	9c4 <bmi160_init+0x18>
			rslt = BMI160_E_DEV_NOT_FOUND;
     a00:	2003      	movs	r0, #3
     a02:	4240      	negs	r0, r0
     a04:	e7de      	b.n	9c4 <bmi160_init+0x18>
     a06:	2003      	movs	r0, #3
     a08:	4240      	negs	r0, r0
     a0a:	e7db      	b.n	9c4 <bmi160_init+0x18>
     a0c:	0000023d 	.word	0x0000023d
     a10:	0000037f 	.word	0x0000037f
     a14:	00000939 	.word	0x00000939

00000a18 <bmi160_set_power_mode>:
{
     a18:	b510      	push	{r4, lr}
     a1a:	1e04      	subs	r4, r0, #0
	if ((dev == NULL) || (dev->delay_ms == NULL)) {
     a1c:	d00b      	beq.n	a36 <bmi160_set_power_mode+0x1e>
     a1e:	6a43      	ldr	r3, [r0, #36]	; 0x24
     a20:	2b00      	cmp	r3, #0
     a22:	d00b      	beq.n	a3c <bmi160_set_power_mode+0x24>
		rslt = set_accel_pwr(dev);
     a24:	4b07      	ldr	r3, [pc, #28]	; (a44 <bmi160_set_power_mode+0x2c>)
     a26:	4798      	blx	r3
		if (rslt == BMI160_OK)
     a28:	2800      	cmp	r0, #0
     a2a:	d000      	beq.n	a2e <bmi160_set_power_mode+0x16>
}
     a2c:	bd10      	pop	{r4, pc}
			rslt = set_gyro_pwr(dev);
     a2e:	0020      	movs	r0, r4
     a30:	4b05      	ldr	r3, [pc, #20]	; (a48 <bmi160_set_power_mode+0x30>)
     a32:	4798      	blx	r3
     a34:	e7fa      	b.n	a2c <bmi160_set_power_mode+0x14>
		rslt = BMI160_E_NULL_PTR;
     a36:	2001      	movs	r0, #1
     a38:	4240      	negs	r0, r0
     a3a:	e7f7      	b.n	a2c <bmi160_set_power_mode+0x14>
     a3c:	2001      	movs	r0, #1
     a3e:	4240      	negs	r0, r0
     a40:	e7f4      	b.n	a2c <bmi160_set_power_mode+0x14>
     a42:	46c0      	nop			; (mov r8, r8)
     a44:	00000871 	.word	0x00000871
     a48:	000008d9 	.word	0x000008d9

00000a4c <bmi160_set_sens_conf>:
{
     a4c:	b510      	push	{r4, lr}
     a4e:	1e04      	subs	r4, r0, #0
	if ((dev == NULL) || (dev->delay_ms == NULL)) {
     a50:	d015      	beq.n	a7e <bmi160_set_sens_conf+0x32>
     a52:	6a43      	ldr	r3, [r0, #36]	; 0x24
     a54:	2b00      	cmp	r3, #0
     a56:	d015      	beq.n	a84 <bmi160_set_sens_conf+0x38>
		rslt = set_accel_conf(dev);
     a58:	4b0c      	ldr	r3, [pc, #48]	; (a8c <bmi160_set_sens_conf+0x40>)
     a5a:	4798      	blx	r3
		if (rslt == BMI160_OK) {
     a5c:	2800      	cmp	r0, #0
     a5e:	d000      	beq.n	a62 <bmi160_set_sens_conf+0x16>
}
     a60:	bd10      	pop	{r4, pc}
			rslt = set_gyro_conf(dev);
     a62:	0020      	movs	r0, r4
     a64:	4b0a      	ldr	r3, [pc, #40]	; (a90 <bmi160_set_sens_conf+0x44>)
     a66:	4798      	blx	r3
			if (rslt == BMI160_OK) {
     a68:	2800      	cmp	r0, #0
     a6a:	d1f9      	bne.n	a60 <bmi160_set_sens_conf+0x14>
				rslt = bmi160_set_power_mode(dev);
     a6c:	0020      	movs	r0, r4
     a6e:	4b09      	ldr	r3, [pc, #36]	; (a94 <bmi160_set_sens_conf+0x48>)
     a70:	4798      	blx	r3
				if (rslt == BMI160_OK)
     a72:	2800      	cmp	r0, #0
     a74:	d1f4      	bne.n	a60 <bmi160_set_sens_conf+0x14>
					rslt = check_invalid_settg(dev);
     a76:	0020      	movs	r0, r4
     a78:	4b07      	ldr	r3, [pc, #28]	; (a98 <bmi160_set_sens_conf+0x4c>)
     a7a:	4798      	blx	r3
     a7c:	e7f0      	b.n	a60 <bmi160_set_sens_conf+0x14>
		rslt = BMI160_E_NULL_PTR;
     a7e:	2001      	movs	r0, #1
     a80:	4240      	negs	r0, r0
     a82:	e7ed      	b.n	a60 <bmi160_set_sens_conf+0x14>
     a84:	2001      	movs	r0, #1
     a86:	4240      	negs	r0, r0
     a88:	e7ea      	b.n	a60 <bmi160_set_sens_conf+0x14>
     a8a:	46c0      	nop			; (mov r8, r8)
     a8c:	00000749 	.word	0x00000749
     a90:	000007a1 	.word	0x000007a1
     a94:	00000a19 	.word	0x00000a19
     a98:	00000461 	.word	0x00000461

00000a9c <bmi160_get_sensor_data>:
{
     a9c:	b570      	push	{r4, r5, r6, lr}
     a9e:	0016      	movs	r6, r2
	sen_sel = select_sensor & BMI160_SEN_SEL_MASK;
     aa0:	2407      	movs	r4, #7
     aa2:	4004      	ands	r4, r0
	time_sel = ((sen_sel & BMI160_TIME_SEL) >> 2);
     aa4:	08a4      	lsrs	r4, r4, #2
	sen_sel = sen_sel & (BMI160_ACCEL_SEL | BMI160_GYRO_SEL);
     aa6:	2503      	movs	r5, #3
     aa8:	4005      	ands	r5, r0
	if (time_sel == 1)
     aaa:	2c00      	cmp	r4, #0
     aac:	d10b      	bne.n	ac6 <bmi160_get_sensor_data+0x2a>
	uint8_t len = 0;
     aae:	2000      	movs	r0, #0
	if (dev != NULL) {
     ab0:	2b00      	cmp	r3, #0
     ab2:	d01f      	beq.n	af4 <bmi160_get_sensor_data+0x58>
		switch (sen_sel) {
     ab4:	2d02      	cmp	r5, #2
     ab6:	d00e      	beq.n	ad6 <bmi160_get_sensor_data+0x3a>
     ab8:	2d03      	cmp	r5, #3
     aba:	d013      	beq.n	ae4 <bmi160_get_sensor_data+0x48>
     abc:	2d01      	cmp	r5, #1
     abe:	d004      	beq.n	aca <bmi160_get_sensor_data+0x2e>
			rslt = BMI160_E_INVALID_INPUT;
     ac0:	2005      	movs	r0, #5
     ac2:	4240      	negs	r0, r0
}
     ac4:	bd70      	pop	{r4, r5, r6, pc}
		len = 3;
     ac6:	2003      	movs	r0, #3
     ac8:	e7f2      	b.n	ab0 <bmi160_get_sensor_data+0x14>
			if (accel == NULL)
     aca:	2900      	cmp	r1, #0
     acc:	d015      	beq.n	afa <bmi160_get_sensor_data+0x5e>
				rslt = get_accel_data(len, accel, dev);
     ace:	001a      	movs	r2, r3
     ad0:	4b10      	ldr	r3, [pc, #64]	; (b14 <bmi160_get_sensor_data+0x78>)
     ad2:	4798      	blx	r3
     ad4:	e7f6      	b.n	ac4 <bmi160_get_sensor_data+0x28>
			if (gyro == NULL)
     ad6:	2e00      	cmp	r6, #0
     ad8:	d012      	beq.n	b00 <bmi160_get_sensor_data+0x64>
				rslt = get_gyro_data(len, gyro, dev);
     ada:	001a      	movs	r2, r3
     adc:	0031      	movs	r1, r6
     ade:	4b0e      	ldr	r3, [pc, #56]	; (b18 <bmi160_get_sensor_data+0x7c>)
     ae0:	4798      	blx	r3
     ae2:	e7ef      	b.n	ac4 <bmi160_get_sensor_data+0x28>
			if ((gyro == NULL) || (accel == NULL))
     ae4:	2e00      	cmp	r6, #0
     ae6:	d00e      	beq.n	b06 <bmi160_get_sensor_data+0x6a>
     ae8:	2900      	cmp	r1, #0
     aea:	d00f      	beq.n	b0c <bmi160_get_sensor_data+0x70>
				rslt = get_accel_gyro_data(len, accel, gyro, dev);
     aec:	0032      	movs	r2, r6
     aee:	4c0b      	ldr	r4, [pc, #44]	; (b1c <bmi160_get_sensor_data+0x80>)
     af0:	47a0      	blx	r4
     af2:	e7e7      	b.n	ac4 <bmi160_get_sensor_data+0x28>
		rslt = BMI160_E_NULL_PTR;
     af4:	2001      	movs	r0, #1
     af6:	4240      	negs	r0, r0
     af8:	e7e4      	b.n	ac4 <bmi160_get_sensor_data+0x28>
				rslt = BMI160_E_NULL_PTR;
     afa:	2001      	movs	r0, #1
     afc:	4240      	negs	r0, r0
     afe:	e7e1      	b.n	ac4 <bmi160_get_sensor_data+0x28>
				rslt = BMI160_E_NULL_PTR;
     b00:	2001      	movs	r0, #1
     b02:	4240      	negs	r0, r0
     b04:	e7de      	b.n	ac4 <bmi160_get_sensor_data+0x28>
				rslt = BMI160_E_NULL_PTR;
     b06:	2001      	movs	r0, #1
     b08:	4240      	negs	r0, r0
     b0a:	e7db      	b.n	ac4 <bmi160_get_sensor_data+0x28>
     b0c:	2001      	movs	r0, #1
     b0e:	4240      	negs	r0, r0
     b10:	e7d8      	b.n	ac4 <bmi160_get_sensor_data+0x28>
     b12:	46c0      	nop			; (mov r8, r8)
     b14:	000004b1 	.word	0x000004b1
     b18:	00000529 	.word	0x00000529
     b1c:	000005f5 	.word	0x000005f5

00000b20 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     b20:	e7fe      	b.n	b20 <Dummy_Handler>
	...

00000b24 <Reset_Handler>:
{
     b24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
     b26:	4a23      	ldr	r2, [pc, #140]	; (bb4 <Reset_Handler+0x90>)
     b28:	4b23      	ldr	r3, [pc, #140]	; (bb8 <Reset_Handler+0x94>)
     b2a:	429a      	cmp	r2, r3
     b2c:	d009      	beq.n	b42 <Reset_Handler+0x1e>
     b2e:	4b22      	ldr	r3, [pc, #136]	; (bb8 <Reset_Handler+0x94>)
     b30:	4a20      	ldr	r2, [pc, #128]	; (bb4 <Reset_Handler+0x90>)
     b32:	e003      	b.n	b3c <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
     b34:	6811      	ldr	r1, [r2, #0]
     b36:	6019      	str	r1, [r3, #0]
     b38:	3304      	adds	r3, #4
     b3a:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
     b3c:	491f      	ldr	r1, [pc, #124]	; (bbc <Reset_Handler+0x98>)
     b3e:	428b      	cmp	r3, r1
     b40:	d3f8      	bcc.n	b34 <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
     b42:	4b1f      	ldr	r3, [pc, #124]	; (bc0 <Reset_Handler+0x9c>)
     b44:	e002      	b.n	b4c <Reset_Handler+0x28>
                *pDest++ = 0;
     b46:	2200      	movs	r2, #0
     b48:	601a      	str	r2, [r3, #0]
     b4a:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
     b4c:	4a1d      	ldr	r2, [pc, #116]	; (bc4 <Reset_Handler+0xa0>)
     b4e:	4293      	cmp	r3, r2
     b50:	d3f9      	bcc.n	b46 <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     b52:	4a1d      	ldr	r2, [pc, #116]	; (bc8 <Reset_Handler+0xa4>)
     b54:	21ff      	movs	r1, #255	; 0xff
     b56:	4b1d      	ldr	r3, [pc, #116]	; (bcc <Reset_Handler+0xa8>)
     b58:	438b      	bics	r3, r1
     b5a:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
     b5c:	39fd      	subs	r1, #253	; 0xfd
     b5e:	2390      	movs	r3, #144	; 0x90
     b60:	005b      	lsls	r3, r3, #1
     b62:	4a1b      	ldr	r2, [pc, #108]	; (bd0 <Reset_Handler+0xac>)
     b64:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
     b66:	4a1b      	ldr	r2, [pc, #108]	; (bd4 <Reset_Handler+0xb0>)
     b68:	78d3      	ldrb	r3, [r2, #3]
     b6a:	2503      	movs	r5, #3
     b6c:	43ab      	bics	r3, r5
     b6e:	2402      	movs	r4, #2
     b70:	4323      	orrs	r3, r4
     b72:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
     b74:	78d3      	ldrb	r3, [r2, #3]
     b76:	270c      	movs	r7, #12
     b78:	43bb      	bics	r3, r7
     b7a:	2608      	movs	r6, #8
     b7c:	4333      	orrs	r3, r6
     b7e:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
     b80:	4b15      	ldr	r3, [pc, #84]	; (bd8 <Reset_Handler+0xb4>)
     b82:	7b98      	ldrb	r0, [r3, #14]
     b84:	2230      	movs	r2, #48	; 0x30
     b86:	4390      	bics	r0, r2
     b88:	2220      	movs	r2, #32
     b8a:	4310      	orrs	r0, r2
     b8c:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
     b8e:	7b99      	ldrb	r1, [r3, #14]
     b90:	43b9      	bics	r1, r7
     b92:	4331      	orrs	r1, r6
     b94:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
     b96:	7b9a      	ldrb	r2, [r3, #14]
     b98:	43aa      	bics	r2, r5
     b9a:	4322      	orrs	r2, r4
     b9c:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
     b9e:	4a0f      	ldr	r2, [pc, #60]	; (bdc <Reset_Handler+0xb8>)
     ba0:	6851      	ldr	r1, [r2, #4]
     ba2:	2380      	movs	r3, #128	; 0x80
     ba4:	430b      	orrs	r3, r1
     ba6:	6053      	str	r3, [r2, #4]
        __libc_init_array();
     ba8:	4b0d      	ldr	r3, [pc, #52]	; (be0 <Reset_Handler+0xbc>)
     baa:	4798      	blx	r3
        main();
     bac:	4b0d      	ldr	r3, [pc, #52]	; (be4 <Reset_Handler+0xc0>)
     bae:	4798      	blx	r3
     bb0:	e7fe      	b.n	bb0 <Reset_Handler+0x8c>
     bb2:	46c0      	nop			; (mov r8, r8)
     bb4:	0000137c 	.word	0x0000137c
     bb8:	20000000 	.word	0x20000000
     bbc:	20000434 	.word	0x20000434
     bc0:	20000434 	.word	0x20000434
     bc4:	200004b8 	.word	0x200004b8
     bc8:	e000ed00 	.word	0xe000ed00
     bcc:	00000000 	.word	0x00000000
     bd0:	41007000 	.word	0x41007000
     bd4:	41005000 	.word	0x41005000
     bd8:	41004800 	.word	0x41004800
     bdc:	41004000 	.word	0x41004000
     be0:	00001035 	.word	0x00001035
     be4:	00000fed 	.word	0x00000fed

00000be8 <SystemInit>:
#define MAIN_OSC_FREQ (32768ul)

void SystemInit( void )
{
  /* Set 1 Flash Wait State for 48MHz, cf tables 20.9 and 35.27 in SAMD21 Datasheet */
  NVMCTRL->CTRLB.bit.RWS = NVMCTRL_CTRLB_RWS_HALF_Val ;
     be8:	4955      	ldr	r1, [pc, #340]	; (d40 <SystemInit+0x158>)
     bea:	684a      	ldr	r2, [r1, #4]
     bec:	231e      	movs	r3, #30
     bee:	439a      	bics	r2, r3
     bf0:	3b1c      	subs	r3, #28
     bf2:	4313      	orrs	r3, r2
     bf4:	604b      	str	r3, [r1, #4]

  /* Turn on the digital interface clock */
  PM->APBAMASK.reg |= PM_APBAMASK_GCLK ;
     bf6:	4a53      	ldr	r2, [pc, #332]	; (d44 <SystemInit+0x15c>)
     bf8:	6993      	ldr	r3, [r2, #24]
     bfa:	2108      	movs	r1, #8
     bfc:	430b      	orrs	r3, r1
     bfe:	6193      	str	r3, [r2, #24]

  /* ----------------------------------------------------------------------------------------------
   * 1) Enable XOSC32K clock (External on-board 32.768Hz oscillator)
   */
  SYSCTRL->XOSC32K.reg = SYSCTRL_XOSC32K_STARTUP( 0x6u ) | /* cf table 15.10 of product datasheet in chapter 15.8.6 */
     c00:	4b51      	ldr	r3, [pc, #324]	; (d48 <SystemInit+0x160>)
     c02:	4a52      	ldr	r2, [pc, #328]	; (d4c <SystemInit+0x164>)
     c04:	829a      	strh	r2, [r3, #20]
                         SYSCTRL_XOSC32K_XTALEN | SYSCTRL_XOSC32K_EN32K ;
  SYSCTRL->XOSC32K.bit.ENABLE = 1 ; /* separate call, as described in chapter 15.6.3 */
     c06:	8a9a      	ldrh	r2, [r3, #20]
     c08:	2102      	movs	r1, #2
     c0a:	430a      	orrs	r2, r1
     c0c:	829a      	strh	r2, [r3, #20]

  while ( (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_XOSC32KRDY) == 0 )
     c0e:	4b4e      	ldr	r3, [pc, #312]	; (d48 <SystemInit+0x160>)
     c10:	68db      	ldr	r3, [r3, #12]
     c12:	079b      	lsls	r3, r3, #30
     c14:	d5fb      	bpl.n	c0e <SystemInit+0x26>

  /* Software reset the module to ensure it is re-initialized correctly */
  /* Note: Due to synchronization, there is a delay from writing CTRL.SWRST until the reset is complete.
   * CTRL.SWRST and STATUS.SYNCBUSY will both be cleared when the reset is complete, as described in chapter 13.8.1
   */
  GCLK->CTRL.reg = GCLK_CTRL_SWRST ;
     c16:	2201      	movs	r2, #1
     c18:	4b4d      	ldr	r3, [pc, #308]	; (d50 <SystemInit+0x168>)
     c1a:	701a      	strb	r2, [r3, #0]

  while ( (GCLK->CTRL.reg & GCLK_CTRL_SWRST) && (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY) )
     c1c:	4b4c      	ldr	r3, [pc, #304]	; (d50 <SystemInit+0x168>)
     c1e:	781b      	ldrb	r3, [r3, #0]
     c20:	07db      	lsls	r3, r3, #31
     c22:	d504      	bpl.n	c2e <SystemInit+0x46>
     c24:	4b4a      	ldr	r3, [pc, #296]	; (d50 <SystemInit+0x168>)
     c26:	785b      	ldrb	r3, [r3, #1]
     c28:	b25b      	sxtb	r3, r3
     c2a:	2b00      	cmp	r3, #0
     c2c:	dbf6      	blt.n	c1c <SystemInit+0x34>
  }

  /* ----------------------------------------------------------------------------------------------
   * 2) Put XOSC32K as source of Generic Clock Generator 1
   */
  GCLK->GENDIV.reg = GCLK_GENDIV_ID( GENERIC_CLOCK_GENERATOR_XOSC32K ) ; // Generic Clock Generator 1
     c2e:	2201      	movs	r2, #1
     c30:	4b47      	ldr	r3, [pc, #284]	; (d50 <SystemInit+0x168>)
     c32:	609a      	str	r2, [r3, #8]

  while ( GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY )
     c34:	4b46      	ldr	r3, [pc, #280]	; (d50 <SystemInit+0x168>)
     c36:	785b      	ldrb	r3, [r3, #1]
     c38:	b25b      	sxtb	r3, r3
     c3a:	2b00      	cmp	r3, #0
     c3c:	dbfa      	blt.n	c34 <SystemInit+0x4c>
  {
    /* Wait for synchronization */
  }

  /* Write Generic Clock Generator 1 configuration */
  GCLK->GENCTRL.reg = GCLK_GENCTRL_ID( GENERIC_CLOCK_GENERATOR_XOSC32K ) | // Generic Clock Generator 1
     c3e:	4a45      	ldr	r2, [pc, #276]	; (d54 <SystemInit+0x16c>)
     c40:	4b43      	ldr	r3, [pc, #268]	; (d50 <SystemInit+0x168>)
     c42:	605a      	str	r2, [r3, #4]
                      GCLK_GENCTRL_SRC_XOSC32K | // Selected source is External 32KHz Oscillator
//                      GCLK_GENCTRL_OE | // Output clock to a pin for tests
                      GCLK_GENCTRL_GENEN ;

  while ( GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY )
     c44:	4b42      	ldr	r3, [pc, #264]	; (d50 <SystemInit+0x168>)
     c46:	785b      	ldrb	r3, [r3, #1]
     c48:	b25b      	sxtb	r3, r3
     c4a:	2b00      	cmp	r3, #0
     c4c:	dbfa      	blt.n	c44 <SystemInit+0x5c>
  }

  /* ----------------------------------------------------------------------------------------------
   * 3) Put Generic Clock Generator 1 as source for Generic Clock Multiplexer 0 (DFLL48M reference)
   */
  GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID( GENERIC_CLOCK_MULTIPLEXER_DFLL48M ) | // Generic Clock Multiplexer 0
     c4e:	2282      	movs	r2, #130	; 0x82
     c50:	01d2      	lsls	r2, r2, #7
     c52:	4b3f      	ldr	r3, [pc, #252]	; (d50 <SystemInit+0x168>)
     c54:	805a      	strh	r2, [r3, #2]
                      GCLK_CLKCTRL_GEN_GCLK1 | // Generic Clock Generator 1 is source
                      GCLK_CLKCTRL_CLKEN ;

  while ( GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY )
     c56:	4b3e      	ldr	r3, [pc, #248]	; (d50 <SystemInit+0x168>)
     c58:	785b      	ldrb	r3, [r3, #1]
     c5a:	b25b      	sxtb	r3, r3
     c5c:	2b00      	cmp	r3, #0
     c5e:	dbfa      	blt.n	c56 <SystemInit+0x6e>
   */

  /* DFLL Configuration in Closed Loop mode, cf product datasheet chapter 15.6.7.1 - Closed-Loop Operation */

  /* Remove the OnDemand mode, Bug http://avr32.icgroup.norway.atmel.com/bugzilla/show_bug.cgi?id=9905 */
  SYSCTRL->DFLLCTRL.bit.ONDEMAND = 0 ;
     c60:	4a39      	ldr	r2, [pc, #228]	; (d48 <SystemInit+0x160>)
     c62:	8c93      	ldrh	r3, [r2, #36]	; 0x24
     c64:	2180      	movs	r1, #128	; 0x80
     c66:	438b      	bics	r3, r1
     c68:	8493      	strh	r3, [r2, #36]	; 0x24

  while ( (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY) == 0 )
     c6a:	4b37      	ldr	r3, [pc, #220]	; (d48 <SystemInit+0x160>)
     c6c:	68db      	ldr	r3, [r3, #12]
     c6e:	06db      	lsls	r3, r3, #27
     c70:	d5fb      	bpl.n	c6a <SystemInit+0x82>
  {
    /* Wait for synchronization */
  }

  SYSCTRL->DFLLMUL.reg = SYSCTRL_DFLLMUL_CSTEP( 31 ) | // Coarse step is 31, half of the max value
     c72:	4a39      	ldr	r2, [pc, #228]	; (d58 <SystemInit+0x170>)
     c74:	4b34      	ldr	r3, [pc, #208]	; (d48 <SystemInit+0x160>)
     c76:	62da      	str	r2, [r3, #44]	; 0x2c
                         SYSCTRL_DFLLMUL_FSTEP( 511 ) | // Fine step is 511, half of the max value
                         SYSCTRL_DFLLMUL_MUL( (MASTER_CLOCK_FREQ/MAIN_OSC_FREQ) ) ; // External 32KHz is the reference

  while ( (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY) == 0 )
     c78:	4b33      	ldr	r3, [pc, #204]	; (d48 <SystemInit+0x160>)
     c7a:	68db      	ldr	r3, [r3, #12]
     c7c:	06db      	lsls	r3, r3, #27
     c7e:	d5fb      	bpl.n	c78 <SystemInit+0x90>
  {
    /* Wait for synchronization */
  }

  /* Write full configuration to DFLL control register */
  SYSCTRL->DFLLCTRL.reg |= SYSCTRL_DFLLCTRL_MODE | /* Enable the closed loop mode */
     c80:	4a31      	ldr	r2, [pc, #196]	; (d48 <SystemInit+0x160>)
     c82:	8c93      	ldrh	r3, [r2, #36]	; 0x24
     c84:	4935      	ldr	r1, [pc, #212]	; (d5c <SystemInit+0x174>)
     c86:	430b      	orrs	r3, r1
     c88:	8493      	strh	r3, [r2, #36]	; 0x24
                           SYSCTRL_DFLLCTRL_WAITLOCK |
                           SYSCTRL_DFLLCTRL_QLDIS ; /* Disable Quick lock */

  while ( (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY) == 0 )
     c8a:	4b2f      	ldr	r3, [pc, #188]	; (d48 <SystemInit+0x160>)
     c8c:	68db      	ldr	r3, [r3, #12]
     c8e:	06db      	lsls	r3, r3, #27
     c90:	d5fb      	bpl.n	c8a <SystemInit+0xa2>
  {
    /* Wait for synchronization */
  }

  /* Enable the DFLL */
  SYSCTRL->DFLLCTRL.reg |= SYSCTRL_DFLLCTRL_ENABLE ;
     c92:	4a2d      	ldr	r2, [pc, #180]	; (d48 <SystemInit+0x160>)
     c94:	8c93      	ldrh	r3, [r2, #36]	; 0x24
     c96:	2102      	movs	r1, #2
     c98:	430b      	orrs	r3, r1
     c9a:	b29b      	uxth	r3, r3
     c9c:	8493      	strh	r3, [r2, #36]	; 0x24

  while ( (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLLCKC) == 0 ||
     c9e:	4b2a      	ldr	r3, [pc, #168]	; (d48 <SystemInit+0x160>)
     ca0:	68db      	ldr	r3, [r3, #12]
     ca2:	061b      	lsls	r3, r3, #24
     ca4:	d5fb      	bpl.n	c9e <SystemInit+0xb6>
          (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLLCKF) == 0 )
     ca6:	4b28      	ldr	r3, [pc, #160]	; (d48 <SystemInit+0x160>)
     ca8:	68db      	ldr	r3, [r3, #12]
  while ( (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLLCKC) == 0 ||
     caa:	065b      	lsls	r3, r3, #25
     cac:	d5f7      	bpl.n	c9e <SystemInit+0xb6>
  {
    /* Wait for locks flags */
  }

  while ( (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY) == 0 )
     cae:	4b26      	ldr	r3, [pc, #152]	; (d48 <SystemInit+0x160>)
     cb0:	68db      	ldr	r3, [r3, #12]
     cb2:	06db      	lsls	r3, r3, #27
     cb4:	d5fb      	bpl.n	cae <SystemInit+0xc6>
  }

  /* ----------------------------------------------------------------------------------------------
   * 5) Switch Generic Clock Generator 0 to DFLL48M. CPU will run at 48MHz.
   */
  GCLK->GENDIV.reg = GCLK_GENDIV_ID( GENERIC_CLOCK_GENERATOR_MAIN ) ; // Generic Clock Generator 0
     cb6:	2200      	movs	r2, #0
     cb8:	4b25      	ldr	r3, [pc, #148]	; (d50 <SystemInit+0x168>)
     cba:	609a      	str	r2, [r3, #8]

  while ( GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY )
     cbc:	4b24      	ldr	r3, [pc, #144]	; (d50 <SystemInit+0x168>)
     cbe:	785b      	ldrb	r3, [r3, #1]
     cc0:	b25b      	sxtb	r3, r3
     cc2:	2b00      	cmp	r3, #0
     cc4:	dbfa      	blt.n	cbc <SystemInit+0xd4>
  {
    /* Wait for synchronization */
  }

  /* Write Generic Clock Generator 0 configuration */
  GCLK->GENCTRL.reg = GCLK_GENCTRL_ID( GENERIC_CLOCK_GENERATOR_MAIN ) | // Generic Clock Generator 0
     cc6:	4a26      	ldr	r2, [pc, #152]	; (d60 <SystemInit+0x178>)
     cc8:	4b21      	ldr	r3, [pc, #132]	; (d50 <SystemInit+0x168>)
     cca:	605a      	str	r2, [r3, #4]
                      GCLK_GENCTRL_SRC_DFLL48M | // Selected source is DFLL 48MHz
//                      GCLK_GENCTRL_OE | // Output clock to a pin for tests
                      GCLK_GENCTRL_IDC | // Set 50/50 duty cycle
                      GCLK_GENCTRL_GENEN ;

  while ( GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY )
     ccc:	4b20      	ldr	r3, [pc, #128]	; (d50 <SystemInit+0x168>)
     cce:	785b      	ldrb	r3, [r3, #1]
     cd0:	b25b      	sxtb	r3, r3
     cd2:	2b00      	cmp	r3, #0
     cd4:	dbfa      	blt.n	ccc <SystemInit+0xe4>
  }

  /* ----------------------------------------------------------------------------------------------
   * 6) Modify PRESCaler value of OSC8M to have 8MHz
   */
  SYSCTRL->OSC8M.bit.PRESC = SYSCTRL_OSC8M_PRESC_1_Val ;
     cd6:	4b1c      	ldr	r3, [pc, #112]	; (d48 <SystemInit+0x160>)
     cd8:	6a19      	ldr	r1, [r3, #32]
     cda:	4a22      	ldr	r2, [pc, #136]	; (d64 <SystemInit+0x17c>)
     cdc:	4011      	ands	r1, r2
     cde:	2280      	movs	r2, #128	; 0x80
     ce0:	0052      	lsls	r2, r2, #1
     ce2:	430a      	orrs	r2, r1
     ce4:	621a      	str	r2, [r3, #32]
  SYSCTRL->OSC8M.bit.ONDEMAND = 0 ;
     ce6:	6a19      	ldr	r1, [r3, #32]
     ce8:	2280      	movs	r2, #128	; 0x80
     cea:	4391      	bics	r1, r2
     cec:	6219      	str	r1, [r3, #32]

  /* ----------------------------------------------------------------------------------------------
   * 7) Put OSC8M as source for Generic Clock Generator 3
   */
  GCLK->GENDIV.reg = GCLK_GENDIV_ID( GENERIC_CLOCK_GENERATOR_OSC8M ) ; // Generic Clock Generator 3
     cee:	4b18      	ldr	r3, [pc, #96]	; (d50 <SystemInit+0x168>)
     cf0:	2203      	movs	r2, #3
     cf2:	609a      	str	r2, [r3, #8]

  /* Write Generic Clock Generator 3 configuration */
  GCLK->GENCTRL.reg = GCLK_GENCTRL_ID( GENERIC_CLOCK_GENERATOR_OSC8M ) | // Generic Clock Generator 3
     cf4:	4a1c      	ldr	r2, [pc, #112]	; (d68 <SystemInit+0x180>)
     cf6:	605a      	str	r2, [r3, #4]
                      GCLK_GENCTRL_SRC_OSC8M | // Selected source is RC OSC 8MHz (already enabled at reset)
//                      GCLK_GENCTRL_OE | // Output clock to a pin for tests
                      GCLK_GENCTRL_GENEN ;

  while ( GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY )
     cf8:	4b15      	ldr	r3, [pc, #84]	; (d50 <SystemInit+0x168>)
     cfa:	785b      	ldrb	r3, [r3, #1]
     cfc:	b25b      	sxtb	r3, r3
     cfe:	2b00      	cmp	r3, #0
     d00:	dbfa      	blt.n	cf8 <SystemInit+0x110>

  /*
   * Now that all system clocks are configured, we can set CPU and APBx BUS clocks.
   * There values are normally the one present after Reset.
   */
  PM->CPUSEL.reg  = PM_CPUSEL_CPUDIV_DIV1 ;
     d02:	4b10      	ldr	r3, [pc, #64]	; (d44 <SystemInit+0x15c>)
     d04:	2200      	movs	r2, #0
     d06:	721a      	strb	r2, [r3, #8]
  PM->APBASEL.reg = PM_APBASEL_APBADIV_DIV1_Val ;
     d08:	725a      	strb	r2, [r3, #9]
  PM->APBBSEL.reg = PM_APBBSEL_APBBDIV_DIV1_Val ;
     d0a:	729a      	strb	r2, [r3, #10]
  PM->APBCSEL.reg = PM_APBCSEL_APBCDIV_DIV1_Val ;
     d0c:	72da      	strb	r2, [r3, #11]

  SystemCoreClock=MASTER_CLOCK_FREQ ;
     d0e:	4a17      	ldr	r2, [pc, #92]	; (d6c <SystemInit+0x184>)
     d10:	4b17      	ldr	r3, [pc, #92]	; (d70 <SystemInit+0x188>)
     d12:	601a      	str	r2, [r3, #0]
  /* ----------------------------------------------------------------------------------------------
   * 8) Load ADC factory calibration values
   */

  // ADC Bias Calibration
  uint32_t bias = (*((uint32_t *) ADC_FUSES_BIASCAL_ADDR) & ADC_FUSES_BIASCAL_Msk) >> ADC_FUSES_BIASCAL_Pos;
     d14:	4b17      	ldr	r3, [pc, #92]	; (d74 <SystemInit+0x18c>)
     d16:	6819      	ldr	r1, [r3, #0]
     d18:	08ca      	lsrs	r2, r1, #3
     d1a:	2307      	movs	r3, #7
     d1c:	4013      	ands	r3, r2

  // ADC Linearity bits 4:0
  uint32_t linearity = (*((uint32_t *) ADC_FUSES_LINEARITY_0_ADDR) & ADC_FUSES_LINEARITY_0_Msk) >> ADC_FUSES_LINEARITY_0_Pos;
     d1e:	4a16      	ldr	r2, [pc, #88]	; (d78 <SystemInit+0x190>)
     d20:	6812      	ldr	r2, [r2, #0]
     d22:	0ed2      	lsrs	r2, r2, #27

  // ADC Linearity bits 7:5
  linearity |= ((*((uint32_t *) ADC_FUSES_LINEARITY_1_ADDR) & ADC_FUSES_LINEARITY_1_Msk) >> ADC_FUSES_LINEARITY_1_Pos) << 5;
     d24:	0149      	lsls	r1, r1, #5
     d26:	20ff      	movs	r0, #255	; 0xff
     d28:	4001      	ands	r1, r0

  ADC->CALIB.reg = ADC_CALIB_BIAS_CAL(bias) | ADC_CALIB_LINEARITY_CAL(linearity);
     d2a:	021b      	lsls	r3, r3, #8
     d2c:	430a      	orrs	r2, r1
     d2e:	4313      	orrs	r3, r2
     d30:	4a12      	ldr	r2, [pc, #72]	; (d7c <SystemInit+0x194>)
     d32:	8513      	strh	r3, [r2, #40]	; 0x28

  /*
   * 9) Disable automatic NVM write operations
   */
  NVMCTRL->CTRLB.bit.MANW = 1;
     d34:	4a02      	ldr	r2, [pc, #8]	; (d40 <SystemInit+0x158>)
     d36:	6851      	ldr	r1, [r2, #4]
     d38:	2380      	movs	r3, #128	; 0x80
     d3a:	430b      	orrs	r3, r1
     d3c:	6053      	str	r3, [r2, #4]
}
     d3e:	4770      	bx	lr
     d40:	41004000 	.word	0x41004000
     d44:	40000400 	.word	0x40000400
     d48:	40000800 	.word	0x40000800
     d4c:	0000060c 	.word	0x0000060c
     d50:	40000c00 	.word	0x40000c00
     d54:	00010501 	.word	0x00010501
     d58:	7dff05b8 	.word	0x7dff05b8
     d5c:	00000a04 	.word	0x00000a04
     d60:	00030700 	.word	0x00030700
     d64:	fffffcff 	.word	0xfffffcff
     d68:	00010603 	.word	0x00010603
     d6c:	02dc6c00 	.word	0x02dc6c00
     d70:	20000000 	.word	0x20000000
     d74:	00806024 	.word	0x00806024
     d78:	00806020 	.word	0x00806020
     d7c:	42004000 	.word	0x42004000

00000d80 <i2c_init>:
//
//------------------------------------------------------------------------------

//==============================================================================
void i2c_init(void)
{
     d80:	b5f0      	push	{r4, r5, r6, r7, lr}

	// Set up the SCL Pin
	//Set the direction - it is an output, but we want the input enable on as well
	//so that we can read it at the same time ... because I2C. 
	PORT->Group[I2C_SCL_GROUP].DIRSET.reg = I2C_SCL;
     d82:	4b3f      	ldr	r3, [pc, #252]	; (e80 <i2c_init+0x100>)
     d84:	2080      	movs	r0, #128	; 0x80
     d86:	0400      	lsls	r0, r0, #16
     d88:	6098      	str	r0, [r3, #8]
	PORT->Group[I2C_SCL_GROUP].PINCFG[I2C_SCL_PIN].bit.INEN = 1;
     d8a:	2257      	movs	r2, #87	; 0x57
     d8c:	5c99      	ldrb	r1, [r3, r2]
     d8e:	2402      	movs	r4, #2
     d90:	4321      	orrs	r1, r4
     d92:	5499      	strb	r1, [r3, r2]
	// Set the pullup
	PORT->Group[I2C_SCL_GROUP].OUTSET.reg = I2C_SCL;
     d94:	6198      	str	r0, [r3, #24]
	PORT->Group[I2C_SCL_GROUP].PINCFG[I2C_SCL_PIN].bit.PULLEN = 1;
     d96:	5c99      	ldrb	r1, [r3, r2]
     d98:	2004      	movs	r0, #4
     d9a:	4684      	mov	ip, r0
     d9c:	4660      	mov	r0, ip
     d9e:	4301      	orrs	r1, r0
     da0:	5499      	strb	r1, [r3, r2]
	//Set the PMUX
	PORT->Group[I2C_SCL_GROUP].PINCFG[I2C_SCL_PIN].bit.PMUXEN = 1;
     da2:	5c99      	ldrb	r1, [r3, r2]
     da4:	2701      	movs	r7, #1
     da6:	4339      	orrs	r1, r7
     da8:	5499      	strb	r1, [r3, r2]
    if (I2C_SCL_PIN & 1)								
	  PORT->Group[I2C_SCL_GROUP].PMUX[I2C_SCL_PMUX].bit.PMUXO = I2C_SERCOM_PMUX;		
     daa:	203b      	movs	r0, #59	; 0x3b
     dac:	5c1a      	ldrb	r2, [r3, r0]
     dae:	210f      	movs	r1, #15
     db0:	4011      	ands	r1, r2
     db2:	2220      	movs	r2, #32
     db4:	4311      	orrs	r1, r2
     db6:	5419      	strb	r1, [r3, r0]


    // Set up the SDA PIN
	//Set the direction - it is an output, but we want the input enable on as well
	//so that we can read it at the same time ... because I2C.
	PORT->Group[I2C_SDA_GROUP].DIRSET.reg = I2C_SDA;
     db8:	2180      	movs	r1, #128	; 0x80
     dba:	03c9      	lsls	r1, r1, #15
     dbc:	6099      	str	r1, [r3, #8]
	PORT->Group[I2C_SDA_GROUP].PINCFG[I2C_SDA_PIN].bit.INEN = 1;
     dbe:	2256      	movs	r2, #86	; 0x56
     dc0:	5c9e      	ldrb	r6, [r3, r2]
     dc2:	4326      	orrs	r6, r4
     dc4:	549e      	strb	r6, [r3, r2]
	// Set the pullup
	PORT->Group[I2C_SDA_GROUP].OUTSET.reg = I2C_SDA;
     dc6:	6199      	str	r1, [r3, #24]
	PORT->Group[I2C_SDA_GROUP].PINCFG[I2C_SDA_PIN].bit.PULLEN = 1;
     dc8:	5c9d      	ldrb	r5, [r3, r2]
     dca:	4661      	mov	r1, ip
     dcc:	430d      	orrs	r5, r1
     dce:	549d      	strb	r5, [r3, r2]
	//Set the PMUX
	PORT->Group[I2C_SDA_GROUP].PINCFG[I2C_SDA_PIN].bit.PMUXEN = 1;
     dd0:	5c99      	ldrb	r1, [r3, r2]
     dd2:	4339      	orrs	r1, r7
     dd4:	5499      	strb	r1, [r3, r2]
	if (I2C_SDA_PIN & 1)
	PORT->Group[I2C_SDA_GROUP].PMUX[I2C_SDA_PMUX].bit.PMUXO = I2C_SERCOM_PMUX;
	else
	PORT->Group[I2C_SDA_GROUP].PMUX[I2C_SDA_PMUX].bit.PMUXE = I2C_SERCOM_PMUX;
     dd6:	5c1a      	ldrb	r2, [r3, r0]
     dd8:	210f      	movs	r1, #15
     dda:	438a      	bics	r2, r1
     ddc:	4322      	orrs	r2, r4
     dde:	541a      	strb	r2, [r3, r0]
	
	// Turn on the clock
	PM->APBCMASK.reg |= I2C_SERCOM_APBCMASK;
     de0:	4a28      	ldr	r2, [pc, #160]	; (e84 <i2c_init+0x104>)
     de2:	6a13      	ldr	r3, [r2, #32]
     de4:	3111      	adds	r1, #17
     de6:	430b      	orrs	r3, r1
     de8:	6213      	str	r3, [r2, #32]

    // Configure the clock
	GCLK->CLKCTRL.reg = I2C_SERCOM_GCLK_ID |
     dea:	4a27      	ldr	r2, [pc, #156]	; (e88 <i2c_init+0x108>)
     dec:	4b27      	ldr	r3, [pc, #156]	; (e8c <i2c_init+0x10c>)
     dee:	805a      	strh	r2, [r3, #2]
	                    GCLK_CLKCTRL_CLKEN | 
						I2C_SERCOM_CLK_GEN;

    //Turn off the I2C enable so that we can write the protected registers
	I2C_SERCOM->I2CM.CTRLA.bit.ENABLE = 0;
     df0:	4b27      	ldr	r3, [pc, #156]	; (e90 <i2c_init+0x110>)
     df2:	6819      	ldr	r1, [r3, #0]
     df4:	2202      	movs	r2, #2
     df6:	4391      	bics	r1, r2
     df8:	6019      	str	r1, [r3, #0]
	while (I2C_SERCOM->I2CM.SYNCBUSY.reg);
     dfa:	4b25      	ldr	r3, [pc, #148]	; (e90 <i2c_init+0x110>)
     dfc:	69db      	ldr	r3, [r3, #28]
     dfe:	2b00      	cmp	r3, #0
     e00:	d1fb      	bne.n	dfa <i2c_init+0x7a>

	// Turn on smart mode (because it is smart)
	I2C_SERCOM->I2CM.CTRLB.bit.SMEN = 1;
     e02:	4a23      	ldr	r2, [pc, #140]	; (e90 <i2c_init+0x110>)
     e04:	6851      	ldr	r1, [r2, #4]
     e06:	3301      	adds	r3, #1
     e08:	33ff      	adds	r3, #255	; 0xff
     e0a:	430b      	orrs	r3, r1
     e0c:	6053      	str	r3, [r2, #4]
	while (I2C_SERCOM->I2CM.SYNCBUSY.reg);
     e0e:	4b20      	ldr	r3, [pc, #128]	; (e90 <i2c_init+0x110>)
     e10:	69db      	ldr	r3, [r3, #28]
     e12:	2b00      	cmp	r3, #0
     e14:	d1fb      	bne.n	e0e <i2c_init+0x8e>
    // Set the baud rate - this is a confusing little formula as 
	// it involves the actual rise time of SCL on the board
	// We would need to measure this to predict the outcome,
	// Or, we can just change it until we like it. 
	// See 27.6.2.4 of the datasheet.
	I2C_SERCOM->I2CM.BAUD.reg = SERCOM_I2CM_BAUD_BAUD(232);
     e16:	22e8      	movs	r2, #232	; 0xe8
     e18:	4b1d      	ldr	r3, [pc, #116]	; (e90 <i2c_init+0x110>)
     e1a:	60da      	str	r2, [r3, #12]
	while (I2C_SERCOM->I2CM.SYNCBUSY.reg);
     e1c:	4b1c      	ldr	r3, [pc, #112]	; (e90 <i2c_init+0x110>)
     e1e:	69db      	ldr	r3, [r3, #28]
     e20:	2b00      	cmp	r3, #0
     e22:	d1fb      	bne.n	e1c <i2c_init+0x9c>

    // Set us up as a Master
	I2C_SERCOM->I2CM.CTRLA.bit.MODE = SERCOM_I2CM_CTRLA_MODE_I2C_MASTER_Val;
     e24:	491a      	ldr	r1, [pc, #104]	; (e90 <i2c_init+0x110>)
     e26:	680a      	ldr	r2, [r1, #0]
     e28:	331c      	adds	r3, #28
     e2a:	439a      	bics	r2, r3
     e2c:	3b08      	subs	r3, #8
     e2e:	4313      	orrs	r3, r2
     e30:	600b      	str	r3, [r1, #0]
	while (I2C_SERCOM->I2CM.SYNCBUSY.reg);
     e32:	4b17      	ldr	r3, [pc, #92]	; (e90 <i2c_init+0x110>)
     e34:	69db      	ldr	r3, [r3, #28]
     e36:	2b00      	cmp	r3, #0
     e38:	d1fb      	bne.n	e32 <i2c_init+0xb2>
	
	// Set the hold time to 600ns
	I2C_SERCOM->I2CM.CTRLA.bit.SDAHOLD == 3;
     e3a:	4b15      	ldr	r3, [pc, #84]	; (e90 <i2c_init+0x110>)
     e3c:	681b      	ldr	r3, [r3, #0]
	while (I2C_SERCOM->I2CM.SYNCBUSY.reg);
     e3e:	4b14      	ldr	r3, [pc, #80]	; (e90 <i2c_init+0x110>)
     e40:	69db      	ldr	r3, [r3, #28]
     e42:	2b00      	cmp	r3, #0
     e44:	d1fb      	bne.n	e3e <i2c_init+0xbe>

    //Turn on the I2C enable 
	I2C_SERCOM->I2CM.CTRLA.bit.ENABLE = 1;
     e46:	4a12      	ldr	r2, [pc, #72]	; (e90 <i2c_init+0x110>)
     e48:	6811      	ldr	r1, [r2, #0]
     e4a:	3302      	adds	r3, #2
     e4c:	430b      	orrs	r3, r1
     e4e:	6013      	str	r3, [r2, #0]
	while (I2C_SERCOM->I2CM.SYNCBUSY.reg);
     e50:	4b0f      	ldr	r3, [pc, #60]	; (e90 <i2c_init+0x110>)
     e52:	69db      	ldr	r3, [r3, #28]
     e54:	2b00      	cmp	r3, #0
     e56:	d1fb      	bne.n	e50 <i2c_init+0xd0>

	// Set the bus state to be IDLE (this has to be after the enable)
	I2C_SERCOM->I2CM.STATUS.reg |= SERCOM_I2CM_STATUS_BUSSTATE(1);
     e58:	4a0d      	ldr	r2, [pc, #52]	; (e90 <i2c_init+0x110>)
     e5a:	8b53      	ldrh	r3, [r2, #26]
     e5c:	2110      	movs	r1, #16
     e5e:	430b      	orrs	r3, r1
     e60:	b29b      	uxth	r3, r3
     e62:	8353      	strh	r3, [r2, #26]
	while (I2C_SERCOM->I2CM.SYNCBUSY.reg);
     e64:	4b0a      	ldr	r3, [pc, #40]	; (e90 <i2c_init+0x110>)
     e66:	69db      	ldr	r3, [r3, #28]
     e68:	2b00      	cmp	r3, #0
     e6a:	d1fb      	bne.n	e64 <i2c_init+0xe4>
	
	I2C_SERCOM->I2CM.INTENSET.bit.MB = 1; // Enable master bus interrupt
     e6c:	4b08      	ldr	r3, [pc, #32]	; (e90 <i2c_init+0x110>)
     e6e:	7d9a      	ldrb	r2, [r3, #22]
     e70:	2101      	movs	r1, #1
     e72:	430a      	orrs	r2, r1
     e74:	759a      	strb	r2, [r3, #22]
	I2C_SERCOM->I2CM.INTENSET.bit.SB = 1; // Enable slave bus interrupt
     e76:	7d9a      	ldrb	r2, [r3, #22]
     e78:	2102      	movs	r1, #2
     e7a:	430a      	orrs	r2, r1
     e7c:	759a      	strb	r2, [r3, #22]

}
     e7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     e80:	41004400 	.word	0x41004400
     e84:	40000400 	.word	0x40000400
     e88:	00004017 	.word	0x00004017
     e8c:	40000c00 	.word	0x40000c00
     e90:	42001400 	.word	0x42001400

00000e94 <i2c_write>:

//==============================================================================
uint8_t i2c_write(uint8_t addr, uint8_t *data, int size)
{
     e94:	b530      	push	{r4, r5, lr}
    // Send the address
	I2C_SERCOM->I2CM.ADDR.reg = addr | I2C_TRANSFER_WRITE;
     e96:	4b19      	ldr	r3, [pc, #100]	; (efc <i2c_write+0x68>)
     e98:	6258      	str	r0, [r3, #36]	; 0x24

	while (0 == (I2C_SERCOM->I2CM.INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB));
     e9a:	4b18      	ldr	r3, [pc, #96]	; (efc <i2c_write+0x68>)
     e9c:	7e1b      	ldrb	r3, [r3, #24]
     e9e:	07db      	lsls	r3, r3, #31
     ea0:	d5fb      	bpl.n	e9a <i2c_write+0x6>

	if (I2C_SERCOM->I2CM.STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
     ea2:	4b16      	ldr	r3, [pc, #88]	; (efc <i2c_write+0x68>)
     ea4:	8b5b      	ldrh	r3, [r3, #26]
     ea6:	075b      	lsls	r3, r3, #29
     ea8:	d410      	bmi.n	ecc <i2c_write+0x38>
     eaa:	2000      	movs	r0, #0
	{
		I2C_SERCOM->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
		return false;
	}

	for (int i = 0; i < size; i++)
     eac:	4290      	cmp	r0, r2
     eae:	da1d      	bge.n	eec <i2c_write+0x58>
	{
		I2C_SERCOM->I2CM.DATA.reg = data[i];
     eb0:	5c0d      	ldrb	r5, [r1, r0]
     eb2:	2328      	movs	r3, #40	; 0x28
     eb4:	4c11      	ldr	r4, [pc, #68]	; (efc <i2c_write+0x68>)
     eb6:	54e5      	strb	r5, [r4, r3]

		while (0 == (I2C_SERCOM->I2CM.INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB));
     eb8:	4b10      	ldr	r3, [pc, #64]	; (efc <i2c_write+0x68>)
     eba:	7e1b      	ldrb	r3, [r3, #24]
     ebc:	07db      	lsls	r3, r3, #31
     ebe:	d5fb      	bpl.n	eb8 <i2c_write+0x24>

		if (I2C_SERCOM->I2CM.STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
     ec0:	4b0e      	ldr	r3, [pc, #56]	; (efc <i2c_write+0x68>)
     ec2:	8b5b      	ldrh	r3, [r3, #26]
     ec4:	075b      	lsls	r3, r3, #29
     ec6:	d409      	bmi.n	edc <i2c_write+0x48>
	for (int i = 0; i < size; i++)
     ec8:	3001      	adds	r0, #1
     eca:	e7ef      	b.n	eac <i2c_write+0x18>
		I2C_SERCOM->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     ecc:	4a0b      	ldr	r2, [pc, #44]	; (efc <i2c_write+0x68>)
     ece:	6851      	ldr	r1, [r2, #4]
     ed0:	23c0      	movs	r3, #192	; 0xc0
     ed2:	029b      	lsls	r3, r3, #10
     ed4:	430b      	orrs	r3, r1
     ed6:	6053      	str	r3, [r2, #4]
		return false;
     ed8:	2000      	movs	r0, #0
	}

	I2C_SERCOM->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);

	return size;
}
     eda:	bd30      	pop	{r4, r5, pc}
			I2C_SERCOM->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     edc:	4a07      	ldr	r2, [pc, #28]	; (efc <i2c_write+0x68>)
     ede:	6851      	ldr	r1, [r2, #4]
     ee0:	23c0      	movs	r3, #192	; 0xc0
     ee2:	029b      	lsls	r3, r3, #10
     ee4:	430b      	orrs	r3, r1
     ee6:	6053      	str	r3, [r2, #4]
			return false;
     ee8:	2000      	movs	r0, #0
     eea:	e7f6      	b.n	eda <i2c_write+0x46>
	I2C_SERCOM->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     eec:	4903      	ldr	r1, [pc, #12]	; (efc <i2c_write+0x68>)
     eee:	6848      	ldr	r0, [r1, #4]
     ef0:	23c0      	movs	r3, #192	; 0xc0
     ef2:	029b      	lsls	r3, r3, #10
     ef4:	4303      	orrs	r3, r0
     ef6:	604b      	str	r3, [r1, #4]
	return size;
     ef8:	b2d0      	uxtb	r0, r2
     efa:	e7ee      	b.n	eda <i2c_write+0x46>
     efc:	42001400 	.word	0x42001400

00000f00 <i2c_read_setup>:

//==============================================================================
uint8_t i2c_read_setup(uint8_t addr, uint8_t *data, int size)
{
     f00:	b530      	push	{r4, r5, lr}
	// Send the address
	I2C_SERCOM->I2CM.ADDR.reg = addr | I2C_TRANSFER_WRITE;
     f02:	4b19      	ldr	r3, [pc, #100]	; (f68 <i2c_read_setup+0x68>)
     f04:	6258      	str	r0, [r3, #36]	; 0x24

	while (0 == (I2C_SERCOM->I2CM.INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB));
     f06:	4b18      	ldr	r3, [pc, #96]	; (f68 <i2c_read_setup+0x68>)
     f08:	7e1b      	ldrb	r3, [r3, #24]
     f0a:	07db      	lsls	r3, r3, #31
     f0c:	d5fb      	bpl.n	f06 <i2c_read_setup+0x6>

	if (I2C_SERCOM->I2CM.STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
     f0e:	4b16      	ldr	r3, [pc, #88]	; (f68 <i2c_read_setup+0x68>)
     f10:	8b5b      	ldrh	r3, [r3, #26]
     f12:	075b      	lsls	r3, r3, #29
     f14:	d410      	bmi.n	f38 <i2c_read_setup+0x38>
     f16:	2000      	movs	r0, #0
	{
		I2C_SERCOM->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
		return false;
	}

	for (int i = 0; i < size; i++)
     f18:	4290      	cmp	r0, r2
     f1a:	da1d      	bge.n	f58 <i2c_read_setup+0x58>
	{
		I2C_SERCOM->I2CM.DATA.reg = data[i];
     f1c:	5c0d      	ldrb	r5, [r1, r0]
     f1e:	2328      	movs	r3, #40	; 0x28
     f20:	4c11      	ldr	r4, [pc, #68]	; (f68 <i2c_read_setup+0x68>)
     f22:	54e5      	strb	r5, [r4, r3]

		while (0 == (I2C_SERCOM->I2CM.INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB));
     f24:	4b10      	ldr	r3, [pc, #64]	; (f68 <i2c_read_setup+0x68>)
     f26:	7e1b      	ldrb	r3, [r3, #24]
     f28:	07db      	lsls	r3, r3, #31
     f2a:	d5fb      	bpl.n	f24 <i2c_read_setup+0x24>

		if (I2C_SERCOM->I2CM.STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
     f2c:	4b0e      	ldr	r3, [pc, #56]	; (f68 <i2c_read_setup+0x68>)
     f2e:	8b5b      	ldrh	r3, [r3, #26]
     f30:	075b      	lsls	r3, r3, #29
     f32:	d409      	bmi.n	f48 <i2c_read_setup+0x48>
	for (int i = 0; i < size; i++)
     f34:	3001      	adds	r0, #1
     f36:	e7ef      	b.n	f18 <i2c_read_setup+0x18>
		I2C_SERCOM->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     f38:	4a0b      	ldr	r2, [pc, #44]	; (f68 <i2c_read_setup+0x68>)
     f3a:	6851      	ldr	r1, [r2, #4]
     f3c:	23c0      	movs	r3, #192	; 0xc0
     f3e:	029b      	lsls	r3, r3, #10
     f40:	430b      	orrs	r3, r1
     f42:	6053      	str	r3, [r2, #4]
		return false;
     f44:	2000      	movs	r0, #0

    // Issue a restart instead
	I2C_SERCOM->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(1);

	return size;
}
     f46:	bd30      	pop	{r4, r5, pc}
			I2C_SERCOM->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     f48:	4a07      	ldr	r2, [pc, #28]	; (f68 <i2c_read_setup+0x68>)
     f4a:	6851      	ldr	r1, [r2, #4]
     f4c:	23c0      	movs	r3, #192	; 0xc0
     f4e:	029b      	lsls	r3, r3, #10
     f50:	430b      	orrs	r3, r1
     f52:	6053      	str	r3, [r2, #4]
			return false;
     f54:	2000      	movs	r0, #0
     f56:	e7f6      	b.n	f46 <i2c_read_setup+0x46>
	I2C_SERCOM->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(1);
     f58:	4903      	ldr	r1, [pc, #12]	; (f68 <i2c_read_setup+0x68>)
     f5a:	6848      	ldr	r0, [r1, #4]
     f5c:	2380      	movs	r3, #128	; 0x80
     f5e:	025b      	lsls	r3, r3, #9
     f60:	4303      	orrs	r3, r0
     f62:	604b      	str	r3, [r1, #4]
	return size;
     f64:	b2d0      	uxtb	r0, r2
     f66:	e7ee      	b.n	f46 <i2c_read_setup+0x46>
     f68:	42001400 	.word	0x42001400

00000f6c <i2c_read>:


//==============================================================================
uint8_t i2c_read(uint8_t addr, uint8_t *data, int size)
{
     f6c:	b510      	push	{r4, lr}
	I2C_SERCOM->I2CM.ADDR.reg = addr | I2C_TRANSFER_READ;
     f6e:	2301      	movs	r3, #1
     f70:	4318      	orrs	r0, r3
     f72:	b2c0      	uxtb	r0, r0
     f74:	4b1b      	ldr	r3, [pc, #108]	; (fe4 <i2c_read+0x78>)
     f76:	6258      	str	r0, [r3, #36]	; 0x24

	while (0 == (I2C_SERCOM->I2CM.INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB));
     f78:	4b1a      	ldr	r3, [pc, #104]	; (fe4 <i2c_read+0x78>)
     f7a:	7e1b      	ldrb	r3, [r3, #24]
     f7c:	079b      	lsls	r3, r3, #30
     f7e:	d5fb      	bpl.n	f78 <i2c_read+0xc>

	if (I2C_SERCOM->I2CM.STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
     f80:	4b18      	ldr	r3, [pc, #96]	; (fe4 <i2c_read+0x78>)
     f82:	8b5b      	ldrh	r3, [r3, #26]
     f84:	075b      	lsls	r3, r3, #29
     f86:	d406      	bmi.n	f96 <i2c_read+0x2a>
	{
		I2C_SERCOM->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
		return false;
	}

	I2C_SERCOM->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     f88:	4816      	ldr	r0, [pc, #88]	; (fe4 <i2c_read+0x78>)
     f8a:	6843      	ldr	r3, [r0, #4]
     f8c:	4c16      	ldr	r4, [pc, #88]	; (fe8 <i2c_read+0x7c>)
     f8e:	4023      	ands	r3, r4
     f90:	6043      	str	r3, [r0, #4]

	for (int i = 0; i < size-1; i++)
     f92:	2000      	movs	r0, #0
     f94:	e010      	b.n	fb8 <i2c_read+0x4c>
		I2C_SERCOM->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     f96:	4a13      	ldr	r2, [pc, #76]	; (fe4 <i2c_read+0x78>)
     f98:	6851      	ldr	r1, [r2, #4]
     f9a:	23c0      	movs	r3, #192	; 0xc0
     f9c:	029b      	lsls	r3, r3, #10
     f9e:	430b      	orrs	r3, r1
     fa0:	6053      	str	r3, [r2, #4]
		return false;
     fa2:	2000      	movs	r0, #0
     fa4:	e01d      	b.n	fe2 <i2c_read+0x76>
	{
		data[i] = I2C_SERCOM->I2CM.DATA.reg;
     fa6:	2328      	movs	r3, #40	; 0x28
     fa8:	4c0e      	ldr	r4, [pc, #56]	; (fe4 <i2c_read+0x78>)
     faa:	5ce3      	ldrb	r3, [r4, r3]
     fac:	540b      	strb	r3, [r1, r0]
		while (0 == (I2C_SERCOM->I2CM.INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB));
     fae:	4b0d      	ldr	r3, [pc, #52]	; (fe4 <i2c_read+0x78>)
     fb0:	7e1b      	ldrb	r3, [r3, #24]
     fb2:	079b      	lsls	r3, r3, #30
     fb4:	d5fb      	bpl.n	fae <i2c_read+0x42>
	for (int i = 0; i < size-1; i++)
     fb6:	3001      	adds	r0, #1
     fb8:	1e53      	subs	r3, r2, #1
     fba:	4298      	cmp	r0, r3
     fbc:	dbf3      	blt.n	fa6 <i2c_read+0x3a>
	}

	if (size)
     fbe:	2a00      	cmp	r2, #0
     fc0:	d00e      	beq.n	fe0 <i2c_read+0x74>
	{
		I2C_SERCOM->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     fc2:	4b08      	ldr	r3, [pc, #32]	; (fe4 <i2c_read+0x78>)
     fc4:	685c      	ldr	r4, [r3, #4]
     fc6:	2080      	movs	r0, #128	; 0x80
     fc8:	02c0      	lsls	r0, r0, #11
     fca:	4320      	orrs	r0, r4
     fcc:	6058      	str	r0, [r3, #4]
		I2C_SERCOM->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     fce:	685c      	ldr	r4, [r3, #4]
     fd0:	20c0      	movs	r0, #192	; 0xc0
     fd2:	0280      	lsls	r0, r0, #10
     fd4:	4320      	orrs	r0, r4
     fd6:	6058      	str	r0, [r3, #4]
		data[size-1] = I2C_SERCOM->I2CM.DATA.reg;
     fd8:	1e50      	subs	r0, r2, #1
     fda:	2428      	movs	r4, #40	; 0x28
     fdc:	5d1b      	ldrb	r3, [r3, r4]
     fde:	540b      	strb	r3, [r1, r0]
	}

	return size;
     fe0:	b2d0      	uxtb	r0, r2
}
     fe2:	bd10      	pop	{r4, pc}
     fe4:	42001400 	.word	0x42001400
     fe8:	fffbffff 	.word	0xfffbffff

00000fec <main>:
//
//-----------------------------------------------------------------------------

//=============================================================================
int main(void)
{
     fec:	b500      	push	{lr}
     fee:	b083      	sub	sp, #12
	//int8_t rslt = BMI160_OK;
	/* Initialize the SAM system */
	SystemInit();
     ff0:	4b07      	ldr	r3, [pc, #28]	; (1010 <main+0x24>)
     ff2:	4798      	blx	r3
	i2c_init();
     ff4:	4b07      	ldr	r3, [pc, #28]	; (1014 <main+0x28>)
     ff6:	4798      	blx	r3
	accelerometer_init();
     ff8:	4b07      	ldr	r3, [pc, #28]	; (1018 <main+0x2c>)
     ffa:	4798      	blx	r3
	
	while (1)
	{
		/* To read only Accel data */
		accelerometer_get();
     ffc:	4b07      	ldr	r3, [pc, #28]	; (101c <main+0x30>)
     ffe:	4798      	blx	r3
		DelayMs(500);	
    1000:	4b07      	ldr	r3, [pc, #28]	; (1020 <main+0x34>)
    1002:	9301      	str	r3, [sp, #4]
    1004:	9b01      	ldr	r3, [sp, #4]
    1006:	1e5a      	subs	r2, r3, #1
    1008:	9201      	str	r2, [sp, #4]
    100a:	2b00      	cmp	r3, #0
    100c:	d1fa      	bne.n	1004 <main+0x18>
    100e:	e7f5      	b.n	ffc <main+0x10>
    1010:	00000be9 	.word	0x00000be9
    1014:	00000d81 	.word	0x00000d81
    1018:	0000019d 	.word	0x0000019d
    101c:	000001f5 	.word	0x000001f5
    1020:	002dc6c0 	.word	0x002dc6c0

00001024 <bcopy>:
    1024:	000b      	movs	r3, r1
    1026:	b510      	push	{r4, lr}
    1028:	0001      	movs	r1, r0
    102a:	0018      	movs	r0, r3
    102c:	f000 f84c 	bl	10c8 <memmove>
    1030:	bd10      	pop	{r4, pc}
    1032:	46c0      	nop			; (mov r8, r8)

00001034 <__libc_init_array>:
    1034:	b570      	push	{r4, r5, r6, lr}
    1036:	4e0d      	ldr	r6, [pc, #52]	; (106c <__libc_init_array+0x38>)
    1038:	4d0d      	ldr	r5, [pc, #52]	; (1070 <__libc_init_array+0x3c>)
    103a:	2400      	movs	r4, #0
    103c:	1bad      	subs	r5, r5, r6
    103e:	10ad      	asrs	r5, r5, #2
    1040:	d005      	beq.n	104e <__libc_init_array+0x1a>
    1042:	00a3      	lsls	r3, r4, #2
    1044:	58f3      	ldr	r3, [r6, r3]
    1046:	3401      	adds	r4, #1
    1048:	4798      	blx	r3
    104a:	42a5      	cmp	r5, r4
    104c:	d1f9      	bne.n	1042 <__libc_init_array+0xe>
    104e:	f000 f983 	bl	1358 <_init>
    1052:	4e08      	ldr	r6, [pc, #32]	; (1074 <__libc_init_array+0x40>)
    1054:	4d08      	ldr	r5, [pc, #32]	; (1078 <__libc_init_array+0x44>)
    1056:	2400      	movs	r4, #0
    1058:	1bad      	subs	r5, r5, r6
    105a:	10ad      	asrs	r5, r5, #2
    105c:	d005      	beq.n	106a <__libc_init_array+0x36>
    105e:	00a3      	lsls	r3, r4, #2
    1060:	58f3      	ldr	r3, [r6, r3]
    1062:	3401      	adds	r4, #1
    1064:	4798      	blx	r3
    1066:	42a5      	cmp	r5, r4
    1068:	d1f9      	bne.n	105e <__libc_init_array+0x2a>
    106a:	bd70      	pop	{r4, r5, r6, pc}
    106c:	00001364 	.word	0x00001364
    1070:	00001364 	.word	0x00001364
    1074:	00001364 	.word	0x00001364
    1078:	0000136c 	.word	0x0000136c

0000107c <memcmp>:
    107c:	b510      	push	{r4, lr}
    107e:	2a03      	cmp	r2, #3
    1080:	d91c      	bls.n	10bc <memcmp+0x40>
    1082:	0003      	movs	r3, r0
    1084:	430b      	orrs	r3, r1
    1086:	079b      	lsls	r3, r3, #30
    1088:	d00f      	beq.n	10aa <memcmp+0x2e>
    108a:	7803      	ldrb	r3, [r0, #0]
    108c:	780c      	ldrb	r4, [r1, #0]
    108e:	1882      	adds	r2, r0, r2
    1090:	42a3      	cmp	r3, r4
    1092:	d004      	beq.n	109e <memcmp+0x22>
    1094:	e015      	b.n	10c2 <memcmp+0x46>
    1096:	7803      	ldrb	r3, [r0, #0]
    1098:	780c      	ldrb	r4, [r1, #0]
    109a:	42a3      	cmp	r3, r4
    109c:	d111      	bne.n	10c2 <memcmp+0x46>
    109e:	3001      	adds	r0, #1
    10a0:	3101      	adds	r1, #1
    10a2:	4282      	cmp	r2, r0
    10a4:	d1f7      	bne.n	1096 <memcmp+0x1a>
    10a6:	2000      	movs	r0, #0
    10a8:	bd10      	pop	{r4, pc}
    10aa:	6803      	ldr	r3, [r0, #0]
    10ac:	680c      	ldr	r4, [r1, #0]
    10ae:	42a3      	cmp	r3, r4
    10b0:	d1eb      	bne.n	108a <memcmp+0xe>
    10b2:	3a04      	subs	r2, #4
    10b4:	3004      	adds	r0, #4
    10b6:	3104      	adds	r1, #4
    10b8:	2a03      	cmp	r2, #3
    10ba:	d8f6      	bhi.n	10aa <memcmp+0x2e>
    10bc:	2a00      	cmp	r2, #0
    10be:	d1e4      	bne.n	108a <memcmp+0xe>
    10c0:	e7f1      	b.n	10a6 <memcmp+0x2a>
    10c2:	1b18      	subs	r0, r3, r4
    10c4:	e7f0      	b.n	10a8 <memcmp+0x2c>
    10c6:	46c0      	nop			; (mov r8, r8)

000010c8 <memmove>:
    10c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    10ca:	4288      	cmp	r0, r1
    10cc:	d90a      	bls.n	10e4 <memmove+0x1c>
    10ce:	188b      	adds	r3, r1, r2
    10d0:	4298      	cmp	r0, r3
    10d2:	d207      	bcs.n	10e4 <memmove+0x1c>
    10d4:	1e53      	subs	r3, r2, #1
    10d6:	2a00      	cmp	r2, #0
    10d8:	d003      	beq.n	10e2 <memmove+0x1a>
    10da:	5cca      	ldrb	r2, [r1, r3]
    10dc:	54c2      	strb	r2, [r0, r3]
    10de:	3b01      	subs	r3, #1
    10e0:	d2fb      	bcs.n	10da <memmove+0x12>
    10e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    10e4:	0005      	movs	r5, r0
    10e6:	2a0f      	cmp	r2, #15
    10e8:	d808      	bhi.n	10fc <memmove+0x34>
    10ea:	2a00      	cmp	r2, #0
    10ec:	d0f9      	beq.n	10e2 <memmove+0x1a>
    10ee:	2300      	movs	r3, #0
    10f0:	5ccc      	ldrb	r4, [r1, r3]
    10f2:	54ec      	strb	r4, [r5, r3]
    10f4:	3301      	adds	r3, #1
    10f6:	4293      	cmp	r3, r2
    10f8:	d1fa      	bne.n	10f0 <memmove+0x28>
    10fa:	e7f2      	b.n	10e2 <memmove+0x1a>
    10fc:	000b      	movs	r3, r1
    10fe:	4303      	orrs	r3, r0
    1100:	079b      	lsls	r3, r3, #30
    1102:	d12d      	bne.n	1160 <memmove+0x98>
    1104:	0015      	movs	r5, r2
    1106:	000c      	movs	r4, r1
    1108:	0003      	movs	r3, r0
    110a:	3d10      	subs	r5, #16
    110c:	092f      	lsrs	r7, r5, #4
    110e:	3701      	adds	r7, #1
    1110:	013f      	lsls	r7, r7, #4
    1112:	19c7      	adds	r7, r0, r7
    1114:	6826      	ldr	r6, [r4, #0]
    1116:	601e      	str	r6, [r3, #0]
    1118:	6866      	ldr	r6, [r4, #4]
    111a:	605e      	str	r6, [r3, #4]
    111c:	68a6      	ldr	r6, [r4, #8]
    111e:	609e      	str	r6, [r3, #8]
    1120:	68e6      	ldr	r6, [r4, #12]
    1122:	3410      	adds	r4, #16
    1124:	60de      	str	r6, [r3, #12]
    1126:	3310      	adds	r3, #16
    1128:	429f      	cmp	r7, r3
    112a:	d1f3      	bne.n	1114 <memmove+0x4c>
    112c:	240f      	movs	r4, #15
    112e:	43a5      	bics	r5, r4
    1130:	3510      	adds	r5, #16
    1132:	1949      	adds	r1, r1, r5
    1134:	4014      	ands	r4, r2
    1136:	1945      	adds	r5, r0, r5
    1138:	2c03      	cmp	r4, #3
    113a:	d913      	bls.n	1164 <memmove+0x9c>
    113c:	2300      	movs	r3, #0
    113e:	1f27      	subs	r7, r4, #4
    1140:	08be      	lsrs	r6, r7, #2
    1142:	3601      	adds	r6, #1
    1144:	00b6      	lsls	r6, r6, #2
    1146:	58cc      	ldr	r4, [r1, r3]
    1148:	50ec      	str	r4, [r5, r3]
    114a:	3304      	adds	r3, #4
    114c:	42b3      	cmp	r3, r6
    114e:	d1fa      	bne.n	1146 <memmove+0x7e>
    1150:	2603      	movs	r6, #3
    1152:	43b7      	bics	r7, r6
    1154:	1d3c      	adds	r4, r7, #4
    1156:	1909      	adds	r1, r1, r4
    1158:	192d      	adds	r5, r5, r4
    115a:	4032      	ands	r2, r6
    115c:	d1c7      	bne.n	10ee <memmove+0x26>
    115e:	e7c0      	b.n	10e2 <memmove+0x1a>
    1160:	0005      	movs	r5, r0
    1162:	e7c4      	b.n	10ee <memmove+0x26>
    1164:	0022      	movs	r2, r4
    1166:	e7c0      	b.n	10ea <memmove+0x22>

00001168 <memset>:
    1168:	b5f0      	push	{r4, r5, r6, r7, lr}
    116a:	0783      	lsls	r3, r0, #30
    116c:	d043      	beq.n	11f6 <memset+0x8e>
    116e:	1e54      	subs	r4, r2, #1
    1170:	2a00      	cmp	r2, #0
    1172:	d03f      	beq.n	11f4 <memset+0x8c>
    1174:	b2ce      	uxtb	r6, r1
    1176:	0002      	movs	r2, r0
    1178:	2503      	movs	r5, #3
    117a:	e002      	b.n	1182 <memset+0x1a>
    117c:	001a      	movs	r2, r3
    117e:	3c01      	subs	r4, #1
    1180:	d338      	bcc.n	11f4 <memset+0x8c>
    1182:	1c53      	adds	r3, r2, #1
    1184:	7016      	strb	r6, [r2, #0]
    1186:	422b      	tst	r3, r5
    1188:	d1f8      	bne.n	117c <memset+0x14>
    118a:	2c03      	cmp	r4, #3
    118c:	d92a      	bls.n	11e4 <memset+0x7c>
    118e:	22ff      	movs	r2, #255	; 0xff
    1190:	400a      	ands	r2, r1
    1192:	0215      	lsls	r5, r2, #8
    1194:	4315      	orrs	r5, r2
    1196:	042a      	lsls	r2, r5, #16
    1198:	4315      	orrs	r5, r2
    119a:	2c0f      	cmp	r4, #15
    119c:	d914      	bls.n	11c8 <memset+0x60>
    119e:	0027      	movs	r7, r4
    11a0:	001a      	movs	r2, r3
    11a2:	3f10      	subs	r7, #16
    11a4:	093e      	lsrs	r6, r7, #4
    11a6:	3601      	adds	r6, #1
    11a8:	0136      	lsls	r6, r6, #4
    11aa:	199e      	adds	r6, r3, r6
    11ac:	6015      	str	r5, [r2, #0]
    11ae:	6055      	str	r5, [r2, #4]
    11b0:	6095      	str	r5, [r2, #8]
    11b2:	60d5      	str	r5, [r2, #12]
    11b4:	3210      	adds	r2, #16
    11b6:	4296      	cmp	r6, r2
    11b8:	d1f8      	bne.n	11ac <memset+0x44>
    11ba:	220f      	movs	r2, #15
    11bc:	4397      	bics	r7, r2
    11be:	3710      	adds	r7, #16
    11c0:	19db      	adds	r3, r3, r7
    11c2:	4014      	ands	r4, r2
    11c4:	2c03      	cmp	r4, #3
    11c6:	d90d      	bls.n	11e4 <memset+0x7c>
    11c8:	001a      	movs	r2, r3
    11ca:	1f27      	subs	r7, r4, #4
    11cc:	08be      	lsrs	r6, r7, #2
    11ce:	3601      	adds	r6, #1
    11d0:	00b6      	lsls	r6, r6, #2
    11d2:	199e      	adds	r6, r3, r6
    11d4:	c220      	stmia	r2!, {r5}
    11d6:	42b2      	cmp	r2, r6
    11d8:	d1fc      	bne.n	11d4 <memset+0x6c>
    11da:	2203      	movs	r2, #3
    11dc:	4397      	bics	r7, r2
    11de:	3704      	adds	r7, #4
    11e0:	19db      	adds	r3, r3, r7
    11e2:	4014      	ands	r4, r2
    11e4:	2c00      	cmp	r4, #0
    11e6:	d005      	beq.n	11f4 <memset+0x8c>
    11e8:	b2c9      	uxtb	r1, r1
    11ea:	191c      	adds	r4, r3, r4
    11ec:	7019      	strb	r1, [r3, #0]
    11ee:	3301      	adds	r3, #1
    11f0:	429c      	cmp	r4, r3
    11f2:	d1fb      	bne.n	11ec <memset+0x84>
    11f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    11f6:	0014      	movs	r4, r2
    11f8:	0003      	movs	r3, r0
    11fa:	e7c6      	b.n	118a <memset+0x22>

000011fc <register_fini>:
    11fc:	4b03      	ldr	r3, [pc, #12]	; (120c <register_fini+0x10>)
    11fe:	b510      	push	{r4, lr}
    1200:	2b00      	cmp	r3, #0
    1202:	d002      	beq.n	120a <register_fini+0xe>
    1204:	4802      	ldr	r0, [pc, #8]	; (1210 <register_fini+0x14>)
    1206:	f000 f805 	bl	1214 <atexit>
    120a:	bd10      	pop	{r4, pc}
    120c:	00000000 	.word	0x00000000
    1210:	00001225 	.word	0x00001225

00001214 <atexit>:
    1214:	b510      	push	{r4, lr}
    1216:	0001      	movs	r1, r0
    1218:	2300      	movs	r3, #0
    121a:	2200      	movs	r2, #0
    121c:	2000      	movs	r0, #0
    121e:	f000 f81f 	bl	1260 <__register_exitproc>
    1222:	bd10      	pop	{r4, pc}

00001224 <__libc_fini_array>:
    1224:	b570      	push	{r4, r5, r6, lr}
    1226:	4b09      	ldr	r3, [pc, #36]	; (124c <__libc_fini_array+0x28>)
    1228:	4c09      	ldr	r4, [pc, #36]	; (1250 <__libc_fini_array+0x2c>)
    122a:	1ae4      	subs	r4, r4, r3
    122c:	10a4      	asrs	r4, r4, #2
    122e:	d009      	beq.n	1244 <__libc_fini_array+0x20>
    1230:	4a08      	ldr	r2, [pc, #32]	; (1254 <__libc_fini_array+0x30>)
    1232:	18a5      	adds	r5, r4, r2
    1234:	00ad      	lsls	r5, r5, #2
    1236:	18ed      	adds	r5, r5, r3
    1238:	682b      	ldr	r3, [r5, #0]
    123a:	3c01      	subs	r4, #1
    123c:	4798      	blx	r3
    123e:	3d04      	subs	r5, #4
    1240:	2c00      	cmp	r4, #0
    1242:	d1f9      	bne.n	1238 <__libc_fini_array+0x14>
    1244:	f000 f892 	bl	136c <_fini>
    1248:	bd70      	pop	{r4, r5, r6, pc}
    124a:	46c0      	nop			; (mov r8, r8)
    124c:	00001378 	.word	0x00001378
    1250:	0000137c 	.word	0x0000137c
    1254:	3fffffff 	.word	0x3fffffff

00001258 <__retarget_lock_acquire_recursive>:
    1258:	4770      	bx	lr
    125a:	46c0      	nop			; (mov r8, r8)

0000125c <__retarget_lock_release_recursive>:
    125c:	4770      	bx	lr
    125e:	46c0      	nop			; (mov r8, r8)

00001260 <__register_exitproc>:
    1260:	b5f0      	push	{r4, r5, r6, r7, lr}
    1262:	464e      	mov	r6, r9
    1264:	4645      	mov	r5, r8
    1266:	46de      	mov	lr, fp
    1268:	4657      	mov	r7, sl
    126a:	b5e0      	push	{r5, r6, r7, lr}
    126c:	4d36      	ldr	r5, [pc, #216]	; (1348 <__register_exitproc+0xe8>)
    126e:	b083      	sub	sp, #12
    1270:	0006      	movs	r6, r0
    1272:	6828      	ldr	r0, [r5, #0]
    1274:	4698      	mov	r8, r3
    1276:	000f      	movs	r7, r1
    1278:	4691      	mov	r9, r2
    127a:	f7ff ffed 	bl	1258 <__retarget_lock_acquire_recursive>
    127e:	4b33      	ldr	r3, [pc, #204]	; (134c <__register_exitproc+0xec>)
    1280:	681c      	ldr	r4, [r3, #0]
    1282:	23a4      	movs	r3, #164	; 0xa4
    1284:	005b      	lsls	r3, r3, #1
    1286:	58e0      	ldr	r0, [r4, r3]
    1288:	2800      	cmp	r0, #0
    128a:	d052      	beq.n	1332 <__register_exitproc+0xd2>
    128c:	6843      	ldr	r3, [r0, #4]
    128e:	2b1f      	cmp	r3, #31
    1290:	dc13      	bgt.n	12ba <__register_exitproc+0x5a>
    1292:	1c5a      	adds	r2, r3, #1
    1294:	9201      	str	r2, [sp, #4]
    1296:	2e00      	cmp	r6, #0
    1298:	d128      	bne.n	12ec <__register_exitproc+0x8c>
    129a:	9a01      	ldr	r2, [sp, #4]
    129c:	3302      	adds	r3, #2
    129e:	009b      	lsls	r3, r3, #2
    12a0:	6042      	str	r2, [r0, #4]
    12a2:	501f      	str	r7, [r3, r0]
    12a4:	6828      	ldr	r0, [r5, #0]
    12a6:	f7ff ffd9 	bl	125c <__retarget_lock_release_recursive>
    12aa:	2000      	movs	r0, #0
    12ac:	b003      	add	sp, #12
    12ae:	bc3c      	pop	{r2, r3, r4, r5}
    12b0:	4690      	mov	r8, r2
    12b2:	4699      	mov	r9, r3
    12b4:	46a2      	mov	sl, r4
    12b6:	46ab      	mov	fp, r5
    12b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    12ba:	4b25      	ldr	r3, [pc, #148]	; (1350 <__register_exitproc+0xf0>)
    12bc:	2b00      	cmp	r3, #0
    12be:	d03d      	beq.n	133c <__register_exitproc+0xdc>
    12c0:	20c8      	movs	r0, #200	; 0xc8
    12c2:	0040      	lsls	r0, r0, #1
    12c4:	e000      	b.n	12c8 <__register_exitproc+0x68>
    12c6:	bf00      	nop
    12c8:	2800      	cmp	r0, #0
    12ca:	d037      	beq.n	133c <__register_exitproc+0xdc>
    12cc:	22a4      	movs	r2, #164	; 0xa4
    12ce:	2300      	movs	r3, #0
    12d0:	0052      	lsls	r2, r2, #1
    12d2:	58a1      	ldr	r1, [r4, r2]
    12d4:	6043      	str	r3, [r0, #4]
    12d6:	6001      	str	r1, [r0, #0]
    12d8:	50a0      	str	r0, [r4, r2]
    12da:	3240      	adds	r2, #64	; 0x40
    12dc:	5083      	str	r3, [r0, r2]
    12de:	3204      	adds	r2, #4
    12e0:	5083      	str	r3, [r0, r2]
    12e2:	3301      	adds	r3, #1
    12e4:	9301      	str	r3, [sp, #4]
    12e6:	2300      	movs	r3, #0
    12e8:	2e00      	cmp	r6, #0
    12ea:	d0d6      	beq.n	129a <__register_exitproc+0x3a>
    12ec:	009a      	lsls	r2, r3, #2
    12ee:	4692      	mov	sl, r2
    12f0:	4482      	add	sl, r0
    12f2:	464a      	mov	r2, r9
    12f4:	2188      	movs	r1, #136	; 0x88
    12f6:	4654      	mov	r4, sl
    12f8:	5062      	str	r2, [r4, r1]
    12fa:	22c4      	movs	r2, #196	; 0xc4
    12fc:	0052      	lsls	r2, r2, #1
    12fe:	4691      	mov	r9, r2
    1300:	4481      	add	r9, r0
    1302:	464a      	mov	r2, r9
    1304:	3987      	subs	r1, #135	; 0x87
    1306:	4099      	lsls	r1, r3
    1308:	6812      	ldr	r2, [r2, #0]
    130a:	468b      	mov	fp, r1
    130c:	430a      	orrs	r2, r1
    130e:	4694      	mov	ip, r2
    1310:	464a      	mov	r2, r9
    1312:	4661      	mov	r1, ip
    1314:	6011      	str	r1, [r2, #0]
    1316:	2284      	movs	r2, #132	; 0x84
    1318:	4641      	mov	r1, r8
    131a:	0052      	lsls	r2, r2, #1
    131c:	50a1      	str	r1, [r4, r2]
    131e:	2e02      	cmp	r6, #2
    1320:	d1bb      	bne.n	129a <__register_exitproc+0x3a>
    1322:	0002      	movs	r2, r0
    1324:	465c      	mov	r4, fp
    1326:	328d      	adds	r2, #141	; 0x8d
    1328:	32ff      	adds	r2, #255	; 0xff
    132a:	6811      	ldr	r1, [r2, #0]
    132c:	430c      	orrs	r4, r1
    132e:	6014      	str	r4, [r2, #0]
    1330:	e7b3      	b.n	129a <__register_exitproc+0x3a>
    1332:	0020      	movs	r0, r4
    1334:	304d      	adds	r0, #77	; 0x4d
    1336:	30ff      	adds	r0, #255	; 0xff
    1338:	50e0      	str	r0, [r4, r3]
    133a:	e7a7      	b.n	128c <__register_exitproc+0x2c>
    133c:	6828      	ldr	r0, [r5, #0]
    133e:	f7ff ff8d 	bl	125c <__retarget_lock_release_recursive>
    1342:	2001      	movs	r0, #1
    1344:	4240      	negs	r0, r0
    1346:	e7b1      	b.n	12ac <__register_exitproc+0x4c>
    1348:	20000430 	.word	0x20000430
    134c:	00001354 	.word	0x00001354
    1350:	00000000 	.word	0x00000000

00001354 <_global_impure_ptr>:
    1354:	20000008                                ... 

00001358 <_init>:
    1358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    135a:	46c0      	nop			; (mov r8, r8)
    135c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    135e:	bc08      	pop	{r3}
    1360:	469e      	mov	lr, r3
    1362:	4770      	bx	lr

00001364 <__init_array_start>:
    1364:	000011fd 	.word	0x000011fd

00001368 <__frame_dummy_init_array_entry>:
    1368:	000000dd                                ....

0000136c <_fini>:
    136c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    136e:	46c0      	nop			; (mov r8, r8)
    1370:	bcf8      	pop	{r3, r4, r5, r6, r7}
    1372:	bc08      	pop	{r3}
    1374:	469e      	mov	lr, r3
    1376:	4770      	bx	lr

00001378 <__fini_array_start>:
    1378:	000000b5 	.word	0x000000b5
