$date
	Thu May 15 23:10:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module clock_gating_cell_tb $end
$var wire 1 ! gated_clock $end
$var reg 1 " clk $end
$var reg 1 # clk_enable $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # clk_enable $end
$var wire 1 ! gated_clock $end
$var reg 1 $ Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1"
#20
0"
#25
1$
1#
#30
1!
1"
#40
0!
0"
#50
1!
1"
#60
0!
0"
#70
1!
1"
#74
0#
#80
0$
0!
0"
#90
1"
#98
1#
#100
1$
0"
#110
1!
1"
#120
0!
0"
#130
1!
1"
#137
0#
#140
0$
0!
0"
#150
1"
#160
0"
#170
1"
#180
0"
#190
1"
#200
0"
#210
1"
#220
0"
#223
1$
1#
#230
1!
1"
#240
0!
0"
#250
1!
1"
#251
0#
#260
0$
0!
0"
#270
1"
#280
0"
#290
1"
#294
1#
#300
1$
0"
#310
1!
1"
#320
0!
0"
#323
0$
0#
#330
1"
#340
0"
#350
1"
#360
0"
#370
1"
#380
0"
#390
1"
#400
0"
#409
1$
1#
#410
1!
1"
#420
0!
0"
#430
1!
1"
#440
0!
0"
#448
0$
0#
#450
1"
#460
0"
#470
1"
#480
0"
#490
1"
#500
0"
#510
1"
#520
0"
#530
1"
#534
