// Seed: 1831901839
module module_0 (
    output wire id_0,
    output tri0 id_1,
    output supply0 id_2,
    output wire id_3,
    input wire id_4,
    output tri0 id_5,
    output wor id_6,
    input tri0 id_7,
    input wire id_8,
    input tri1 id_9,
    input wand id_10,
    output uwire id_11,
    output tri0 id_12,
    input wor id_13,
    input supply1 id_14,
    input wire id_15,
    input wor id_16,
    output supply0 id_17
);
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input uwire id_2,
    output tri id_3,
    input tri0 id_4,
    output supply1 id_5,
    input tri0 id_6
);
  assign id_5 = id_1 & 1;
  module_0(
      id_3,
      id_5,
      id_5,
      id_3,
      id_6,
      id_3,
      id_5,
      id_1,
      id_2,
      id_4,
      id_0,
      id_3,
      id_3,
      id_0,
      id_1,
      id_6,
      id_1,
      id_3
  );
endmodule
