

================================================================
== Vitis HLS Report for 'extract_LU'
================================================================
* Date:           Fri Oct 17 17:44:02 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LU_inversion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.322 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    3|    3|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     78|    -|
|Register         |        -|    -|     133|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     133|     80|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+----+---+----+------------+------------+
    | Variable Name | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+----+---+----+------------+------------+
    |ap_enable_pp0  |       xor|   0|  0|   2|           1|           2|
    +---------------+----------+----+---+----+------------+------------+
    |Total          |          |   0|  0|   2|           1|           2|
    +---------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |A_address0               |  20|          4|    4|         16|
    |A_address1               |  20|          4|    4|         16|
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  78|         16|   11|         40|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |A_load_10_reg_138            |  32|   0|   32|          0|
    |A_load_11_reg_153            |  32|   0|   32|          0|
    |A_load_12_reg_158            |  32|   0|   32|          0|
    |A_load_reg_133               |  32|   0|   32|          0|
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 133|   0|  133|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|    extract_LU|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|    extract_LU|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|    extract_LU|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|    extract_LU|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|    extract_LU|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|    extract_LU|  return value|
|ap_return_0  |  out|   32|  ap_ctrl_hs|    extract_LU|  return value|
|ap_return_1  |  out|   32|  ap_ctrl_hs|    extract_LU|  return value|
|ap_return_2  |  out|   32|  ap_ctrl_hs|    extract_LU|  return value|
|ap_return_3  |  out|   32|  ap_ctrl_hs|    extract_LU|  return value|
|ap_return_4  |  out|   32|  ap_ctrl_hs|    extract_LU|  return value|
|ap_return_5  |  out|   32|  ap_ctrl_hs|    extract_LU|  return value|
|A_address0   |  out|    4|   ap_memory|             A|         array|
|A_ce0        |  out|    1|   ap_memory|             A|         array|
|A_q0         |   in|   32|   ap_memory|             A|         array|
|A_address1   |  out|    4|   ap_memory|             A|         array|
|A_ce1        |  out|    1|   ap_memory|             A|         array|
|A_q1         |   in|   32|   ap_memory|             A|         array|
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 3, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 4" [LU.cpp:84]   --->   Operation 5 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%A_addr_10 = getelementptr i32 %A, i64 0, i64 8" [LU.cpp:84]   --->   Operation 6 'getelementptr' 'A_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (2.32ns)   --->   "%A_load = load i4 %A_addr" [LU.cpp:84]   --->   Operation 7 'load' 'A_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 8 [2/2] (2.32ns)   --->   "%A_load_10 = load i4 %A_addr_10" [LU.cpp:84]   --->   Operation 8 'load' 'A_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%A_addr_11 = getelementptr i32 %A, i64 0, i64 9" [LU.cpp:84]   --->   Operation 9 'getelementptr' 'A_addr_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%A_addr_12 = getelementptr i32 %A, i64 0, i64 12" [LU.cpp:84]   --->   Operation 10 'getelementptr' 'A_addr_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/2] (2.32ns)   --->   "%A_load = load i4 %A_addr" [LU.cpp:84]   --->   Operation 11 'load' 'A_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 12 [1/2] (2.32ns)   --->   "%A_load_10 = load i4 %A_addr_10" [LU.cpp:84]   --->   Operation 12 'load' 'A_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 13 [2/2] (2.32ns)   --->   "%A_load_11 = load i4 %A_addr_11" [LU.cpp:84]   --->   Operation 13 'load' 'A_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 14 [2/2] (2.32ns)   --->   "%A_load_12 = load i4 %A_addr_12" [LU.cpp:84]   --->   Operation 14 'load' 'A_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%A_addr_13 = getelementptr i32 %A, i64 0, i64 13" [LU.cpp:84]   --->   Operation 15 'getelementptr' 'A_addr_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%A_addr_14 = getelementptr i32 %A, i64 0, i64 14" [LU.cpp:84]   --->   Operation 16 'getelementptr' 'A_addr_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/2] (2.32ns)   --->   "%A_load_11 = load i4 %A_addr_11" [LU.cpp:84]   --->   Operation 17 'load' 'A_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 18 [1/2] (2.32ns)   --->   "%A_load_12 = load i4 %A_addr_12" [LU.cpp:84]   --->   Operation 18 'load' 'A_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 19 [2/2] (2.32ns)   --->   "%A_load_13 = load i4 %A_addr_13" [LU.cpp:84]   --->   Operation 19 'load' 'A_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 20 [2/2] (2.32ns)   --->   "%A_load_14 = load i4 %A_addr_14" [LU.cpp:84]   --->   Operation 20 'load' 'A_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 21 [1/2] (2.32ns)   --->   "%A_load_13 = load i4 %A_addr_13" [LU.cpp:84]   --->   Operation 21 'load' 'A_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 22 [1/2] (2.32ns)   --->   "%A_load_14 = load i4 %A_addr_14" [LU.cpp:84]   --->   Operation 22 'load' 'A_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%newret1 = insertvalue i192 <undef>, i32 %A_load" [LU.cpp:84]   --->   Operation 23 'insertvalue' 'newret1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%newret3 = insertvalue i192 %newret1, i32 %A_load_10" [LU.cpp:84]   --->   Operation 24 'insertvalue' 'newret3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%newret5 = insertvalue i192 %newret3, i32 %A_load_12" [LU.cpp:84]   --->   Operation 25 'insertvalue' 'newret5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%newret7 = insertvalue i192 %newret5, i32 %A_load_11" [LU.cpp:84]   --->   Operation 26 'insertvalue' 'newret7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%newret9 = insertvalue i192 %newret7, i32 %A_load_13" [LU.cpp:84]   --->   Operation 27 'insertvalue' 'newret9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%newret11 = insertvalue i192 %newret9, i32 %A_load_14" [LU.cpp:84]   --->   Operation 28 'insertvalue' 'newret11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln84 = ret i192 %newret11" [LU.cpp:84]   --->   Operation 29 'ret' 'ret_ln84' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
A_addr    (getelementptr) [ 00100]
A_addr_10 (getelementptr) [ 00100]
A_addr_11 (getelementptr) [ 00010]
A_addr_12 (getelementptr) [ 00010]
A_load    (load         ) [ 01011]
A_load_10 (load         ) [ 01011]
A_addr_13 (getelementptr) [ 01001]
A_addr_14 (getelementptr) [ 01001]
A_load_11 (load         ) [ 01001]
A_load_12 (load         ) [ 01001]
A_load_13 (load         ) [ 00000]
A_load_14 (load         ) [ 00000]
newret1   (insertvalue  ) [ 00000]
newret3   (insertvalue  ) [ 00000]
newret5   (insertvalue  ) [ 00000]
newret7   (insertvalue  ) [ 00000]
newret9   (insertvalue  ) [ 00000]
newret11  (insertvalue  ) [ 00000]
ret_ln84  (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1004" name="A_addr_gep_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="32" slack="0"/>
<pin id="20" dir="0" index="1" bw="1" slack="0"/>
<pin id="21" dir="0" index="2" bw="4" slack="0"/>
<pin id="22" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="A_addr_10_gep_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="32" slack="0"/>
<pin id="28" dir="0" index="1" bw="1" slack="0"/>
<pin id="29" dir="0" index="2" bw="5" slack="0"/>
<pin id="30" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_10/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="grp_access_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="4" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="37" dir="0" index="2" bw="0" slack="0"/>
<pin id="39" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="40" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="41" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="38" dir="1" index="3" bw="32" slack="0"/>
<pin id="42" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/1 A_load_10/1 A_load_11/2 A_load_12/2 A_load_13/3 A_load_14/3 "/>
</bind>
</comp>

<comp id="45" class="1004" name="A_addr_11_gep_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="32" slack="0"/>
<pin id="47" dir="0" index="1" bw="1" slack="0"/>
<pin id="48" dir="0" index="2" bw="5" slack="0"/>
<pin id="49" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_11/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="A_addr_12_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="32" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="5" slack="0"/>
<pin id="57" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_12/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="A_addr_13_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="5" slack="0"/>
<pin id="67" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_13/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="A_addr_14_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="5" slack="0"/>
<pin id="75" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_14/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="newret1_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="192" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="2"/>
<pin id="84" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret1/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="newret3_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="192" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="2"/>
<pin id="89" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret3/4 "/>
</bind>
</comp>

<comp id="91" class="1004" name="newret5_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="192" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="1"/>
<pin id="94" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret5/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="newret7_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="192" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="1"/>
<pin id="99" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret7/4 "/>
</bind>
</comp>

<comp id="101" class="1004" name="newret9_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="192" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret9/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="newret11_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="192" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="1" index="2" bw="192" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret11/4 "/>
</bind>
</comp>

<comp id="113" class="1005" name="A_addr_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="1"/>
<pin id="115" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="118" class="1005" name="A_addr_10_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="1"/>
<pin id="120" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_10 "/>
</bind>
</comp>

<comp id="123" class="1005" name="A_addr_11_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="1"/>
<pin id="125" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_11 "/>
</bind>
</comp>

<comp id="128" class="1005" name="A_addr_12_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="1"/>
<pin id="130" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_12 "/>
</bind>
</comp>

<comp id="133" class="1005" name="A_load_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="2"/>
<pin id="135" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="138" class="1005" name="A_load_10_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="2"/>
<pin id="140" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="A_load_10 "/>
</bind>
</comp>

<comp id="143" class="1005" name="A_addr_13_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="1"/>
<pin id="145" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_13 "/>
</bind>
</comp>

<comp id="148" class="1005" name="A_addr_14_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="1"/>
<pin id="150" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_14 "/>
</bind>
</comp>

<comp id="153" class="1005" name="A_load_11_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load_11 "/>
</bind>
</comp>

<comp id="158" class="1005" name="A_load_12_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="1"/>
<pin id="160" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="23"><net_src comp="0" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="24"><net_src comp="2" pin="0"/><net_sink comp="18" pin=1"/></net>

<net id="25"><net_src comp="4" pin="0"/><net_sink comp="18" pin=2"/></net>

<net id="31"><net_src comp="0" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="32"><net_src comp="2" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="33"><net_src comp="6" pin="0"/><net_sink comp="26" pin=2"/></net>

<net id="43"><net_src comp="18" pin="3"/><net_sink comp="34" pin=2"/></net>

<net id="44"><net_src comp="26" pin="3"/><net_sink comp="34" pin=0"/></net>

<net id="50"><net_src comp="0" pin="0"/><net_sink comp="45" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="45" pin=1"/></net>

<net id="52"><net_src comp="8" pin="0"/><net_sink comp="45" pin=2"/></net>

<net id="58"><net_src comp="0" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="60"><net_src comp="10" pin="0"/><net_sink comp="53" pin=2"/></net>

<net id="61"><net_src comp="45" pin="3"/><net_sink comp="34" pin=2"/></net>

<net id="62"><net_src comp="53" pin="3"/><net_sink comp="34" pin=0"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="63" pin=2"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="78"><net_src comp="14" pin="0"/><net_sink comp="71" pin=2"/></net>

<net id="79"><net_src comp="63" pin="3"/><net_sink comp="34" pin=2"/></net>

<net id="80"><net_src comp="71" pin="3"/><net_sink comp="34" pin=0"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="90"><net_src comp="81" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="86" pin="2"/><net_sink comp="91" pin=0"/></net>

<net id="100"><net_src comp="91" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="96" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="34" pin="7"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="101" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="34" pin="3"/><net_sink comp="107" pin=1"/></net>

<net id="116"><net_src comp="18" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="121"><net_src comp="26" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="34" pin=0"/></net>

<net id="126"><net_src comp="45" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="131"><net_src comp="53" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="34" pin=0"/></net>

<net id="136"><net_src comp="34" pin="7"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="141"><net_src comp="34" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="146"><net_src comp="63" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="151"><net_src comp="71" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="34" pin=0"/></net>

<net id="156"><net_src comp="34" pin="7"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="161"><net_src comp="34" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="91" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {}
 - Input state : 
	Port: extract_LU : A | {1 2 3 4 }
  - Chain level:
	State 1
		A_load : 1
		A_load_10 : 1
	State 2
		A_load_11 : 1
		A_load_12 : 1
	State 3
		A_load_13 : 1
		A_load_14 : 1
	State 4
		newret3 : 1
		newret5 : 2
		newret7 : 3
		newret9 : 4
		newret11 : 5
		ret_ln84 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|
| Operation| Functional Unit |
|----------|-----------------|
|          |  newret1_fu_81  |
|          |  newret3_fu_86  |
|insertvalue|  newret5_fu_91  |
|          |  newret7_fu_96  |
|          |  newret9_fu_101 |
|          | newret11_fu_107 |
|----------|-----------------|
|   Total  |                 |
|----------|-----------------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|A_addr_10_reg_118|    4   |
|A_addr_11_reg_123|    4   |
|A_addr_12_reg_128|    4   |
|A_addr_13_reg_143|    4   |
|A_addr_14_reg_148|    4   |
|  A_addr_reg_113 |    4   |
|A_load_10_reg_138|   32   |
|A_load_11_reg_153|   32   |
|A_load_12_reg_158|   32   |
|  A_load_reg_133 |   32   |
+-----------------+--------+
|      Total      |   152  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_34 |  p0  |   6  |   4  |   24   ||    31   |
| grp_access_fu_34 |  p2  |   6  |   0  |    0   ||    31   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  4.1304 ||    62   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   62   |
|  Register |    -   |   152  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   152  |   62   |
+-----------+--------+--------+--------+
