{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 22 15:42:45 2023 " "Info: Processing started: Fri Dec 22 15:42:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off adc_read -c adc_read " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off adc_read -c adc_read" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "adc_read.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/adc_read.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register cnt\[3\] register LED_DV\[2\]~reg0 70.45 MHz 14.195 ns Internal " "Info: Clock \"clk\" has Internal fmax of 70.45 MHz between source register \"cnt\[3\]\" and destination register \"LED_DV\[2\]~reg0\" (period= 14.195 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.486 ns + Longest register register " "Info: + Longest register to register delay is 13.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt\[3\] 1 REG LC_X4_Y5_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y5_N2; Fanout = 3; REG Node = 'cnt\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[3] } "NODE_NAME" } } { "adc_read.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/adc_read.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.833 ns) + CELL(0.978 ns) 2.811 ns Add0~17 2 COMB LC_X3_Y4_N5 2 " "Info: 2: + IC(1.833 ns) + CELL(0.978 ns) = 2.811 ns; Loc. = LC_X3_Y4_N5; Fanout = 2; COMB Node = 'Add0~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.811 ns" { cnt[3] Add0~17 } "NODE_NAME" } } { "adc_read.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/adc_read.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.934 ns Add0~67 3 COMB LC_X3_Y4_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 2.934 ns; Loc. = LC_X3_Y4_N6; Fanout = 2; COMB Node = 'Add0~67'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Add0~17 Add0~67 } "NODE_NAME" } } { "adc_read.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/adc_read.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.057 ns Add0~72 4 COMB LC_X3_Y4_N7 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 3.057 ns; Loc. = LC_X3_Y4_N7; Fanout = 2; COMB Node = 'Add0~72'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Add0~67 Add0~72 } "NODE_NAME" } } { "adc_read.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/adc_read.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 3.872 ns Add0~75 5 COMB LC_X3_Y4_N8 3 " "Info: 5: + IC(0.000 ns) + CELL(0.815 ns) = 3.872 ns; Loc. = LC_X3_Y4_N8; Fanout = 3; COMB Node = 'Add0~75'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add0~72 Add0~75 } "NODE_NAME" } } { "adc_read.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/adc_read.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.931 ns) + CELL(0.511 ns) 7.314 ns LED_TR\[0\]~1 6 COMB LC_X4_Y5_N9 1 " "Info: 6: + IC(2.931 ns) + CELL(0.511 ns) = 7.314 ns; Loc. = LC_X4_Y5_N9; Fanout = 1; COMB Node = 'LED_TR\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.442 ns" { Add0~75 LED_TR[0]~1 } "NODE_NAME" } } { "adc_read.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/adc_read.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.914 ns) 9.346 ns LED_TR\[0\]~2 7 COMB LC_X5_Y5_N3 8 " "Info: 7: + IC(1.118 ns) + CELL(0.914 ns) = 9.346 ns; Loc. = LC_X5_Y5_N3; Fanout = 8; COMB Node = 'LED_TR\[0\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.032 ns" { LED_TR[0]~1 LED_TR[0]~2 } "NODE_NAME" } } { "adc_read.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/adc_read.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 9.851 ns LED_DV\[0\]~0 8 COMB LC_X5_Y5_N4 7 " "Info: 8: + IC(0.305 ns) + CELL(0.200 ns) = 9.851 ns; Loc. = LC_X5_Y5_N4; Fanout = 7; COMB Node = 'LED_DV\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { LED_TR[0]~2 LED_DV[0]~0 } "NODE_NAME" } } { "adc_read.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/adc_read.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.392 ns) + CELL(1.243 ns) 13.486 ns LED_DV\[2\]~reg0 9 REG LC_X1_Y7_N4 1 " "Info: 9: + IC(2.392 ns) + CELL(1.243 ns) = 13.486 ns; Loc. = LC_X1_Y7_N4; Fanout = 1; REG Node = 'LED_DV\[2\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.635 ns" { LED_DV[0]~0 LED_DV[2]~reg0 } "NODE_NAME" } } { "adc_read.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/adc_read.v" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.907 ns ( 36.39 % ) " "Info: Total cell delay = 4.907 ns ( 36.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.579 ns ( 63.61 % ) " "Info: Total interconnect delay = 8.579 ns ( 63.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.486 ns" { cnt[3] Add0~17 Add0~67 Add0~72 Add0~75 LED_TR[0]~1 LED_TR[0]~2 LED_DV[0]~0 LED_DV[2]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.486 ns" { cnt[3] {} Add0~17 {} Add0~67 {} Add0~72 {} Add0~75 {} LED_TR[0]~1 {} LED_TR[0]~2 {} LED_DV[0]~0 {} LED_DV[2]~reg0 {} } { 0.000ns 1.833ns 0.000ns 0.000ns 0.000ns 2.931ns 1.118ns 0.305ns 2.392ns } { 0.000ns 0.978ns 0.123ns 0.123ns 0.815ns 0.511ns 0.914ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 37 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 37; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "adc_read.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/adc_read.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns LED_DV\[2\]~reg0 2 REG LC_X1_Y7_N4 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X1_Y7_N4; Fanout = 1; REG Node = 'LED_DV\[2\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk LED_DV[2]~reg0 } "NODE_NAME" } } { "adc_read.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/adc_read.v" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk LED_DV[2]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} LED_DV[2]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 37 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 37; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "adc_read.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/adc_read.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns cnt\[3\] 2 REG LC_X4_Y5_N2 3 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X4_Y5_N2; Fanout = 3; REG Node = 'cnt\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk cnt[3] } "NODE_NAME" } } { "adc_read.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/adc_read.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk cnt[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} cnt[3] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk LED_DV[2]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} LED_DV[2]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk cnt[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} cnt[3] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "adc_read.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/adc_read.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "adc_read.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/adc_read.v" 12 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.486 ns" { cnt[3] Add0~17 Add0~67 Add0~72 Add0~75 LED_TR[0]~1 LED_TR[0]~2 LED_DV[0]~0 LED_DV[2]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.486 ns" { cnt[3] {} Add0~17 {} Add0~67 {} Add0~72 {} Add0~75 {} LED_TR[0]~1 {} LED_TR[0]~2 {} LED_DV[0]~0 {} LED_DV[2]~reg0 {} } { 0.000ns 1.833ns 0.000ns 0.000ns 0.000ns 2.931ns 1.118ns 0.305ns 2.392ns } { 0.000ns 0.978ns 0.123ns 0.123ns 0.815ns 0.511ns 0.914ns 0.200ns 1.243ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk LED_DV[2]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} LED_DV[2]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk cnt[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} cnt[3] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "LED_CH\[6\]~reg0 D\[3\] clk 39.321 ns register " "Info: tsu for register \"LED_CH\[6\]~reg0\" (data pin = \"D\[3\]\", clock pin = \"clk\") is 39.321 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "42.807 ns + Longest pin register " "Info: + Longest pin to register delay is 42.807 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns D\[3\] 1 PIN PIN_F12 14 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_F12; Fanout = 14; PIN Node = 'D\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[3] } "NODE_NAME" } } { "adc_read.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/adc_read.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.495 ns) + CELL(0.747 ns) 4.374 ns lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~COUT 2 COMB LC_X9_Y8_N7 1 " "Info: 2: + IC(2.495 ns) + CELL(0.747 ns) = 4.374 ns; Loc. = LC_X9_Y8_N7; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.242 ns" { D[3] lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~COUT } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 5.189 ns lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[3\]~32 3 COMB LC_X9_Y8_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.815 ns) = 5.189 ns; Loc. = LC_X9_Y8_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[3\]~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~COUT lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~32 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.978 ns) 6.860 ns lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[3\]~27 4 COMB LC_X9_Y8_N1 2 " "Info: 4: + IC(0.693 ns) + CELL(0.978 ns) = 6.860 ns; Loc. = LC_X9_Y8_N1; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[3\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.671 ns" { lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~32 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~27 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 6.983 ns lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[3\]~22 5 COMB LC_X9_Y8_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 6.983 ns; Loc. = LC_X9_Y8_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[3\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~27 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~22 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 7.106 ns lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[3\]~12 6 COMB LC_X9_Y8_N3 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 7.106 ns; Loc. = LC_X9_Y8_N3; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[3\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~22 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~12 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 7.367 ns lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[3\]~2 7 COMB LC_X9_Y8_N4 2 " "Info: 7: + IC(0.000 ns) + CELL(0.261 ns) = 7.367 ns; Loc. = LC_X9_Y8_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[3\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~12 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~2 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 8.342 ns lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[3\]~5 8 COMB LC_X9_Y8_N6 14 " "Info: 8: + IC(0.000 ns) + CELL(0.975 ns) = 8.342 ns; Loc. = LC_X9_Y8_N6; Fanout = 14; COMB Node = 'lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~2 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~5 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.511 ns) 9.637 ns lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|StageOut\[50\]~24 9 COMB LC_X9_Y8_N0 3 " "Info: 9: + IC(0.784 ns) + CELL(0.511 ns) = 9.637 ns; Loc. = LC_X9_Y8_N0; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|StageOut\[50\]~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~5 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[50]~24 } "NODE_NAME" } } { "db/alt_u_div_nie.tdf" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/db/alt_u_div_nie.tdf" 66 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.718 ns) + CELL(0.747 ns) 13.102 ns lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|add_sub_l7c:add_sub_7\|add_sub_cella\[3\]~27 10 COMB LC_X8_Y9_N2 2 " "Info: 10: + IC(2.718 ns) + CELL(0.747 ns) = 13.102 ns; Loc. = LC_X8_Y9_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|add_sub_l7c:add_sub_7\|add_sub_cella\[3\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.465 ns" { lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[50]~24 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~27 } "NODE_NAME" } } { "db/add_sub_l7c.tdf" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/db/add_sub_l7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 13.225 ns lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|add_sub_l7c:add_sub_7\|add_sub_cella\[3\]~22 11 COMB LC_X8_Y9_N3 2 " "Info: 11: + IC(0.000 ns) + CELL(0.123 ns) = 13.225 ns; Loc. = LC_X8_Y9_N3; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|add_sub_l7c:add_sub_7\|add_sub_cella\[3\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~27 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~22 } "NODE_NAME" } } { "db/add_sub_l7c.tdf" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/db/add_sub_l7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 13.486 ns lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|add_sub_l7c:add_sub_7\|add_sub_cella\[3\]~12 12 COMB LC_X8_Y9_N4 2 " "Info: 12: + IC(0.000 ns) + CELL(0.261 ns) = 13.486 ns; Loc. = LC_X8_Y9_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|add_sub_l7c:add_sub_7\|add_sub_cella\[3\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~22 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~12 } "NODE_NAME" } } { "db/add_sub_l7c.tdf" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/db/add_sub_l7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 14.461 ns lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|add_sub_l7c:add_sub_7\|add_sub_cella\[3\]~0 13 COMB LC_X8_Y9_N7 12 " "Info: 13: + IC(0.000 ns) + CELL(0.975 ns) = 14.461 ns; Loc. = LC_X8_Y9_N7; Fanout = 12; COMB Node = 'lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|add_sub_l7c:add_sub_7\|add_sub_cella\[3\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~12 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~0 } "NODE_NAME" } } { "db/add_sub_l7c.tdf" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/db/add_sub_l7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.047 ns) + CELL(0.200 ns) 16.708 ns lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|StageOut\[60\]~11 14 COMB LC_X7_Y8_N0 4 " "Info: 14: + IC(2.047 ns) + CELL(0.200 ns) = 16.708 ns; Loc. = LC_X7_Y8_N0; Fanout = 4; COMB Node = 'lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|StageOut\[60\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.247 ns" { lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~0 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[60]~11 } "NODE_NAME" } } { "db/alt_u_div_nie.tdf" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/db/alt_u_div_nie.tdf" 66 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.845 ns) + CELL(0.747 ns) 19.300 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT 15 COMB LC_X8_Y9_N8 1 " "Info: 15: + IC(1.845 ns) + CELL(0.747 ns) = 19.300 ns; Loc. = LC_X8_Y9_N8; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.592 ns" { lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[60]~11 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 20.115 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~20 16 COMB LC_X8_Y9_N9 2 " "Info: 16: + IC(0.000 ns) + CELL(0.815 ns) = 20.115 ns; Loc. = LC_X8_Y9_N9; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.385 ns) + CELL(0.747 ns) 23.247 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~17 17 COMB LC_X6_Y8_N6 2 " "Info: 17: + IC(2.385 ns) + CELL(0.747 ns) = 23.247 ns; Loc. = LC_X6_Y8_N6; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.132 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 23.370 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~12 18 COMB LC_X6_Y8_N7 2 " "Info: 18: + IC(0.000 ns) + CELL(0.123 ns) = 23.370 ns; Loc. = LC_X6_Y8_N7; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 23.493 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~7 19 COMB LC_X6_Y8_N8 1 " "Info: 19: + IC(0.000 ns) + CELL(0.123 ns) = 23.493 ns; Loc. = LC_X6_Y8_N8; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 24.308 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~0 20 COMB LC_X6_Y8_N9 16 " "Info: 20: + IC(0.000 ns) + CELL(0.815 ns) = 24.308 ns; Loc. = LC_X6_Y8_N9; Fanout = 16; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.269 ns) + CELL(0.511 ns) 26.088 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|StageOut\[17\]~9 21 COMB LC_X5_Y8_N0 3 " "Info: 21: + IC(1.269 ns) + CELL(0.511 ns) = 26.088 ns; Loc. = LC_X5_Y8_N0; Fanout = 3; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|StageOut\[17\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.780 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[17]~9 } "NODE_NAME" } } { "db/alt_u_div_fie.tdf" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/db/alt_u_div_fie.tdf" 59 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.978 ns) 28.175 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~12 22 COMB LC_X6_Y8_N2 1 " "Info: 22: + IC(1.109 ns) + CELL(0.978 ns) = 28.175 ns; Loc. = LC_X6_Y8_N2; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.087 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[17]~9 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 28.298 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~7 23 COMB LC_X6_Y8_N3 1 " "Info: 23: + IC(0.000 ns) + CELL(0.123 ns) = 28.298 ns; Loc. = LC_X6_Y8_N3; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 29.113 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~0 24 COMB LC_X6_Y8_N4 16 " "Info: 24: + IC(0.000 ns) + CELL(0.815 ns) = 29.113 ns; Loc. = LC_X6_Y8_N4; Fanout = 16; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.855 ns) + CELL(0.200 ns) 31.168 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|StageOut\[21\]~12 25 COMB LC_X4_Y8_N8 4 " "Info: 25: + IC(1.855 ns) + CELL(0.200 ns) = 31.168 ns; Loc. = LC_X4_Y8_N8; Fanout = 4; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|StageOut\[21\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.055 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[21]~12 } "NODE_NAME" } } { "db/alt_u_div_fie.tdf" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/db/alt_u_div_fie.tdf" 59 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.978 ns) 32.839 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~17 26 COMB LC_X4_Y8_N1 2 " "Info: 26: + IC(0.693 ns) + CELL(0.978 ns) = 32.839 ns; Loc. = LC_X4_Y8_N1; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.671 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[21]~12 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 32.962 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~12 27 COMB LC_X4_Y8_N2 1 " "Info: 27: + IC(0.000 ns) + CELL(0.123 ns) = 32.962 ns; Loc. = LC_X4_Y8_N2; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 33.085 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~7 28 COMB LC_X4_Y8_N3 1 " "Info: 28: + IC(0.000 ns) + CELL(0.123 ns) = 33.085 ns; Loc. = LC_X4_Y8_N3; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 33.900 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~0 29 COMB LC_X4_Y8_N4 16 " "Info: 29: + IC(0.000 ns) + CELL(0.815 ns) = 33.900 ns; Loc. = LC_X4_Y8_N4; Fanout = 16; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.701 ns) + CELL(0.200 ns) 36.801 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|StageOut\[25\]~19 30 COMB LC_X4_Y7_N3 2 " "Info: 30: + IC(2.701 ns) + CELL(0.200 ns) = 36.801 ns; Loc. = LC_X4_Y7_N3; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|StageOut\[25\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.901 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[25]~19 } "NODE_NAME" } } { "db/alt_u_div_fie.tdf" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/db/alt_u_div_fie.tdf" 59 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.978 ns) 38.473 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~22 31 COMB LC_X4_Y7_N5 1 " "Info: 31: + IC(0.694 ns) + CELL(0.978 ns) = 38.473 ns; Loc. = LC_X4_Y7_N5; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[25]~19 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~22 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 38.596 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~17 32 COMB LC_X4_Y7_N6 1 " "Info: 32: + IC(0.000 ns) + CELL(0.123 ns) = 38.596 ns; Loc. = LC_X4_Y7_N6; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~22 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 38.719 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~12 33 COMB LC_X4_Y7_N7 1 " "Info: 33: + IC(0.000 ns) + CELL(0.123 ns) = 38.719 ns; Loc. = LC_X4_Y7_N7; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~17 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 38.842 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~7 34 COMB LC_X4_Y7_N8 1 " "Info: 34: + IC(0.000 ns) + CELL(0.123 ns) = 38.842 ns; Loc. = LC_X4_Y7_N8; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~7 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 39.657 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~0 35 COMB LC_X4_Y7_N9 7 " "Info: 35: + IC(0.000 ns) + CELL(0.815 ns) = 39.657 ns; Loc. = LC_X4_Y7_N9; Fanout = 7; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~7 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.559 ns) + CELL(0.591 ns) 42.807 ns LED_CH\[6\]~reg0 36 REG LC_X5_Y5_N0 1 " "Info: 36: + IC(2.559 ns) + CELL(0.591 ns) = 42.807 ns; Loc. = LC_X5_Y5_N0; Fanout = 1; REG Node = 'LED_CH\[6\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.150 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~0 LED_CH[6]~reg0 } "NODE_NAME" } } { "adc_read.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/adc_read.v" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.960 ns ( 44.29 % ) " "Info: Total cell delay = 18.960 ns ( 44.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "23.847 ns ( 55.71 % ) " "Info: Total interconnect delay = 23.847 ns ( 55.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "42.807 ns" { D[3] lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~COUT lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~32 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~27 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~22 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~12 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~2 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~5 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[50]~24 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~27 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~22 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~12 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~0 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[60]~11 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[17]~9 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[21]~12 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[25]~19 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~22 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~17 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~7 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~0 LED_CH[6]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "42.807 ns" { D[3] {} D[3]~combout {} lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~COUT {} lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~32 {} lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~27 {} lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~22 {} lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~12 {} lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~2 {} lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~5 {} lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[50]~24 {} lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~27 {} lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~22 {} lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~12 {} lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~0 {} lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[60]~11 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[17]~9 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[21]~12 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~12 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[25]~19 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~22 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~17 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~12 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~7 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~0 {} LED_CH[6]~reg0 {} } { 0.000ns 0.000ns 2.495ns 0.000ns 0.693ns 0.000ns 0.000ns 0.000ns 0.000ns 0.784ns 2.718ns 0.000ns 0.000ns 0.000ns 2.047ns 1.845ns 0.000ns 2.385ns 0.000ns 0.000ns 0.000ns 1.269ns 1.109ns 0.000ns 0.000ns 1.855ns 0.693ns 0.000ns 0.000ns 0.000ns 2.701ns 0.694ns 0.000ns 0.000ns 0.000ns 0.000ns 2.559ns } { 0.000ns 1.132ns 0.747ns 0.815ns 0.978ns 0.123ns 0.123ns 0.261ns 0.975ns 0.511ns 0.747ns 0.123ns 0.261ns 0.975ns 0.200ns 0.747ns 0.815ns 0.747ns 0.123ns 0.123ns 0.815ns 0.511ns 0.978ns 0.123ns 0.815ns 0.200ns 0.978ns 0.123ns 0.123ns 0.815ns 0.200ns 0.978ns 0.123ns 0.123ns 0.123ns 0.815ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "adc_read.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/adc_read.v" 12 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 37 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 37; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "adc_read.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/adc_read.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns LED_CH\[6\]~reg0 2 REG LC_X5_Y5_N0 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X5_Y5_N0; Fanout = 1; REG Node = 'LED_CH\[6\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk LED_CH[6]~reg0 } "NODE_NAME" } } { "adc_read.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/adc_read.v" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk LED_CH[6]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} LED_CH[6]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "42.807 ns" { D[3] lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~COUT lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~32 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~27 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~22 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~12 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~2 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~5 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[50]~24 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~27 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~22 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~12 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~0 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[60]~11 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[17]~9 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[21]~12 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[25]~19 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~22 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~17 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~7 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~0 LED_CH[6]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "42.807 ns" { D[3] {} D[3]~combout {} lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~COUT {} lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~32 {} lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~27 {} lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~22 {} lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~12 {} lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~2 {} lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~5 {} lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[50]~24 {} lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~27 {} lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~22 {} lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~12 {} lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~0 {} lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[60]~11 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[17]~9 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[21]~12 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~12 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[25]~19 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~22 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~17 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~12 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~7 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~0 {} LED_CH[6]~reg0 {} } { 0.000ns 0.000ns 2.495ns 0.000ns 0.693ns 0.000ns 0.000ns 0.000ns 0.000ns 0.784ns 2.718ns 0.000ns 0.000ns 0.000ns 2.047ns 1.845ns 0.000ns 2.385ns 0.000ns 0.000ns 0.000ns 1.269ns 1.109ns 0.000ns 0.000ns 1.855ns 0.693ns 0.000ns 0.000ns 0.000ns 2.701ns 0.694ns 0.000ns 0.000ns 0.000ns 0.000ns 2.559ns } { 0.000ns 1.132ns 0.747ns 0.815ns 0.978ns 0.123ns 0.123ns 0.261ns 0.975ns 0.511ns 0.747ns 0.123ns 0.261ns 0.975ns 0.200ns 0.747ns 0.815ns 0.747ns 0.123ns 0.123ns 0.815ns 0.511ns 0.978ns 0.123ns 0.815ns 0.200ns 0.978ns 0.123ns 0.123ns 0.815ns 0.200ns 0.978ns 0.123ns 0.123ns 0.123ns 0.815ns 0.591ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk LED_CH[6]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} LED_CH[6]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk LED_CH\[1\] LED_CH\[1\]~reg0 10.305 ns register " "Info: tco from clock \"clk\" to destination pin \"LED_CH\[1\]\" through register \"LED_CH\[1\]~reg0\" is 10.305 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 37 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 37; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "adc_read.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/adc_read.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns LED_CH\[1\]~reg0 2 REG LC_X5_Y5_N6 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X5_Y5_N6; Fanout = 1; REG Node = 'LED_CH\[1\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk LED_CH[1]~reg0 } "NODE_NAME" } } { "adc_read.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/adc_read.v" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk LED_CH[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} LED_CH[1]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "adc_read.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/adc_read.v" 12 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.110 ns + Longest register pin " "Info: + Longest register to pin delay is 6.110 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LED_CH\[1\]~reg0 1 REG LC_X5_Y5_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y5_N6; Fanout = 1; REG Node = 'LED_CH\[1\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_CH[1]~reg0 } "NODE_NAME" } } { "adc_read.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/adc_read.v" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.788 ns) + CELL(2.322 ns) 6.110 ns LED_CH\[1\] 2 PIN PIN_H16 0 " "Info: 2: + IC(3.788 ns) + CELL(2.322 ns) = 6.110 ns; Loc. = PIN_H16; Fanout = 0; PIN Node = 'LED_CH\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.110 ns" { LED_CH[1]~reg0 LED_CH[1] } "NODE_NAME" } } { "adc_read.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/adc_read.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 38.00 % ) " "Info: Total cell delay = 2.322 ns ( 38.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.788 ns ( 62.00 % ) " "Info: Total interconnect delay = 3.788 ns ( 62.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.110 ns" { LED_CH[1]~reg0 LED_CH[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.110 ns" { LED_CH[1]~reg0 {} LED_CH[1] {} } { 0.000ns 3.788ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk LED_CH[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} LED_CH[1]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.110 ns" { LED_CH[1]~reg0 LED_CH[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.110 ns" { LED_CH[1]~reg0 {} LED_CH[1] {} } { 0.000ns 3.788ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "LED_DV\[1\]~reg0 D\[0\] clk -1.324 ns register " "Info: th for register \"LED_DV\[1\]~reg0\" (data pin = \"D\[0\]\", clock pin = \"clk\") is -1.324 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 37 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 37; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "adc_read.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/adc_read.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns LED_DV\[1\]~reg0 2 REG LC_X5_Y5_N9 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X5_Y5_N9; Fanout = 1; REG Node = 'LED_DV\[1\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk LED_DV[1]~reg0 } "NODE_NAME" } } { "adc_read.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/adc_read.v" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk LED_DV[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} LED_DV[1]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "adc_read.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/adc_read.v" 12 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.364 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.364 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns D\[0\] 1 PIN PIN_H2 7 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_H2; Fanout = 7; PIN Node = 'D\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[0] } "NODE_NAME" } } { "adc_read.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/adc_read.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.171 ns) + CELL(1.061 ns) 5.364 ns LED_DV\[1\]~reg0 2 REG LC_X5_Y5_N9 1 " "Info: 2: + IC(3.171 ns) + CELL(1.061 ns) = 5.364 ns; Loc. = LC_X5_Y5_N9; Fanout = 1; REG Node = 'LED_DV\[1\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.232 ns" { D[0] LED_DV[1]~reg0 } "NODE_NAME" } } { "adc_read.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/adc_read.v" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.193 ns ( 40.88 % ) " "Info: Total cell delay = 2.193 ns ( 40.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.171 ns ( 59.12 % ) " "Info: Total interconnect delay = 3.171 ns ( 59.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.364 ns" { D[0] LED_DV[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.364 ns" { D[0] {} D[0]~combout {} LED_DV[1]~reg0 {} } { 0.000ns 0.000ns 3.171ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk LED_DV[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} LED_DV[1]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.364 ns" { D[0] LED_DV[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.364 ns" { D[0] {} D[0]~combout {} LED_DV[1]~reg0 {} } { 0.000ns 0.000ns 3.171ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 22 15:42:45 2023 " "Info: Processing ended: Fri Dec 22 15:42:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
