Timing Analyzer report for Memory
Tue Feb 19 19:50:59 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Clocks
  4. Slow 1200mV 85C Model Fmax Summary
  5. Timing Closure Recommendations
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'selMDR[0]'
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Hold: 'selMDR[0]'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'selMDR[0]'
 23. Slow 1200mV 0C Model Setup: 'clk'
 24. Slow 1200mV 0C Model Hold: 'clk'
 25. Slow 1200mV 0C Model Hold: 'selMDR[0]'
 26. Slow 1200mV 0C Model Metastability Summary
 27. Fast 1200mV 0C Model Setup Summary
 28. Fast 1200mV 0C Model Hold Summary
 29. Fast 1200mV 0C Model Recovery Summary
 30. Fast 1200mV 0C Model Removal Summary
 31. Fast 1200mV 0C Model Minimum Pulse Width Summary
 32. Fast 1200mV 0C Model Setup: 'clk'
 33. Fast 1200mV 0C Model Setup: 'selMDR[0]'
 34. Fast 1200mV 0C Model Hold: 'clk'
 35. Fast 1200mV 0C Model Hold: 'selMDR[0]'
 36. Fast 1200mV 0C Model Metastability Summary
 37. Multicorner Timing Analysis Summary
 38. Board Trace Model Assignments
 39. Input Transition Times
 40. Signal Integrity Metrics (Slow 1200mv 0c Model)
 41. Signal Integrity Metrics (Slow 1200mv 85c Model)
 42. Signal Integrity Metrics (Fast 1200mv 0c Model)
 43. Setup Transfers
 44. Hold Transfers
 45. Report TCCS
 46. Report RSKM
 47. Unconstrained Paths Summary
 48. Clock Status Summary
 49. Unconstrained Input Ports
 50. Unconstrained Output Ports
 51. Unconstrained Input Ports
 52. Unconstrained Output Ports
 53. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Memory                                              ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets       ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }       ;
; selMDR[0]  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { selMDR[0] } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 121.6 MHz  ; 121.6 MHz       ; clk        ;      ;
; 152.25 MHz ; 152.25 MHz      ; selMDR[0]  ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-----------+--------+----------------+
; Clock     ; Slack  ; End Point TNS  ;
+-----------+--------+----------------+
; selMDR[0] ; -4.172 ; -62.177        ;
; clk       ; -3.612 ; -1496.952      ;
+-----------+--------+----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-----------+-------+----------------+
; Clock     ; Slack ; End Point TNS  ;
+-----------+-------+----------------+
; clk       ; 0.384 ; 0.000          ;
; selMDR[0] ; 1.432 ; 0.000          ;
+-----------+-------+----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-----------+--------+------------------------------+
; Clock     ; Slack  ; End Point TNS                ;
+-----------+--------+------------------------------+
; clk       ; -3.000 ; -1430.646                    ;
; selMDR[0] ; -3.000 ; -3.000                       ;
+-----------+--------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'selMDR[0]'                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------+--------------+-------------+--------------+------------+------------+
; -4.172 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.604      ; 5.372      ;
; -4.154 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[11] ; clk          ; selMDR[0]   ; 0.500        ; 1.570      ; 5.320      ;
; -4.097 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a13        ; MDRIn[13] ; clk          ; selMDR[0]   ; 0.500        ; 1.260      ; 4.953      ;
; -4.070 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a51        ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.342      ; 5.008      ;
; -4.029 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a35        ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.293      ; 4.918      ;
; -4.028 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a63        ; MDRIn[15] ; clk          ; selMDR[0]   ; 0.500        ; 1.336      ; 4.962      ;
; -4.016 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a41        ; MDRIn[9]  ; clk          ; selMDR[0]   ; 0.500        ; 1.274      ; 4.888      ;
; -4.008 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a5         ; MDRIn[5]  ; clk          ; selMDR[0]   ; 0.500        ; 1.300      ; 4.903      ;
; -3.981 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a55        ; MDRIn[7]  ; clk          ; selMDR[0]   ; 0.500        ; 1.333      ; 4.930      ;
; -3.942 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a27        ; MDRIn[11] ; clk          ; selMDR[0]   ; 0.500        ; 1.303      ; 4.841      ;
; -3.940 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a19        ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.315      ; 4.851      ;
; -3.937 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a3         ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.309      ; 4.842      ;
; -3.932 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a33        ; MDRIn[1]  ; clk          ; selMDR[0]   ; 0.500        ; 1.269      ; 4.790      ;
; -3.932 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a9         ; MDRIn[9]  ; clk          ; selMDR[0]   ; 0.500        ; 1.262      ; 4.792      ;
; -3.929 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a59        ; MDRIn[11] ; clk          ; selMDR[0]   ; 0.500        ; 1.313      ; 4.838      ;
; -3.919 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a45        ; MDRIn[13] ; clk          ; selMDR[0]   ; 0.500        ; 1.268      ; 4.783      ;
; -3.897 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[9]  ; clk          ; selMDR[0]   ; 0.500        ; 1.589      ; 5.084      ;
; -3.884 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[4]  ; clk          ; selMDR[0]   ; 0.500        ; 1.593      ; 5.072      ;
; -3.884 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a11        ; MDRIn[11] ; clk          ; selMDR[0]   ; 0.500        ; 1.275      ; 4.755      ;
; -3.883 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a31        ; MDRIn[15] ; clk          ; selMDR[0]   ; 0.500        ; 1.276      ; 4.757      ;
; -3.845 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a49        ; MDRIn[1]  ; clk          ; selMDR[0]   ; 0.500        ; 1.330      ; 4.764      ;
; -3.833 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a39        ; MDRIn[7]  ; clk          ; selMDR[0]   ; 0.500        ; 1.314      ; 4.763      ;
; -3.821 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 1.595      ; 5.005      ;
; -3.816 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a37        ; MDRIn[5]  ; clk          ; selMDR[0]   ; 0.500        ; 1.307      ; 4.718      ;
; -3.814 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.593      ; 5.003      ;
; -3.789 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a42        ; MDRIn[10] ; clk          ; selMDR[0]   ; 0.500        ; 1.322      ; 4.701      ;
; -3.769 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a29        ; MDRIn[13] ; clk          ; selMDR[0]   ; 0.500        ; 1.276      ; 4.641      ;
; -3.769 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a7         ; MDRIn[7]  ; clk          ; selMDR[0]   ; 0.500        ; 1.290      ; 4.675      ;
; -3.767 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a43        ; MDRIn[11] ; clk          ; selMDR[0]   ; 0.500        ; 1.274      ; 4.637      ;
; -3.763 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a57        ; MDRIn[9]  ; clk          ; selMDR[0]   ; 0.500        ; 1.310      ; 4.671      ;
; -3.759 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a25        ; MDRIn[9]  ; clk          ; selMDR[0]   ; 0.500        ; 1.280      ; 4.637      ;
; -3.755 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[1]  ; clk          ; selMDR[0]   ; 0.500        ; 1.587      ; 4.931      ;
; -3.740 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a1         ; MDRIn[1]  ; clk          ; selMDR[0]   ; 0.500        ; 1.266      ; 4.595      ;
; -3.739 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a83        ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.274      ; 4.609      ;
; -3.733 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a67        ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.276      ; 4.605      ;
; -3.729 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a92        ; MDRIn[12] ; clk          ; selMDR[0]   ; 0.500        ; 1.275      ; 4.601      ;
; -3.729 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a47        ; MDRIn[15] ; clk          ; selMDR[0]   ; 0.500        ; 1.268      ; 4.595      ;
; -3.727 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a0         ; MDRIn[0]  ; clk          ; selMDR[0]   ; 0.500        ; 1.285      ; 4.607      ;
; -3.711 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a116       ; MDRIn[4]  ; clk          ; selMDR[0]   ; 0.500        ; 1.315      ; 4.621      ;
; -3.701 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[9]  ; clk          ; selMDR[0]   ; 0.500        ; 1.127      ; 4.426      ;
; -3.693 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[13] ; clk          ; selMDR[0]   ; 0.500        ; 1.115      ; 4.404      ;
; -3.691 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a84        ; MDRIn[4]  ; clk          ; selMDR[0]   ; 0.500        ; 1.286      ; 4.572      ;
; -3.678 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a40        ; MDRIn[8]  ; clk          ; selMDR[0]   ; 0.500        ; 1.284      ; 4.557      ;
; -3.678 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a10        ; MDRIn[10] ; clk          ; selMDR[0]   ; 0.500        ; 1.303      ; 4.571      ;
; -3.677 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a17        ; MDRIn[1]  ; clk          ; selMDR[0]   ; 0.500        ; 1.289      ; 4.555      ;
; -3.676 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.142      ; 4.414      ;
; -3.670 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a21        ; MDRIn[5]  ; clk          ; selMDR[0]   ; 0.500        ; 1.307      ; 4.572      ;
; -3.668 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[15] ; clk          ; selMDR[0]   ; 0.500        ; 1.130      ; 4.396      ;
; -3.665 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a23        ; MDRIn[7]  ; clk          ; selMDR[0]   ; 0.500        ; 1.306      ; 4.587      ;
; -3.661 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a56        ; MDRIn[8]  ; clk          ; selMDR[0]   ; 0.500        ; 1.314      ; 4.570      ;
; -3.658 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a66        ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 1.284      ; 4.531      ;
; -3.657 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[7]  ; clk          ; selMDR[0]   ; 0.500        ; 1.605      ; 4.878      ;
; -3.655 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 1.144      ; 4.388      ;
; -3.650 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a2         ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 1.301      ; 4.540      ;
; -3.646 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[4]  ; clk          ; selMDR[0]   ; 0.500        ; 1.142      ; 4.383      ;
; -3.641 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[5]  ; clk          ; selMDR[0]   ; 0.500        ; 1.143      ; 4.379      ;
; -3.630 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[10] ; clk          ; selMDR[0]   ; 0.500        ; 1.588      ; 4.808      ;
; -3.629 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[15] ; clk          ; selMDR[0]   ; 0.500        ; 1.592      ; 4.819      ;
; -3.617 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a15        ; MDRIn[15] ; clk          ; selMDR[0]   ; 0.500        ; 1.277      ; 4.492      ;
; -3.615 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[0]  ; clk          ; selMDR[0]   ; 0.500        ; 1.125      ; 4.335      ;
; -3.610 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[11] ; clk          ; selMDR[0]   ; 0.500        ; 1.119      ; 4.325      ;
; -3.602 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a34        ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 1.306      ; 4.497      ;
; -3.599 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a61        ; MDRIn[13] ; clk          ; selMDR[0]   ; 0.500        ; 1.271      ; 4.466      ;
; -3.597 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a22        ; MDRIn[6]  ; clk          ; selMDR[0]   ; 0.500        ; 1.284      ; 4.497      ;
; -3.577 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[7]  ; clk          ; selMDR[0]   ; 0.500        ; 1.143      ; 4.336      ;
; -3.571 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a122       ; MDRIn[10] ; clk          ; selMDR[0]   ; 0.500        ; 1.330      ; 4.491      ;
; -3.566 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a68        ; MDRIn[4]  ; clk          ; selMDR[0]   ; 0.500        ; 1.285      ; 4.446      ;
; -3.564 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a62        ; MDRIn[14] ; clk          ; selMDR[0]   ; 0.500        ; 1.326      ; 4.485      ;
; -3.561 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[8]  ; clk          ; selMDR[0]   ; 0.500        ; 1.135      ; 4.291      ;
; -3.557 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[0]  ; clk          ; selMDR[0]   ; 0.500        ; 1.576      ; 4.728      ;
; -3.555 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[14] ; clk          ; selMDR[0]   ; 0.500        ; 1.112      ; 4.262      ;
; -3.553 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a54        ; MDRIn[6]  ; clk          ; selMDR[0]   ; 0.500        ; 1.289      ; 4.458      ;
; -3.549 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a70        ; MDRIn[6]  ; clk          ; selMDR[0]   ; 0.500        ; 1.283      ; 4.448      ;
; -3.546 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a90        ; MDRIn[10] ; clk          ; selMDR[0]   ; 0.500        ; 1.335      ; 4.471      ;
; -3.543 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[10] ; clk          ; selMDR[0]   ; 0.500        ; 1.137      ; 4.270      ;
; -3.532 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[5]  ; clk          ; selMDR[0]   ; 0.500        ; 1.605      ; 4.732      ;
; -3.525 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a114       ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 1.316      ; 4.430      ;
; -3.518 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a99        ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.293      ; 4.407      ;
; -3.511 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[8]  ; clk          ; selMDR[0]   ; 0.500        ; 1.586      ; 4.692      ;
; -3.501 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a32        ; MDRIn[0]  ; clk          ; selMDR[0]   ; 0.500        ; 1.293      ; 4.389      ;
; -3.500 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[1]  ; clk          ; selMDR[0]   ; 0.500        ; 1.125      ; 4.214      ;
; -3.494 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[11] ; clk          ; selMDR[0]   ; 0.500        ; 1.581      ; 4.671      ;
; -3.494 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a120       ; MDRIn[8]  ; clk          ; selMDR[0]   ; 0.500        ; 1.312      ; 4.401      ;
; -3.478 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a64        ; MDRIn[0]  ; clk          ; selMDR[0]   ; 0.500        ; 1.285      ; 4.358      ;
; -3.470 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a79        ; MDRIn[15] ; clk          ; selMDR[0]   ; 0.500        ; 1.306      ; 4.374      ;
; -3.470 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a115       ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.303      ; 4.369      ;
; -3.469 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a102       ; MDRIn[6]  ; clk          ; selMDR[0]   ; 0.500        ; 1.285      ; 4.370      ;
; -3.464 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a36        ; MDRIn[4]  ; clk          ; selMDR[0]   ; 0.500        ; 1.297      ; 4.356      ;
; -3.460 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a100       ; MDRIn[4]  ; clk          ; selMDR[0]   ; 0.500        ; 1.334      ; 4.389      ;
; -3.460 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[6]  ; clk          ; selMDR[0]   ; 0.500        ; 1.115      ; 4.191      ;
; -3.454 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[15] ; clk          ; selMDR[0]   ; 0.500        ; 1.581      ; 4.633      ;
; -3.448 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[13] ; clk          ; selMDR[0]   ; 0.500        ; 1.577      ; 4.621      ;
; -3.435 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[0]  ; clk          ; selMDR[0]   ; 0.500        ; 1.587      ; 4.617      ;
; -3.434 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a76        ; MDRIn[12] ; clk          ; selMDR[0]   ; 0.500        ; 1.279      ; 4.310      ;
; -3.428 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a86        ; MDRIn[6]  ; clk          ; selMDR[0]   ; 0.500        ; 1.274      ; 4.318      ;
; -3.423 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a124       ; MDRIn[12] ; clk          ; selMDR[0]   ; 0.500        ; 1.300      ; 4.320      ;
; -3.420 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a94        ; MDRIn[14] ; clk          ; selMDR[0]   ; 0.500        ; 1.318      ; 4.333      ;
; -3.419 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a6         ; MDRIn[6]  ; clk          ; selMDR[0]   ; 0.500        ; 1.249      ; 4.284      ;
; -3.419 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a88        ; MDRIn[8]  ; clk          ; selMDR[0]   ; 0.500        ; 1.266      ; 4.280      ;
; -3.413 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a93        ; MDRIn[13] ; clk          ; selMDR[0]   ; 0.500        ; 1.288      ; 4.297      ;
+--------+--------------------------------------------------------------------------------------------------+-----------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.612 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a103~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.123      ; 4.273      ;
; -3.612 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a103~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.123      ; 4.273      ;
; -3.610 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a103~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.129      ; 4.277      ;
; -3.570 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a51~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.101      ; 4.209      ;
; -3.570 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a51~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.101      ; 4.209      ;
; -3.568 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a51~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.107      ; 4.213      ;
; -3.556 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a111~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.079      ; 4.173      ;
; -3.556 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a111~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.079      ; 4.173      ;
; -3.554 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a111~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.085      ; 4.177      ;
; -3.518 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a104~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.134      ; 4.190      ;
; -3.518 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a104~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.134      ; 4.190      ;
; -3.516 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a104~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.140      ; 4.194      ;
; -3.516 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a126~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.087      ; 4.141      ;
; -3.516 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a126~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.087      ; 4.141      ;
; -3.516 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a102~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.130      ; 4.184      ;
; -3.516 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a102~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.130      ; 4.184      ;
; -3.514 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a126~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.093      ; 4.145      ;
; -3.514 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a102~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.136      ; 4.188      ;
; -3.492 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a122~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.132      ; 4.162      ;
; -3.492 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a122~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.132      ; 4.162      ;
; -3.490 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a122~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.138      ; 4.166      ;
; -3.486 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a106~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.119      ; 4.143      ;
; -3.486 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a106~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.119      ; 4.143      ;
; -3.484 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a106~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.125      ; 4.147      ;
; -3.473 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a59~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.106      ; 4.117      ;
; -3.473 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a59~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.106      ; 4.117      ;
; -3.471 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a59~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.112      ; 4.121      ;
; -3.468 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a127~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.099      ; 4.105      ;
; -3.468 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a127~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.099      ; 4.105      ;
; -3.466 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a127~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.105      ; 4.109      ;
; -3.466 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a118~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.148      ; 4.152      ;
; -3.466 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a118~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.148      ; 4.152      ;
; -3.464 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a118~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.154      ; 4.156      ;
; -3.431 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a50~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.116      ; 4.085      ;
; -3.431 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a50~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.116      ; 4.085      ;
; -3.429 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a50~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.122      ; 4.089      ;
; -3.419 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a126~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.087      ; 4.044      ;
; -3.419 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a126~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.087      ; 4.044      ;
; -3.418 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a62~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.087      ; 4.043      ;
; -3.418 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a62~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.087      ; 4.043      ;
; -3.417 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a51~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.101      ; 4.056      ;
; -3.417 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a51~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.101      ; 4.056      ;
; -3.417 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a126~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.093      ; 4.048      ;
; -3.416 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a62~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.093      ; 4.047      ;
; -3.415 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a51~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.107      ; 4.060      ;
; -3.396 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a103~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.123      ; 4.057      ;
; -3.396 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a103~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.123      ; 4.057      ;
; -3.395 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a122~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.132      ; 4.065      ;
; -3.395 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a122~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.132      ; 4.065      ;
; -3.395 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a103~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.129      ; 4.062      ;
; -3.394 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a116~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.127      ; 4.059      ;
; -3.394 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a124~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.117      ; 4.049      ;
; -3.394 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a116~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.127      ; 4.059      ;
; -3.394 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a124~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.117      ; 4.049      ;
; -3.393 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a122~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.138      ; 4.069      ;
; -3.392 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a116~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.133      ; 4.063      ;
; -3.392 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a124~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.123      ; 4.053      ;
; -3.382 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a112~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.114      ; 4.034      ;
; -3.382 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a112~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.114      ; 4.034      ;
; -3.380 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a112~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.120      ; 4.038      ;
; -3.378 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a107~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.125      ; 4.041      ;
; -3.378 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a107~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.125      ; 4.041      ;
; -3.376 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a107~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.131      ; 4.045      ;
; -3.371 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a54~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.126      ; 4.035      ;
; -3.371 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a54~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.126      ; 4.035      ;
; -3.371 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a127~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.099      ; 4.008      ;
; -3.371 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a127~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.099      ; 4.008      ;
; -3.369 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a54~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.132      ; 4.039      ;
; -3.369 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a127~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.105      ; 4.012      ;
; -3.369 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a118~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.148      ; 4.055      ;
; -3.369 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a118~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.148      ; 4.055      ;
; -3.367 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a118~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.154      ; 4.059      ;
; -3.365 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a120~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.123      ; 4.026      ;
; -3.365 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a120~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.123      ; 4.026      ;
; -3.363 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a120~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.129      ; 4.030      ;
; -3.359 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a119~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.126      ; 4.023      ;
; -3.359 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a119~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.126      ; 4.023      ;
; -3.357 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a119~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.132      ; 4.027      ;
; -3.357 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a98~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.141      ; 4.036      ;
; -3.357 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a98~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.141      ; 4.036      ;
; -3.355 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a98~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.147      ; 4.040      ;
; -3.354 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a96~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.121      ; 4.013      ;
; -3.354 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a96~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.121      ; 4.013      ;
; -3.352 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a96~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.127      ; 4.017      ;
; -3.348 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a111~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.079      ; 3.965      ;
; -3.348 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a111~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.079      ; 3.965      ;
; -3.347 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a111~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.085      ; 3.970      ;
; -3.344 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a55~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.110      ; 3.992      ;
; -3.344 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a55~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.110      ; 3.992      ;
; -3.342 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a55~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.116      ; 3.996      ;
; -3.339 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a17~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.160      ; 4.037      ;
; -3.339 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a123~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.137      ; 4.014      ;
; -3.339 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a123~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.137      ; 4.014      ;
; -3.337 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a123~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.143      ; 4.018      ;
; -3.335 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a93~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.127      ; 4.000      ;
; -3.335 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a93~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.127      ; 4.000      ;
; -3.333 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a93~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.133      ; 4.004      ;
; -3.320 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a59~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.106      ; 3.964      ;
; -3.320 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a59~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.106      ; 3.964      ;
; -3.318 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a59~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.112      ; 3.968      ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.384 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_9|Q                                           ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_9|Q                                                           ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_14|Q                                          ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_14|Q                                                          ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_13|Q                                          ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_13|Q                                                          ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_11|Q                                          ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_11|Q                                                          ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_4|Q                                           ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_4|Q                                                           ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_3|Q                                           ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_3|Q                                                           ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_2|Q                                           ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_2|Q                                                           ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_0|Q                                           ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_0|Q                                                           ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1|Q                                           ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1|Q                                                           ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_2|Q                                           ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_2|Q                                                           ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q                                           ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q                                                           ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.385 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_15|Q                                          ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_15|Q                                                          ; clk          ; clk         ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_10|Q                                          ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_10|Q                                                          ; clk          ; clk         ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_8|Q                                           ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_8|Q                                                           ; clk          ; clk         ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_7|Q                                           ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_7|Q                                                           ; clk          ; clk         ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_5|Q                                           ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_5|Q                                                           ; clk          ; clk         ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_6|Q                                           ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_6|Q                                                           ; clk          ; clk         ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_1|Q                                           ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_1|Q                                                           ; clk          ; clk         ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_0|Q                                           ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_0|Q                                                           ; clk          ; clk         ; 0.000        ; 0.098      ; 0.669      ;
; 0.386 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_12|Q                                          ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_12|Q                                                          ; clk          ; clk         ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_12|Q                                          ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_12|Q                                                          ; clk          ; clk         ; 0.000        ; 0.097      ; 0.669      ;
; 0.402 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q                                          ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                          ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q                                          ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                           ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_3|Q                                           ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_3|Q                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_8|Q                                           ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_8|Q                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                           ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                          ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                           ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                           ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.888 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a68~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.349      ; 0.979      ;
; 0.937 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a82~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.354      ; 1.033      ;
; 0.964 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a91~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.355      ; 1.061      ;
; 0.971 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a68~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.349      ; 1.062      ;
; 1.001 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a84~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.353      ; 1.096      ;
; 1.019 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a66~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.357      ; 1.118      ;
; 1.021 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.367      ; 1.130      ;
; 1.024 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a36~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.366      ; 1.132      ;
; 1.133 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|address_reg_a[1] ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1]             ; clk          ; clk         ; 0.000        ; 0.078      ; 1.397      ;
; 1.178 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a82~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.354      ; 1.274      ;
; 1.219 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_8|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a47~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.380      ; 1.341      ;
; 1.222 ; MDRIn[14]                                                                                    ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_14|Q                                                          ; selMDR[0]    ; clk         ; 0.000        ; -1.026     ; 0.422      ;
; 1.222 ; MDRIn[13]                                                                                    ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_13|Q                                                          ; selMDR[0]    ; clk         ; 0.000        ; -1.026     ; 0.422      ;
; 1.225 ; MDRIn[11]                                                                                    ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_11|Q                                                          ; selMDR[0]    ; clk         ; 0.000        ; -1.028     ; 0.423      ;
; 1.227 ; MDRIn[9]                                                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_9|Q                                                           ; selMDR[0]    ; clk         ; 0.000        ; -1.029     ; 0.424      ;
; 1.230 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a84~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.348      ; 1.320      ;
; 1.233 ; MDRIn[1]                                                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_1|Q                                                           ; selMDR[0]    ; clk         ; 0.000        ; -1.037     ; 0.422      ;
; 1.233 ; MDRIn[0]                                                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_0|Q                                                           ; selMDR[0]    ; clk         ; 0.000        ; -1.037     ; 0.422      ;
; 1.236 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.346      ; 1.324      ;
; 1.240 ; MDRIn[6]                                                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_6|Q                                                           ; selMDR[0]    ; clk         ; 0.000        ; -1.028     ; 0.438      ;
; 1.244 ; MDRIn[4]                                                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_4|Q                                                           ; selMDR[0]    ; clk         ; 0.000        ; -1.048     ; 0.422      ;
; 1.245 ; MDRIn[3]                                                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_3|Q                                                           ; selMDR[0]    ; clk         ; 0.000        ; -1.048     ; 0.423      ;
; 1.245 ; MDRIn[2]                                                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_2|Q                                                           ; selMDR[0]    ; clk         ; 0.000        ; -1.050     ; 0.421      ;
; 1.246 ; MDRIn[15]                                                                                    ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_15|Q                                                          ; selMDR[0]    ; clk         ; 0.000        ; -1.049     ; 0.423      ;
; 1.253 ; MDRIn[8]                                                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_8|Q                                                           ; selMDR[0]    ; clk         ; 0.000        ; -1.057     ; 0.422      ;
; 1.254 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|address_reg_a[0]                 ; clk          ; clk         ; -0.500       ; -0.005     ; 0.955      ;
; 1.254 ; MDRIn[12]                                                                                    ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_12|Q                                                          ; selMDR[0]    ; clk         ; 0.000        ; -1.059     ; 0.421      ;
; 1.257 ; MDRIn[10]                                                                                    ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_10|Q                                                          ; selMDR[0]    ; clk         ; 0.000        ; -1.059     ; 0.424      ;
; 1.259 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a47~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.380      ; 1.381      ;
; 1.267 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a36~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.366      ; 1.375      ;
; 1.267 ; MDRIn[5]                                                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_5|Q                                                           ; selMDR[0]    ; clk         ; 0.000        ; -1.071     ; 0.422      ;
; 1.274 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a66~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.352      ; 1.368      ;
; 1.281 ; MDRIn[7]                                                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_7|Q                                                           ; selMDR[0]    ; clk         ; 0.000        ; -1.071     ; 0.436      ;
; 1.285 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.345      ; 1.372      ;
; 1.297 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.347      ; 1.386      ;
; 1.298 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a82~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.349      ; 1.389      ;
; 1.301 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_3|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.347      ; 1.390      ;
; 1.305 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.347      ; 1.394      ;
; 1.305 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a91~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.350      ; 1.397      ;
; 1.308 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_3|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a77~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.342      ; 1.392      ;
; 1.315 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_3|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a45~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.339      ; 1.396      ;
; 1.318 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a84~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.353      ; 1.413      ;
; 1.319 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a82~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.349      ; 1.410      ;
; 1.324 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a66~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.352      ; 1.418      ;
; 1.326 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a45~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.339      ; 1.407      ;
; 1.332 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.365      ; 1.439      ;
; 1.338 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a45~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.339      ; 1.419      ;
; 1.344 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a68~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.354      ; 1.440      ;
; 1.349 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a43~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.366      ; 1.457      ;
; 1.351 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a77~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.342      ; 1.435      ;
; 1.356 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a91~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.350      ; 1.448      ;
; 1.357 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a68~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.354      ; 1.453      ;
; 1.361 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_11|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a91~porta_datain_reg0  ; clk          ; clk         ; -0.500       ; -0.087     ; 1.016      ;
; 1.363 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a91~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.355      ; 1.460      ;
; 1.366 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.347      ; 1.455      ;
; 1.385 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.352      ; 1.479      ;
; 1.387 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.367      ; 1.496      ;
; 1.387 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a98~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.362      ; 1.491      ;
; 1.393 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.352      ; 1.487      ;
; 1.393 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a66~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.357      ; 1.492      ;
; 1.396 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a87~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.337      ; 1.475      ;
; 1.397 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; -0.500       ; -0.093     ; 1.046      ;
; 1.398 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a77~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.347      ; 1.487      ;
; 1.401 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.350      ; 1.493      ;
; 1.407 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|address_reg_a[2] ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2]             ; clk          ; clk         ; 0.000        ; 0.553      ; 2.146      ;
; 1.425 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.350      ; 1.517      ;
; 1.431 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.381      ; 1.554      ;
; 1.465 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_3|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a88~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.385      ; 1.592      ;
+-------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'selMDR[0]'                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------+--------------+-------------+--------------+------------+------------+
; 1.432 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[5]  ; clk          ; selMDR[0]   ; -0.500       ; 1.878      ; 2.850      ;
; 1.471 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[9]  ; clk          ; selMDR[0]   ; -0.500       ; 1.861      ; 2.872      ;
; 1.497 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[3]  ; clk          ; selMDR[0]   ; -0.500       ; 1.877      ; 2.914      ;
; 1.500 ; selMDR[0]                                                                                        ; MDRIn[1]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.851      ; 6.351      ;
; 1.504 ; selMDR[0]                                                                                        ; MDRIn[7]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.870      ; 6.374      ;
; 1.508 ; selMDR[0]                                                                                        ; MDRIn[12] ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.843      ; 6.351      ;
; 1.524 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[8]  ; clk          ; selMDR[0]   ; -0.500       ; 1.869      ; 2.933      ;
; 1.558 ; selMDR[0]                                                                                        ; MDRIn[6]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.841      ; 6.399      ;
; 1.568 ; selMDR[0]                                                                                        ; MDRIn[5]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.870      ; 6.438      ;
; 1.595 ; selMDR[0]                                                                                        ; MDRIn[10] ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.864      ; 6.459      ;
; 1.596 ; selMDR[0]                                                                                        ; MDRIn[14] ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.837      ; 6.433      ;
; 1.625 ; selMDR[0]                                                                                        ; MDRIn[0]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.851      ; 6.476      ;
; 1.632 ; selMDR[0]                                                                                        ; MDRIn[8]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.861      ; 6.493      ;
; 1.635 ; selMDR[0]                                                                                        ; MDRIn[13] ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.840      ; 6.475      ;
; 1.663 ; selMDR[0]                                                                                        ; MDRIn[4]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.869      ; 6.532      ;
; 1.674 ; selMDR[0]                                                                                        ; MDRIn[2]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.871      ; 6.545      ;
; 1.674 ; selMDR[0]                                                                                        ; MDRIn[3]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.869      ; 6.543      ;
; 1.681 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[13] ; clk          ; selMDR[0]   ; -0.500       ; 1.859      ; 3.080      ;
; 1.699 ; selMDR[0]                                                                                        ; MDRIn[15] ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.856      ; 6.555      ;
; 1.723 ; selMDR[0]                                                                                        ; MDRIn[11] ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.845      ; 6.568      ;
; 1.728 ; selMDR[0]                                                                                        ; MDRIn[9]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.853      ; 6.581      ;
; 1.736 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[6]  ; clk          ; selMDR[0]   ; -0.500       ; 1.849      ; 3.125      ;
; 1.801 ; selMDR[0]                                                                                        ; MDRIn[7]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.870      ; 6.191      ;
; 1.810 ; selMDR[0]                                                                                        ; MDRIn[1]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.851      ; 6.181      ;
; 1.812 ; selMDR[0]                                                                                        ; MDRIn[12] ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.843      ; 6.175      ;
; 1.815 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[10] ; clk          ; selMDR[0]   ; -0.500       ; 1.883      ; 3.238      ;
; 1.854 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[7]  ; clk          ; selMDR[0]   ; -0.500       ; 1.878      ; 3.272      ;
; 1.859 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[15] ; clk          ; selMDR[0]   ; -0.500       ; 1.864      ; 3.263      ;
; 1.861 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[8]  ; clk          ; selMDR[0]   ; -0.500       ; 1.880      ; 3.281      ;
; 1.866 ; selMDR[0]                                                                                        ; MDRIn[6]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.841      ; 6.227      ;
; 1.882 ; selMDR[0]                                                                                        ; MDRIn[0]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.851      ; 6.253      ;
; 1.901 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[14] ; clk          ; selMDR[0]   ; -0.500       ; 1.856      ; 3.297      ;
; 1.916 ; selMDR[0]                                                                                        ; MDRIn[5]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.870      ; 6.306      ;
; 1.934 ; selMDR[0]                                                                                        ; MDRIn[10] ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.864      ; 6.318      ;
; 1.948 ; selMDR[0]                                                                                        ; MDRIn[14] ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.837      ; 6.305      ;
; 1.950 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[12] ; clk          ; selMDR[0]   ; -0.500       ; 1.851      ; 3.341      ;
; 1.971 ; selMDR[0]                                                                                        ; MDRIn[8]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.861      ; 6.352      ;
; 1.973 ; selMDR[0]                                                                                        ; MDRIn[4]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.869      ; 6.362      ;
; 1.998 ; selMDR[0]                                                                                        ; MDRIn[2]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.871      ; 6.389      ;
; 2.004 ; selMDR[0]                                                                                        ; MDRIn[15] ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.856      ; 6.380      ;
; 2.013 ; selMDR[0]                                                                                        ; MDRIn[11] ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.845      ; 6.378      ;
; 2.037 ; selMDR[0]                                                                                        ; MDRIn[3]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.869      ; 6.426      ;
; 2.049 ; selMDR[0]                                                                                        ; MDRIn[9]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.853      ; 6.422      ;
; 2.057 ; selMDR[0]                                                                                        ; MDRIn[13] ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.840      ; 6.417      ;
; 2.077 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[9]  ; clk          ; selMDR[0]   ; -0.500       ; 1.872      ; 3.489      ;
; 2.106 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[6]  ; clk          ; selMDR[0]   ; -0.500       ; 1.860      ; 3.506      ;
; 2.108 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[11] ; clk          ; selMDR[0]   ; -0.500       ; 1.864      ; 3.512      ;
; 2.112 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[4]  ; clk          ; selMDR[0]   ; -0.500       ; 1.888      ; 3.540      ;
; 2.117 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[12] ; clk          ; selMDR[0]   ; -0.500       ; 1.862      ; 3.519      ;
; 2.118 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[14] ; clk          ; selMDR[0]   ; -0.500       ; 1.845      ; 3.503      ;
; 2.159 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[1]  ; clk          ; selMDR[0]   ; -0.500       ; 1.859      ; 3.558      ;
; 2.226 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[5]  ; clk          ; selMDR[0]   ; -0.500       ; 1.889      ; 3.655      ;
; 2.250 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[1]  ; clk          ; selMDR[0]   ; -0.500       ; 1.870      ; 3.660      ;
; 2.255 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[7]  ; clk          ; selMDR[0]   ; -0.500       ; 1.889      ; 3.684      ;
; 2.327 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[0]  ; clk          ; selMDR[0]   ; -0.500       ; 1.859      ; 3.726      ;
; 2.340 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a121       ; MDRIn[9]  ; clk          ; selMDR[0]   ; -0.500       ; 1.559      ; 3.439      ;
; 2.341 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a30        ; MDRIn[14] ; clk          ; selMDR[0]   ; -0.500       ; 1.553      ; 3.434      ;
; 2.361 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[13] ; clk          ; selMDR[0]   ; -0.500       ; 1.848      ; 3.749      ;
; 2.377 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[11] ; clk          ; selMDR[0]   ; -0.500       ; 1.853      ; 3.770      ;
; 2.423 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a97        ; MDRIn[1]  ; clk          ; selMDR[0]   ; -0.500       ; 1.584      ; 3.547      ;
; 2.434 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[0]  ; clk          ; selMDR[0]   ; -0.500       ; 1.870      ; 3.844      ;
; 2.442 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a98        ; MDRIn[2]  ; clk          ; selMDR[0]   ; -0.500       ; 1.580      ; 3.562      ;
; 2.450 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[15] ; clk          ; selMDR[0]   ; -0.500       ; 1.875      ; 3.865      ;
; 2.457 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a119       ; MDRIn[7]  ; clk          ; selMDR[0]   ; -0.500       ; 1.594      ; 3.591      ;
; 2.465 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[10] ; clk          ; selMDR[0]   ; -0.500       ; 1.872      ; 3.877      ;
; 2.473 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a26        ; MDRIn[10] ; clk          ; selMDR[0]   ; -0.500       ; 1.571      ; 3.584      ;
; 2.479 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a111       ; MDRIn[15] ; clk          ; selMDR[0]   ; -0.500       ; 1.627      ; 3.646      ;
; 2.527 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a91        ; MDRIn[11] ; clk          ; selMDR[0]   ; -0.500       ; 1.538      ; 3.605      ;
; 2.533 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[2]  ; clk          ; selMDR[0]   ; -0.500       ; 1.890      ; 3.963      ;
; 2.547 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a118       ; MDRIn[6]  ; clk          ; selMDR[0]   ; -0.500       ; 1.567      ; 3.654      ;
; 2.551 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a87        ; MDRIn[7]  ; clk          ; selMDR[0]   ; -0.500       ; 1.580      ; 3.671      ;
; 2.558 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a50        ; MDRIn[2]  ; clk          ; selMDR[0]   ; -0.500       ; 1.605      ; 3.703      ;
; 2.593 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a85        ; MDRIn[5]  ; clk          ; selMDR[0]   ; -0.500       ; 1.558      ; 3.691      ;
; 2.636 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[2]  ; clk          ; selMDR[0]   ; -0.500       ; 1.879      ; 4.055      ;
; 2.638 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a103       ; MDRIn[7]  ; clk          ; selMDR[0]   ; -0.500       ; 1.597      ; 3.775      ;
; 2.659 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a71        ; MDRIn[7]  ; clk          ; selMDR[0]   ; -0.500       ; 1.582      ; 3.781      ;
; 2.660 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a107       ; MDRIn[11] ; clk          ; selMDR[0]   ; -0.500       ; 1.570      ; 3.770      ;
; 2.669 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a65        ; MDRIn[1]  ; clk          ; selMDR[0]   ; -0.500       ; 1.572      ; 3.781      ;
; 2.685 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a81        ; MDRIn[1]  ; clk          ; selMDR[0]   ; -0.500       ; 1.590      ; 3.815      ;
; 2.685 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a18        ; MDRIn[2]  ; clk          ; selMDR[0]   ; -0.500       ; 1.573      ; 3.798      ;
; 2.689 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a105       ; MDRIn[9]  ; clk          ; selMDR[0]   ; -0.500       ; 1.568      ; 3.797      ;
; 2.690 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a125       ; MDRIn[13] ; clk          ; selMDR[0]   ; -0.500       ; 1.570      ; 3.800      ;
; 2.697 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a58        ; MDRIn[10] ; clk          ; selMDR[0]   ; -0.500       ; 1.610      ; 3.847      ;
; 2.700 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a82        ; MDRIn[2]  ; clk          ; selMDR[0]   ; -0.500       ; 1.565      ; 3.805      ;
; 2.701 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a127       ; MDRIn[15] ; clk          ; selMDR[0]   ; -0.500       ; 1.607      ; 3.848      ;
; 2.707 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a101       ; MDRIn[5]  ; clk          ; selMDR[0]   ; -0.500       ; 1.569      ; 3.816      ;
; 2.724 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a48        ; MDRIn[0]  ; clk          ; selMDR[0]   ; -0.500       ; 1.590      ; 3.854      ;
; 2.747 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[3]  ; clk          ; selMDR[0]   ; -0.500       ; 1.888      ; 4.175      ;
; 2.750 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a38        ; MDRIn[6]  ; clk          ; selMDR[0]   ; -0.500       ; 1.543      ; 3.833      ;
; 2.763 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a20        ; MDRIn[4]  ; clk          ; selMDR[0]   ; -0.500       ; 1.580      ; 3.883      ;
; 2.769 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a104       ; MDRIn[8]  ; clk          ; selMDR[0]   ; -0.500       ; 1.577      ; 3.886      ;
; 2.770 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a53        ; MDRIn[5]  ; clk          ; selMDR[0]   ; -0.500       ; 1.567      ; 3.877      ;
; 2.771 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a4         ; MDRIn[4]  ; clk          ; selMDR[0]   ; -0.500       ; 1.574      ; 3.885      ;
; 2.772 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a89        ; MDRIn[9]  ; clk          ; selMDR[0]   ; -0.500       ; 1.599      ; 3.911      ;
; 2.772 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a96        ; MDRIn[0]  ; clk          ; selMDR[0]   ; -0.500       ; 1.580      ; 3.892      ;
; 2.790 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a73        ; MDRIn[9]  ; clk          ; selMDR[0]   ; -0.500       ; 1.568      ; 3.898      ;
; 2.797 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a69        ; MDRIn[5]  ; clk          ; selMDR[0]   ; -0.500       ; 1.575      ; 3.912      ;
; 2.799 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a24        ; MDRIn[8]  ; clk          ; selMDR[0]   ; -0.500       ; 1.572      ; 3.911      ;
; 2.810 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a77        ; MDRIn[13] ; clk          ; selMDR[0]   ; -0.500       ; 1.541      ; 3.891      ;
; 2.827 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[7]  ; clk          ; selMDR[0]   ; -0.500       ; 1.446      ; 3.813      ;
+-------+--------------------------------------------------------------------------------------------------+-----------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 135.54 MHz ; 135.54 MHz      ; clk        ;      ;
; 153.99 MHz ; 153.99 MHz      ; selMDR[0]  ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; selMDR[0] ; -3.848 ; -57.946       ;
; clk       ; -3.189 ; -1323.648     ;
+-----------+--------+---------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; clk       ; 0.338 ; 0.000         ;
; selMDR[0] ; 1.384 ; 0.000         ;
+-----------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-----------+--------+-----------------------------+
; Clock     ; Slack  ; End Point TNS               ;
+-----------+--------+-----------------------------+
; clk       ; -3.000 ; -1408.118                   ;
; selMDR[0] ; -3.000 ; -3.000                      ;
+-----------+--------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'selMDR[0]'                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------+--------------+-------------+--------------+------------+------------+
; -3.848 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[11] ; clk          ; selMDR[0]   ; 0.500        ; 1.374      ; 4.900      ;
; -3.838 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.406      ; 4.922      ;
; -3.827 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a51        ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.175      ; 4.680      ;
; -3.822 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a13        ; MDRIn[13] ; clk          ; selMDR[0]   ; 0.500        ; 1.098      ; 4.598      ;
; -3.780 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a41        ; MDRIn[9]  ; clk          ; selMDR[0]   ; 0.500        ; 1.111      ; 4.571      ;
; -3.778 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a63        ; MDRIn[15] ; clk          ; selMDR[0]   ; 0.500        ; 1.173      ; 4.631      ;
; -3.771 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a5         ; MDRIn[5]  ; clk          ; selMDR[0]   ; 0.500        ; 1.134      ; 4.582      ;
; -3.740 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a35        ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.126      ; 4.544      ;
; -3.732 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a55        ; MDRIn[7]  ; clk          ; selMDR[0]   ; 0.500        ; 1.167      ; 4.575      ;
; -3.707 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a33        ; MDRIn[1]  ; clk          ; selMDR[0]   ; 0.500        ; 1.107      ; 4.487      ;
; -3.706 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a9         ; MDRIn[9]  ; clk          ; selMDR[0]   ; 0.500        ; 1.097      ; 4.483      ;
; -3.701 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a3         ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.142      ; 4.521      ;
; -3.689 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a19        ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.149      ; 4.516      ;
; -3.679 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a59        ; MDRIn[11] ; clk          ; selMDR[0]   ; 0.500        ; 1.149      ; 4.506      ;
; -3.674 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a27        ; MDRIn[11] ; clk          ; selMDR[0]   ; 0.500        ; 1.138      ; 4.490      ;
; -3.657 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a45        ; MDRIn[13] ; clk          ; selMDR[0]   ; 0.500        ; 1.106      ; 4.441      ;
; -3.654 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a31        ; MDRIn[15] ; clk          ; selMDR[0]   ; 0.500        ; 1.111      ; 4.445      ;
; -3.638 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a11        ; MDRIn[11] ; clk          ; selMDR[0]   ; 0.500        ; 1.112      ; 4.428      ;
; -3.605 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[9]  ; clk          ; selMDR[0]   ; 0.500        ; 1.393      ; 4.678      ;
; -3.603 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a49        ; MDRIn[1]  ; clk          ; selMDR[0]   ; 0.500        ; 1.169      ; 4.445      ;
; -3.594 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[4]  ; clk          ; selMDR[0]   ; 0.500        ; 1.394      ; 4.665      ;
; -3.564 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 1.396      ; 4.633      ;
; -3.560 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a39        ; MDRIn[7]  ; clk          ; selMDR[0]   ; 0.500        ; 1.149      ; 4.385      ;
; -3.548 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a25        ; MDRIn[9]  ; clk          ; selMDR[0]   ; 0.500        ; 1.114      ; 4.342      ;
; -3.542 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a57        ; MDRIn[9]  ; clk          ; selMDR[0]   ; 0.500        ; 1.147      ; 4.369      ;
; -3.534 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a43        ; MDRIn[11] ; clk          ; selMDR[0]   ; 0.500        ; 1.111      ; 4.323      ;
; -3.534 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a1         ; MDRIn[1]  ; clk          ; selMDR[0]   ; 0.500        ; 1.103      ; 4.310      ;
; -3.533 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a7         ; MDRIn[7]  ; clk          ; selMDR[0]   ; 0.500        ; 1.124      ; 4.333      ;
; -3.528 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a37        ; MDRIn[5]  ; clk          ; selMDR[0]   ; 0.500        ; 1.141      ; 4.346      ;
; -3.525 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a67        ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.110      ; 4.313      ;
; -3.522 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a83        ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.108      ; 4.308      ;
; -3.516 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.394      ; 4.588      ;
; -3.512 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a47        ; MDRIn[15] ; clk          ; selMDR[0]   ; 0.500        ; 1.105      ; 4.297      ;
; -3.491 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[1]  ; clk          ; selMDR[0]   ; 0.500        ; 1.392      ; 4.556      ;
; -3.490 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a29        ; MDRIn[13] ; clk          ; selMDR[0]   ; 0.500        ; 1.113      ; 4.281      ;
; -3.468 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a0         ; MDRIn[0]  ; clk          ; selMDR[0]   ; 0.500        ; 1.122      ; 4.267      ;
; -3.466 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a42        ; MDRIn[10] ; clk          ; selMDR[0]   ; 0.500        ; 1.158      ; 4.298      ;
; -3.460 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a84        ; MDRIn[4]  ; clk          ; selMDR[0]   ; 0.500        ; 1.118      ; 4.255      ;
; -3.457 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[13] ; clk          ; selMDR[0]   ; 0.500        ; 0.957      ; 4.092      ;
; -3.445 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a17        ; MDRIn[1]  ; clk          ; selMDR[0]   ; 0.500        ; 1.127      ; 4.245      ;
; -3.441 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 0.980      ; 4.099      ;
; -3.438 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a116       ; MDRIn[4]  ; clk          ; selMDR[0]   ; 0.500        ; 1.150      ; 4.265      ;
; -3.438 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 0.982      ; 4.093      ;
; -3.435 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a23        ; MDRIn[7]  ; clk          ; selMDR[0]   ; 0.500        ; 1.140      ; 4.251      ;
; -3.428 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a92        ; MDRIn[12] ; clk          ; selMDR[0]   ; 0.500        ; 1.114      ; 4.221      ;
; -3.426 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a66        ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 1.118      ; 4.217      ;
; -3.425 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a21        ; MDRIn[5]  ; clk          ; selMDR[0]   ; 0.500        ; 1.141      ; 4.243      ;
; -3.423 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[15] ; clk          ; selMDR[0]   ; 0.500        ; 0.970      ; 4.073      ;
; -3.415 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[4]  ; clk          ; selMDR[0]   ; 0.500        ; 0.980      ; 4.072      ;
; -3.412 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[9]  ; clk          ; selMDR[0]   ; 0.500        ; 0.967      ; 4.059      ;
; -3.408 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a40        ; MDRIn[8]  ; clk          ; selMDR[0]   ; 0.500        ; 1.120      ; 4.205      ;
; -3.408 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a22        ; MDRIn[6]  ; clk          ; selMDR[0]   ; 0.500        ; 1.122      ; 4.205      ;
; -3.407 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a10        ; MDRIn[10] ; clk          ; selMDR[0]   ; 0.500        ; 1.140      ; 4.221      ;
; -3.403 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a56        ; MDRIn[8]  ; clk          ; selMDR[0]   ; 0.500        ; 1.149      ; 4.229      ;
; -3.395 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[11] ; clk          ; selMDR[0]   ; 0.500        ; 0.960      ; 4.033      ;
; -3.392 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a15        ; MDRIn[15] ; clk          ; selMDR[0]   ; 0.500        ; 1.114      ; 4.186      ;
; -3.385 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a2         ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 1.136      ; 4.194      ;
; -3.379 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[5]  ; clk          ; selMDR[0]   ; 0.500        ; 0.981      ; 4.037      ;
; -3.376 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a54        ; MDRIn[6]  ; clk          ; selMDR[0]   ; 0.500        ; 1.127      ; 4.178      ;
; -3.374 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[7]  ; clk          ; selMDR[0]   ; 0.500        ; 0.981      ; 4.031      ;
; -3.363 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[7]  ; clk          ; selMDR[0]   ; 0.500        ; 1.407      ; 4.446      ;
; -3.362 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[0]  ; clk          ; selMDR[0]   ; 0.500        ; 0.966      ; 4.005      ;
; -3.360 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a61        ; MDRIn[13] ; clk          ; selMDR[0]   ; 0.500        ; 1.109      ; 4.147      ;
; -3.359 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a34        ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 1.141      ; 4.173      ;
; -3.349 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[15] ; clk          ; selMDR[0]   ; 0.500        ; 1.396      ; 4.425      ;
; -3.344 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a68        ; MDRIn[4]  ; clk          ; selMDR[0]   ; 0.500        ; 1.119      ; 4.140      ;
; -3.338 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a99        ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.127      ; 4.143      ;
; -3.334 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[14] ; clk          ; selMDR[0]   ; 0.500        ; 0.954      ; 3.965      ;
; -3.331 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a62        ; MDRIn[14] ; clk          ; selMDR[0]   ; 0.500        ; 1.167      ; 4.175      ;
; -3.325 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[8]  ; clk          ; selMDR[0]   ; 0.500        ; 0.974      ; 3.976      ;
; -3.321 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[10] ; clk          ; selMDR[0]   ; 0.500        ; 1.390      ; 4.385      ;
; -3.316 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a114       ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 1.151      ; 4.140      ;
; -3.313 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a90        ; MDRIn[10] ; clk          ; selMDR[0]   ; 0.500        ; 1.172      ; 4.159      ;
; -3.309 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[10] ; clk          ; selMDR[0]   ; 0.500        ; 0.976      ; 3.959      ;
; -3.302 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[0]  ; clk          ; selMDR[0]   ; 0.500        ; 1.380      ; 4.359      ;
; -3.294 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a122       ; MDRIn[10] ; clk          ; selMDR[0]   ; 0.500        ; 1.166      ; 4.134      ;
; -3.278 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a115       ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.136      ; 4.092      ;
; -3.277 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a70        ; MDRIn[6]  ; clk          ; selMDR[0]   ; 0.500        ; 1.122      ; 4.074      ;
; -3.273 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a32        ; MDRIn[0]  ; clk          ; selMDR[0]   ; 0.500        ; 1.130      ; 4.080      ;
; -3.269 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a79        ; MDRIn[15] ; clk          ; selMDR[0]   ; 0.500        ; 1.143      ; 4.092      ;
; -3.262 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[1]  ; clk          ; selMDR[0]   ; 0.500        ; 0.966      ; 3.901      ;
; -3.260 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[6]  ; clk          ; selMDR[0]   ; 0.500        ; 0.958      ; 3.893      ;
; -3.238 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[5]  ; clk          ; selMDR[0]   ; 0.500        ; 1.407      ; 4.322      ;
; -3.232 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a36        ; MDRIn[4]  ; clk          ; selMDR[0]   ; 0.500        ; 1.130      ; 4.039      ;
; -3.228 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a100       ; MDRIn[4]  ; clk          ; selMDR[0]   ; 0.500        ; 1.169      ; 4.074      ;
; -3.223 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[8]  ; clk          ; selMDR[0]   ; 0.500        ; 1.388      ; 4.288      ;
; -3.219 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a64        ; MDRIn[0]  ; clk          ; selMDR[0]   ; 0.500        ; 1.123      ; 4.019      ;
; -3.219 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a6         ; MDRIn[6]  ; clk          ; selMDR[0]   ; 0.500        ; 1.087      ; 3.981      ;
; -3.216 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[11] ; clk          ; selMDR[0]   ; 0.500        ; 1.386      ; 4.280      ;
; -3.214 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a120       ; MDRIn[8]  ; clk          ; selMDR[0]   ; 0.500        ; 1.148      ; 4.039      ;
; -3.213 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a60        ; MDRIn[12] ; clk          ; selMDR[0]   ; 0.500        ; 1.147      ; 4.039      ;
; -3.207 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a88        ; MDRIn[8]  ; clk          ; selMDR[0]   ; 0.500        ; 1.102      ; 3.986      ;
; -3.205 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a109       ; MDRIn[13] ; clk          ; selMDR[0]   ; 0.500        ; 1.146      ; 4.029      ;
; -3.205 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a94        ; MDRIn[14] ; clk          ; selMDR[0]   ; 0.500        ; 1.157      ; 4.039      ;
; -3.204 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a124       ; MDRIn[12] ; clk          ; selMDR[0]   ; 0.500        ; 1.140      ; 4.023      ;
; -3.201 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a117       ; MDRIn[5]  ; clk          ; selMDR[0]   ; 0.500        ; 1.125      ; 4.003      ;
; -3.201 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a44        ; MDRIn[12] ; clk          ; selMDR[0]   ; 0.500        ; 1.102      ; 3.982      ;
; -3.200 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a86        ; MDRIn[6]  ; clk          ; selMDR[0]   ; 0.500        ; 1.114      ; 3.989      ;
; -3.191 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[15] ; clk          ; selMDR[0]   ; 0.500        ; 1.384      ; 4.255      ;
; -3.188 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a76        ; MDRIn[12] ; clk          ; selMDR[0]   ; 0.500        ; 1.119      ; 3.986      ;
+--------+--------------------------------------------------------------------------------------------------+-----------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.189 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a103~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.116      ; 3.835      ;
; -3.189 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a103~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.116      ; 3.835      ;
; -3.187 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a103~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.121      ; 3.838      ;
; -3.156 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a51~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.095      ; 3.781      ;
; -3.156 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a51~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.095      ; 3.781      ;
; -3.154 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a51~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.100      ; 3.784      ;
; -3.136 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a111~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.070      ; 3.736      ;
; -3.136 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a111~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.070      ; 3.736      ;
; -3.134 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a111~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.075      ; 3.739      ;
; -3.105 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a126~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.077      ; 3.712      ;
; -3.105 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a126~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.077      ; 3.712      ;
; -3.103 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a126~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.082      ; 3.715      ;
; -3.097 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a104~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.127      ; 3.754      ;
; -3.097 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a104~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.127      ; 3.754      ;
; -3.095 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a104~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.132      ; 3.757      ;
; -3.094 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a102~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.124      ; 3.748      ;
; -3.094 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a102~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.124      ; 3.748      ;
; -3.092 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a102~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.129      ; 3.751      ;
; -3.082 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a103~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.121      ; 3.733      ;
; -3.082 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a103~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.116      ; 3.728      ;
; -3.082 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a103~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.116      ; 3.728      ;
; -3.080 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a122~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.120      ; 3.730      ;
; -3.080 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a122~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.120      ; 3.730      ;
; -3.078 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a122~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.125      ; 3.733      ;
; -3.070 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a106~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.107      ; 3.707      ;
; -3.070 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a106~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.107      ; 3.707      ;
; -3.068 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a106~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.112      ; 3.710      ;
; -3.064 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a59~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.100      ; 3.694      ;
; -3.064 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a59~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.100      ; 3.694      ;
; -3.062 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a59~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.105      ; 3.697      ;
; -3.062 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a118~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.136      ; 3.728      ;
; -3.062 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a118~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.136      ; 3.728      ;
; -3.060 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a118~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.141      ; 3.731      ;
; -3.059 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a127~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.090      ; 3.679      ;
; -3.059 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a127~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.090      ; 3.679      ;
; -3.057 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a127~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.095      ; 3.682      ;
; -3.039 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a111~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.075      ; 3.644      ;
; -3.039 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a111~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.070      ; 3.639      ;
; -3.039 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a111~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.070      ; 3.639      ;
; -3.025 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a50~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.109      ; 3.664      ;
; -3.025 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a50~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.109      ; 3.664      ;
; -3.023 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a50~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.114      ; 3.667      ;
; -3.020 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a126~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.077      ; 3.627      ;
; -3.020 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a126~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.077      ; 3.627      ;
; -3.018 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a51~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.095      ; 3.643      ;
; -3.018 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a51~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.095      ; 3.643      ;
; -3.018 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a126~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.082      ; 3.630      ;
; -3.017 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a62~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.078      ; 3.625      ;
; -3.017 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a62~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.078      ; 3.625      ;
; -3.016 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a51~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.100      ; 3.646      ;
; -3.016 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a104~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.132      ; 3.678      ;
; -3.016 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a104~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.127      ; 3.673      ;
; -3.016 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a104~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.127      ; 3.673      ;
; -3.015 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a62~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.083      ; 3.628      ;
; -3.014 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a102~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.124      ; 3.668      ;
; -3.014 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a102~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.129      ; 3.673      ;
; -3.014 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a102~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.124      ; 3.668      ;
; -3.011 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a17~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.148      ; 3.689      ;
; -3.000 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a116~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.119      ; 3.649      ;
; -3.000 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a124~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.109      ; 3.639      ;
; -3.000 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a116~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.119      ; 3.649      ;
; -3.000 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a124~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.109      ; 3.639      ;
; -2.998 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a116~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.124      ; 3.652      ;
; -2.998 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a124~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.114      ; 3.642      ;
; -2.995 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a122~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.120      ; 3.645      ;
; -2.995 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a122~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.120      ; 3.645      ;
; -2.993 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a122~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.125      ; 3.648      ;
; -2.989 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a112~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.106      ; 3.625      ;
; -2.989 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a112~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.106      ; 3.625      ;
; -2.987 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a112~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.111      ; 3.628      ;
; -2.987 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a106~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.112      ; 3.629      ;
; -2.987 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a106~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.107      ; 3.624      ;
; -2.987 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a106~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.107      ; 3.624      ;
; -2.983 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a98~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.135      ; 3.648      ;
; -2.983 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a98~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.140      ; 3.653      ;
; -2.983 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a98~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.135      ; 3.648      ;
; -2.977 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a118~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.136      ; 3.643      ;
; -2.977 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a118~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.136      ; 3.643      ;
; -2.975 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a118~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.141      ; 3.646      ;
; -2.974 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a127~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.090      ; 3.594      ;
; -2.974 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a127~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.090      ; 3.594      ;
; -2.973 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a107~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.118      ; 3.621      ;
; -2.973 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a107~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.118      ; 3.621      ;
; -2.973 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a75~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.120      ; 3.623      ;
; -2.972 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a127~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.095      ; 3.597      ;
; -2.971 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a107~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.123      ; 3.624      ;
; -2.969 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a54~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.119      ; 3.618      ;
; -2.969 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a54~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.124      ; 3.623      ;
; -2.969 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a54~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.119      ; 3.618      ;
; -2.969 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a120~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.115      ; 3.614      ;
; -2.969 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a120~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.115      ; 3.614      ;
; -2.967 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a120~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.120      ; 3.617      ;
; -2.963 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a119~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.118      ; 3.611      ;
; -2.963 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a119~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.118      ; 3.611      ;
; -2.961 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a119~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.123      ; 3.614      ;
; -2.957 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a96~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.115      ; 3.602      ;
; -2.957 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a96~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.115      ; 3.602      ;
; -2.955 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a96~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.120      ; 3.605      ;
; -2.946 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a55~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.108      ; 3.584      ;
; -2.946 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a55~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.103      ; 3.579      ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.338 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_10|Q                                          ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_10|Q                                                          ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_9|Q                                           ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_9|Q                                                           ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_8|Q                                           ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_8|Q                                                           ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_14|Q                                          ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_14|Q                                                          ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_13|Q                                          ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_13|Q                                                          ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_11|Q                                          ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_11|Q                                                          ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_6|Q                                           ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_6|Q                                                           ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_4|Q                                           ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_4|Q                                                           ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_3|Q                                           ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_3|Q                                                           ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_2|Q                                           ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_2|Q                                                           ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_0|Q                                           ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_0|Q                                                           ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1|Q                                           ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1|Q                                                           ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_2|Q                                           ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_2|Q                                                           ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q                                           ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q                                                           ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.339 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_15|Q                                          ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_15|Q                                                          ; clk          ; clk         ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_7|Q                                           ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_7|Q                                                           ; clk          ; clk         ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_5|Q                                           ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_5|Q                                                           ; clk          ; clk         ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_1|Q                                           ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_1|Q                                                           ; clk          ; clk         ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_0|Q                                           ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_0|Q                                                           ; clk          ; clk         ; 0.000        ; 0.087      ; 0.597      ;
; 0.340 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_12|Q                                          ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_12|Q                                                          ; clk          ; clk         ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_12|Q                                          ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_12|Q                                                          ; clk          ; clk         ; 0.000        ; 0.086      ; 0.597      ;
; 0.354 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q                                          ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                          ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q                                          ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                           ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_3|Q                                           ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_3|Q                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_8|Q                                           ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_8|Q                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                           ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                          ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                           ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                                           ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                           ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                                           ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.875 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a68~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.326      ; 0.922      ;
; 0.908 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a82~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.333      ; 0.962      ;
; 0.934 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a91~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.333      ; 0.988      ;
; 0.951 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a68~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.326      ; 0.998      ;
; 0.963 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a84~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.332      ; 1.016      ;
; 0.988 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a66~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.334      ; 1.043      ;
; 0.993 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.341      ; 1.055      ;
; 0.994 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a36~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.341      ; 1.056      ;
; 1.006 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|address_reg_a[1] ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1]             ; clk          ; clk         ; 0.000        ; 0.069      ; 1.246      ;
; 1.078 ; MDRIn[14]                                                                                    ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_14|Q                                                          ; selMDR[0]    ; clk         ; 0.000        ; -0.910     ; 0.379      ;
; 1.079 ; MDRIn[13]                                                                                    ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_13|Q                                                          ; selMDR[0]    ; clk         ; 0.000        ; -0.910     ; 0.380      ;
; 1.080 ; MDRIn[11]                                                                                    ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_11|Q                                                          ; selMDR[0]    ; clk         ; 0.000        ; -0.910     ; 0.381      ;
; 1.084 ; MDRIn[9]                                                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_9|Q                                                           ; selMDR[0]    ; clk         ; 0.000        ; -0.913     ; 0.382      ;
; 1.088 ; MDRIn[0]                                                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_0|Q                                                           ; selMDR[0]    ; clk         ; 0.000        ; -0.920     ; 0.379      ;
; 1.090 ; MDRIn[1]                                                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_1|Q                                                           ; selMDR[0]    ; clk         ; 0.000        ; -0.920     ; 0.381      ;
; 1.092 ; MDRIn[6]                                                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_6|Q                                                           ; selMDR[0]    ; clk         ; 0.000        ; -0.912     ; 0.391      ;
; 1.096 ; MDRIn[4]                                                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_4|Q                                                           ; selMDR[0]    ; clk         ; 0.000        ; -0.927     ; 0.380      ;
; 1.097 ; MDRIn[3]                                                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_3|Q                                                           ; selMDR[0]    ; clk         ; 0.000        ; -0.927     ; 0.381      ;
; 1.099 ; MDRIn[2]                                                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_2|Q                                                           ; selMDR[0]    ; clk         ; 0.000        ; -0.929     ; 0.381      ;
; 1.100 ; MDRIn[15]                                                                                    ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_15|Q                                                          ; selMDR[0]    ; clk         ; 0.000        ; -0.931     ; 0.380      ;
; 1.107 ; MDRIn[12]                                                                                    ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_12|Q                                                          ; selMDR[0]    ; clk         ; 0.000        ; -0.940     ; 0.378      ;
; 1.107 ; MDRIn[8]                                                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_8|Q                                                           ; selMDR[0]    ; clk         ; 0.000        ; -0.938     ; 0.380      ;
; 1.113 ; MDRIn[10]                                                                                    ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_10|Q                                                          ; selMDR[0]    ; clk         ; 0.000        ; -0.940     ; 0.384      ;
; 1.117 ; MDRIn[5]                                                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_5|Q                                                           ; selMDR[0]    ; clk         ; 0.000        ; -0.948     ; 0.380      ;
; 1.126 ; MDRIn[7]                                                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_7|Q                                                           ; selMDR[0]    ; clk         ; 0.000        ; -0.948     ; 0.389      ;
; 1.131 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a82~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.333      ; 1.185      ;
; 1.168 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_8|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a47~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.354      ; 1.243      ;
; 1.169 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.325      ; 1.215      ;
; 1.179 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a84~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.327      ; 1.227      ;
; 1.181 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|address_reg_a[0]                 ; clk          ; clk         ; -0.500       ; 0.011      ; 0.883      ;
; 1.203 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a47~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.354      ; 1.278      ;
; 1.221 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a36~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.341      ; 1.283      ;
; 1.228 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a66~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.329      ; 1.278      ;
; 1.239 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.321      ; 1.281      ;
; 1.249 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_3|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.324      ; 1.294      ;
; 1.250 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.324      ; 1.295      ;
; 1.251 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a82~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.328      ; 1.300      ;
; 1.256 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.324      ; 1.301      ;
; 1.257 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a84~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.332      ; 1.310      ;
; 1.259 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|address_reg_a[2] ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2]             ; clk          ; clk         ; 0.000        ; 0.504      ; 1.934      ;
; 1.259 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a91~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.328      ; 1.308      ;
; 1.263 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a82~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.328      ; 1.312      ;
; 1.264 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_3|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a77~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.319      ; 1.304      ;
; 1.268 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_3|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a45~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.316      ; 1.305      ;
; 1.270 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a66~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.329      ; 1.320      ;
; 1.277 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a68~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.331      ; 1.329      ;
; 1.278 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a45~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.316      ; 1.315      ;
; 1.282 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.339      ; 1.342      ;
; 1.288 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_11|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a91~porta_datain_reg0  ; clk          ; clk         ; -0.500       ; -0.058     ; 0.951      ;
; 1.290 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a45~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.316      ; 1.327      ;
; 1.294 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a91~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.333      ; 1.348      ;
; 1.297 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a68~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.331      ; 1.349      ;
; 1.298 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a43~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.340      ; 1.359      ;
; 1.302 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a91~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.328      ; 1.351      ;
; 1.304 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a77~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.319      ; 1.344      ;
; 1.317 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.324      ; 1.362      ;
; 1.317 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.329      ; 1.367      ;
; 1.322 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.341      ; 1.384      ;
; 1.324 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a87~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.315      ; 1.360      ;
; 1.325 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a66~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.334      ; 1.380      ;
; 1.327 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; -0.500       ; -0.064     ; 0.984      ;
; 1.331 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a77~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.324      ; 1.376      ;
; 1.333 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.329      ; 1.383      ;
; 1.333 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a98~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.338      ; 1.392      ;
; 1.335 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                          ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a9~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.356      ; 1.412      ;
; 1.342 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.326      ; 1.389      ;
; 1.359 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.326      ; 1.406      ;
; 1.380 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_3|Q                                           ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a88~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.358      ; 1.459      ;
+-------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'selMDR[0]'                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------+--------------+-------------+--------------+------------+------------+
; 1.384 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[5]  ; clk          ; selMDR[0]   ; -0.500       ; 1.649      ; 2.573      ;
; 1.404 ; selMDR[0]                                                                                        ; MDRIn[1]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.354      ; 5.758      ;
; 1.406 ; selMDR[0]                                                                                        ; MDRIn[7]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.369      ; 5.775      ;
; 1.406 ; selMDR[0]                                                                                        ; MDRIn[12] ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.347      ; 5.753      ;
; 1.413 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[9]  ; clk          ; selMDR[0]   ; -0.500       ; 1.635      ; 2.588      ;
; 1.417 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[3]  ; clk          ; selMDR[0]   ; -0.500       ; 1.649      ; 2.606      ;
; 1.422 ; selMDR[0]                                                                                        ; MDRIn[5]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.369      ; 5.791      ;
; 1.443 ; selMDR[0]                                                                                        ; MDRIn[6]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.345      ; 5.788      ;
; 1.455 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[8]  ; clk          ; selMDR[0]   ; -0.500       ; 1.642      ; 2.637      ;
; 1.464 ; selMDR[0]                                                                                        ; MDRIn[13] ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.345      ; 5.809      ;
; 1.467 ; selMDR[0]                                                                                        ; MDRIn[14] ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.342      ; 5.809      ;
; 1.475 ; selMDR[0]                                                                                        ; MDRIn[10] ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.364      ; 5.839      ;
; 1.512 ; selMDR[0]                                                                                        ; MDRIn[3]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.369      ; 5.881      ;
; 1.512 ; selMDR[0]                                                                                        ; MDRIn[8]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.362      ; 5.874      ;
; 1.517 ; selMDR[0]                                                                                        ; MDRIn[0]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.354      ; 5.871      ;
; 1.524 ; selMDR[0]                                                                                        ; MDRIn[4]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.369      ; 5.893      ;
; 1.555 ; selMDR[0]                                                                                        ; MDRIn[2]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.371      ; 5.926      ;
; 1.557 ; selMDR[0]                                                                                        ; MDRIn[11] ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.348      ; 5.905      ;
; 1.558 ; selMDR[0]                                                                                        ; MDRIn[15] ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.358      ; 5.916      ;
; 1.593 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[13] ; clk          ; selMDR[0]   ; -0.500       ; 1.637      ; 2.770      ;
; 1.593 ; selMDR[0]                                                                                        ; MDRIn[9]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 4.355      ; 5.948      ;
; 1.696 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[6]  ; clk          ; selMDR[0]   ; -0.500       ; 1.625      ; 2.861      ;
; 1.731 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[15] ; clk          ; selMDR[0]   ; -0.500       ; 1.638      ; 2.909      ;
; 1.748 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[7]  ; clk          ; selMDR[0]   ; -0.500       ; 1.649      ; 2.937      ;
; 1.755 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[10] ; clk          ; selMDR[0]   ; -0.500       ; 1.656      ; 2.951      ;
; 1.766 ; selMDR[0]                                                                                        ; MDRIn[7]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.369      ; 5.655      ;
; 1.768 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[14] ; clk          ; selMDR[0]   ; -0.500       ; 1.634      ; 2.942      ;
; 1.779 ; selMDR[0]                                                                                        ; MDRIn[12] ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.347      ; 5.646      ;
; 1.792 ; selMDR[0]                                                                                        ; MDRIn[1]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.354      ; 5.666      ;
; 1.799 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[8]  ; clk          ; selMDR[0]   ; -0.500       ; 1.654      ; 2.993      ;
; 1.816 ; selMDR[0]                                                                                        ; MDRIn[6]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.345      ; 5.681      ;
; 1.818 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[12] ; clk          ; selMDR[0]   ; -0.500       ; 1.627      ; 2.985      ;
; 1.825 ; selMDR[0]                                                                                        ; MDRIn[0]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.354      ; 5.699      ;
; 1.878 ; selMDR[0]                                                                                        ; MDRIn[5]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.369      ; 5.767      ;
; 1.891 ; selMDR[0]                                                                                        ; MDRIn[10] ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.364      ; 5.775      ;
; 1.896 ; selMDR[0]                                                                                        ; MDRIn[14] ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.342      ; 5.758      ;
; 1.921 ; selMDR[0]                                                                                        ; MDRIn[4]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.369      ; 5.810      ;
; 1.927 ; selMDR[0]                                                                                        ; MDRIn[8]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.362      ; 5.809      ;
; 1.943 ; selMDR[0]                                                                                        ; MDRIn[2]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.371      ; 5.834      ;
; 1.948 ; selMDR[0]                                                                                        ; MDRIn[15] ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.358      ; 5.826      ;
; 1.962 ; selMDR[0]                                                                                        ; MDRIn[11] ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.348      ; 5.830      ;
; 1.963 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[6]  ; clk          ; selMDR[0]   ; -0.500       ; 1.637      ; 3.140      ;
; 1.974 ; selMDR[0]                                                                                        ; MDRIn[3]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.369      ; 5.863      ;
; 1.984 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[9]  ; clk          ; selMDR[0]   ; -0.500       ; 1.647      ; 3.171      ;
; 1.989 ; selMDR[0]                                                                                        ; MDRIn[13] ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.345      ; 5.854      ;
; 1.994 ; selMDR[0]                                                                                        ; MDRIn[9]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 4.355      ; 5.869      ;
; 2.006 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[11] ; clk          ; selMDR[0]   ; -0.500       ; 1.640      ; 3.186      ;
; 2.006 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[12] ; clk          ; selMDR[0]   ; -0.500       ; 1.639      ; 3.185      ;
; 2.016 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[4]  ; clk          ; selMDR[0]   ; -0.500       ; 1.661      ; 3.217      ;
; 2.023 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[14] ; clk          ; selMDR[0]   ; -0.500       ; 1.622      ; 3.185      ;
; 2.055 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[1]  ; clk          ; selMDR[0]   ; -0.500       ; 1.634      ; 3.229      ;
; 2.096 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[1]  ; clk          ; selMDR[0]   ; -0.500       ; 1.646      ; 3.282      ;
; 2.117 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[5]  ; clk          ; selMDR[0]   ; -0.500       ; 1.661      ; 3.318      ;
; 2.135 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[7]  ; clk          ; selMDR[0]   ; -0.500       ; 1.661      ; 3.336      ;
; 2.163 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a121       ; MDRIn[9]  ; clk          ; selMDR[0]   ; -0.500       ; 1.371      ; 3.074      ;
; 2.165 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a30        ; MDRIn[14] ; clk          ; selMDR[0]   ; -0.500       ; 1.368      ; 3.073      ;
; 2.173 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[0]  ; clk          ; selMDR[0]   ; -0.500       ; 1.634      ; 3.347      ;
; 2.192 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[13] ; clk          ; selMDR[0]   ; -0.500       ; 1.625      ; 3.357      ;
; 2.208 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[11] ; clk          ; selMDR[0]   ; -0.500       ; 1.628      ; 3.376      ;
; 2.223 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a97        ; MDRIn[1]  ; clk          ; selMDR[0]   ; -0.500       ; 1.399      ; 3.162      ;
; 2.244 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[0]  ; clk          ; selMDR[0]   ; -0.500       ; 1.646      ; 3.430      ;
; 2.250 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a119       ; MDRIn[7]  ; clk          ; selMDR[0]   ; -0.500       ; 1.405      ; 3.195      ;
; 2.256 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a98        ; MDRIn[2]  ; clk          ; selMDR[0]   ; -0.500       ; 1.390      ; 3.186      ;
; 2.262 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[15] ; clk          ; selMDR[0]   ; -0.500       ; 1.650      ; 3.452      ;
; 2.278 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a111       ; MDRIn[15] ; clk          ; selMDR[0]   ; -0.500       ; 1.442      ; 3.260      ;
; 2.287 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a26        ; MDRIn[10] ; clk          ; selMDR[0]   ; -0.500       ; 1.381      ; 3.208      ;
; 2.291 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[10] ; clk          ; selMDR[0]   ; -0.500       ; 1.644      ; 3.475      ;
; 2.351 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a118       ; MDRIn[6]  ; clk          ; selMDR[0]   ; -0.500       ; 1.384      ; 3.275      ;
; 2.355 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a50        ; MDRIn[2]  ; clk          ; selMDR[0]   ; -0.500       ; 1.416      ; 3.311      ;
; 2.373 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a91        ; MDRIn[11] ; clk          ; selMDR[0]   ; -0.500       ; 1.351      ; 3.264      ;
; 2.385 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a85        ; MDRIn[5]  ; clk          ; selMDR[0]   ; -0.500       ; 1.368      ; 3.293      ;
; 2.397 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[2]  ; clk          ; selMDR[0]   ; -0.500       ; 1.663      ; 3.600      ;
; 2.413 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a87        ; MDRIn[7]  ; clk          ; selMDR[0]   ; -0.500       ; 1.390      ; 3.343      ;
; 2.444 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a65        ; MDRIn[1]  ; clk          ; selMDR[0]   ; -0.500       ; 1.386      ; 3.370      ;
; 2.453 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a107       ; MDRIn[11] ; clk          ; selMDR[0]   ; -0.500       ; 1.384      ; 3.377      ;
; 2.461 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a103       ; MDRIn[7]  ; clk          ; selMDR[0]   ; -0.500       ; 1.407      ; 3.408      ;
; 2.467 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a71        ; MDRIn[7]  ; clk          ; selMDR[0]   ; -0.500       ; 1.393      ; 3.400      ;
; 2.467 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a81        ; MDRIn[1]  ; clk          ; selMDR[0]   ; -0.500       ; 1.405      ; 3.412      ;
; 2.470 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a125       ; MDRIn[13] ; clk          ; selMDR[0]   ; -0.500       ; 1.386      ; 3.396      ;
; 2.471 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a58        ; MDRIn[10] ; clk          ; selMDR[0]   ; -0.500       ; 1.423      ; 3.434      ;
; 2.476 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a18        ; MDRIn[2]  ; clk          ; selMDR[0]   ; -0.500       ; 1.383      ; 3.399      ;
; 2.483 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a82        ; MDRIn[2]  ; clk          ; selMDR[0]   ; -0.500       ; 1.375      ; 3.398      ;
; 2.491 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a101       ; MDRIn[5]  ; clk          ; selMDR[0]   ; -0.500       ; 1.381      ; 3.412      ;
; 2.501 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a127       ; MDRIn[15] ; clk          ; selMDR[0]   ; -0.500       ; 1.422      ; 3.463      ;
; 2.506 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a105       ; MDRIn[9]  ; clk          ; selMDR[0]   ; -0.500       ; 1.380      ; 3.426      ;
; 2.507 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a48        ; MDRIn[0]  ; clk          ; selMDR[0]   ; -0.500       ; 1.406      ; 3.453      ;
; 2.512 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[2]  ; clk          ; selMDR[0]   ; -0.500       ; 1.651      ; 3.703      ;
; 2.519 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a38        ; MDRIn[6]  ; clk          ; selMDR[0]   ; -0.500       ; 1.358      ; 3.417      ;
; 2.535 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a104       ; MDRIn[8]  ; clk          ; selMDR[0]   ; -0.500       ; 1.389      ; 3.464      ;
; 2.538 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[3]  ; clk          ; selMDR[0]   ; -0.500       ; 1.661      ; 3.739      ;
; 2.540 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a53        ; MDRIn[5]  ; clk          ; selMDR[0]   ; -0.500       ; 1.377      ; 3.457      ;
; 2.547 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a96        ; MDRIn[0]  ; clk          ; selMDR[0]   ; -0.500       ; 1.393      ; 3.480      ;
; 2.549 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a20        ; MDRIn[4]  ; clk          ; selMDR[0]   ; -0.500       ; 1.389      ; 3.478      ;
; 2.558 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a89        ; MDRIn[9]  ; clk          ; selMDR[0]   ; -0.500       ; 1.414      ; 3.512      ;
; 2.579 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a69        ; MDRIn[5]  ; clk          ; selMDR[0]   ; -0.500       ; 1.387      ; 3.506      ;
; 2.582 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a73        ; MDRIn[9]  ; clk          ; selMDR[0]   ; -0.500       ; 1.381      ; 3.503      ;
; 2.595 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a24        ; MDRIn[8]  ; clk          ; selMDR[0]   ; -0.500       ; 1.386      ; 3.521      ;
; 2.598 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a77        ; MDRIn[13] ; clk          ; selMDR[0]   ; -0.500       ; 1.357      ; 3.495      ;
; 2.599 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a4         ; MDRIn[4]  ; clk          ; selMDR[0]   ; -0.500       ; 1.385      ; 3.524      ;
; 2.600 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a112       ; MDRIn[0]  ; clk          ; selMDR[0]   ; -0.500       ; 1.402      ; 3.542      ;
+-------+--------------------------------------------------------------------------------------------------+-----------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; clk       ; -2.038 ; -703.526      ;
; selMDR[0] ; -1.554 ; -22.496       ;
+-----------+--------+---------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; clk       ; 0.168 ; 0.000         ;
; selMDR[0] ; 0.479 ; 0.000         ;
+-----------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-----------+--------+-----------------------------+
; Clock     ; Slack  ; End Point TNS               ;
+-----------+--------+-----------------------------+
; clk       ; -3.000 ; -621.212                    ;
; selMDR[0] ; -3.000 ; -3.000                      ;
+-----------+--------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.038 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a103~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.315     ; 2.232      ;
; -2.038 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a103~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.315     ; 2.232      ;
; -2.036 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a103~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.312     ; 2.233      ;
; -2.028 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a111~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.365     ; 2.172      ;
; -2.028 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a111~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.365     ; 2.172      ;
; -2.026 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a111~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.362     ; 2.173      ;
; -2.015 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a51~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.336     ; 2.188      ;
; -2.015 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a51~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.336     ; 2.188      ;
; -2.013 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a51~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.333     ; 2.189      ;
; -1.985 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a126~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.358     ; 2.136      ;
; -1.985 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a126~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.358     ; 2.136      ;
; -1.983 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a126~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.355     ; 2.137      ;
; -1.976 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a104~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.308     ; 2.177      ;
; -1.976 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a104~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.308     ; 2.177      ;
; -1.974 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a104~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.305     ; 2.178      ;
; -1.973 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a102~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.311     ; 2.171      ;
; -1.973 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a102~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.311     ; 2.171      ;
; -1.971 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a102~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.308     ; 2.172      ;
; -1.965 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a118~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.309     ; 2.165      ;
; -1.965 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a118~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.309     ; 2.165      ;
; -1.965 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a106~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.337     ; 2.137      ;
; -1.965 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a106~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.337     ; 2.137      ;
; -1.963 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a106~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.334     ; 2.138      ;
; -1.963 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a118~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.306     ; 2.166      ;
; -1.955 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a122~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.324     ; 2.140      ;
; -1.955 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a122~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.324     ; 2.140      ;
; -1.953 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a122~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.321     ; 2.141      ;
; -1.953 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a59~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.330     ; 2.132      ;
; -1.953 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a59~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.330     ; 2.132      ;
; -1.951 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a59~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.327     ; 2.133      ;
; -1.949 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a127~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.344     ; 2.114      ;
; -1.949 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a127~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.344     ; 2.114      ;
; -1.947 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a127~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.341     ; 2.115      ;
; -1.936 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a126~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.358     ; 2.087      ;
; -1.936 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a126~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.358     ; 2.087      ;
; -1.934 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a126~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.355     ; 2.088      ;
; -1.933 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a51~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.336     ; 2.106      ;
; -1.933 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a51~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.336     ; 2.106      ;
; -1.931 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a51~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.333     ; 2.107      ;
; -1.926 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a62~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.354     ; 2.081      ;
; -1.926 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a62~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.354     ; 2.081      ;
; -1.924 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a62~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.351     ; 2.082      ;
; -1.922 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a50~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.325     ; 2.106      ;
; -1.922 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a50~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.325     ; 2.106      ;
; -1.920 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a50~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.322     ; 2.107      ;
; -1.920 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a116~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.312     ; 2.117      ;
; -1.920 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a116~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.312     ; 2.117      ;
; -1.918 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a124~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.322     ; 2.105      ;
; -1.918 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a116~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.309     ; 2.118      ;
; -1.918 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a124~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.322     ; 2.105      ;
; -1.916 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a112~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.325     ; 2.100      ;
; -1.916 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a112~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.325     ; 2.100      ;
; -1.916 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a124~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.319     ; 2.106      ;
; -1.916 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a118~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.309     ; 2.116      ;
; -1.916 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a118~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.309     ; 2.116      ;
; -1.914 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a112~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.322     ; 2.101      ;
; -1.914 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a118~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.306     ; 2.117      ;
; -1.906 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a122~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.324     ; 2.091      ;
; -1.906 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a122~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.324     ; 2.091      ;
; -1.905 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a107~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.313     ; 2.101      ;
; -1.905 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a107~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.313     ; 2.101      ;
; -1.904 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a122~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.321     ; 2.092      ;
; -1.903 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a107~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.310     ; 2.102      ;
; -1.902 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a120~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.320     ; 2.091      ;
; -1.902 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a120~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.320     ; 2.091      ;
; -1.900 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a120~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.317     ; 2.092      ;
; -1.900 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a127~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.344     ; 2.065      ;
; -1.900 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a127~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.344     ; 2.065      ;
; -1.898 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a127~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.341     ; 2.066      ;
; -1.896 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a119~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.317     ; 2.088      ;
; -1.896 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a119~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.317     ; 2.088      ;
; -1.895 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a96~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.317     ; 2.087      ;
; -1.895 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a96~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.317     ; 2.087      ;
; -1.894 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a119~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.314     ; 2.089      ;
; -1.893 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a96~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.314     ; 2.088      ;
; -1.892 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a75~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.311     ; 2.090      ;
; -1.890 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a103~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.315     ; 2.084      ;
; -1.890 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a103~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.315     ; 2.084      ;
; -1.888 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a103~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.312     ; 2.085      ;
; -1.885 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a98~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.296     ; 2.098      ;
; -1.885 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a98~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.296     ; 2.098      ;
; -1.883 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a98~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.293     ; 2.099      ;
; -1.880 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a111~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.365     ; 2.024      ;
; -1.880 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a111~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.365     ; 2.024      ;
; -1.878 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a111~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.362     ; 2.025      ;
; -1.875 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a103~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.315     ; 2.069      ;
; -1.875 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a103~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.315     ; 2.069      ;
; -1.873 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a103~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.312     ; 2.070      ;
; -1.872 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a93~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.316     ; 2.065      ;
; -1.872 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a93~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.316     ; 2.065      ;
; -1.872 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_0|Q  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a111~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.580     ; 1.801      ;
; -1.871 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a54~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.314     ; 2.066      ;
; -1.871 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a54~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.314     ; 2.066      ;
; -1.871 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a59~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.330     ; 2.050      ;
; -1.871 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a59~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.330     ; 2.050      ;
; -1.871 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a116~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.312     ; 2.068      ;
; -1.871 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a116~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.312     ; 2.068      ;
; -1.870 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a93~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.313     ; 2.066      ;
; -1.869 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a63~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.347     ; 2.031      ;
; -1.869 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a54~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.311     ; 2.067      ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'selMDR[0]'                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------+--------------+-------------+--------------+------------+------------+
; -1.554 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.150      ; 2.748      ;
; -1.507 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a51        ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.033      ; 2.584      ;
; -1.502 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[11] ; clk          ; selMDR[0]   ; 0.500        ; 1.131      ; 2.677      ;
; -1.481 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a63        ; MDRIn[15] ; clk          ; selMDR[0]   ; 0.500        ; 1.042      ; 2.567      ;
; -1.480 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a13        ; MDRIn[13] ; clk          ; selMDR[0]   ; 0.500        ; 0.968      ; 2.492      ;
; -1.477 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a35        ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 0.992      ; 2.513      ;
; -1.465 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a55        ; MDRIn[7]  ; clk          ; selMDR[0]   ; 0.500        ; 1.029      ; 2.549      ;
; -1.456 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a5         ; MDRIn[5]  ; clk          ; selMDR[0]   ; 0.500        ; 0.996      ; 2.495      ;
; -1.450 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a59        ; MDRIn[11] ; clk          ; selMDR[0]   ; 0.500        ; 1.015      ; 2.509      ;
; -1.442 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a27        ; MDRIn[11] ; clk          ; selMDR[0]   ; 0.500        ; 1.004      ; 2.490      ;
; -1.437 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a19        ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.007      ; 2.488      ;
; -1.425 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a31        ; MDRIn[15] ; clk          ; selMDR[0]   ; 0.500        ; 0.979      ; 2.448      ;
; -1.423 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a41        ; MDRIn[9]  ; clk          ; selMDR[0]   ; 0.500        ; 0.981      ; 2.448      ;
; -1.413 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[4]  ; clk          ; selMDR[0]   ; 0.500        ; 1.143      ; 2.599      ;
; -1.404 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a3         ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.000      ; 2.448      ;
; -1.398 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a49        ; MDRIn[1]  ; clk          ; selMDR[0]   ; 0.500        ; 1.035      ; 2.476      ;
; -1.398 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a45        ; MDRIn[13] ; clk          ; selMDR[0]   ; 0.500        ; 0.974      ; 2.416      ;
; -1.390 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a39        ; MDRIn[7]  ; clk          ; selMDR[0]   ; 0.500        ; 1.009      ; 2.454      ;
; -1.387 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a116       ; MDRIn[4]  ; clk          ; selMDR[0]   ; 0.500        ; 1.008      ; 2.438      ;
; -1.380 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a9         ; MDRIn[9]  ; clk          ; selMDR[0]   ; 0.500        ; 0.967      ; 2.391      ;
; -1.379 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a37        ; MDRIn[5]  ; clk          ; selMDR[0]   ; 0.500        ; 1.004      ; 2.426      ;
; -1.378 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a33        ; MDRIn[1]  ; clk          ; selMDR[0]   ; 0.500        ; 0.973      ; 2.394      ;
; -1.375 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a56        ; MDRIn[8]  ; clk          ; selMDR[0]   ; 0.500        ; 1.010      ; 2.428      ;
; -1.374 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a11        ; MDRIn[11] ; clk          ; selMDR[0]   ; 0.500        ; 0.978      ; 2.396      ;
; -1.373 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a42        ; MDRIn[10] ; clk          ; selMDR[0]   ; 0.500        ; 1.023      ; 2.439      ;
; -1.370 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a25        ; MDRIn[9]  ; clk          ; selMDR[0]   ; 0.500        ; 0.980      ; 2.394      ;
; -1.366 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[9]  ; clk          ; selMDR[0]   ; 0.500        ; 1.142      ; 2.552      ;
; -1.363 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 1.145      ; 2.550      ;
; -1.360 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[9]  ; clk          ; selMDR[0]   ; 0.500        ; 0.928      ; 2.332      ;
; -1.360 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a10        ; MDRIn[10] ; clk          ; selMDR[0]   ; 0.500        ; 1.004      ; 2.407      ;
; -1.355 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a0         ; MDRIn[0]  ; clk          ; selMDR[0]   ; 0.500        ; 0.989      ; 2.387      ;
; -1.350 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a23        ; MDRIn[7]  ; clk          ; selMDR[0]   ; 0.500        ; 1.004      ; 2.409      ;
; -1.346 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a40        ; MDRIn[8]  ; clk          ; selMDR[0]   ; 0.500        ; 0.987      ; 2.376      ;
; -1.340 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 1.143      ; 2.527      ;
; -1.337 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a29        ; MDRIn[13] ; clk          ; selMDR[0]   ; 0.500        ; 0.982      ; 2.363      ;
; -1.335 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a7         ; MDRIn[7]  ; clk          ; selMDR[0]   ; 0.500        ; 0.986      ; 2.376      ;
; -1.331 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a83        ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 0.973      ; 2.348      ;
; -1.330 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a57        ; MDRIn[9]  ; clk          ; selMDR[0]   ; 0.500        ; 1.016      ; 2.390      ;
; -1.328 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a92        ; MDRIn[12] ; clk          ; selMDR[0]   ; 0.500        ; 0.985      ; 2.356      ;
; -1.328 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a21        ; MDRIn[5]  ; clk          ; selMDR[0]   ; 0.500        ; 1.003      ; 2.374      ;
; -1.324 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a17        ; MDRIn[1]  ; clk          ; selMDR[0]   ; 0.500        ; 0.996      ; 2.363      ;
; -1.316 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a34        ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 1.003      ; 2.361      ;
; -1.316 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a67        ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 0.974      ; 2.334      ;
; -1.314 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a84        ; MDRIn[4]  ; clk          ; selMDR[0]   ; 0.500        ; 0.980      ; 2.337      ;
; -1.310 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a43        ; MDRIn[11] ; clk          ; selMDR[0]   ; 0.500        ; 0.977      ; 2.331      ;
; -1.310 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[15] ; clk          ; selMDR[0]   ; 0.500        ; 0.933      ; 2.287      ;
; -1.309 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a120       ; MDRIn[8]  ; clk          ; selMDR[0]   ; 0.500        ; 1.011      ; 2.363      ;
; -1.304 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a122       ; MDRIn[10] ; clk          ; selMDR[0]   ; 0.500        ; 1.033      ; 2.380      ;
; -1.302 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[10] ; clk          ; selMDR[0]   ; 0.500        ; 1.140      ; 2.485      ;
; -1.301 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[1]  ; clk          ; selMDR[0]   ; 0.500        ; 1.139      ; 2.483      ;
; -1.300 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a2         ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 0.999      ; 2.341      ;
; -1.286 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[13] ; clk          ; selMDR[0]   ; 0.500        ; 0.920      ; 2.250      ;
; -1.284 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a70        ; MDRIn[6]  ; clk          ; selMDR[0]   ; 0.500        ; 0.996      ; 2.335      ;
; -1.284 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a66        ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 0.981      ; 2.307      ;
; -1.281 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a1         ; MDRIn[1]  ; clk          ; selMDR[0]   ; 0.500        ; 0.971      ; 2.295      ;
; -1.271 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a47        ; MDRIn[15] ; clk          ; selMDR[0]   ; 0.500        ; 0.977      ; 2.292      ;
; -1.271 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a22        ; MDRIn[6]  ; clk          ; selMDR[0]   ; 0.500        ; 0.991      ; 2.317      ;
; -1.270 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 0.936      ; 2.250      ;
; -1.264 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a99        ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 0.993      ; 2.301      ;
; -1.261 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a54        ; MDRIn[6]  ; clk          ; selMDR[0]   ; 0.500        ; 0.995      ; 2.311      ;
; -1.260 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a114       ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 1.009      ; 2.311      ;
; -1.259 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[7]  ; clk          ; selMDR[0]   ; 0.500        ; 1.152      ; 2.466      ;
; -1.258 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[8]  ; clk          ; selMDR[0]   ; 0.500        ; 1.138      ; 2.439      ;
; -1.256 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a102       ; MDRIn[6]  ; clk          ; selMDR[0]   ; 0.500        ; 0.992      ; 2.303      ;
; -1.252 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a61        ; MDRIn[13] ; clk          ; selMDR[0]   ; 0.500        ; 0.979      ; 2.275      ;
; -1.251 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[0]  ; clk          ; selMDR[0]   ; 0.500        ; 1.133      ; 2.427      ;
; -1.248 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a68        ; MDRIn[4]  ; clk          ; selMDR[0]   ; 0.500        ; 0.981      ; 2.272      ;
; -1.248 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a115       ; MDRIn[3]  ; clk          ; selMDR[0]   ; 0.500        ; 0.997      ; 2.289      ;
; -1.246 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a62        ; MDRIn[14] ; clk          ; selMDR[0]   ; 0.500        ; 1.034      ; 2.323      ;
; -1.244 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a117       ; MDRIn[5]  ; clk          ; selMDR[0]   ; 0.500        ; 0.987      ; 2.274      ;
; -1.243 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[11] ; clk          ; selMDR[0]   ; 0.500        ; 0.924      ; 2.211      ;
; -1.235 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[5]  ; clk          ; selMDR[0]   ; 0.500        ; 0.938      ; 2.216      ;
; -1.235 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a8         ; MDRIn[8]  ; clk          ; selMDR[0]   ; 0.500        ; 0.989      ; 2.267      ;
; -1.228 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a15        ; MDRIn[15] ; clk          ; selMDR[0]   ; 0.500        ; 0.983      ; 2.255      ;
; -1.223 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a90        ; MDRIn[10] ; clk          ; selMDR[0]   ; 0.500        ; 1.034      ; 2.300      ;
; -1.222 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a124       ; MDRIn[12] ; clk          ; selMDR[0]   ; 0.500        ; 1.007      ; 2.272      ;
; -1.220 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[7]  ; clk          ; selMDR[0]   ; 0.500        ; 0.938      ; 2.213      ;
; -1.217 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[15] ; clk          ; selMDR[0]   ; 0.500        ; 1.147      ; 2.408      ;
; -1.215 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[4]  ; clk          ; selMDR[0]   ; 0.500        ; 0.936      ; 2.194      ;
; -1.212 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a100       ; MDRIn[4]  ; clk          ; selMDR[0]   ; 0.500        ; 1.030      ; 2.285      ;
; -1.210 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[1]  ; clk          ; selMDR[0]   ; 0.500        ; 0.925      ; 2.178      ;
; -1.205 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[5]  ; clk          ; selMDR[0]   ; 0.500        ; 1.152      ; 2.400      ;
; -1.198 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a64        ; MDRIn[0]  ; clk          ; selMDR[0]   ; 0.500        ; 0.990      ; 2.231      ;
; -1.197 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a32        ; MDRIn[0]  ; clk          ; selMDR[0]   ; 0.500        ; 0.998      ; 2.238      ;
; -1.196 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a36        ; MDRIn[4]  ; clk          ; selMDR[0]   ; 0.500        ; 0.988      ; 2.227      ;
; -1.191 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[8]  ; clk          ; selMDR[0]   ; 0.500        ; 0.931      ; 2.165      ;
; -1.190 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a106       ; MDRIn[10] ; clk          ; selMDR[0]   ; 0.500        ; 1.047      ; 2.280      ;
; -1.189 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 0.938      ; 2.169      ;
; -1.189 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a80        ; MDRIn[0]  ; clk          ; selMDR[0]   ; 0.500        ; 1.010      ; 2.242      ;
; -1.188 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a16        ; MDRIn[0]  ; clk          ; selMDR[0]   ; 0.500        ; 0.993      ; 2.224      ;
; -1.188 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a88        ; MDRIn[8]  ; clk          ; selMDR[0]   ; 0.500        ; 0.968      ; 2.199      ;
; -1.188 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a110       ; MDRIn[14] ; clk          ; selMDR[0]   ; 0.500        ; 1.019      ; 2.250      ;
; -1.183 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a86        ; MDRIn[6]  ; clk          ; selMDR[0]   ; 0.500        ; 0.986      ; 2.224      ;
; -1.180 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[14] ; clk          ; selMDR[0]   ; 0.500        ; 0.918      ; 2.141      ;
; -1.176 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a79        ; MDRIn[15] ; clk          ; selMDR[0]   ; 0.500        ; 1.014      ; 2.234      ;
; -1.175 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a60        ; MDRIn[12] ; clk          ; selMDR[0]   ; 0.500        ; 1.019      ; 2.237      ;
; -1.174 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a28        ; MDRIn[12] ; clk          ; selMDR[0]   ; 0.500        ; 1.000      ; 2.217      ;
; -1.173 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[2]  ; clk          ; selMDR[0]   ; 0.500        ; 1.152      ; 2.367      ;
; -1.173 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a44        ; MDRIn[12] ; clk          ; selMDR[0]   ; 0.500        ; 0.971      ; 2.187      ;
; -1.172 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a12        ; MDRIn[12] ; clk          ; selMDR[0]   ; 0.500        ; 0.985      ; 2.200      ;
+--------+--------------------------------------------------------------------------------------------------+-----------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.168 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_7|Q                                                      ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_7|Q                                                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.307      ;
; 0.168 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_5|Q                                                      ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_5|Q                                                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.307      ;
; 0.168 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_4|Q                                                      ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_4|Q                                                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.307      ;
; 0.168 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_3|Q                                                      ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_3|Q                                                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.307      ;
; 0.168 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_2|Q                                                      ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_2|Q                                                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.307      ;
; 0.168 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_1|Q                                                      ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_1|Q                                                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.307      ;
; 0.168 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_0|Q                                                      ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_0|Q                                                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.307      ;
; 0.168 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_2|Q                                                      ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_2|Q                                                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.307      ;
; 0.169 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_15|Q                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_15|Q                                                          ; clk          ; clk         ; 0.000        ; 0.054      ; 0.307      ;
; 0.169 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_10|Q                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_10|Q                                                          ; clk          ; clk         ; 0.000        ; 0.054      ; 0.307      ;
; 0.169 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_9|Q                                                      ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_9|Q                                                           ; clk          ; clk         ; 0.000        ; 0.054      ; 0.307      ;
; 0.169 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_8|Q                                                      ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_8|Q                                                           ; clk          ; clk         ; 0.000        ; 0.054      ; 0.307      ;
; 0.169 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_14|Q                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_14|Q                                                          ; clk          ; clk         ; 0.000        ; 0.054      ; 0.307      ;
; 0.169 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_13|Q                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_13|Q                                                          ; clk          ; clk         ; 0.000        ; 0.054      ; 0.307      ;
; 0.169 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_12|Q                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_12|Q                                                          ; clk          ; clk         ; 0.000        ; 0.054      ; 0.307      ;
; 0.169 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_11|Q                                                     ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_11|Q                                                          ; clk          ; clk         ; 0.000        ; 0.054      ; 0.307      ;
; 0.169 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_6|Q                                                      ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_6|Q                                                           ; clk          ; clk         ; 0.000        ; 0.054      ; 0.307      ;
; 0.169 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_0|Q                                                      ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_0|Q                                                           ; clk          ; clk         ; 0.000        ; 0.054      ; 0.307      ;
; 0.169 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1|Q                                                      ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1|Q                                                           ; clk          ; clk         ; 0.000        ; 0.054      ; 0.307      ;
; 0.169 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q                                                      ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q                                                           ; clk          ; clk         ; 0.000        ; 0.054      ; 0.307      ;
; 0.169 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_12|Q                                                     ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_12|Q                                                          ; clk          ; clk         ; 0.000        ; 0.054      ; 0.307      ;
; 0.178 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q                                                     ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q                                                          ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                     ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                          ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q                                                     ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q                                                          ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                                      ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                                           ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_3|Q                                                      ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_3|Q                                                           ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                                      ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                                           ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                                      ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                                           ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_8|Q                                                      ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_8|Q                                                           ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                                      ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                                           ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                                     ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                                          ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                                     ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                                          ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.516 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|address_reg_a[1]            ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1]             ; clk          ; clk         ; 0.000        ; 0.039      ; 0.639      ;
; 0.560 ; MDRIn[14]                                                                                               ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_14|Q                                                          ; selMDR[0]    ; clk         ; 0.000        ; -0.497     ; 0.187      ;
; 0.561 ; MDRIn[13]                                                                                               ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_13|Q                                                          ; selMDR[0]    ; clk         ; 0.000        ; -0.497     ; 0.188      ;
; 0.563 ; MDRIn[11]                                                                                               ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_11|Q                                                          ; selMDR[0]    ; clk         ; 0.000        ; -0.498     ; 0.189      ;
; 0.565 ; MDRIn[9]                                                                                                ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_9|Q                                                           ; selMDR[0]    ; clk         ; 0.000        ; -0.499     ; 0.190      ;
; 0.565 ; MDRIn[1]                                                                                                ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_1|Q                                                           ; selMDR[0]    ; clk         ; 0.000        ; -0.502     ; 0.187      ;
; 0.566 ; MDRIn[0]                                                                                                ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_0|Q                                                           ; selMDR[0]    ; clk         ; 0.000        ; -0.503     ; 0.187      ;
; 0.571 ; MDRIn[6]                                                                                                ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_6|Q                                                           ; selMDR[0]    ; clk         ; 0.000        ; -0.499     ; 0.196      ;
; 0.571 ; MDRIn[4]                                                                                                ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_4|Q                                                           ; selMDR[0]    ; clk         ; 0.000        ; -0.508     ; 0.187      ;
; 0.572 ; MDRIn[3]                                                                                                ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_3|Q                                                           ; selMDR[0]    ; clk         ; 0.000        ; -0.508     ; 0.188      ;
; 0.573 ; MDRIn[15]                                                                                               ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_15|Q                                                          ; selMDR[0]    ; clk         ; 0.000        ; -0.509     ; 0.188      ;
; 0.573 ; MDRIn[2]                                                                                                ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_2|Q                                                           ; selMDR[0]    ; clk         ; 0.000        ; -0.510     ; 0.187      ;
; 0.574 ; MDRIn[8]                                                                                                ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_8|Q                                                           ; selMDR[0]    ; clk         ; 0.000        ; -0.511     ; 0.187      ;
; 0.577 ; MDRIn[12]                                                                                               ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_12|Q                                                          ; selMDR[0]    ; clk         ; 0.000        ; -0.514     ; 0.187      ;
; 0.579 ; MDRIn[10]                                                                                               ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_10|Q                                                          ; selMDR[0]    ; clk         ; 0.000        ; -0.513     ; 0.190      ;
; 0.581 ; MDRIn[5]                                                                                                ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_5|Q                                                           ; selMDR[0]    ; clk         ; 0.000        ; -0.518     ; 0.187      ;
; 0.588 ; MDRIn[7]                                                                                                ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_7|Q                                                           ; selMDR[0]    ; clk         ; 0.000        ; -0.518     ; 0.194      ;
; 0.638 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|address_reg_a[2]            ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2]             ; clk          ; clk         ; 0.000        ; 0.261      ; 0.983      ;
; 0.775 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|address_reg_a[0]            ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0]             ; clk          ; clk         ; 0.000        ; 0.047      ; 0.906      ;
; 0.998 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                                     ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a68~porta_address_reg0 ; clk          ; clk         ; -0.500       ; -0.168     ; 0.454      ;
; 1.027 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                                      ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a82~porta_address_reg0 ; clk          ; clk         ; -0.500       ; -0.164     ; 0.487      ;
; 1.037 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                                      ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a91~porta_address_reg0 ; clk          ; clk         ; -0.500       ; -0.164     ; 0.497      ;
; 1.047 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                                     ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a68~porta_address_reg0 ; clk          ; clk         ; -0.500       ; -0.168     ; 0.503      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a80~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a80                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a64~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a64                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a96~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a96                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a112~porta_we_reg ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a112                   ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a48~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a48                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a32~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a32                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a0~porta_we_reg   ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a0                     ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a16~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a16                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a81~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a81                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a65~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a65                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a113~porta_we_reg ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a113                   ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a97~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a97                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a49~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a49                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a1~porta_we_reg   ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a1                     ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a33~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a33                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a17~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a17                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a98~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a98                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a114~porta_we_reg ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a114                   ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a66~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a66                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a82~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a82                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a50~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a50                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a34~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a34                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a2~porta_we_reg   ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a2                     ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a18~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a18                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a115~porta_we_reg ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a115                   ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a99~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a99                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a83~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a83                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a67~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a67                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a3~porta_we_reg   ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a3                     ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a35~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a35                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a51~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a51                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a19~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a19                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a52~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a52                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a36~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a36                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a4~porta_we_reg   ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a4                     ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a20~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a20                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a68~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a68                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a84~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a84                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a100~porta_we_reg ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a100                   ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a116~porta_we_reg ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a116                   ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a69~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a69                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a85~porta_we_reg  ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a85                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a101~porta_we_reg ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a101                   ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a117~porta_we_reg ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a117                   ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a5~porta_we_reg   ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a5                     ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
+-------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'selMDR[0]'                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------+--------------+-------------+--------------+------------+------------+
; 0.479 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[9]  ; clk          ; selMDR[0]   ; -0.500       ; 1.288      ; 1.307      ;
; 0.492 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[5]  ; clk          ; selMDR[0]   ; -0.500       ; 1.299      ; 1.331      ;
; 0.502 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[3]  ; clk          ; selMDR[0]   ; -0.500       ; 1.297      ; 1.339      ;
; 0.517 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[8]  ; clk          ; selMDR[0]   ; -0.500       ; 1.292      ; 1.349      ;
; 0.560 ; selMDR[0]                                                                                        ; MDRIn[1]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 2.890      ; 3.450      ;
; 0.560 ; selMDR[0]                                                                                        ; MDRIn[7]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 2.902      ; 3.462      ;
; 0.570 ; selMDR[0]                                                                                        ; MDRIn[12] ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 2.889      ; 3.459      ;
; 0.580 ; selMDR[0]                                                                                        ; MDRIn[6]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 2.885      ; 3.465      ;
; 0.582 ; selMDR[0]                                                                                        ; MDRIn[0]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 2.890      ; 3.472      ;
; 0.587 ; selMDR[0]                                                                                        ; MDRIn[1]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 2.890      ; 2.997      ;
; 0.600 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[13] ; clk          ; selMDR[0]   ; -0.500       ; 1.286      ; 1.426      ;
; 0.600 ; selMDR[0]                                                                                        ; MDRIn[5]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 2.903      ; 3.023      ;
; 0.603 ; selMDR[0]                                                                                        ; MDRIn[12] ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 2.889      ; 3.012      ;
; 0.606 ; selMDR[0]                                                                                        ; MDRIn[7]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 2.902      ; 3.028      ;
; 0.614 ; selMDR[0]                                                                                        ; MDRIn[10] ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 2.898      ; 3.512      ;
; 0.616 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[6]  ; clk          ; selMDR[0]   ; -0.500       ; 1.281      ; 1.437      ;
; 0.616 ; selMDR[0]                                                                                        ; MDRIn[4]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 2.901      ; 3.517      ;
; 0.619 ; selMDR[0]                                                                                        ; MDRIn[5]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 2.903      ; 3.522      ;
; 0.621 ; selMDR[0]                                                                                        ; MDRIn[10] ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 2.898      ; 3.039      ;
; 0.622 ; selMDR[0]                                                                                        ; MDRIn[6]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 2.885      ; 3.027      ;
; 0.626 ; selMDR[0]                                                                                        ; MDRIn[13] ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 2.884      ; 3.030      ;
; 0.627 ; selMDR[0]                                                                                        ; MDRIn[14] ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 2.882      ; 3.509      ;
; 0.635 ; selMDR[0]                                                                                        ; MDRIn[8]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 2.896      ; 3.531      ;
; 0.640 ; selMDR[0]                                                                                        ; MDRIn[2]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 2.903      ; 3.543      ;
; 0.642 ; selMDR[0]                                                                                        ; MDRIn[8]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 2.896      ; 3.058      ;
; 0.645 ; selMDR[0]                                                                                        ; MDRIn[3]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 2.901      ; 3.546      ;
; 0.646 ; selMDR[0]                                                                                        ; MDRIn[4]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 2.901      ; 3.067      ;
; 0.646 ; selMDR[0]                                                                                        ; MDRIn[14] ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 2.882      ; 3.048      ;
; 0.647 ; selMDR[0]                                                                                        ; MDRIn[15] ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 2.898      ; 3.545      ;
; 0.653 ; selMDR[0]                                                                                        ; MDRIn[0]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 2.890      ; 3.063      ;
; 0.656 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[15] ; clk          ; selMDR[0]   ; -0.500       ; 1.294      ; 1.490      ;
; 0.657 ; selMDR[0]                                                                                        ; MDRIn[3]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 2.901      ; 3.078      ;
; 0.658 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[10] ; clk          ; selMDR[0]   ; -0.500       ; 1.300      ; 1.498      ;
; 0.661 ; selMDR[0]                                                                                        ; MDRIn[2]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 2.903      ; 3.084      ;
; 0.661 ; selMDR[0]                                                                                        ; MDRIn[11] ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 2.888      ; 3.069      ;
; 0.663 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[7]  ; clk          ; selMDR[0]   ; -0.500       ; 1.298      ; 1.501      ;
; 0.666 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[14] ; clk          ; selMDR[0]   ; -0.500       ; 1.284      ; 1.490      ;
; 0.675 ; selMDR[0]                                                                                        ; MDRIn[11] ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 2.888      ; 3.563      ;
; 0.675 ; selMDR[0]                                                                                        ; MDRIn[13] ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 2.884      ; 3.559      ;
; 0.677 ; selMDR[0]                                                                                        ; MDRIn[9]  ; selMDR[0]    ; selMDR[0]   ; 0.000        ; 2.892      ; 3.569      ;
; 0.680 ; selMDR[0]                                                                                        ; MDRIn[15] ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 2.898      ; 3.098      ;
; 0.695 ; selMDR[0]                                                                                        ; MDRIn[9]  ; selMDR[0]    ; selMDR[0]   ; -0.500       ; 2.892      ; 3.107      ;
; 0.702 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[8]  ; clk          ; selMDR[0]   ; -0.500       ; 1.298      ; 1.540      ;
; 0.709 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[12] ; clk          ; selMDR[0]   ; -0.500       ; 1.285      ; 1.534      ;
; 0.767 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[4]  ; clk          ; selMDR[0]   ; -0.500       ; 1.303      ; 1.610      ;
; 0.767 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[6]  ; clk          ; selMDR[0]   ; -0.500       ; 1.287      ; 1.594      ;
; 0.780 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[14] ; clk          ; selMDR[0]   ; -0.500       ; 1.278      ; 1.598      ;
; 0.781 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[11] ; clk          ; selMDR[0]   ; -0.500       ; 1.290      ; 1.611      ;
; 0.785 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[9]  ; clk          ; selMDR[0]   ; -0.500       ; 1.294      ; 1.619      ;
; 0.790 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[12] ; clk          ; selMDR[0]   ; -0.500       ; 1.291      ; 1.621      ;
; 0.848 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[1]  ; clk          ; selMDR[0]   ; -0.500       ; 1.286      ; 1.674      ;
; 0.851 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[1]  ; clk          ; selMDR[0]   ; -0.500       ; 1.292      ; 1.683      ;
; 0.864 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[5]  ; clk          ; selMDR[0]   ; -0.500       ; 1.305      ; 1.709      ;
; 0.876 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[7]  ; clk          ; selMDR[0]   ; -0.500       ; 1.304      ; 1.720      ;
; 0.909 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[13] ; clk          ; selMDR[0]   ; -0.500       ; 1.280      ; 1.729      ;
; 0.911 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[11] ; clk          ; selMDR[0]   ; -0.500       ; 1.284      ; 1.735      ;
; 0.918 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[0]  ; clk          ; selMDR[0]   ; -0.500       ; 1.292      ; 1.750      ;
; 0.923 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[0]  ; clk          ; selMDR[0]   ; -0.500       ; 1.286      ; 1.749      ;
; 0.935 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[15] ; clk          ; selMDR[0]   ; -0.500       ; 1.300      ; 1.775      ;
; 0.943 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a97        ; MDRIn[1]  ; clk          ; selMDR[0]   ; -0.500       ; 1.171      ; 1.654      ;
; 0.944 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a30        ; MDRIn[14] ; clk          ; selMDR[0]   ; -0.500       ; 1.142      ; 1.626      ;
; 0.951 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a121       ; MDRIn[9]  ; clk          ; selMDR[0]   ; -0.500       ; 1.142      ; 1.633      ;
; 0.972 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a111       ; MDRIn[15] ; clk          ; selMDR[0]   ; -0.500       ; 1.217      ; 1.729      ;
; 0.981 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a119       ; MDRIn[7]  ; clk          ; selMDR[0]   ; -0.500       ; 1.173      ; 1.694      ;
; 0.985 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[10] ; clk          ; selMDR[0]   ; -0.500       ; 1.294      ; 1.819      ;
; 0.997 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[2]  ; clk          ; selMDR[0]   ; -0.500       ; 1.305      ; 1.842      ;
; 1.002 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a91        ; MDRIn[11] ; clk          ; selMDR[0]   ; -0.500       ; 1.126      ; 1.668      ;
; 1.009 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a26        ; MDRIn[10] ; clk          ; selMDR[0]   ; -0.500       ; 1.152      ; 1.701      ;
; 1.012 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a98        ; MDRIn[2]  ; clk          ; selMDR[0]   ; -0.500       ; 1.153      ; 1.705      ;
; 1.012 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a50        ; MDRIn[2]  ; clk          ; selMDR[0]   ; -0.500       ; 1.182      ; 1.734      ;
; 1.025 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a118       ; MDRIn[6]  ; clk          ; selMDR[0]   ; -0.500       ; 1.163      ; 1.728      ;
; 1.039 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a85        ; MDRIn[5]  ; clk          ; selMDR[0]   ; -0.500       ; 1.140      ; 1.719      ;
; 1.039 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a87        ; MDRIn[7]  ; clk          ; selMDR[0]   ; -0.500       ; 1.158      ; 1.737      ;
; 1.042 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1] ; MDRIn[2]  ; clk          ; selMDR[0]   ; -0.500       ; 1.299      ; 1.881      ;
; 1.052 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a58        ; MDRIn[10] ; clk          ; selMDR[0]   ; -0.500       ; 1.193      ; 1.785      ;
; 1.068 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a65        ; MDRIn[1]  ; clk          ; selMDR[0]   ; -0.500       ; 1.159      ; 1.767      ;
; 1.071 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a103       ; MDRIn[7]  ; clk          ; selMDR[0]   ; -0.500       ; 1.171      ; 1.782      ;
; 1.081 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a82        ; MDRIn[2]  ; clk          ; selMDR[0]   ; -0.500       ; 1.141      ; 1.762      ;
; 1.083 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a127       ; MDRIn[15] ; clk          ; selMDR[0]   ; -0.500       ; 1.196      ; 1.819      ;
; 1.083 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a71        ; MDRIn[7]  ; clk          ; selMDR[0]   ; -0.500       ; 1.161      ; 1.784      ;
; 1.085 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0] ; MDRIn[3]  ; clk          ; selMDR[0]   ; -0.500       ; 1.303      ; 1.928      ;
; 1.092 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a18        ; MDRIn[2]  ; clk          ; selMDR[0]   ; -0.500       ; 1.148      ; 1.780      ;
; 1.102 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a125       ; MDRIn[13] ; clk          ; selMDR[0]   ; -0.500       ; 1.159      ; 1.801      ;
; 1.105 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a101       ; MDRIn[5]  ; clk          ; selMDR[0]   ; -0.500       ; 1.153      ; 1.798      ;
; 1.106 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a38        ; MDRIn[6]  ; clk          ; selMDR[0]   ; -0.500       ; 1.135      ; 1.781      ;
; 1.107 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a53        ; MDRIn[5]  ; clk          ; selMDR[0]   ; -0.500       ; 1.144      ; 1.791      ;
; 1.108 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a107       ; MDRIn[11] ; clk          ; selMDR[0]   ; -0.500       ; 1.155      ; 1.803      ;
; 1.109 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a81        ; MDRIn[1]  ; clk          ; selMDR[0]   ; -0.500       ; 1.178      ; 1.827      ;
; 1.113 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a105       ; MDRIn[9]  ; clk          ; selMDR[0]   ; -0.500       ; 1.148      ; 1.801      ;
; 1.119 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a89        ; MDRIn[9]  ; clk          ; selMDR[0]   ; -0.500       ; 1.187      ; 1.846      ;
; 1.121 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a48        ; MDRIn[0]  ; clk          ; selMDR[0]   ; -0.500       ; 1.178      ; 1.839      ;
; 1.129 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a20        ; MDRIn[4]  ; clk          ; selMDR[0]   ; -0.500       ; 1.152      ; 1.821      ;
; 1.129 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a4         ; MDRIn[4]  ; clk          ; selMDR[0]   ; -0.500       ; 1.148      ; 1.817      ;
; 1.136 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a96        ; MDRIn[0]  ; clk          ; selMDR[0]   ; -0.500       ; 1.161      ; 1.837      ;
; 1.138 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a73        ; MDRIn[9]  ; clk          ; selMDR[0]   ; -0.500       ; 1.156      ; 1.834      ;
; 1.139 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a24        ; MDRIn[8]  ; clk          ; selMDR[0]   ; -0.500       ; 1.157      ; 1.836      ;
; 1.144 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a104       ; MDRIn[8]  ; clk          ; selMDR[0]   ; -0.500       ; 1.158      ; 1.842      ;
; 1.144 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[7]  ; clk          ; selMDR[0]   ; -0.500       ; 1.099      ; 1.783      ;
; 1.144 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2] ; MDRIn[1]  ; clk          ; selMDR[0]   ; -0.500       ; 1.087      ; 1.771      ;
; 1.148 ; mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a126       ; MDRIn[14] ; clk          ; selMDR[0]   ; -0.500       ; 1.194      ; 1.882      ;
+-------+--------------------------------------------------------------------------------------------------+-----------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.172    ; 0.168 ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -3.612    ; 0.168 ; N/A      ; N/A     ; -3.000              ;
;  selMDR[0]       ; -4.172    ; 0.479 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -1559.129 ; 0.0   ; 0.0      ; 0.0     ; -1433.646           ;
;  clk             ; -1496.952 ; 0.000 ; N/A      ; N/A     ; -1430.646           ;
;  selMDR[0]       ; -62.177   ; 0.000 ; N/A      ; N/A     ; -3.000              ;
+------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; MDROut[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ldMDR                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; selMDR[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; selMDR[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MDRSpcIn[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MDRSpcIn[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MDRSpcIn[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MDRSpcIn[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[4]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MDRSpcIn[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[5]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MDRSpcIn[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[6]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MDRSpcIn[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[7]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MDRSpcIn[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[8]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MDRSpcIn[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[9]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MDRSpcIn[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[10]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MDRSpcIn[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[11]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MDRSpcIn[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[12]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MDRSpcIn[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[13]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MDRSpcIn[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[14]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MDRSpcIn[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[15]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MDRSpcIn[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; memWE                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ldMAR                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MARSpcIn[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ldMARSpcIn              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MARSpcIn[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MARSpcIn[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MARSpcIn[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MARSpcIn[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MARSpcIn[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MARSpcIn[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MARSpcIn[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MARSpcIn[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MARSpcIn[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MARSpcIn[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MARSpcIn[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MARSpcIn[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MARSpcIn[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MARSpcIn[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MARSpcIn[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; MDROut[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MDROut[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MDROut[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MDROut[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MDROut[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MDROut[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MDROut[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MDROut[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MDROut[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MDROut[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MDROut[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MDROut[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MDROut[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; MDROut[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; MDROut[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; MDROut[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; MDROut[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; MDROut[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------+
; Setup Transfers                                                    ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; clk        ; clk       ; 131      ; 3331     ; 0        ; 32       ;
; selMDR[0]  ; clk       ; 0        ; 0        ; 0        ; 16       ;
; clk        ; selMDR[0] ; 0        ; 0        ; 248      ; 0        ;
; selMDR[0]  ; selMDR[0] ; 0        ; 0        ; 48       ; 48       ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Hold Transfers                                                     ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; clk        ; clk       ; 131      ; 3331     ; 0        ; 32       ;
; selMDR[0]  ; clk       ; 0        ; 0        ; 0        ; 16       ;
; clk        ; selMDR[0] ; 0        ; 0        ; 248      ; 0        ;
; selMDR[0]  ; selMDR[0] ; 0        ; 0        ; 48       ; 48       ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 54    ; 54   ;
; Unconstrained Input Port Paths  ; 288   ; 288  ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 16    ; 16   ;
+---------------------------------+-------+------+


+--------------------------------------------+
; Clock Status Summary                       ;
+-----------+-----------+------+-------------+
; Target    ; Clock     ; Type ; Status      ;
+-----------+-----------+------+-------------+
; clk       ; clk       ; Base ; Constrained ;
; selMDR[0] ; selMDR[0] ; Base ; Constrained ;
+-----------+-----------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; Bus[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[9]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[10]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[11]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[12]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[13]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[14]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[15]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ldMAR        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ldMARSpcIn   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ldMDR        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memWE        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; selMDR[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; MDROut[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; Bus[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[9]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[10]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[11]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[12]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[13]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[14]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[15]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MARSpcIn[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDRSpcIn[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ldMAR        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ldMARSpcIn   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ldMDR        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memWE        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; selMDR[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; MDROut[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Feb 19 19:50:52 2019
Info: Command: quartus_sta Memory -c Memory
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20029): Only one processor detected - disabling parallel compilation
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Memory.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name selMDR[0] selMDR[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.172
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.172             -62.177 selMDR[0] 
    Info (332119):    -3.612           -1496.952 clk 
Info (332146): Worst-case hold slack is 0.384
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.384               0.000 clk 
    Info (332119):     1.432               0.000 selMDR[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1430.646 clk 
    Info (332119):    -3.000              -3.000 selMDR[0] 
Info (332114): Report Metastability: Found 128 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.848
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.848             -57.946 selMDR[0] 
    Info (332119):    -3.189           -1323.648 clk 
Info (332146): Worst-case hold slack is 0.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.338               0.000 clk 
    Info (332119):     1.384               0.000 selMDR[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1408.118 clk 
    Info (332119):    -3.000              -3.000 selMDR[0] 
Info (332114): Report Metastability: Found 128 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.038
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.038            -703.526 clk 
    Info (332119):    -1.554             -22.496 selMDR[0] 
Info (332146): Worst-case hold slack is 0.168
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.168               0.000 clk 
    Info (332119):     0.479               0.000 selMDR[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -621.212 clk 
    Info (332119):    -3.000              -3.000 selMDR[0] 
Info (332114): Report Metastability: Found 128 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4813 megabytes
    Info: Processing ended: Tue Feb 19 19:50:59 2019
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:04


