
---------- Begin Simulation Statistics ----------
final_tick                                 5336658000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  77000                       # Simulator instruction rate (inst/s)
host_mem_usage                                 674104                       # Number of bytes of host memory used
host_op_rate                                   145123                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   129.87                       # Real time elapsed on the host
host_tick_rate                               41092142                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      18847133                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005337                       # Number of seconds simulated
sim_ticks                                  5336658000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12068331                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5806006                       # number of cc regfile writes
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      18847133                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.067332                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.067332                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    528863                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   290403                       # number of floating regfile writes
system.cpu.idleCycles                           85711                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                53029                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2175000                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.853211                       # Inst execution rate
system.cpu.iew.exec_refs                      4019677                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1650092                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  863859                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2407982                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 64                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1646                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1687644                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            20253021                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2369585                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            111702                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              19779907                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   7241                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                703165                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  45249                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                717114                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            190                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        39054                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          13975                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  22425284                       # num instructions consuming a value
system.cpu.iew.wb_count                      19728252                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.609115                       # average fanout of values written-back
system.cpu.iew.wb_producers                  13659587                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.848371                       # insts written-back per cycle
system.cpu.iew.wb_sent                       19749950                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 30671258                       # number of integer regfile reads
system.cpu.int_regfile_writes                15782519                       # number of integer regfile writes
system.cpu.ipc                               0.936916                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.936916                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            198725      1.00%      1.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              15217425     76.50%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                85871      0.43%     77.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                116732      0.59%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               42711      0.21%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  458      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                22651      0.11%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                33160      0.17%     79.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              121560      0.61%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                289      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2300127     11.56%     91.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1512687      7.60%     98.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           89868      0.45%     99.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         149288      0.75%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               19891610                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  498522                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              985445                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       469551                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             597473                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      290494                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014604                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  239687     82.51%     82.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     82.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     18      0.01%     82.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     82.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    723      0.25%     82.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   316      0.11%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  22928      7.89%     90.77% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 16095      5.54%     96.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               293      0.10%     96.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            10432      3.59%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               19484857                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           49683202                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     19258701                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          21061608                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   20252869                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  19891610                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 152                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1405876                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              7328                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             86                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1730244                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      10587606                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.878764                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.365156                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5329030     50.33%     50.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              778581      7.35%     57.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              900896      8.51%     66.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              932327      8.81%     75.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              776995      7.34%     82.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              609556      5.76%     88.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              674646      6.37%     94.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              373980      3.53%     98.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              211595      2.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10587606                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.863676                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads             68997                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            16150                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2407982                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1687644                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8339686                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         10673317                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             906                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    54                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        30273                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         69263                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           21                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        60853                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          579                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       122726                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            581                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2362606                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1913299                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             55201                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               990792                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  919072                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             92.761346                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  122221                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           55615                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              52603                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3012                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          429                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         1397086                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             44311                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     10381257                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.815496                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.661542                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         5715147     55.05%     55.05% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1076484     10.37%     65.42% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          553148      5.33%     70.75% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          935836      9.01%     79.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          244178      2.35%     82.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          371730      3.58%     85.70% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          333418      3.21%     88.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          189553      1.83%     90.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          961763      9.26%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     10381257                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000001                       # Number of instructions committed
system.cpu.commit.opsCommitted               18847133                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3855806                       # Number of memory references committed
system.cpu.commit.loads                       2239682                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          32                       # Number of memory barriers committed
system.cpu.commit.branches                    2096089                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     432909                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18491276                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                105987                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       186599      0.99%      0.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     14415807     76.49%     77.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        83587      0.44%     77.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       113626      0.60%     78.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        42444      0.23%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          398      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        11366      0.06%     78.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     78.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        23970      0.13%     78.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       113367      0.60%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          105      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2173523     11.53%     91.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1467717      7.79%     98.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        66159      0.35%     99.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       148407      0.79%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     18847133                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        961763                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3453889                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3453889                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3453889                       # number of overall hits
system.cpu.dcache.overall_hits::total         3453889                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        69305                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          69305                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        69305                       # number of overall misses
system.cpu.dcache.overall_misses::total         69305                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4421787497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4421787497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4421787497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4421787497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3523194                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3523194                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3523194                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3523194                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.019671                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019671                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.019671                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019671                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63801.854080                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63801.854080                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63801.854080                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63801.854080                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        16064                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               375                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.837333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        40486                       # number of writebacks
system.cpu.dcache.writebacks::total             40486                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        24663                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        24663                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        24663                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        24663                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        44642                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        44642                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        44642                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        44642                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3152808497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3152808497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3152808497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3152808497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012671                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012671                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012671                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012671                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70624.266319                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70624.266319                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70624.266319                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70624.266319                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44128                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1872799                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1872799                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        34269                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         34269                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1911246500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1911246500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1907068                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1907068                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.017969                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017969                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 55771.878374                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55771.878374                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22089                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22089                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12180                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12180                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    722309500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    722309500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006387                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006387                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59302.914614                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59302.914614                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1581090                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1581090                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        35036                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        35036                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2510540997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2510540997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1616126                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1616126                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021679                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021679                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71656.039417                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71656.039417                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2574                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2574                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        32462                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        32462                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2430498997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2430498997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020086                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020086                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74872.127318                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74872.127318                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5336658000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.282690                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3498531                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             44640                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             78.372110                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.282690                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994693                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994693                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          331                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7091028                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7091028                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5336658000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1994694                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               5280324                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2974072                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                293267                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  45249                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               903917                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 11135                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               20741508                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 60596                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2371169                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1650096                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           598                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         18314                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5336658000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5336658000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5336658000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            2209506                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       11317989                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2362606                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1093896                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       8319409                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  112744                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  326                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          1971                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1754049                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 21440                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           10587606                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.018874                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.165548                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  7007593     66.19%     66.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   162842      1.54%     67.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   388923      3.67%     71.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   306205      2.89%     74.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   213874      2.02%     76.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   231055      2.18%     78.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   259890      2.45%     80.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   192163      1.81%     82.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1825061     17.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             10587606                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.221356                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.060400                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1736384                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1736384                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1736384                       # number of overall hits
system.cpu.icache.overall_hits::total         1736384                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        17664                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          17664                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        17664                       # number of overall misses
system.cpu.icache.overall_misses::total         17664                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    327799000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    327799000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    327799000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    327799000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1754048                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1754048                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1754048                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1754048                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010070                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010070                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010070                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010070                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 18557.461504                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18557.461504                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 18557.461504                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18557.461504                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          355                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           71                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        16724                       # number of writebacks
system.cpu.icache.writebacks::total             16724                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          432                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          432                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          432                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          432                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        17232                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        17232                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        17232                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        17232                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    286127000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    286127000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    286127000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    286127000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009824                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009824                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009824                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009824                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 16604.398793                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16604.398793                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 16604.398793                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16604.398793                       # average overall mshr miss latency
system.cpu.icache.replacements                  16724                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1736384                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1736384                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        17664                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         17664                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    327799000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    327799000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1754048                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1754048                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 18557.461504                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18557.461504                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          432                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          432                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        17232                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        17232                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    286127000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    286127000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009824                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009824                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16604.398793                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16604.398793                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5336658000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           503.080951                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1753616                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             17232                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            101.765088                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   503.080951                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.982580                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.982580                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          502                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3525328                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3525328                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5336658000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1754338                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           427                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5336658000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5336658000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5336658000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      458417                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  168298                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 5748                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 190                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  71519                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 5258                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    279                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   5336658000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  45249                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  2147836                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1694158                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2681                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3106833                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               3590849                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               20565898                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  7398                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 128563                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    991                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3412839                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            22816537                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    54021932                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 31994402                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    602370                       # Number of floating rename lookups
system.cpu.rename.committedMaps              20863668                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  1952831                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      41                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  22                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1700660                       # count of insts added to the skid buffer
system.cpu.rob.reads                         29653664                       # The number of ROB reads
system.cpu.rob.writes                        40696573                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                   18847133                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                15888                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 6989                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22877                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               15888                       # number of overall hits
system.l2.overall_hits::.cpu.data                6989                       # number of overall hits
system.l2.overall_hits::total                   22877                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1342                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              37651                       # number of demand (read+write) misses
system.l2.demand_misses::total                  38993                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1342                       # number of overall misses
system.l2.overall_misses::.cpu.data             37651                       # number of overall misses
system.l2.overall_misses::total                 38993                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     93231500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3010534500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3103766000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     93231500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3010534500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3103766000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            17230                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            44640                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                61870                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           17230                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           44640                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               61870                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.077887                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.843436                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.630241                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.077887                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.843436                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.630241                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69472.056632                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79958.951953                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79598.030416                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69472.056632                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79958.951953                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79598.030416                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               27398                       # number of writebacks
system.l2.writebacks::total                     27398                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1342                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         37651                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             38993                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1342                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        37651                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            38993                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     79515750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2627100250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2706616000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     79515750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2627100250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2706616000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.077887                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.843436                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.630241                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.077887                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.843436                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.630241                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 59251.676602                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69775.045816                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69412.868976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 59251.676602                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69775.045816                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69412.868976                       # average overall mshr miss latency
system.l2.replacements                          30847                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        40486                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            40486                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        40486                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        40486                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        16724                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            16724                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        16724                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        16724                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              3690                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3690                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           28779                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               28779                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2342441500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2342441500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         32469                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             32469                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.886353                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.886353                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81394.124188                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81394.124188                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        28779                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          28779                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2049539000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2049539000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.886353                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.886353                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71216.477292                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71216.477292                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          15888                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              15888                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1342                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1342                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     93231500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     93231500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        17230                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17230                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.077887                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.077887                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69472.056632                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69472.056632                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1342                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1342                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     79515750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     79515750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.077887                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.077887                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 59251.676602                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 59251.676602                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3299                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3299                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         8872                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            8872                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    668093000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    668093000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        12171                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12171                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.728946                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.728946                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75303.539225                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75303.539225                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         8872                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         8872                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    577561250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    577561250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.728946                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.728946                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65099.329351                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65099.329351                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5336658000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7664.910386                       # Cycle average of tags in use
system.l2.tags.total_refs                      122705                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39039                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.143139                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       8.894588                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       247.976524                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7408.039274                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.030271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.904302                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.935658                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          616                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5913                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1597                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1020695                       # Number of tag accesses
system.l2.tags.data_accesses                  1020695                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5336658000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     27398.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1342.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     37651.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000783444250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1672                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1672                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              104521                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              25704                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       38993                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      27398                       # Number of write requests accepted
system.mem_ctrls.readBursts                     38993                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    27398                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.49                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 38993                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                27398                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   31270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1672                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.316388                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.464362                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    173.020959                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1668     99.76%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1672                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1672                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.371411                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.353247                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.792074                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1367     81.76%     81.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.06%     81.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              293     17.52%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      0.60%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1672                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2495552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1753472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    467.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    328.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    5336397500                       # Total gap between requests
system.mem_ctrls.avgGap                      80378.33                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        85888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2409664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1751872                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 16093967.423057651147                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 451530527.157633066177                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 328271363.838567137718                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1342                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        37651                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        27398                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     35229750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1384610500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 120035171500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26251.68                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36774.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4381165.47                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        85888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2409664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2495552                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        85888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        85888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1753472                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1753472                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1342                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        37651                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          38993                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        27398                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         27398                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     16093967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    451530527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        467624495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     16093967                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     16093967                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    328571177                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       328571177                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    328571177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     16093967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    451530527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       796195672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                38993                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               27373                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2326                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2382                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2545                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2366                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2517                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2598                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2335                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2504                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2445                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2398                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2351                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2375                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2580                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2439                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2449                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2383                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1609                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1588                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1830                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1718                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1763                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1726                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1659                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1792                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1771                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1719                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1682                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1652                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1785                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1714                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1662                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1703                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               688721500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             194965000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1419840250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17662.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36412.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               19091                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              14595                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            48.96                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           53.32                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        32668                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   129.988490                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    96.563362                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   142.928827                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        21345     65.34%     65.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7116     21.78%     87.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1868      5.72%     92.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          972      2.98%     95.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          671      2.05%     97.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          299      0.92%     98.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          176      0.54%     99.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           60      0.18%     99.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          161      0.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        32668                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2495552                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1751872                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              467.624495                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              328.271364                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.22                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               50.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5336658000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       117410160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        62382210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      139751220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      71435700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 421028400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2356155990                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy     65145600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3233309280                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   605.867807                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    149888000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    178100000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5008670000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       115925040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        61592850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      138658800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      71451360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 421028400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2356216410                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy     65094720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3229967580                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   605.241629                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    149492250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    178100000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5009065750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5336658000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10214                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27398                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2872                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28779                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28779                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10214                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       108256                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       108256                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 108256                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4249024                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4249024                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4249024                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             38993                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   38993    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               38993                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5336658000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            44713750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           48741250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             29403                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        67884                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        16724                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7091                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            32469                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           32469                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17232                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        12171                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        51186                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       133412                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                184598                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2173056                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5448064                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                7621120                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           30849                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1753600                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            92721                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006525                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.080781                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  92118     99.35%     99.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    601      0.65%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              92721                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5336658000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          118573000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          25848499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          66961000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
