<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] [PATCH] cortex_a9: fix dap_ap_select() usage
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2011-February/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5BPATCH%5D%20cortex_a9%3A%20fix%20dap_ap_select%28%29%0A%20usage&In-Reply-To=%3C4D4B9D52.7080603%40freenet.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="018063.html">
   <LINK REL="Next"  HREF="018078.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] [PATCH] cortex_a9: fix dap_ap_select() usage</H1>
    <B>Mathias K.</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5BPATCH%5D%20cortex_a9%3A%20fix%20dap_ap_select%28%29%0A%20usage&In-Reply-To=%3C4D4B9D52.7080603%40freenet.de%3E"
       TITLE="[Openocd-development] [PATCH] cortex_a9: fix dap_ap_select() usage">kesmtp at freenet.de
       </A><BR>
    <I>Fri Feb  4 07:31:46 CET 2011</I>
    <P><UL>
        <LI>Previous message: <A HREF="018063.html">[Openocd-development] [PATCH] cortex_a9: fix dap_ap_select() usage
</A></li>
        <LI>Next message: <A HREF="018078.html">[Openocd-development] [PATCH] cortex_a9: fix dap_ap_select() usage
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#18066">[ date ]</a>
              <a href="thread.html#18066">[ thread ]</a>
              <a href="subject.html#18066">[ subject ]</a>
              <a href="author.html#18066">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Hello,

On 04.02.2011 01:38, Aaron Carroll wrote:
&gt;<i> At a high level, I think it makes sense for functions to be explicit
</I>&gt;<i> about selecting an AP... I don't see any advantage to a &quot;default&quot;.
</I>
I don't know if the AP always equal in a complete architecture or is this done at cpu vendor level. 
For mem read/writes we need the AP with the CPU component. You can determine this by &quot;dap info X&quot; 
command (as example cortex_r4/TMS570):

 &gt; dap info 0
AP ID register 0x14770001
         Type is MEM-AP AHB
AP BASE 0xffffffff
         No ROM table present

 &gt; dap info 1
AP ID register 0x04770002
         Type is MEM-AP APB
AP BASE 0x80000000
         ROM table in legacy format
         MEMTYPE System memory not present. Dedicated debug bus.
 &gt;        ROMTABLE[0x0] = 0x1003
 &gt;                Component base address 0x80001000, start address 0x80001000
 &gt;                Component class is 0x9, CoreSight component
 &gt;                Type is 0x15, Debug Logic, Processor
 &gt;                Peripheral ID[4..0] = hex 04 00 6b bc 14
 &gt;                Part is -*- unrecognized -*-
         ROMTABLE[0x4] = 0x2003
                 Component base address 0x80002000, start address 0x80002000
                 Component class is 0x9, CoreSight component
                 Type is 0x13, Trace Source, Processor
                 Peripheral ID[4..0] = hex 04 00 0b b9 30
                 Part is Cortex-R4 ETM (Embedded Trace)
         ROMTABLE[0x8] = 0x3003
                 Component base address 0x80003000, start address 0x80003000
                 Component class is 0x9, CoreSight component
                 Type is 0x11, Trace Sink, Port
                 Peripheral ID[4..0] = hex 04 00 1b b9 12
                 Part is Coresight TPIU (Trace Port Interface Unit)
         ROMTABLE[0xc] = 0x4003
                 Component base address 0x80004000, start address 0x80004000
                 Component class is 0x9, CoreSight component
                 Type is 0x04, Debug Control, other
                 Peripheral ID[4..0] = hex 00 00 09 70 00
                 Part is Cortex-M3 NVIC (Interrupt Controller)
         ROMTABLE[0x10] = 0x0
                 End of ROM table

 &gt; dap info 2
AP ID register 0x14760010
         Type is JTAG-AP
         No ROM table present

 &gt; dap info 3
AP ID register 0x00000000
No AP found at this apsel 0x3
         No ROM table present


If i look into the cortex_a8 sources then i think the cpu component is in AP 0 and there is no 
switching needed. Can anyone send the &quot;dap info X&quot; output for a cortex_a8 ?

Is my assumption is true then the correct AP can select at a lower level and the higher level don't 
need to know about the correct AP.

How this structure is looking in your multi core a9 ?


Regards,

Mathias

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="018063.html">[Openocd-development] [PATCH] cortex_a9: fix dap_ap_select() usage
</A></li>
	<LI>Next message: <A HREF="018078.html">[Openocd-development] [PATCH] cortex_a9: fix dap_ap_select() usage
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#18066">[ date ]</a>
              <a href="thread.html#18066">[ thread ]</a>
              <a href="subject.html#18066">[ subject ]</a>
              <a href="author.html#18066">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
