m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Programming/DigitExp/exp12/FakeCPU/simulation/modelsim
vALU
Z1 !s110 1607239218
!i10b 1
!s100 2RFMGK[CJGc39=NV_TdWz1
Imi@67Fm3cb:G<?zl[jbZ91
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1607238949
8D:/Programming/DigitExp/exp12/FakeCPU/ALU.v
FD:/Programming/DigitExp/exp12/FakeCPU/ALU.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1607239218.000000
!s107 D:/Programming/DigitExp/exp12/FakeCPU/ALU.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Programming/DigitExp/exp12/FakeCPU|D:/Programming/DigitExp/exp12/FakeCPU/ALU.v|
!i113 1
Z5 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+D:/Programming/DigitExp/exp12/FakeCPU
Z6 tCvgOpt 0
n@a@l@u
vALU_vlg_tst
R1
!i10b 1
!s100 XDK<k[>8C^;@PUmnJdFPZ3
I7lfl0?jbXiRO4z_dW33IG1
R2
R0
w1607239170
8D:/Programming/DigitExp/exp12/FakeCPU/simulation/modelsim/ALU.vt
FD:/Programming/DigitExp/exp12/FakeCPU/simulation/modelsim/ALU.vt
L0 28
R3
r1
!s85 0
31
R4
!s107 D:/Programming/DigitExp/exp12/FakeCPU/simulation/modelsim/ALU.vt|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Programming/DigitExp/exp12/FakeCPU/simulation/modelsim|D:/Programming/DigitExp/exp12/FakeCPU/simulation/modelsim/ALU.vt|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+D:/Programming/DigitExp/exp12/FakeCPU/simulation/modelsim
R6
n@a@l@u_vlg_tst
