Classic Timing Analyzer report for cpu
Wed May 16 01:39:07 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                  ; To                                                                                                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 3.125 ns                         ; clk                                                                                   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 12.829 ns                        ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[3]                             ; op2[3]                                                                                                         ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -2.886 ns                        ; clk                                                                                   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 113.48 MHz ( period = 8.812 ns ) ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]                             ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[2] ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[2]                                                      ; clk        ; clk      ; 24           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                       ;                                                                                                                ;            ;          ; 24           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                           ; To                                                                                                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 113.48 MHz ( period = 8.812 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; 113.48 MHz ( period = 8.812 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; 113.48 MHz ( period = 8.812 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; 113.48 MHz ( period = 8.812 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; 113.48 MHz ( period = 8.812 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; 113.48 MHz ( period = 8.812 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; 113.48 MHz ( period = 8.812 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; 113.48 MHz ( period = 8.812 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; 114.52 MHz ( period = 8.732 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[6]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.962 ns                ;
; N/A                                     ; 114.52 MHz ( period = 8.732 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[6]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 1.962 ns                ;
; N/A                                     ; 114.52 MHz ( period = 8.732 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[6]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 1.962 ns                ;
; N/A                                     ; 114.52 MHz ( period = 8.732 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[6]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 1.962 ns                ;
; N/A                                     ; 114.52 MHz ( period = 8.732 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[6]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 1.962 ns                ;
; N/A                                     ; 114.52 MHz ( period = 8.732 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[6]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 1.962 ns                ;
; N/A                                     ; 114.52 MHz ( period = 8.732 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[6]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 1.962 ns                ;
; N/A                                     ; 114.52 MHz ( period = 8.732 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[6]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 1.962 ns                ;
; N/A                                     ; 115.00 MHz ( period = 8.696 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[0]                        ; clk        ; clk      ; None                        ; None                      ; 2.003 ns                ;
; N/A                                     ; 115.00 MHz ( period = 8.696 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[1]                        ; clk        ; clk      ; None                        ; None                      ; 2.003 ns                ;
; N/A                                     ; 115.00 MHz ( period = 8.696 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[2]                        ; clk        ; clk      ; None                        ; None                      ; 2.003 ns                ;
; N/A                                     ; 115.00 MHz ( period = 8.696 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[3]                        ; clk        ; clk      ; None                        ; None                      ; 2.003 ns                ;
; N/A                                     ; 115.00 MHz ( period = 8.696 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[4]                        ; clk        ; clk      ; None                        ; None                      ; 2.003 ns                ;
; N/A                                     ; 115.00 MHz ( period = 8.696 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[5]                        ; clk        ; clk      ; None                        ; None                      ; 2.003 ns                ;
; N/A                                     ; 115.00 MHz ( period = 8.696 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[6]                        ; clk        ; clk      ; None                        ; None                      ; 2.003 ns                ;
; N/A                                     ; 115.00 MHz ( period = 8.696 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7]                        ; clk        ; clk      ; None                        ; None                      ; 2.003 ns                ;
; N/A                                     ; 115.31 MHz ( period = 8.672 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[7]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.933 ns                ;
; N/A                                     ; 115.31 MHz ( period = 8.672 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[7]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 1.933 ns                ;
; N/A                                     ; 115.31 MHz ( period = 8.672 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[7]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 1.933 ns                ;
; N/A                                     ; 115.31 MHz ( period = 8.672 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[7]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 1.933 ns                ;
; N/A                                     ; 115.31 MHz ( period = 8.672 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[7]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 1.933 ns                ;
; N/A                                     ; 115.31 MHz ( period = 8.672 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[7]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 1.933 ns                ;
; N/A                                     ; 115.31 MHz ( period = 8.672 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[7]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 1.933 ns                ;
; N/A                                     ; 115.31 MHz ( period = 8.672 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[7]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 1.933 ns                ;
; N/A                                     ; 116.06 MHz ( period = 8.616 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[6]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[0]                        ; clk        ; clk      ; None                        ; None                      ; 1.965 ns                ;
; N/A                                     ; 116.06 MHz ( period = 8.616 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[6]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[1]                        ; clk        ; clk      ; None                        ; None                      ; 1.965 ns                ;
; N/A                                     ; 116.06 MHz ( period = 8.616 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[6]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[2]                        ; clk        ; clk      ; None                        ; None                      ; 1.965 ns                ;
; N/A                                     ; 116.06 MHz ( period = 8.616 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[6]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[3]                        ; clk        ; clk      ; None                        ; None                      ; 1.965 ns                ;
; N/A                                     ; 116.06 MHz ( period = 8.616 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[6]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[4]                        ; clk        ; clk      ; None                        ; None                      ; 1.965 ns                ;
; N/A                                     ; 116.06 MHz ( period = 8.616 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[6]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[5]                        ; clk        ; clk      ; None                        ; None                      ; 1.965 ns                ;
; N/A                                     ; 116.06 MHz ( period = 8.616 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[6]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[6]                        ; clk        ; clk      ; None                        ; None                      ; 1.965 ns                ;
; N/A                                     ; 116.06 MHz ( period = 8.616 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[6]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7]                        ; clk        ; clk      ; None                        ; None                      ; 1.965 ns                ;
; N/A                                     ; 116.33 MHz ( period = 8.596 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.893 ns                ;
; N/A                                     ; 116.33 MHz ( period = 8.596 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 1.893 ns                ;
; N/A                                     ; 116.33 MHz ( period = 8.596 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 1.893 ns                ;
; N/A                                     ; 116.33 MHz ( period = 8.596 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 1.893 ns                ;
; N/A                                     ; 116.33 MHz ( period = 8.596 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 1.893 ns                ;
; N/A                                     ; 116.33 MHz ( period = 8.596 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 1.893 ns                ;
; N/A                                     ; 116.33 MHz ( period = 8.596 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 1.893 ns                ;
; N/A                                     ; 116.33 MHz ( period = 8.596 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 1.893 ns                ;
; N/A                                     ; 116.88 MHz ( period = 8.556 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[7]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[0]                        ; clk        ; clk      ; None                        ; None                      ; 1.936 ns                ;
; N/A                                     ; 116.88 MHz ( period = 8.556 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[7]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[1]                        ; clk        ; clk      ; None                        ; None                      ; 1.936 ns                ;
; N/A                                     ; 116.88 MHz ( period = 8.556 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[7]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[2]                        ; clk        ; clk      ; None                        ; None                      ; 1.936 ns                ;
; N/A                                     ; 116.88 MHz ( period = 8.556 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[7]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[3]                        ; clk        ; clk      ; None                        ; None                      ; 1.936 ns                ;
; N/A                                     ; 116.88 MHz ( period = 8.556 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[7]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[4]                        ; clk        ; clk      ; None                        ; None                      ; 1.936 ns                ;
; N/A                                     ; 116.88 MHz ( period = 8.556 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[7]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[5]                        ; clk        ; clk      ; None                        ; None                      ; 1.936 ns                ;
; N/A                                     ; 116.88 MHz ( period = 8.556 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[7]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[6]                        ; clk        ; clk      ; None                        ; None                      ; 1.936 ns                ;
; N/A                                     ; 116.88 MHz ( period = 8.556 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[7]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7]                        ; clk        ; clk      ; None                        ; None                      ; 1.936 ns                ;
; N/A                                     ; 117.81 MHz ( period = 8.488 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.839 ns                ;
; N/A                                     ; 117.81 MHz ( period = 8.488 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 1.839 ns                ;
; N/A                                     ; 117.81 MHz ( period = 8.488 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 1.839 ns                ;
; N/A                                     ; 117.81 MHz ( period = 8.488 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 1.839 ns                ;
; N/A                                     ; 117.81 MHz ( period = 8.488 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 1.839 ns                ;
; N/A                                     ; 117.81 MHz ( period = 8.488 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 1.839 ns                ;
; N/A                                     ; 117.81 MHz ( period = 8.488 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 1.839 ns                ;
; N/A                                     ; 117.81 MHz ( period = 8.488 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 1.839 ns                ;
; N/A                                     ; 117.92 MHz ( period = 8.480 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[0]                        ; clk        ; clk      ; None                        ; None                      ; 1.896 ns                ;
; N/A                                     ; 117.92 MHz ( period = 8.480 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[1]                        ; clk        ; clk      ; None                        ; None                      ; 1.896 ns                ;
; N/A                                     ; 117.92 MHz ( period = 8.480 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[2]                        ; clk        ; clk      ; None                        ; None                      ; 1.896 ns                ;
; N/A                                     ; 117.92 MHz ( period = 8.480 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[3]                        ; clk        ; clk      ; None                        ; None                      ; 1.896 ns                ;
; N/A                                     ; 117.92 MHz ( period = 8.480 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[4]                        ; clk        ; clk      ; None                        ; None                      ; 1.896 ns                ;
; N/A                                     ; 117.92 MHz ( period = 8.480 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[5]                        ; clk        ; clk      ; None                        ; None                      ; 1.896 ns                ;
; N/A                                     ; 117.92 MHz ( period = 8.480 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[6]                        ; clk        ; clk      ; None                        ; None                      ; 1.896 ns                ;
; N/A                                     ; 117.92 MHz ( period = 8.480 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7]                        ; clk        ; clk      ; None                        ; None                      ; 1.896 ns                ;
; N/A                                     ; 119.45 MHz ( period = 8.372 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[0]                        ; clk        ; clk      ; None                        ; None                      ; 1.842 ns                ;
; N/A                                     ; 119.45 MHz ( period = 8.372 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[1]                        ; clk        ; clk      ; None                        ; None                      ; 1.842 ns                ;
; N/A                                     ; 119.45 MHz ( period = 8.372 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[2]                        ; clk        ; clk      ; None                        ; None                      ; 1.842 ns                ;
; N/A                                     ; 119.45 MHz ( period = 8.372 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[3]                        ; clk        ; clk      ; None                        ; None                      ; 1.842 ns                ;
; N/A                                     ; 119.45 MHz ( period = 8.372 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[4]                        ; clk        ; clk      ; None                        ; None                      ; 1.842 ns                ;
; N/A                                     ; 119.45 MHz ( period = 8.372 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[5]                        ; clk        ; clk      ; None                        ; None                      ; 1.842 ns                ;
; N/A                                     ; 119.45 MHz ( period = 8.372 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[6]                        ; clk        ; clk      ; None                        ; None                      ; 1.842 ns                ;
; N/A                                     ; 119.45 MHz ( period = 8.372 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7]                        ; clk        ; clk      ; None                        ; None                      ; 1.842 ns                ;
; N/A                                     ; 120.86 MHz ( period = 8.274 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.727 ns                ;
; N/A                                     ; 120.86 MHz ( period = 8.274 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 1.727 ns                ;
; N/A                                     ; 120.86 MHz ( period = 8.274 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 1.727 ns                ;
; N/A                                     ; 120.86 MHz ( period = 8.274 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 1.727 ns                ;
; N/A                                     ; 120.86 MHz ( period = 8.274 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 1.727 ns                ;
; N/A                                     ; 120.86 MHz ( period = 8.274 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 1.727 ns                ;
; N/A                                     ; 120.86 MHz ( period = 8.274 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 1.727 ns                ;
; N/A                                     ; 120.86 MHz ( period = 8.274 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 1.727 ns                ;
; N/A                                     ; 122.58 MHz ( period = 8.158 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[0]                        ; clk        ; clk      ; None                        ; None                      ; 1.730 ns                ;
; N/A                                     ; 122.58 MHz ( period = 8.158 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[1]                        ; clk        ; clk      ; None                        ; None                      ; 1.730 ns                ;
; N/A                                     ; 122.58 MHz ( period = 8.158 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[2]                        ; clk        ; clk      ; None                        ; None                      ; 1.730 ns                ;
; N/A                                     ; 122.58 MHz ( period = 8.158 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[3]                        ; clk        ; clk      ; None                        ; None                      ; 1.730 ns                ;
; N/A                                     ; 122.58 MHz ( period = 8.158 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[4]                        ; clk        ; clk      ; None                        ; None                      ; 1.730 ns                ;
; N/A                                     ; 122.58 MHz ( period = 8.158 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[5]                        ; clk        ; clk      ; None                        ; None                      ; 1.730 ns                ;
; N/A                                     ; 122.58 MHz ( period = 8.158 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[6]                        ; clk        ; clk      ; None                        ; None                      ; 1.730 ns                ;
; N/A                                     ; 122.58 MHz ( period = 8.158 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7]                        ; clk        ; clk      ; None                        ; None                      ; 1.730 ns                ;
; N/A                                     ; 124.32 MHz ( period = 8.044 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.612 ns                ;
; N/A                                     ; 124.32 MHz ( period = 8.044 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 1.612 ns                ;
; N/A                                     ; 124.32 MHz ( period = 8.044 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 1.612 ns                ;
; N/A                                     ; 124.32 MHz ( period = 8.044 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 1.612 ns                ;
; N/A                                     ; 124.32 MHz ( period = 8.044 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 1.612 ns                ;
; N/A                                     ; 124.32 MHz ( period = 8.044 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 1.612 ns                ;
; N/A                                     ; 124.32 MHz ( period = 8.044 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 1.612 ns                ;
; N/A                                     ; 124.32 MHz ( period = 8.044 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 1.612 ns                ;
; N/A                                     ; 124.44 MHz ( period = 8.036 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.608 ns                ;
; N/A                                     ; 124.44 MHz ( period = 8.036 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 1.608 ns                ;
; N/A                                     ; 124.44 MHz ( period = 8.036 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 1.608 ns                ;
; N/A                                     ; 124.44 MHz ( period = 8.036 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 1.608 ns                ;
; N/A                                     ; 124.44 MHz ( period = 8.036 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 1.608 ns                ;
; N/A                                     ; 124.44 MHz ( period = 8.036 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 1.608 ns                ;
; N/A                                     ; 124.44 MHz ( period = 8.036 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 1.608 ns                ;
; N/A                                     ; 124.44 MHz ( period = 8.036 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                                                      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 1.608 ns                ;
; N/A                                     ; 126.14 MHz ( period = 7.928 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[0]                        ; clk        ; clk      ; None                        ; None                      ; 1.615 ns                ;
; N/A                                     ; 126.14 MHz ( period = 7.928 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[1]                        ; clk        ; clk      ; None                        ; None                      ; 1.615 ns                ;
; N/A                                     ; 126.14 MHz ( period = 7.928 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[2]                        ; clk        ; clk      ; None                        ; None                      ; 1.615 ns                ;
; N/A                                     ; 126.14 MHz ( period = 7.928 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[3]                        ; clk        ; clk      ; None                        ; None                      ; 1.615 ns                ;
; N/A                                     ; 126.14 MHz ( period = 7.928 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[4]                        ; clk        ; clk      ; None                        ; None                      ; 1.615 ns                ;
; N/A                                     ; 126.14 MHz ( period = 7.928 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[5]                        ; clk        ; clk      ; None                        ; None                      ; 1.615 ns                ;
; N/A                                     ; 126.14 MHz ( period = 7.928 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[6]                        ; clk        ; clk      ; None                        ; None                      ; 1.615 ns                ;
; N/A                                     ; 126.14 MHz ( period = 7.928 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7]                        ; clk        ; clk      ; None                        ; None                      ; 1.615 ns                ;
; N/A                                     ; 126.26 MHz ( period = 7.920 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[0]                        ; clk        ; clk      ; None                        ; None                      ; 1.611 ns                ;
; N/A                                     ; 126.26 MHz ( period = 7.920 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[1]                        ; clk        ; clk      ; None                        ; None                      ; 1.611 ns                ;
; N/A                                     ; 126.26 MHz ( period = 7.920 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[2]                        ; clk        ; clk      ; None                        ; None                      ; 1.611 ns                ;
; N/A                                     ; 126.26 MHz ( period = 7.920 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[3]                        ; clk        ; clk      ; None                        ; None                      ; 1.611 ns                ;
; N/A                                     ; 126.26 MHz ( period = 7.920 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[4]                        ; clk        ; clk      ; None                        ; None                      ; 1.611 ns                ;
; N/A                                     ; 126.26 MHz ( period = 7.920 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[5]                        ; clk        ; clk      ; None                        ; None                      ; 1.611 ns                ;
; N/A                                     ; 126.26 MHz ( period = 7.920 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[6]                        ; clk        ; clk      ; None                        ; None                      ; 1.611 ns                ;
; N/A                                     ; 126.26 MHz ( period = 7.920 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                                                      ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7]                        ; clk        ; clk      ; None                        ; None                      ; 1.611 ns                ;
; N/A                                     ; 270.42 MHz ( period = 3.698 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 3.011 ns                ;
; N/A                                     ; 270.42 MHz ( period = 3.698 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 3.011 ns                ;
; N/A                                     ; 270.42 MHz ( period = 3.698 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.011 ns                ;
; N/A                                     ; 270.42 MHz ( period = 3.698 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 3.011 ns                ;
; N/A                                     ; 270.42 MHz ( period = 3.698 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 3.011 ns                ;
; N/A                                     ; 270.42 MHz ( period = 3.698 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 3.011 ns                ;
; N/A                                     ; 270.42 MHz ( period = 3.698 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.011 ns                ;
; N/A                                     ; 270.42 MHz ( period = 3.698 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.011 ns                ;
; N/A                                     ; 274.73 MHz ( period = 3.640 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[0]                        ; clk        ; clk      ; None                        ; None                      ; 3.014 ns                ;
; N/A                                     ; 274.73 MHz ( period = 3.640 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[1]                        ; clk        ; clk      ; None                        ; None                      ; 3.014 ns                ;
; N/A                                     ; 274.73 MHz ( period = 3.640 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[2]                        ; clk        ; clk      ; None                        ; None                      ; 3.014 ns                ;
; N/A                                     ; 274.73 MHz ( period = 3.640 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[3]                        ; clk        ; clk      ; None                        ; None                      ; 3.014 ns                ;
; N/A                                     ; 274.73 MHz ( period = 3.640 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[4]                        ; clk        ; clk      ; None                        ; None                      ; 3.014 ns                ;
; N/A                                     ; 274.73 MHz ( period = 3.640 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[5]                        ; clk        ; clk      ; None                        ; None                      ; 3.014 ns                ;
; N/A                                     ; 274.73 MHz ( period = 3.640 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[6]                        ; clk        ; clk      ; None                        ; None                      ; 3.014 ns                ;
; N/A                                     ; 274.73 MHz ( period = 3.640 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7]                        ; clk        ; clk      ; None                        ; None                      ; 3.014 ns                ;
; N/A                                     ; 282.65 MHz ( period = 3.538 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.851 ns                ;
; N/A                                     ; 282.65 MHz ( period = 3.538 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 2.851 ns                ;
; N/A                                     ; 282.65 MHz ( period = 3.538 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 2.851 ns                ;
; N/A                                     ; 282.65 MHz ( period = 3.538 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.851 ns                ;
; N/A                                     ; 282.65 MHz ( period = 3.538 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 2.851 ns                ;
; N/A                                     ; 282.65 MHz ( period = 3.538 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 2.851 ns                ;
; N/A                                     ; 282.65 MHz ( period = 3.538 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 2.851 ns                ;
; N/A                                     ; 282.65 MHz ( period = 3.538 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.851 ns                ;
; N/A                                     ; 284.41 MHz ( period = 3.516 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.829 ns                ;
; N/A                                     ; 284.41 MHz ( period = 3.516 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 2.829 ns                ;
; N/A                                     ; 284.41 MHz ( period = 3.516 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 2.829 ns                ;
; N/A                                     ; 284.41 MHz ( period = 3.516 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.829 ns                ;
; N/A                                     ; 284.41 MHz ( period = 3.516 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 2.829 ns                ;
; N/A                                     ; 284.41 MHz ( period = 3.516 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 2.829 ns                ;
; N/A                                     ; 284.41 MHz ( period = 3.516 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 2.829 ns                ;
; N/A                                     ; 284.41 MHz ( period = 3.516 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.829 ns                ;
; N/A                                     ; 287.36 MHz ( period = 3.480 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[0]                        ; clk        ; clk      ; None                        ; None                      ; 2.854 ns                ;
; N/A                                     ; 287.36 MHz ( period = 3.480 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[1]                        ; clk        ; clk      ; None                        ; None                      ; 2.854 ns                ;
; N/A                                     ; 287.36 MHz ( period = 3.480 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[2]                        ; clk        ; clk      ; None                        ; None                      ; 2.854 ns                ;
; N/A                                     ; 287.36 MHz ( period = 3.480 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[3]                        ; clk        ; clk      ; None                        ; None                      ; 2.854 ns                ;
; N/A                                     ; 287.36 MHz ( period = 3.480 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[4]                        ; clk        ; clk      ; None                        ; None                      ; 2.854 ns                ;
; N/A                                     ; 287.36 MHz ( period = 3.480 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[5]                        ; clk        ; clk      ; None                        ; None                      ; 2.854 ns                ;
; N/A                                     ; 287.36 MHz ( period = 3.480 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[6]                        ; clk        ; clk      ; None                        ; None                      ; 2.854 ns                ;
; N/A                                     ; 287.36 MHz ( period = 3.480 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7]                        ; clk        ; clk      ; None                        ; None                      ; 2.854 ns                ;
; N/A                                     ; 289.18 MHz ( period = 3.458 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[0]                        ; clk        ; clk      ; None                        ; None                      ; 2.832 ns                ;
; N/A                                     ; 289.18 MHz ( period = 3.458 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[1]                        ; clk        ; clk      ; None                        ; None                      ; 2.832 ns                ;
; N/A                                     ; 289.18 MHz ( period = 3.458 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[2]                        ; clk        ; clk      ; None                        ; None                      ; 2.832 ns                ;
; N/A                                     ; 289.18 MHz ( period = 3.458 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[3]                        ; clk        ; clk      ; None                        ; None                      ; 2.832 ns                ;
; N/A                                     ; 289.18 MHz ( period = 3.458 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[4]                        ; clk        ; clk      ; None                        ; None                      ; 2.832 ns                ;
; N/A                                     ; 289.18 MHz ( period = 3.458 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[5]                        ; clk        ; clk      ; None                        ; None                      ; 2.832 ns                ;
; N/A                                     ; 289.18 MHz ( period = 3.458 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[6]                        ; clk        ; clk      ; None                        ; None                      ; 2.832 ns                ;
; N/A                                     ; 289.18 MHz ( period = 3.458 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7]                        ; clk        ; clk      ; None                        ; None                      ; 2.832 ns                ;
; N/A                                     ; 300.39 MHz ( period = 3.329 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.642 ns                ;
; N/A                                     ; 300.39 MHz ( period = 3.329 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 2.642 ns                ;
; N/A                                     ; 300.39 MHz ( period = 3.329 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 2.642 ns                ;
; N/A                                     ; 300.39 MHz ( period = 3.329 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.642 ns                ;
; N/A                                     ; 300.39 MHz ( period = 3.329 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 2.642 ns                ;
; N/A                                     ; 300.39 MHz ( period = 3.329 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 2.642 ns                ;
; N/A                                     ; 300.39 MHz ( period = 3.329 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 2.642 ns                ;
; N/A                                     ; 300.39 MHz ( period = 3.329 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.642 ns                ;
; N/A                                     ; 305.72 MHz ( period = 3.271 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[0]                        ; clk        ; clk      ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; 305.72 MHz ( period = 3.271 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[1]                        ; clk        ; clk      ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; 305.72 MHz ( period = 3.271 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[2]                        ; clk        ; clk      ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; 305.72 MHz ( period = 3.271 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[3]                        ; clk        ; clk      ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; 305.72 MHz ( period = 3.271 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[4]                        ; clk        ; clk      ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; 305.72 MHz ( period = 3.271 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[5]                        ; clk        ; clk      ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; 305.72 MHz ( period = 3.271 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[6]                        ; clk        ; clk      ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; 305.72 MHz ( period = 3.271 ns )                    ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7]                        ; clk        ; clk      ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                ;                                                                                                                ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                         ;
+------------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                  ; To                                                        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[2] ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 0.608 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[1] ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 0.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[3] ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[3] ; clk        ; clk      ; None                       ; None                       ; 0.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[0] ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 0.774 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[0] ; lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 0.649 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[3] ; lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[3] ; clk        ; clk      ; None                       ; None                       ; 0.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[2] ; lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 0.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[1] ; lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 0.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[7] ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 1.117 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[4] ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 1.143 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[5] ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 1.324 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[4] ; lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 1.248 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[7] ; lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 1.250 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[5] ; lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 1.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[6] ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 2.019 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[6] ; lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 2.146 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[0] ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 0.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[1] ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 0.602 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[6] ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 0.717 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[5] ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 0.734 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[2] ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 0.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[4] ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 0.734 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[7] ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 0.758 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[3] ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] ; clk        ; clk      ; None                       ; None                       ; 0.778 ns                 ;
+------------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                          ;
+-------+--------------+------------+------+----------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                                                                                     ; To Clock ;
+-------+--------------+------------+------+----------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 3.125 ns   ; clk  ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] ; clk      ;
; N/A   ; None         ; 3.125 ns   ; clk  ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] ; clk      ;
; N/A   ; None         ; 3.125 ns   ; clk  ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] ; clk      ;
; N/A   ; None         ; 3.125 ns   ; clk  ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] ; clk      ;
+-------+--------------+------------+------+----------------------------------------------------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                   ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                    ; To         ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------+------------+------------+
; N/A   ; None         ; 12.829 ns  ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[3]                               ; op2[3]     ; clk        ;
; N/A   ; None         ; 12.375 ns  ; lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[6]                               ; op1[6]     ; clk        ;
; N/A   ; None         ; 12.115 ns  ; lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[7]                               ; op1[7]     ; clk        ;
; N/A   ; None         ; 11.797 ns  ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[0]                               ; op2[0]     ; clk        ;
; N/A   ; None         ; 11.797 ns  ; lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[5]                               ; op1[5]     ; clk        ;
; N/A   ; None         ; 11.626 ns  ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[6]                               ; op2[6]     ; clk        ;
; N/A   ; None         ; 11.612 ns  ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[7]                               ; op2[7]     ; clk        ;
; N/A   ; None         ; 11.563 ns  ; lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[3]                               ; op1[3]     ; clk        ;
; N/A   ; None         ; 11.543 ns  ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[1]                               ; op2[1]     ; clk        ;
; N/A   ; None         ; 11.362 ns  ; lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[2]                               ; op1[2]     ; clk        ;
; N/A   ; None         ; 11.361 ns  ; lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[0]                               ; op1[0]     ; clk        ;
; N/A   ; None         ; 11.332 ns  ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[2]                               ; op2[2]     ; clk        ;
; N/A   ; None         ; 11.270 ns  ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[4]                               ; op2[4]     ; clk        ;
; N/A   ; None         ; 11.201 ns  ; lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[1]                               ; op1[1]     ; clk        ;
; N/A   ; None         ; 11.187 ns  ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[5]                               ; op2[5]     ; clk        ;
; N/A   ; None         ; 10.988 ns  ; lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[4]                               ; op1[4]     ; clk        ;
; N/A   ; None         ; 9.069 ns   ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]                               ; read_rom   ; clk        ;
; N/A   ; None         ; 9.029 ns   ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[6]                               ; read_rom   ; clk        ;
; N/A   ; None         ; 8.999 ns   ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[7]                               ; read_rom   ; clk        ;
; N/A   ; None         ; 8.961 ns   ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]                               ; read_rom   ; clk        ;
; N/A   ; None         ; 8.907 ns   ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                               ; read_rom   ; clk        ;
; N/A   ; None         ; 8.800 ns   ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                               ; read_rom   ; clk        ;
; N/A   ; None         ; 8.740 ns   ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[6]                               ; cmd[6]     ; clk        ;
; N/A   ; None         ; 8.735 ns   ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]                               ; cmd[4]     ; clk        ;
; N/A   ; None         ; 8.714 ns   ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[7]                               ; cmd[7]     ; clk        ;
; N/A   ; None         ; 8.685 ns   ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                               ; read_rom   ; clk        ;
; N/A   ; None         ; 8.681 ns   ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                               ; read_rom   ; clk        ;
; N/A   ; None         ; 8.361 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]  ; read_rom   ; clk        ;
; N/A   ; None         ; 8.261 ns   ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]                               ; cmd[5]     ; clk        ;
; N/A   ; None         ; 8.221 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]  ; takt[11]   ; clk        ;
; N/A   ; None         ; 8.201 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]  ; read_rom   ; clk        ;
; N/A   ; None         ; 8.186 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]  ; takt[9]    ; clk        ;
; N/A   ; None         ; 8.179 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]  ; read_rom   ; clk        ;
; N/A   ; None         ; 8.167 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]  ; takt[9]    ; clk        ;
; N/A   ; None         ; 8.139 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]  ; takt[14]   ; clk        ;
; N/A   ; None         ; 8.091 ns   ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                               ; cmd[2]     ; clk        ;
; N/A   ; None         ; 8.058 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]  ; takt[8]    ; clk        ;
; N/A   ; None         ; 8.050 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]  ; takt[9]    ; clk        ;
; N/A   ; None         ; 8.040 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]  ; takt[8]    ; clk        ;
; N/A   ; None         ; 7.992 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]  ; read_rom   ; clk        ;
; N/A   ; None         ; 7.980 ns   ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                               ; cmd[3]     ; clk        ;
; N/A   ; None         ; 7.943 ns   ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                               ; cmd[1]     ; clk        ;
; N/A   ; None         ; 7.926 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]  ; takt[8]    ; clk        ;
; N/A   ; None         ; 7.922 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]  ; takt[11]   ; clk        ;
; N/A   ; None         ; 7.919 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]  ; takt[11]   ; clk        ;
; N/A   ; None         ; 7.906 ns   ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                               ; cmd[0]     ; clk        ;
; N/A   ; None         ; 7.858 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]  ; takt[9]    ; clk        ;
; N/A   ; None         ; 7.841 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]  ; takt[14]   ; clk        ;
; N/A   ; None         ; 7.730 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]  ; takt[8]    ; clk        ;
; N/A   ; None         ; 7.705 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]  ; takt[14]   ; clk        ;
; N/A   ; None         ; 7.555 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]  ; takt[11]   ; clk        ;
; N/A   ; None         ; 7.539 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]  ; takt[13]   ; clk        ;
; N/A   ; None         ; 7.515 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]  ; takt[12]   ; clk        ;
; N/A   ; None         ; 7.512 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]  ; takt[0]    ; clk        ;
; N/A   ; None         ; 7.493 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]  ; takt[0]    ; clk        ;
; N/A   ; None         ; 7.474 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]  ; takt[14]   ; clk        ;
; N/A   ; None         ; 7.346 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]  ; takt[0]    ; clk        ;
; N/A   ; None         ; 7.242 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]  ; takt[13]   ; clk        ;
; N/A   ; None         ; 7.235 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]  ; takt[13]   ; clk        ;
; N/A   ; None         ; 7.219 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]  ; takt[12]   ; clk        ;
; N/A   ; None         ; 7.188 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]  ; takt[10]   ; clk        ;
; N/A   ; None         ; 7.185 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]  ; takt[0]    ; clk        ;
; N/A   ; None         ; 7.179 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]  ; takt[5]    ; clk        ;
; N/A   ; None         ; 7.170 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]  ; takt[1]    ; clk        ;
; N/A   ; None         ; 7.166 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]  ; takt[15]   ; clk        ;
; N/A   ; None         ; 7.158 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]  ; takt[5]    ; clk        ;
; N/A   ; None         ; 7.154 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]  ; takt[2]    ; clk        ;
; N/A   ; None         ; 7.108 ns   ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[4]   ; rom_out[4] ; clk        ;
; N/A   ; None         ; 7.094 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]  ; takt[6]    ; clk        ;
; N/A   ; None         ; 7.079 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]  ; takt[12]   ; clk        ;
; N/A   ; None         ; 7.066 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]  ; takt[4]    ; clk        ;
; N/A   ; None         ; 7.032 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]  ; takt[6]    ; clk        ;
; N/A   ; None         ; 7.014 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]  ; takt[4]    ; clk        ;
; N/A   ; None         ; 7.011 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]  ; takt[1]    ; clk        ;
; N/A   ; None         ; 7.005 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]  ; takt[6]    ; clk        ;
; N/A   ; None         ; 7.004 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]  ; takt[4]    ; clk        ;
; N/A   ; None         ; 7.003 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]  ; takt[2]    ; clk        ;
; N/A   ; None         ; 6.990 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]  ; takt[6]    ; clk        ;
; N/A   ; None         ; 6.989 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]  ; takt[1]    ; clk        ;
; N/A   ; None         ; 6.988 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]  ; takt[5]    ; clk        ;
; N/A   ; None         ; 6.988 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]  ; takt[7]    ; clk        ;
; N/A   ; None         ; 6.983 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]  ; takt[4]    ; clk        ;
; N/A   ; None         ; 6.970 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]  ; takt[7]    ; clk        ;
; N/A   ; None         ; 6.965 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]  ; takt[2]    ; clk        ;
; N/A   ; None         ; 6.901 ns   ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[6]   ; rom_out[6] ; clk        ;
; N/A   ; None         ; 6.890 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]  ; takt[10]   ; clk        ;
; N/A   ; None         ; 6.873 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]  ; takt[13]   ; clk        ;
; N/A   ; None         ; 6.867 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]  ; takt[15]   ; clk        ;
; N/A   ; None         ; 6.863 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]  ; takt[15]   ; clk        ;
; N/A   ; None         ; 6.851 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]  ; takt[12]   ; clk        ;
; N/A   ; None         ; 6.825 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]  ; takt[7]    ; clk        ;
; N/A   ; None         ; 6.811 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]  ; takt[5]    ; clk        ;
; N/A   ; None         ; 6.802 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]  ; takt[1]    ; clk        ;
; N/A   ; None         ; 6.785 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]  ; takt[2]    ; clk        ;
; N/A   ; None         ; 6.755 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]  ; takt[10]   ; clk        ;
; N/A   ; None         ; 6.662 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]  ; takt[7]    ; clk        ;
; N/A   ; None         ; 6.614 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]  ; takt[3]    ; clk        ;
; N/A   ; None         ; 6.552 ns   ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[6] ; ip[6]      ; clk        ;
; N/A   ; None         ; 6.524 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]  ; takt[10]   ; clk        ;
; N/A   ; None         ; 6.500 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]  ; takt[15]   ; clk        ;
; N/A   ; None         ; 6.454 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]  ; takt[3]    ; clk        ;
; N/A   ; None         ; 6.432 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]  ; takt[3]    ; clk        ;
; N/A   ; None         ; 6.245 ns   ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]  ; takt[3]    ; clk        ;
; N/A   ; None         ; 6.117 ns   ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[1]   ; rom_out[1] ; clk        ;
; N/A   ; None         ; 5.940 ns   ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[2]   ; rom_out[2] ; clk        ;
; N/A   ; None         ; 5.932 ns   ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7] ; ip[7]      ; clk        ;
; N/A   ; None         ; 5.878 ns   ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[4] ; ip[4]      ; clk        ;
; N/A   ; None         ; 5.858 ns   ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[0] ; ip[0]      ; clk        ;
; N/A   ; None         ; 5.742 ns   ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[0]   ; rom_out[0] ; clk        ;
; N/A   ; None         ; 5.742 ns   ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[7]   ; rom_out[7] ; clk        ;
; N/A   ; None         ; 5.717 ns   ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[5]   ; rom_out[5] ; clk        ;
; N/A   ; None         ; 5.650 ns   ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[2] ; ip[2]      ; clk        ;
; N/A   ; None         ; 5.563 ns   ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[3] ; ip[3]      ; clk        ;
; N/A   ; None         ; 5.544 ns   ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[1] ; ip[1]      ; clk        ;
; N/A   ; None         ; 5.478 ns   ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[3]   ; rom_out[3] ; clk        ;
; N/A   ; None         ; 5.390 ns   ; lpm_counter6:inst12|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[5] ; ip[5]      ; clk        ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                 ;
+---------------+-------------+-----------+------+----------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                                                                                     ; To Clock ;
+---------------+-------------+-----------+------+----------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -2.886 ns ; clk  ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] ; clk      ;
; N/A           ; None        ; -2.886 ns ; clk  ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] ; clk      ;
; N/A           ; None        ; -2.886 ns ; clk  ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] ; clk      ;
; N/A           ; None        ; -2.886 ns ; clk  ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] ; clk      ;
+---------------+-------------+-----------+------+----------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed May 16 01:39:06 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[0]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 19 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]" as buffer
    Info: Detected ripple clock "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]" as buffer
    Info: Detected ripple clock "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]" as buffer
    Info: Detected ripple clock "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]" as buffer
    Info: Detected ripple clock "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[7]" as buffer
    Info: Detected ripple clock "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[6]" as buffer
    Info: Detected ripple clock "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]" as buffer
    Info: Detected ripple clock "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]" as buffer
    Info: Detected gated clock "inst13" as buffer
    Info: Detected gated clock "inst9" as buffer
    Info: Detected gated clock "16dmux:inst1|33~13" as buffer
    Info: Detected gated clock "16dmux:inst1|33~12" as buffer
    Info: Detected gated clock "16dmux:inst1|33~14" as buffer
    Info: Detected gated clock "lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode113w[3]~0" as buffer
    Info: Detected gated clock "lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3]" as buffer
    Info: Detected ripple clock "lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]" as buffer
Info: Clock "clk" has Internal fmax of 113.48 MHz between source register "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]" and destination memory "lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg0" (period= 8.812 ns)
    Info: + Longest register to memory delay is 2.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; REG Node = 'lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]'
        Info: 2: + IC(0.279 ns) + CELL(0.366 ns) = 0.645 ns; Loc. = LCCOMB_X30_Y6_N2; Fanout = 3; COMB Node = 'lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3]'
        Info: 3: + IC(0.220 ns) + CELL(0.154 ns) = 1.019 ns; Loc. = LCCOMB_X30_Y6_N14; Fanout = 17; COMB Node = 'inst'
        Info: 4: + IC(0.524 ns) + CELL(0.457 ns) = 2.000 ns; Loc. = M4K_X32_Y6; Fanout = 8; MEM Node = 'lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 0.977 ns ( 48.85 % )
        Info: Total interconnect delay = 1.023 ns ( 51.15 % )
    Info: - Smallest clock skew is -2.384 ns
        Info: + Shortest clock path from clock "clk" to destination memory is 2.343 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.665 ns) + CELL(0.481 ns) = 2.343 ns; Loc. = M4K_X32_Y6; Fanout = 8; MEM Node = 'lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a0~porta_address_reg0'
            Info: Total cell delay = 1.335 ns ( 56.98 % )
            Info: Total interconnect delay = 1.008 ns ( 43.02 % )
        Info: - Longest clock path from clock "clk" to source register is 4.727 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clk'
            Info: 2: + IC(1.442 ns) + CELL(0.712 ns) = 3.008 ns; Loc. = LCFF_X25_Y7_N17; Fanout = 18; REG Node = 'lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]'
            Info: 3: + IC(0.298 ns) + CELL(0.366 ns) = 3.672 ns; Loc. = LCCOMB_X25_Y7_N26; Fanout = 9; COMB Node = '16dmux:inst1|33~14'
            Info: 4: + IC(1.002 ns) + CELL(0.053 ns) = 4.727 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; REG Node = 'lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]'
            Info: Total cell delay = 1.985 ns ( 41.99 % )
            Info: Total interconnect delay = 2.742 ns ( 58.01 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.022 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[2]" and destination pin or register "lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[2]" for clock "clk" (Hold time is 5.453 ns)
    Info: + Largest clock skew is 6.197 ns
        Info: + Longest clock path from clock "clk" to destination register is 8.531 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clk'
            Info: 2: + IC(1.442 ns) + CELL(0.712 ns) = 3.008 ns; Loc. = LCFF_X25_Y7_N17; Fanout = 18; REG Node = 'lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]'
            Info: 3: + IC(0.298 ns) + CELL(0.366 ns) = 3.672 ns; Loc. = LCCOMB_X25_Y7_N26; Fanout = 9; COMB Node = '16dmux:inst1|33~14'
            Info: 4: + IC(1.002 ns) + CELL(0.053 ns) = 4.727 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; REG Node = 'lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]'
            Info: 5: + IC(0.279 ns) + CELL(0.366 ns) = 5.372 ns; Loc. = LCCOMB_X30_Y6_N2; Fanout = 3; COMB Node = 'lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3]'
            Info: 6: + IC(0.324 ns) + CELL(0.154 ns) = 5.850 ns; Loc. = LCCOMB_X29_Y6_N30; Fanout = 1; COMB Node = 'inst13'
            Info: 7: + IC(1.707 ns) + CELL(0.000 ns) = 7.557 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'inst13~clkctrl'
            Info: 8: + IC(0.921 ns) + CELL(0.053 ns) = 8.531 ns; Loc. = LCCOMB_X31_Y6_N10; Fanout = 1; REG Node = 'lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[2]'
            Info: Total cell delay = 2.558 ns ( 29.98 % )
            Info: Total interconnect delay = 5.973 ns ( 70.02 % )
        Info: - Shortest clock path from clock "clk" to source memory is 2.334 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.665 ns) + CELL(0.472 ns) = 2.334 ns; Loc. = M4K_X32_Y6; Fanout = 4; MEM Node = 'lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[2]'
            Info: Total cell delay = 1.326 ns ( 56.81 % )
            Info: Total interconnect delay = 1.008 ns ( 43.19 % )
    Info: - Micro clock to output delay of source is 0.136 ns
    Info: - Shortest memory to register delay is 0.608 ns
        Info: 1: + IC(0.000 ns) + CELL(0.051 ns) = 0.051 ns; Loc. = M4K_X32_Y6; Fanout = 4; MEM Node = 'lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[2]'
        Info: 2: + IC(0.329 ns) + CELL(0.228 ns) = 0.608 ns; Loc. = LCCOMB_X31_Y6_N10; Fanout = 1; REG Node = 'lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[2]'
        Info: Total cell delay = 0.279 ns ( 45.89 % )
        Info: Total interconnect delay = 0.329 ns ( 54.11 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]" (data pin = "clk", clock pin = "clk") is 3.125 ns
    Info: + Longest pin to register delay is 5.949 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clk'
        Info: 2: + IC(4.349 ns) + CELL(0.746 ns) = 5.949 ns; Loc. = LCFF_X25_Y7_N23; Fanout = 17; REG Node = 'lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]'
        Info: Total cell delay = 1.600 ns ( 26.90 % )
        Info: Total interconnect delay = 4.349 ns ( 73.10 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.914 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clk'
        Info: 2: + IC(1.442 ns) + CELL(0.618 ns) = 2.914 ns; Loc. = LCFF_X25_Y7_N23; Fanout = 17; REG Node = 'lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]'
        Info: Total cell delay = 1.472 ns ( 50.51 % )
        Info: Total interconnect delay = 1.442 ns ( 49.49 % )
Info: tco from clock "clk" to destination pin "op2[3]" through register "lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[3]" is 12.829 ns
    Info: + Longest clock path from clock "clk" to source register is 8.528 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clk'
        Info: 2: + IC(1.442 ns) + CELL(0.712 ns) = 3.008 ns; Loc. = LCFF_X25_Y7_N17; Fanout = 18; REG Node = 'lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]'
        Info: 3: + IC(0.298 ns) + CELL(0.366 ns) = 3.672 ns; Loc. = LCCOMB_X25_Y7_N26; Fanout = 9; COMB Node = '16dmux:inst1|33~14'
        Info: 4: + IC(1.002 ns) + CELL(0.053 ns) = 4.727 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; REG Node = 'lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]'
        Info: 5: + IC(0.279 ns) + CELL(0.366 ns) = 5.372 ns; Loc. = LCCOMB_X30_Y6_N2; Fanout = 3; COMB Node = 'lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3]'
        Info: 6: + IC(0.324 ns) + CELL(0.154 ns) = 5.850 ns; Loc. = LCCOMB_X29_Y6_N30; Fanout = 1; COMB Node = 'inst13'
        Info: 7: + IC(1.707 ns) + CELL(0.000 ns) = 7.557 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'inst13~clkctrl'
        Info: 8: + IC(0.918 ns) + CELL(0.053 ns) = 8.528 ns; Loc. = LCCOMB_X31_Y6_N22; Fanout = 1; REG Node = 'lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[3]'
        Info: Total cell delay = 2.558 ns ( 30.00 % )
        Info: Total interconnect delay = 5.970 ns ( 70.00 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 4.301 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y6_N22; Fanout = 1; REG Node = 'lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[3]'
        Info: 2: + IC(2.177 ns) + CELL(2.124 ns) = 4.301 ns; Loc. = PIN_T18; Fanout = 0; PIN Node = 'op2[3]'
        Info: Total cell delay = 2.124 ns ( 49.38 % )
        Info: Total interconnect delay = 2.177 ns ( 50.62 % )
Info: th for register "lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]" (data pin = "clk", clock pin = "clk") is -2.886 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.914 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clk'
        Info: 2: + IC(1.442 ns) + CELL(0.618 ns) = 2.914 ns; Loc. = LCFF_X25_Y7_N23; Fanout = 17; REG Node = 'lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]'
        Info: Total cell delay = 1.472 ns ( 50.51 % )
        Info: Total interconnect delay = 1.442 ns ( 49.49 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.949 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clk'
        Info: 2: + IC(4.349 ns) + CELL(0.746 ns) = 5.949 ns; Loc. = LCFF_X25_Y7_N23; Fanout = 17; REG Node = 'lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]'
        Info: Total cell delay = 1.600 ns ( 26.90 % )
        Info: Total interconnect delay = 4.349 ns ( 73.10 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 198 megabytes
    Info: Processing ended: Wed May 16 01:39:07 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


