
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.102562                       # Number of seconds simulated
sim_ticks                                102562326774                       # Number of ticks simulated
final_tick                               628749311538                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 158547                       # Simulator instruction rate (inst/s)
host_op_rate                                   199968                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1859490                       # Simulator tick rate (ticks/s)
host_mem_usage                               67376684                       # Number of bytes of host memory used
host_seconds                                 55156.16                       # Real time elapsed on the host
sim_insts                                  8744832908                       # Number of instructions simulated
sim_ops                                   11029489901                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       779008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       779136                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      3384448                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1047296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1790720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      3375488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      2829184                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1048448                       # Number of bytes read from this memory
system.physmem.bytes_read::total             15072896                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39168                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4052992                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4052992                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6086                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         6087                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        26441                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         8182                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        13990                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        26371                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        22103                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         8191                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                117757                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           31664                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                31664                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        46177                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      7595460                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46177                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      7596708                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        47425                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     32998939                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        53665                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10211313                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        41185                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     17459822                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        44929                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     32911578                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        47425                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     27585022                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        54913                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     10222545                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               146963281                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        46177                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46177                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        47425                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        53665                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        41185                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        44929                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        47425                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        54913                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             381895                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          39517356                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               39517356                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          39517356                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        46177                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      7595460                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46177                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      7596708                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        47425                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     32998939                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        53665                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10211313                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        41185                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     17459822                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        44929                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     32911578                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        47425                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     27585022                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        54913                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     10222545                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              186480637                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus0.numCycles               245952823                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22051364                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18359618                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2001342                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8486781                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8080948                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2373195                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92966                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    191869759                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120952590                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22051364                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10454143                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25216411                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5566232                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       9481350                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines         11911043                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1912687                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    230114280                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.645948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.017506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       204897869     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1546904      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1954469      0.85%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3093582      1.34%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1306440      0.57%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1682029      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1951080      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          892355      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12789552      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    230114280                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089657                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.491772                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190741198                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     10718715                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25096363                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        11796                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3546206                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3356718                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          542                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147839444                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2578                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3546206                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190934767                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         617113                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      9561853                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24914712                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       539625                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     146928422                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          134                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         77462                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       376550                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    205211975                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    683299763                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    683299763                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171886503                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        33325441                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35694                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18646                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1899290                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13748689                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7197870                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        80786                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1635658                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143451577                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35828                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137700802                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       126747                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     17280218                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     35069462                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1437                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    230114280                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.598402                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.320208                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    171757037     74.64%     74.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     26623421     11.57%     86.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10880712      4.73%     90.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6098753      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8263088      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2539533      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2498420      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1347367      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       105949      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    230114280                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         939487     78.94%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        127836     10.74%     89.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       122781     10.32%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116006438     84.25%     84.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1882909      1.37%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17047      0.01%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12618590      9.16%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7175818      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137700802                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.559867                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1190104                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008643                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    506832734                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160768280                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134117316                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138890906                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       101914                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2576755                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          662                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        98534                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3546206                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         469536                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        59430                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143487409                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       111745                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13748689                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7197870                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18647                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         51936                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           56                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          662                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1184682                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1124627                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2309309                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135301313                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12414705                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2399488                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19589927                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19138057                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7175222                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.550111                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134117748                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134117316                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80369044                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        215864050                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.545297                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372313                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123223305                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20264649                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34391                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2018471                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    226568074                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.543869                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.363884                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    174415120     76.98%     76.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     26430102     11.67%     88.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9592968      4.23%     92.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4783511      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4376037      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1836871      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1816723      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       866043      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2450699      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    226568074                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123223305                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18271267                       # Number of memory references committed
system.switch_cpus0.commit.loads             11171934                       # Number of loads committed
system.switch_cpus0.commit.membars              17156                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17860911                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110941122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2544540                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2450699                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           367604627                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290522152                       # The number of ROB writes
system.switch_cpus0.timesIdled                2905436                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               15838543                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123223305                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.459528                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.459528                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.406582                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.406582                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608811181                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      187415415                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      136747067                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34362                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus1.numCycles               245952823                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22036970                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18348304                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1998901                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8481404                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8076025                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2371101                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93096                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    191741295                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             120878225                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22036970                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10447126                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25201793                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5559619                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       9645679                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines         11902460                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1910218                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    230131344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.645488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.016850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       204929551     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1545618      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1954703      0.85%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3094435      1.34%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1304297      0.57%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1681226      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1948512      0.85%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          889696      0.39%     94.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12783306      5.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    230131344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089598                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.491469                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       190610299                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     10885819                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25081384                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        11821                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3542019                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3353766                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          546                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     147743863                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2601                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3542019                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       190804613                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         616489                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      9728459                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24899014                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       540746                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     146828415                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          142                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77445                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       377662                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    205071374                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    682833921                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    682833921                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    171772445                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33298912                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35710                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18674                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1902824                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13737819                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7193145                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        81491                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1631359                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         143349373                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35841                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        137599637                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       127630                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17266159                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     35049826                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1474                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    230131344                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.597918                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.319780                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    171819258     74.66%     74.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26598215     11.56%     86.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10875931      4.73%     90.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6094927      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8257017      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2537322      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2496531      1.08%     99.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1346229      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       105914      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    230131344                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         939721     78.96%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        127620     10.72%     89.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       122759     10.32%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    115921552     84.25%     84.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1882023      1.37%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17035      0.01%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12608184      9.16%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7170843      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     137599637                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.559455                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1190100                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008649                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    506648347                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    160652035                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    134021620                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     138789737                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       102278                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2573295                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          664                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        98526                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3542019                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         469145                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        59594                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    143385219                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       112213                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13737819                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7193145                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18675                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         52155                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           56                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          664                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1183432                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1123153                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2306585                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    135203189                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12405139                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2396447                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19575291                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19123192                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7170152                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.549712                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             134022077                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            134021620                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80312872                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        215703578                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.544908                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.372330                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99933632                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123141546                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20244309                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34367                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2016039                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    226589325                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.543457                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.363458                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    174471896     77.00%     77.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     26411276     11.66%     88.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9586638      4.23%     92.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4780965      2.11%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4372258      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1836429      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1815509      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       864964      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2449390      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    226589325                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99933632                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123141546                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18259143                       # Number of memory references committed
system.switch_cpus1.commit.loads             11164524                       # Number of loads committed
system.switch_cpus1.commit.membars              17144                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17849058                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        110867494                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2542845                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2449390                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           367525088                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          290313764                       # The number of ROB writes
system.switch_cpus1.timesIdled                2902984                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               15821479                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99933632                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123141546                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99933632                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.461162                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.461162                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.406312                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.406312                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       608379151                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      187280795                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      136662247                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34338                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  24                       # Number of system calls
system.switch_cpus2.numCycles               245952823                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        18288749                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16502573                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       956596                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      6900409                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         6541279                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1011670                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        42578                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    193971711                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             115015431                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           18288749                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      7552949                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             22746154                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        3005628                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles      12602119                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11128869                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       961117                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    231345119                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.583232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.901215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       208598965     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          812398      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1657756      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          701720      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3782864      1.64%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3366130      1.46%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          653389      0.28%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1362886      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10409011      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    231345119                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.074359                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.467632                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       192663448                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     13922258                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         22662494                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        72277                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       2024637                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1605525                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          498                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     134864236                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2761                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       2024637                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       192874453                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       12227366                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1005724                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         22541493                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       671441                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     134792529                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          204                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        305665                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       235075                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         7255                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    158232227                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    634882532                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    634882532                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    140458553                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        17773662                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        15640                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         7891                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1629124                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     31812072                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     16095456                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       147473                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       782159                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         134532841                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        15688                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        129373750                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        71366                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     10318158                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     24734550                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           72                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    231345119                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.559224                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.354543                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    185201823     80.05%     80.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     13914489      6.01%     86.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11359123      4.91%     90.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      4915538      2.12%     93.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6189418      2.68%     95.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      5952062      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3378922      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       267065      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       166679      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    231345119                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         327419     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       2527446     86.31%     97.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        73384      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     81148518     62.72%     62.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1130127      0.87%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         7748      0.01%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     31028750     23.98%     87.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     16058607     12.41%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     129373750                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.526010                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            2928249                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.022634                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    493092234                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    144870018                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    128274535                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     132301999                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       232581                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      1217079                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          501                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         3340                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        98449                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads        11418                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       2024637                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles       11797748                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       194194                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    134548614                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         1354                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     31812072                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     16095456                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         7892                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        129051                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           89                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         3340                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       558728                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       563748                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1122476                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    128471785                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     30925159                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       901965                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   85                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            46982248                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        16835222                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          16057089                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.522343                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             128278097                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            128274535                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         69278355                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        136572123                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.521541                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.507266                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    104254227                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    122515934                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     12047148                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        15616                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       977606                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    229320482                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.534256                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.356485                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    184837005     80.60%     80.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     16274549      7.10%     87.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7621242      3.32%     91.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      7521182      3.28%     94.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2056267      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      8696623      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       652533      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       476674      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1184407      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    229320482                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    104254227                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     122515934                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              46591993                       # Number of memory references committed
system.switch_cpus2.commit.loads             30594986                       # Number of loads committed
system.switch_cpus2.commit.membars               7796                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16178916                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108946105                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1186710                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1184407                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           362698845                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          271151028                       # The number of ROB writes
system.switch_cpus2.timesIdled                4217989                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               14607704                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          104254227                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            122515934                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    104254227                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.359164                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.359164                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.423879                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.423879                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       635154362                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      148949590                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      160620033                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         15592                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus3.numCycles               245952217                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        19969015                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     16338643                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1949822                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8158940                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7849315                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2063217                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        88579                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    192307911                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             111710107                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           19969015                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9912532                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             23304103                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5329363                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5215425                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles          281                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines         11764290                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1951271                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    224181919                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.611850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.953640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       200877816     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1081824      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1720267      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2336974      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2403681      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2034001      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1136417      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1698262      0.76%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        10892677      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    224181919                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081191                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.454194                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       190330436                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7210057                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         23261014                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        26591                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3353820                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3287572                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          367                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     137060161                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1931                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3353820                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       190848879                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1409407                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4591647                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         22775235                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1202928                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     137014226                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          176                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        176994                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       517111                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    191203323                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    637405544                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    637405544                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    165770511                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        25432692                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        33952                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17656                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          3577057                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     12811956                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      6951830                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        82295                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1672460                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         136859936                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34069                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        129974332                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        17787                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     15121445                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     36206430                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         1208                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    224181919                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.579772                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.271000                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    169172295     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22634833     10.10%     85.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11453891      5.11%     90.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8638802      3.85%     94.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6788165      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2742857      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1730495      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       899252      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       121329      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    224181919                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          24492     11.34%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         79092     36.62%     47.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       112402     52.04%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    109313755     84.10%     84.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1942073      1.49%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16293      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     11772047      9.06%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6930164      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     129974332                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.528454                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             215986                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    484364356                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    152015969                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    128026540                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     130190318                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       263460                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2042860                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           85                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          521                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       100797                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3353820                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1118358                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       117916                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    136894142                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         7904                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     12811956                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      6951830                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17659                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         99618                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          521                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1134782                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1096494                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2231276                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    128180918                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11076673                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1793414                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  137                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18006571                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18213906                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           6929898                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.521162                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             128026731                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            128026540                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         73488428                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        198019534                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.520534                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371117                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     96633206                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    118906212                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     17987860                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32861                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1974457                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    220828099                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.538456                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.386725                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    172034327     77.90%     77.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24190541     10.95%     88.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9131995      4.14%     92.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4356254      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3677723      1.67%     96.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2107885      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1834920      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       832550      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2661904      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    220828099                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     96633206                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     118906212                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17620110                       # Number of memory references committed
system.switch_cpus3.commit.loads             10769087                       # Number of loads committed
system.switch_cpus3.commit.membars              16394                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17146348                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        107133212                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2448556                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2661904                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           355059604                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          277142122                       # The number of ROB writes
system.switch_cpus3.timesIdled                2913930                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               21770298                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           96633206                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            118906212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     96633206                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.545214                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.545214                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.392894                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.392894                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       576906351                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      178339279                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      127073550                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32832                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  24                       # Number of system calls
system.switch_cpus4.numCycles               245952823                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        18075707                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     16134234                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1435216                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups     12000303                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits        11787890                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1083256                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        43200                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    190863520                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             102655676                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           18075707                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     12871146                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             22878855                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        4714610                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       4510454                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         11545818                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1408819                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    221524134                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.519181                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.759539                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       198645279     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         3488614      1.57%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1757201      0.79%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         3447251      1.56%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1104736      0.50%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         3191454      1.44%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          503497      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          819749      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         8566353      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    221524134                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.073493                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.417380                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       188990050                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      6427819                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         22833541                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        18336                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3254384                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      1713018                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        16922                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     114828732                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        32157                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3254384                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       189203691                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        4053591                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      1707272                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         22627644                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       677548                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     114667470                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          152                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         89760                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       519864                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    150266037                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    519658704                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    519658704                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    121887384                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        28378653                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        15383                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         7782                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1549162                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     20666561                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      3361954                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        21162                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       768761                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         114070501                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        15438                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        106818659                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        69113                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     20562500                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     42110919                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          109                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    221524134                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.482199                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.095144                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    174703307     78.86%     78.86% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     14711181      6.64%     85.51% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     15699269      7.09%     92.59% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      9100265      4.11%     96.70% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      4682027      2.11%     98.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      1175884      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1392356      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        32279      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        27566      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    221524134                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         178885     57.35%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         72704     23.31%     80.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        60310     19.34%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     83767394     78.42%     78.42% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       836663      0.78%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         7599      0.01%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     18873463     17.67%     96.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      3333540      3.12%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     106818659                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.434305                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             311899                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002920                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    435542464                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    134648720                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    104116230                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     107130558                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        85575                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      4187813                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           99                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          293                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        83689                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3254384                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        3264686                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        82960                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    114086021                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         5569                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     20666561                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      3361954                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         7781                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         38364                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents         1760                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          293                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       967584                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       554892                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      1522476                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    105467238                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     18605575                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1351421                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   82                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            21938931                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        16034490                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           3333356                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.428811                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             104139672                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            104116230                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         62996585                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        137227202                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.423318                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.459068                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     82951694                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     93382965                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     20707164                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        15329                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1426162                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    218269750                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.427833                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.297803                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    183509031     84.07%     84.07% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     13652863      6.26%     90.33% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      8776278      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      2761192      1.27%     95.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4584408      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       893392      0.41%     98.12% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       566341      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       518628      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      3007617      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    218269750                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     82951694                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      93382965                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              19757013                       # Number of memory references committed
system.switch_cpus4.commit.loads             16478748                       # Number of loads committed
system.switch_cpus4.commit.membars               7648                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          14329198                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         81605884                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      1166988                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      3007617                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           329351950                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          231437177                       # The number of ROB writes
system.switch_cpus4.timesIdled                4251856                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               24428689                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           82951694                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             93382965                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     82951694                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.965013                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.965013                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.337267                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.337267                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       490239619                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      135648468                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      121965538                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         15314                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  24                       # Number of system calls
system.switch_cpus5.numCycles               245952823                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        18266912                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     16483015                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       960751                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      7355620                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         6546643                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1011184                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        42597                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    193951096                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             114866510                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           18266912                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      7557827                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             22724933                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        3003970                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles      12457473                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         11131528                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       965641                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    231152543                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.582992                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.900576                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       208427610     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          812128      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1655684      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          702527      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         3780637      1.64%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         3367681      1.46%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          661200      0.29%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1359823      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        10385253      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    231152543                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.074270                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.467027                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       192637984                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles     13782369                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         22641653                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        71983                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       2018549                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1602954                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          493                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     134697378                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2725                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       2018549                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       192848790                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles       12081570                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1007809                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         22520113                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       675707                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     134626000                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          435                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        305794                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       235168                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents        11400                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    158047854                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    634102662                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    634102662                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    140322379                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        17725452                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        15625                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         7884                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1632534                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     31789927                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores     16082350                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       148080                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       779041                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         134368785                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        15673                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        129273185                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        71528                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     10239001                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     24411825                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           73                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    231152543                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.559255                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.354375                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    185020163     80.04%     80.04% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     13929362      6.03%     86.07% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     11363170      4.92%     90.98% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      4907520      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      6176284      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      5945634      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      3377490      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       266683      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       166237      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    231152543                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         326701     11.16%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead       2526310     86.33%     97.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        73276      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     81087007     62.73%     62.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1127327      0.87%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         7740      0.01%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     31006298     23.99%     87.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite     16044813     12.41%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     129273185                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.525602                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            2926287                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022636                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    492696722                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    144626802                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    128173527                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     132199472                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       233480                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      1222459                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          522                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         3351                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        99808                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads        11410                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       2018549                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles       11647166                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       193404                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    134384549                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1371                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     31789927                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts     16082350                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         7885                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        128172                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           91                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         3351                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       564945                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       561207                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1126152                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    128369897                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     30901674                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       903282                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   91                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            46944713                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        16822315                       # Number of branches executed
system.switch_cpus5.iew.exec_stores          16043039                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.521929                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             128176961                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            128173527                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         69226421                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        136455623                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.521131                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.507318                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    104155212                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    122399277                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     11999345                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        15600                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       982036                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    229133994                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.534182                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.356300                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    184688162     80.60%     80.60% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     16261909      7.10%     87.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      7617574      3.32%     91.02% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      7511516      3.28%     94.30% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      2055518      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      8689208      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       652604      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       476088      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      1181415      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    229133994                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    104155212                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     122399277                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              46549995                       # Number of memory references committed
system.switch_cpus5.commit.loads             30567458                       # Number of loads committed
system.switch_cpus5.commit.membars               7788                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          16163362                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        108842303                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1185484                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      1181415                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           362350889                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          270816031                       # The number of ROB writes
system.switch_cpus5.timesIdled                4222562                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               14800280                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          104155212                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            122399277                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    104155212                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.361407                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.361407                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.423476                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.423476                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       634671425                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      148840180                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      160435562                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         15576                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  47                       # Number of system calls
system.switch_cpus6.numCycles               245952817                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        18994347                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     15533779                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1858724                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8052229                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7519170                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1955239                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        82519                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    184500155                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             107717556                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           18994347                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      9474409                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             22591505                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5375593                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       5078844                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines         11345029                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1871704                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    215646825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.610446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.958812                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       193055320     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1226364      0.57%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1940447      0.90%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3073149      1.43%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1285361      0.60%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1441985      0.67%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         1518573      0.70%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          993767      0.46%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11111859      5.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    215646825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.077228                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.437960                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       182816315                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      6776447                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         22521629                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        56592                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3475840                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3114332                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          456                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     131559110                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2943                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3475840                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       183083731                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        1763969                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      4231498                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         22313973                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       777812                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     131480098                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents        22265                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        225773                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       288245                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents        38646                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    182524327                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    611634869                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    611634869                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    156032944                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        26491383                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        33549                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        18462                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2344695                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     12540446                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      6736468                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       204267                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1530591                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         131303019                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        33651                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        124366531                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       155102                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     16447617                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     36601235                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         3225                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    215646825                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.576714                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.268775                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    163175601     75.67%     75.67% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     21078551      9.77%     85.44% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     11520551      5.34%     90.78% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      7846324      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7328753      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2116862      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1636115      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       560650      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       383418      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    215646825                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          28902     12.55%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         88623     38.49%     51.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       112719     48.96%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    104187169     83.77%     83.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1962798      1.58%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        15086      0.01%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     11498792      9.25%     94.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      6702686      5.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     124366531                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.505652                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             230244                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001851                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    464765233                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    147785640                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    122381413                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     124596775                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       374218                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2242290                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          367                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1376                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       189869                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         7762                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3475840                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1130498                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       113210                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    131336801                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        51470                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     12540446                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      6736468                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        18453                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         84019                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           27                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1376                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1088959                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1056251                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2145210                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    122608363                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     10816350                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1758168                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  131                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            17517340                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        17260866                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           6700990                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.498504                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             122382290                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            122381413                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         71552422                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        186914022                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.497581                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382809                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     91652970                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    112343033                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     18994056                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        30426                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1897917                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    212170985                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.529493                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.382549                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    166563743     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     22084250     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      8599858      4.05%     92.97% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      4634648      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      3471757      1.64%     96.79% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      1937381      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1192311      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1068972      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2618065      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    212170985                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     91652970                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     112343033                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              16844755                       # Number of memory references committed
system.switch_cpus6.commit.loads             10298156                       # Number of loads committed
system.switch_cpus6.commit.membars              15180                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          16126306                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        101229499                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2282222                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2618065                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           340889398                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          266150224                       # The number of ROB writes
system.switch_cpus6.timesIdled                2980072                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               30305992                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           91652970                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            112343033                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     91652970                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.683523                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.683523                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.372645                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.372645                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       552922685                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      169642826                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      122704674                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         30398                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus7.numCycles               245952823                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        19974734                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     16343318                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1950913                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8172073                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         7854016                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2064037                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        88764                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    192384205                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             111746667                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           19974734                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      9918053                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             23314569                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5330575                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       5207390                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.MiscStallCycles          262                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus7.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus7.fetch.CacheLines         11769684                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1952532                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    224260723                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.611854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.953607                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       200946154     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1082092      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1722561      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2340373      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2404272      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         2033683      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1136409      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1698895      0.76%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        10896284      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    224260723                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081214                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.454342                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       190404976                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      7203710                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         23271840                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        26280                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3353916                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3288504                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          369                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     137109516                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1962                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3353916                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       190923518                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1406670                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      4588299                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         22785734                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles      1202583                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     137063540                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          178                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        176522                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       517222                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    191269247                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    637638858                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    637638858                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    165839762                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        25429450                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        33955                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        17650                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          3574366                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     12818276                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      6954815                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        81741                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1686042                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         136909194                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        34078                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        130022435                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        17909                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     15125253                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     36218826                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1202                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    224260723                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.579782                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.270925                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    169220529     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     22656774     10.10%     85.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11459529      5.11%     90.67% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      8638135      3.85%     94.52% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      6789081      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2745340      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1730965      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       899576      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       120794      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    224260723                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          24634     11.40%     11.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         79197     36.66%     48.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       112215     51.94%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    109354238     84.10%     84.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1942850      1.49%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        16300      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     11776271      9.06%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      6932776      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     130022435                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.528648                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             216046                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    484539546                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    152069054                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    128075103                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     130238481                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       263988                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2044733                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          113                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          531                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       100947                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3353916                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1116335                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       118083                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    136943408                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         7417                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     12818276                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      6954815                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        17655                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         99614                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          531                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1136280                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1095789                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2232069                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    128229789                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     11080682                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1792644                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  136                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            18013191                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        18220478                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           6932509                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.521359                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             128075312                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            128075103                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         73514808                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        198094720                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.520730                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371109                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     96673528                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    118955718                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     17987702                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        32876                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1975559                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    220906807                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.538488                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.386622                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    172083945     77.90%     77.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     24209059     10.96%     88.86% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9135555      4.14%     92.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4358472      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3684757      1.67%     96.63% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2107672      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1831537      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       832957      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2662853      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    220906807                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     96673528                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     118955718                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              17627407                       # Number of memory references committed
system.switch_cpus7.commit.loads             10773539                       # Number of loads committed
system.switch_cpus7.commit.membars              16402                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          17153447                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        107177813                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2449557                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2662853                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           355186711                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          277240834                       # The number of ROB writes
system.switch_cpus7.timesIdled                2915455                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               21692100                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           96673528                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            118955718                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     96673528                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.544159                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.544159                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.393057                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.393057                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       577123838                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      178405687                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      127115414                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         32846                       # number of misc regfile writes
system.l20.replacements                          6123                       # number of replacements
system.l20.tagsinuse                      4095.177032                       # Cycle average of tags in use
system.l20.total_refs                          287138                       # Total number of references to valid blocks.
system.l20.sampled_refs                         10215                       # Sample count of references to valid blocks.
system.l20.avg_refs                         28.109447                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          121.102470                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    18.465068                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2210.749303                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1744.860191                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.029566                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.004508                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.539734                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.425991                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999799                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        29036                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  29038                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9224                       # number of Writeback hits
system.l20.Writeback_hits::total                 9224                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          206                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  206                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        29242                       # number of demand (read+write) hits
system.l20.demand_hits::total                   29244                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        29242                       # number of overall hits
system.l20.overall_hits::total                  29244                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         6086                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 6123                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         6086                       # number of demand (read+write) misses
system.l20.demand_misses::total                  6123                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         6086                       # number of overall misses
system.l20.overall_misses::total                 6123                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     50674106                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2772627187                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2823301293                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     50674106                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2772627187                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2823301293                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     50674106                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2772627187                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2823301293                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           39                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        35122                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              35161                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9224                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9224                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          206                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              206                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           39                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        35328                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               35367                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           39                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        35328                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              35367                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.173282                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.174142                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.172271                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.173127                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.172271                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.173127                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 455574.628163                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 461097.712396                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 455574.628163                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 461097.712396                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 455574.628163                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 461097.712396                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3584                       # number of writebacks
system.l20.writebacks::total                     3584                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         6086                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            6123                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         6086                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             6123                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         6086                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            6123                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2335439332                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2383456591                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2335439332                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2383456591                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2335439332                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2383456591                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.173282                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.174142                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.172271                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.173127                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.172271                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.173127                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 383739.620769                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 389262.876204                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 383739.620769                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 389262.876204                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 383739.620769                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 389262.876204                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          6124                       # number of replacements
system.l21.tagsinuse                      4095.202134                       # Cycle average of tags in use
system.l21.total_refs                          287200                       # Total number of references to valid blocks.
system.l21.sampled_refs                         10216                       # Sample count of references to valid blocks.
system.l21.avg_refs                         28.112764                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          121.120665                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    18.021019                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2211.231916                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1744.828534                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.029570                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.004400                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.539852                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.425984                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999805                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        29080                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  29082                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9242                       # number of Writeback hits
system.l21.Writeback_hits::total                 9242                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          203                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  203                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        29283                       # number of demand (read+write) hits
system.l21.demand_hits::total                   29285                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        29283                       # number of overall hits
system.l21.overall_hits::total                  29285                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           37                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         6087                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 6124                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           37                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         6087                       # number of demand (read+write) misses
system.l21.demand_misses::total                  6124                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           37                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         6087                       # number of overall misses
system.l21.overall_misses::total                 6124                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     49372263                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2850323328                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2899695591                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     49372263                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2850323328                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2899695591                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     49372263                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2850323328                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2899695591                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           39                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        35167                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              35206                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9242                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9242                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          203                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              203                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           39                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        35370                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               35409                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           39                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        35370                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              35409                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.948718                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.173088                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.173948                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.948718                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.172095                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.172950                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.948718                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.172095                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.172950                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 1334385.486486                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 468264.059142                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 473496.993958                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 1334385.486486                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 468264.059142                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 473496.993958                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 1334385.486486                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 468264.059142                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 473496.993958                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3584                       # number of writebacks
system.l21.writebacks::total                     3584                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         6087                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            6124                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         6087                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             6124                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         6087                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            6124                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     46705302                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2412642815                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2459348117                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     46705302                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2412642815                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2459348117                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     46705302                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2412642815                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2459348117                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.173088                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.173948                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.948718                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.172095                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.172950                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.948718                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.172095                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.172950                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1262305.459459                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 396359.917036                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 401591.789190                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 1262305.459459                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 396359.917036                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 401591.789190                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 1262305.459459                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 396359.917036                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 401591.789190                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         26479                       # number of replacements
system.l22.tagsinuse                      4095.912837                       # Cycle average of tags in use
system.l22.total_refs                          386114                       # Total number of references to valid blocks.
system.l22.sampled_refs                         30575                       # Sample count of references to valid blocks.
system.l22.avg_refs                         12.628422                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           10.174679                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     4.303459                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3312.631573                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           768.803127                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002484                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001051                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.808748                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.187696                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999979                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        48769                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  48770                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           19963                       # number of Writeback hits
system.l22.Writeback_hits::total                19963                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           72                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   72                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        48841                       # number of demand (read+write) hits
system.l22.demand_hits::total                   48842                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        48841                       # number of overall hits
system.l22.overall_hits::total                  48842                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        26441                       # number of ReadReq misses
system.l22.ReadReq_misses::total                26479                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        26441                       # number of demand (read+write) misses
system.l22.demand_misses::total                 26479                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        26441                       # number of overall misses
system.l22.overall_misses::total                26479                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     33923948                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data  13608488106                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total    13642412054                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     33923948                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data  13608488106                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total     13642412054                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     33923948                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data  13608488106                       # number of overall miss cycles
system.l22.overall_miss_latency::total    13642412054                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           39                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        75210                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              75249                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        19963                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            19963                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           72                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               72                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           39                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        75282                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               75321                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           39                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        75282                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              75321                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.351562                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.351885                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.351226                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.351549                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.351226                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.351549                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 892735.473684                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 514673.730419                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 515216.286642                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 892735.473684                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 514673.730419                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 515216.286642                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 892735.473684                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 514673.730419                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 515216.286642                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4863                       # number of writebacks
system.l22.writebacks::total                     4863                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           38                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        26441                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           26479                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           38                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        26441                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            26479                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           38                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        26441                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           26479                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     31195548                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data  11709545472                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total  11740741020                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     31195548                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data  11709545472                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total  11740741020                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     31195548                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data  11709545472                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total  11740741020                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.351562                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.351885                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.351226                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.351549                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.351226                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.351549                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 820935.473684                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 442855.620892                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 443398.203104                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 820935.473684                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 442855.620892                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 443398.203104                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 820935.473684                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 442855.620892                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 443398.203104                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          8226                       # number of replacements
system.l23.tagsinuse                      4095.353933                       # Cycle average of tags in use
system.l23.total_refs                          301982                       # Total number of references to valid blocks.
system.l23.sampled_refs                         12322                       # Sample count of references to valid blocks.
system.l23.avg_refs                         24.507547                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           78.588814                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    13.956949                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2460.778741                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1542.029430                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.019187                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003407                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.600776                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.376472                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999842                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        31226                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  31228                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            9690                       # number of Writeback hits
system.l23.Writeback_hits::total                 9690                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data          150                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                  150                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        31376                       # number of demand (read+write) hits
system.l23.demand_hits::total                   31378                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        31376                       # number of overall hits
system.l23.overall_hits::total                  31378                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           43                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         8183                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 8226                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           43                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         8183                       # number of demand (read+write) misses
system.l23.demand_misses::total                  8226                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           43                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         8183                       # number of overall misses
system.l23.overall_misses::total                 8226                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     41367281                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   3730444237                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     3771811518                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     41367281                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   3730444237                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      3771811518                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     41367281                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   3730444237                       # number of overall miss cycles
system.l23.overall_miss_latency::total     3771811518                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           45                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        39409                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              39454                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         9690                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             9690                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data          150                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total              150                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           45                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        39559                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               39604                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           45                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        39559                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              39604                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.955556                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.207643                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.208496                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.955556                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.206856                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.207706                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.955556                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.206856                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.207706                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 962029.790698                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 455877.335574                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 458523.160467                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 962029.790698                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 455877.335574                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 458523.160467                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 962029.790698                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 455877.335574                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 458523.160467                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4325                       # number of writebacks
system.l23.writebacks::total                     4325                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         8183                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            8226                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         8183                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             8226                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         8183                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            8226                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     38278188                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   3142489512                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   3180767700                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     38278188                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   3142489512                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   3180767700                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     38278188                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   3142489512                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   3180767700                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.207643                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.208496                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.955556                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.206856                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.207706                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.955556                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.206856                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.207706                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 890190.418605                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 384026.580961                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 386672.465354                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 890190.418605                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 384026.580961                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 386672.465354                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 890190.418605                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 384026.580961                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 386672.465354                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                         14023                       # number of replacements
system.l24.tagsinuse                      4095.805655                       # Cycle average of tags in use
system.l24.total_refs                          219598                       # Total number of references to valid blocks.
system.l24.sampled_refs                         18119                       # Sample count of references to valid blocks.
system.l24.avg_refs                         12.119764                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           52.275306                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst     7.362529                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2925.183246                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1110.984575                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.012763                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.001797                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.714156                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.271236                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999953                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        38089                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  38090                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            6608                       # number of Writeback hits
system.l24.Writeback_hits::total                 6608                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           70                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   70                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        38159                       # number of demand (read+write) hits
system.l24.demand_hits::total                   38160                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        38159                       # number of overall hits
system.l24.overall_hits::total                  38160                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           33                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data        13990                       # number of ReadReq misses
system.l24.ReadReq_misses::total                14023                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           33                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data        13990                       # number of demand (read+write) misses
system.l24.demand_misses::total                 14023                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           33                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data        13990                       # number of overall misses
system.l24.overall_misses::total                14023                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     20828860                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   6262401640                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     6283230500                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     20828860                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   6262401640                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      6283230500                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     20828860                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   6262401640                       # number of overall miss cycles
system.l24.overall_miss_latency::total     6283230500                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           34                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        52079                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              52113                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         6608                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             6608                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           70                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               70                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           34                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        52149                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               52183                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           34                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        52149                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              52183                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.970588                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.268630                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.269088                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.970588                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.268270                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.268727                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.970588                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.268270                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.268727                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 631177.575758                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 447634.141530                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 448066.070028                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 631177.575758                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 447634.141530                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 448066.070028                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 631177.575758                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 447634.141530                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 448066.070028                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                2103                       # number of writebacks
system.l24.writebacks::total                     2103                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           33                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data        13990                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total           14023                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           33                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data        13990                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total            14023                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           33                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data        13990                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total           14023                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     18459460                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   5257373274                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   5275832734                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     18459460                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   5257373274                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   5275832734                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     18459460                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   5257373274                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   5275832734                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.268630                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.269088                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.970588                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.268270                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.268727                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.970588                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.268270                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.268727                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 559377.575758                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 375795.087491                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 376227.107894                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 559377.575758                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 375795.087491                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 376227.107894                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 559377.575758                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 375795.087491                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 376227.107894                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                         26407                       # number of replacements
system.l25.tagsinuse                      4095.911323                       # Cycle average of tags in use
system.l25.total_refs                          386012                       # Total number of references to valid blocks.
system.l25.sampled_refs                         30503                       # Sample count of references to valid blocks.
system.l25.avg_refs                         12.654886                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           10.182140                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst     4.316432                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  3312.612681                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data           768.800069                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.002486                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.001054                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.808743                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.187695                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        48710                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  48711                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks           19920                       # number of Writeback hits
system.l25.Writeback_hits::total                19920                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           73                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   73                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        48783                       # number of demand (read+write) hits
system.l25.demand_hits::total                   48784                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        48783                       # number of overall hits
system.l25.overall_hits::total                  48784                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           36                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data        26371                       # number of ReadReq misses
system.l25.ReadReq_misses::total                26407                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           36                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data        26371                       # number of demand (read+write) misses
system.l25.demand_misses::total                 26407                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           36                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data        26371                       # number of overall misses
system.l25.overall_misses::total                26407                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     34274126                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data  13598049712                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total    13632323838                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     34274126                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data  13598049712                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total     13632323838                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     34274126                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data  13598049712                       # number of overall miss cycles
system.l25.overall_miss_latency::total    13632323838                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           37                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        75081                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              75118                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks        19920                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total            19920                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           73                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               73                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           37                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        75154                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               75191                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           37                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        75154                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              75191                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.351234                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.351540                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.350893                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.351199                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.350893                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.351199                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 952059.055556                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 515644.067802                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 516239.021396                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 952059.055556                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 515644.067802                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 516239.021396                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 952059.055556                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 515644.067802                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 516239.021396                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                4860                       # number of writebacks
system.l25.writebacks::total                     4860                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data        26371                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total           26407                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data        26371                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total            26407                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data        26371                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total           26407                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     31688415                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data  11703978027                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total  11735666442                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     31688415                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data  11703978027                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total  11735666442                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     31688415                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data  11703978027                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total  11735666442                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.351234                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.351540                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.350893                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.351199                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.350893                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.351199                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 880233.750000                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 443820.030602                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 444414.982467                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 880233.750000                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 443820.030602                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 444414.982467                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 880233.750000                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 443820.030602                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 444414.982467                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                         22144                       # number of replacements
system.l26.tagsinuse                      4095.574031                       # Cycle average of tags in use
system.l26.total_refs                          376853                       # Total number of references to valid blocks.
system.l26.sampled_refs                         26240                       # Sample count of references to valid blocks.
system.l26.avg_refs                         14.361776                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           37.275507                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    11.663968                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2592.549962                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1454.084594                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.009100                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.002848                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.632947                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.355001                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999896                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        44489                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  44490                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks           13471                       # number of Writeback hits
system.l26.Writeback_hits::total                13471                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data          123                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                  123                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        44612                       # number of demand (read+write) hits
system.l26.demand_hits::total                   44613                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        44612                       # number of overall hits
system.l26.overall_hits::total                  44613                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           38                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data        22102                       # number of ReadReq misses
system.l26.ReadReq_misses::total                22140                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data            1                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           38                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data        22103                       # number of demand (read+write) misses
system.l26.demand_misses::total                 22141                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           38                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data        22103                       # number of overall misses
system.l26.overall_misses::total                22141                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     26051483                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data  11618024204                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total    11644075687                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data      1075618                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total      1075618                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     26051483                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data  11619099822                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total     11645151305                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     26051483                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data  11619099822                       # number of overall miss cycles
system.l26.overall_miss_latency::total    11645151305                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           39                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        66591                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              66630                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks        13471                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total            13471                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data          124                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total              124                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           39                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        66715                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               66754                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           39                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        66715                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              66754                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.331907                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.332283                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data     0.008065                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total        0.008065                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.331305                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.331680                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.331305                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.331680                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 685565.342105                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 525654.882092                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 525929.344490                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data      1075618                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total      1075618                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 685565.342105                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 525679.763923                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 525954.171221                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 685565.342105                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 525679.763923                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 525954.171221                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                4017                       # number of writebacks
system.l26.writebacks::total                     4017                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data        22102                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total           22140                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data            1                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data        22103                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total            22141                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data        22103                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total           22141                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     23321241                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data  10030030459                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total  10053351700                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data      1003818                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total      1003818                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     23321241                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data  10031034277                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total  10054355518                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     23321241                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data  10031034277                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total  10054355518                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.331907                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.332283                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.008065                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total     0.008065                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.331305                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.331680                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.331305                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.331680                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 613716.868421                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 453806.463623                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 454080.925926                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data      1003818                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total      1003818                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 613716.868421                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 453831.347645                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 454105.754844                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 613716.868421                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 453831.347645                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 454105.754844                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          8236                       # number of replacements
system.l27.tagsinuse                      4095.364601                       # Cycle average of tags in use
system.l27.total_refs                          301995                       # Total number of references to valid blocks.
system.l27.sampled_refs                         12332                       # Sample count of references to valid blocks.
system.l27.avg_refs                         24.488729                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           78.596361                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    14.554986                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2461.833101                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1540.380154                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.019189                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.003553                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.601033                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.376069                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999845                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        31236                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  31238                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            9693                       # number of Writeback hits
system.l27.Writeback_hits::total                 9693                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          149                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  149                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        31385                       # number of demand (read+write) hits
system.l27.demand_hits::total                   31387                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        31385                       # number of overall hits
system.l27.overall_hits::total                  31387                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           44                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         8191                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 8235                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           44                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         8191                       # number of demand (read+write) misses
system.l27.demand_misses::total                  8235                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           44                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         8191                       # number of overall misses
system.l27.overall_misses::total                 8235                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     38034958                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   3681459378                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     3719494336                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     38034958                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   3681459378                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      3719494336                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     38034958                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   3681459378                       # number of overall miss cycles
system.l27.overall_miss_latency::total     3719494336                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           46                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        39427                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              39473                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         9693                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             9693                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          149                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              149                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           46                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        39576                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               39622                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           46                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        39576                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              39622                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.956522                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.207751                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.208624                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.956522                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.206969                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.207839                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.956522                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.206969                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.207839                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 864430.863636                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 449451.761445                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 451669.014693                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 864430.863636                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 449451.761445                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 451669.014693                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 864430.863636                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 449451.761445                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 451669.014693                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                4328                       # number of writebacks
system.l27.writebacks::total                     4328                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           44                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         8191                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            8235                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           44                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         8191                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             8235                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           44                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         8191                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            8235                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     34874393                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   3093193490                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   3128067883                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     34874393                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   3093193490                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   3128067883                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     34874393                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   3093193490                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   3128067883                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.956522                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.207751                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.208624                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.956522                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.206969                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.207839                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.956522                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.206969                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.207839                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 792599.840909                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 377633.193749                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 379850.380449                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 792599.840909                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 377633.193749                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 379850.380449                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 792599.840909                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 377633.193749                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 379850.380449                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               493.581955                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011919084                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2048419.198381                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    38.581955                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.061830                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.790997                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11910984                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11910984                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11910984                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11910984                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11910984                       # number of overall hits
system.cpu0.icache.overall_hits::total       11910984                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           59                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           59                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           59                       # number of overall misses
system.cpu0.icache.overall_misses::total           59                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     80166869                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     80166869                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     80166869                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     80166869                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     80166869                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     80166869                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11911043                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11911043                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11911043                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11911043                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11911043                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11911043                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1358760.491525                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1358760.491525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1358760.491525                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       211139                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs       211139                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           20                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           20                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     51125820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     51125820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     51125820                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 1310918.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 35328                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163370459                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 35584                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4591.121262                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.474675                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.525325                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.912010                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.087990                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9505996                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9505996                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7062516                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7062516                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18371                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18371                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17181                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17181                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16568512                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16568512                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16568512                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16568512                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        90808                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        90808                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2103                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2103                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        92911                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         92911                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        92911                       # number of overall misses
system.cpu0.dcache.overall_misses::total        92911                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12388089076                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12388089076                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    134980651                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    134980651                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12523069727                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12523069727                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12523069727                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12523069727                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9596804                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9596804                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7064619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7064619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18371                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18371                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16661423                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16661423                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16661423                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16661423                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009462                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009462                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000298                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000298                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005576                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005576                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005576                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005576                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 136420.679632                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 136420.679632                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 64184.807893                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 64184.807893                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 134785.652151                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 134785.652151                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 134785.652151                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 134785.652151                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         8576                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets         4288                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9224                       # number of writebacks
system.cpu0.dcache.writebacks::total             9224                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        55686                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        55686                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         1897                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1897                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        57583                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        57583                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        57583                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        57583                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        35122                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        35122                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          206                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          206                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        35328                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        35328                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        35328                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        35328                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4712811313                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4712811313                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     15057481                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     15057481                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4727868794                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4727868794                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4727868794                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4727868794                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003660                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003660                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002120                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002120                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002120                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002120                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 134184.024628                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 134184.024628                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 73094.567961                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 73094.567961                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 133827.807801                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 133827.807801                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 133827.807801                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 133827.807801                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               493.356642                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1011910503                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2048401.827935                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.356642                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          455                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.061469                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.729167                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790636                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11902403                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11902403                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11902403                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11902403                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11902403                       # number of overall hits
system.cpu1.icache.overall_hits::total       11902403                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           57                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           57                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           57                       # number of overall misses
system.cpu1.icache.overall_misses::total           57                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     76437618                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     76437618                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     76437618                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     76437618                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     76437618                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     76437618                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11902460                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11902460                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11902460                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11902460                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11902460                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11902460                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 1341010.842105                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 1341010.842105                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 1341010.842105                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 1341010.842105                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 1341010.842105                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 1341010.842105                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       194183                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs       194183                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           18                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           18                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     49812007                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     49812007                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     49812007                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     49812007                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     49812007                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     49812007                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1277230.948718                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 1277230.948718                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 1277230.948718                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 1277230.948718                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 1277230.948718                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 1277230.948718                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 35370                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               163357724                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 35626                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4585.351260                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.475166                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.524834                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912012                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087988                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9497893                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9497893                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7057867                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7057867                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18400                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18400                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17169                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17169                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16555760                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16555760                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16555760                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16555760                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        90732                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        90732                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2062                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2062                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        92794                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         92794                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        92794                       # number of overall misses
system.cpu1.dcache.overall_misses::total        92794                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  12570061083                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12570061083                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    132486999                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    132486999                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  12702548082                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12702548082                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  12702548082                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12702548082                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9588625                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9588625                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7059929                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7059929                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18400                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18400                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17169                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17169                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16648554                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16648554                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16648554                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16648554                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009462                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009462                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000292                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000292                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005574                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005574                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005574                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005574                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 138540.548902                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 138540.548902                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 64251.696896                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 64251.696896                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 136889.756687                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 136889.756687                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 136889.756687                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 136889.756687                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           33                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           11                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9242                       # number of writebacks
system.cpu1.dcache.writebacks::total             9242                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        55565                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        55565                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         1859                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         1859                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        57424                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        57424                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        57424                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        57424                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        35167                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        35167                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          203                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          203                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        35370                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        35370                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        35370                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        35370                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4793310046                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4793310046                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     14769240                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     14769240                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4808079286                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4808079286                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4808079286                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4808079286                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003668                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003668                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002125                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002125                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002125                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002125                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 136301.363380                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 136301.363380                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 72754.876847                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 72754.876847                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 135936.649307                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 135936.649307                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 135936.649307                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 135936.649307                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               578.982224                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1038844134                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   582                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1784955.556701                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    36.945005                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   542.037220                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.059207                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.868649                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.927856                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11128813                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11128813                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11128813                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11128813                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11128813                       # number of overall hits
system.cpu2.icache.overall_hits::total       11128813                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           56                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           56                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           56                       # number of overall misses
system.cpu2.icache.overall_misses::total           56                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     44719514                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     44719514                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     44719514                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     44719514                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     44719514                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     44719514                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11128869                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11128869                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11128869                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11128869                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11128869                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11128869                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 798562.750000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 798562.750000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 798562.750000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 798562.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 798562.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 798562.750000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           17                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           17                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     34306138                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     34306138                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     34306138                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     34306138                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     34306138                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     34306138                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 879644.564103                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 879644.564103                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 879644.564103                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 879644.564103                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 879644.564103                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 879644.564103                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 75282                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               445911385                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 75538                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5903.139943                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   111.904886                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   144.095114                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.437128                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.562872                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     29179653                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       29179653                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     15980936                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      15980936                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         7810                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         7810                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         7796                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         7796                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     45160589                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        45160589                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     45160589                       # number of overall hits
system.cpu2.dcache.overall_hits::total       45160589                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       271547                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       271547                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          255                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          255                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       271802                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        271802                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       271802                       # number of overall misses
system.cpu2.dcache.overall_misses::total       271802                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  67023424224                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  67023424224                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     25581814                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     25581814                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  67049006038                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  67049006038                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  67049006038                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  67049006038                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     29451200                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     29451200                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     15981191                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     15981191                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         7810                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         7810                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         7796                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         7796                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     45432391                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     45432391                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     45432391                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     45432391                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009220                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009220                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000016                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005983                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005983                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005983                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005983                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 246820.713261                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 246820.713261                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 100320.839216                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 100320.839216                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 246683.269579                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 246683.269579                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 246683.269579                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 246683.269579                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        19963                       # number of writebacks
system.cpu2.dcache.writebacks::total            19963                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       196337                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       196337                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          183                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          183                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       196520                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       196520                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       196520                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       196520                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        75210                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        75210                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           72                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           72                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        75282                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        75282                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        75282                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        75282                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  17168296984                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  17168296984                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      4957575                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      4957575                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  17173254559                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  17173254559                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  17173254559                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  17173254559                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002554                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002554                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001657                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001657                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001657                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001657                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 228271.466348                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 228271.466348                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 68855.208333                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 68855.208333                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 228119.000013                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 228119.000013                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 228119.000013                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 228119.000013                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               518.957587                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1008676700                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1939762.884615                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    43.957587                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.070445                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.831663                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     11764229                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11764229                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     11764229                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11764229                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     11764229                       # number of overall hits
system.cpu3.icache.overall_hits::total       11764229                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           60                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           60                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           60                       # number of overall misses
system.cpu3.icache.overall_misses::total           60                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     47661613                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     47661613                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     47661613                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     47661613                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     47661613                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     47661613                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     11764289                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11764289                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     11764289                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11764289                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     11764289                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11764289                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 794360.216667                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 794360.216667                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 794360.216667                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 794360.216667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 794360.216667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 794360.216667                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs       127200                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs       127200                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           15                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           15                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           45                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           45                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           45                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     41864072                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     41864072                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     41864072                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     41864072                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     41864072                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     41864072                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 930312.711111                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 930312.711111                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 930312.711111                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 930312.711111                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 930312.711111                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 930312.711111                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 39558                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               165577732                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 39814                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4158.781635                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.537386                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.462614                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912255                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087745                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8099591                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8099591                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6818596                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6818596                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17531                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17531                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16416                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16416                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     14918187                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14918187                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     14918187                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14918187                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       126838                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       126838                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          890                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          890                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       127728                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        127728                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       127728                       # number of overall misses
system.cpu3.dcache.overall_misses::total       127728                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  23598541382                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  23598541382                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     74999706                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     74999706                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  23673541088                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  23673541088                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  23673541088                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  23673541088                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8226429                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8226429                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6819486                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6819486                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17531                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17531                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16416                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16416                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15045915                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15045915                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15045915                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15045915                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015418                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015418                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000131                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000131                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008489                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008489                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008489                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008489                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 186052.613428                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 186052.613428                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 84269.332584                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 84269.332584                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 185343.394463                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 185343.394463                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 185343.394463                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 185343.394463                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9690                       # number of writebacks
system.cpu3.dcache.writebacks::total             9690                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        87429                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        87429                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          740                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          740                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        88169                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        88169                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        88169                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        88169                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        39409                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        39409                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          150                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          150                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        39559                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        39559                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        39559                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        39559                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5833358204                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5833358204                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      9682062                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      9682062                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5843040266                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5843040266                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5843040266                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5843040266                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004791                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004791                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002629                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002629                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002629                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002629                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 148020.964856                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 148020.964856                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 64547.080000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64547.080000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 147704.448191                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 147704.448191                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 147704.448191                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 147704.448191                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     1                       # number of replacements
system.cpu4.icache.tagsinuse               558.607762                       # Cycle average of tags in use
system.cpu4.icache.total_refs               928273221                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1654675.973262                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    32.589218                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   526.018544                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.052226                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.842978                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.895205                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     11545776                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       11545776                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     11545776                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        11545776                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     11545776                       # number of overall hits
system.cpu4.icache.overall_hits::total       11545776                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           42                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           42                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           42                       # number of overall misses
system.cpu4.icache.overall_misses::total           42                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     23515351                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     23515351                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     23515351                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     23515351                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     23515351                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     23515351                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     11545818                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     11545818                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     11545818                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     11545818                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     11545818                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     11545818                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 559889.309524                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 559889.309524                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 559889.309524                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 559889.309524                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 559889.309524                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 559889.309524                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            8                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            8                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           34                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           34                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           34                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     21202215                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     21202215                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     21202215                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     21202215                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     21202215                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     21202215                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 623594.558824                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 623594.558824                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 623594.558824                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 623594.558824                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 623594.558824                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 623594.558824                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 52149                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               222949174                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 52405                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               4254.349280                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   202.503832                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    53.496168                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.791031                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.208969                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     16993019                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       16993019                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      3262438                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       3262438                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         7713                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         7713                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         7657                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         7657                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     20255457                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        20255457                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     20255457                       # number of overall hits
system.cpu4.dcache.overall_hits::total       20255457                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       179546                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       179546                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          344                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          344                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       179890                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        179890                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       179890                       # number of overall misses
system.cpu4.dcache.overall_misses::total       179890                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  42163294471                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  42163294471                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     29747385                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     29747385                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  42193041856                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  42193041856                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  42193041856                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  42193041856                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     17172565                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     17172565                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      3262782                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      3262782                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         7713                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         7713                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         7657                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         7657                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     20435347                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     20435347                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     20435347                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     20435347                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010455                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010455                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000105                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000105                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008803                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008803                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008803                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008803                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 234832.825410                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 234832.825410                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 86474.956395                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 86474.956395                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 234549.123664                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 234549.123664                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 234549.123664                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 234549.123664                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         6608                       # number of writebacks
system.cpu4.dcache.writebacks::total             6608                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       127467                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       127467                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          274                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          274                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       127741                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       127741                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       127741                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       127741                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        52079                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        52079                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           70                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           70                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        52149                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        52149                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        52149                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        52149                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   8874060065                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   8874060065                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      4565614                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      4565614                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   8878625679                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   8878625679                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   8878625679                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   8878625679                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003033                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003033                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002552                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002552                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002552                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002552                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 170396.130206                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 170396.130206                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 65223.057143                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 65223.057143                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 170254.955589                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 170254.955589                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 170254.955589                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 170254.955589                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               577.430311                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1038846789                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   580                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1791115.153448                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    35.393224                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   542.037087                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.056720                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.868649                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.925369                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     11131468                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       11131468                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     11131468                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        11131468                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     11131468                       # number of overall hits
system.cpu5.icache.overall_hits::total       11131468                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           60                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           60                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           60                       # number of overall misses
system.cpu5.icache.overall_misses::total           60                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     48038890                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     48038890                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     48038890                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     48038890                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     48038890                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     48038890                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     11131528                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     11131528                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     11131528                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     11131528                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     11131528                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     11131528                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 800648.166667                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 800648.166667                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 800648.166667                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 800648.166667                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 800648.166667                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 800648.166667                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           23                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           23                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           23                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     34677639                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     34677639                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     34677639                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     34677639                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     34677639                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     34677639                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 937233.486486                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 937233.486486                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 937233.486486                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 937233.486486                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 937233.486486                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 937233.486486                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 75154                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               445875458                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 75410                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               5912.683437                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   111.904751                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   144.095249                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.437128                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.562872                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     29158199                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       29158199                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data     15966478                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      15966478                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         7803                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         7803                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         7788                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         7788                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     45124677                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        45124677                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     45124677                       # number of overall hits
system.cpu5.dcache.overall_hits::total       45124677                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       269904                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       269904                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          259                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          259                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       270163                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        270163                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       270163                       # number of overall misses
system.cpu5.dcache.overall_misses::total       270163                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  66794477327                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  66794477327                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     25134434                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     25134434                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  66819611761                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  66819611761                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  66819611761                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  66819611761                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     29428103                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     29428103                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data     15966737                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     15966737                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         7803                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         7803                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         7788                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         7788                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     45394840                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     45394840                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     45394840                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     45394840                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009172                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009172                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000016                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005951                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005951                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005951                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005951                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 247474.944154                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 247474.944154                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 97044.146718                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 97044.146718                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 247330.729082                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 247330.729082                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 247330.729082                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 247330.729082                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        19920                       # number of writebacks
system.cpu5.dcache.writebacks::total            19920                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       194823                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       194823                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          186                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          186                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       195009                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       195009                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       195009                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       195009                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        75081                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        75081                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           73                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           73                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        75154                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        75154                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        75154                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        75154                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data  17151872662                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  17151872662                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      5017043                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      5017043                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data  17156889705                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  17156889705                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data  17156889705                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  17156889705                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002551                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002551                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001656                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001656                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001656                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001656                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 228444.914985                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 228444.914985                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 68726.616438                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 68726.616438                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 228289.774397                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 228289.774397                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 228289.774397                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 228289.774397                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               527.331693                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1014012649                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1916848.107750                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    37.331693                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.059826                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.845083                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     11344968                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       11344968                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     11344968                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        11344968                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     11344968                       # number of overall hits
system.cpu6.icache.overall_hits::total       11344968                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           61                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           61                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           61                       # number of overall misses
system.cpu6.icache.overall_misses::total           61                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     34289367                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     34289367                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     34289367                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     34289367                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     34289367                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     34289367                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     11345029                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     11345029                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     11345029                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     11345029                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     11345029                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     11345029                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 562120.770492                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 562120.770492                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 562120.770492                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 562120.770492                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 562120.770492                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 562120.770492                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           22                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           22                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           22                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     26472672                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     26472672                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     26472672                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     26472672                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     26472672                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     26472672                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 678786.461538                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 678786.461538                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 678786.461538                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 678786.461538                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 678786.461538                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 678786.461538                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 66715                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               179800058                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 66971                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               2684.745009                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   234.073635                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    21.926365                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.914350                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.085650                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      7866053                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        7866053                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      6515140                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6515140                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        18258                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        18258                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        15199                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        15199                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     14381193                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        14381193                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     14381193                       # number of overall hits
system.cpu6.dcache.overall_hits::total       14381193                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       171567                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       171567                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          751                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          751                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       172318                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        172318                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       172318                       # number of overall misses
system.cpu6.dcache.overall_misses::total       172318                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  39728278914                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  39728278914                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     72284208                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     72284208                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  39800563122                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  39800563122                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  39800563122                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  39800563122                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      8037620                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      8037620                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      6515891                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6515891                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        18258                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        18258                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        15199                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        15199                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     14553511                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     14553511                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     14553511                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     14553511                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021345                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021345                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000115                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011840                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011840                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011840                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011840                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 231561.307909                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 231561.307909                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 96250.609854                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 96250.609854                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 230971.593925                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 230971.593925                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 230971.593925                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 230971.593925                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        13471                       # number of writebacks
system.cpu6.dcache.writebacks::total            13471                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       104976                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       104976                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          627                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          627                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       105603                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       105603                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       105603                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       105603                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        66591                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        66591                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          124                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          124                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        66715                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        66715                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        66715                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        66715                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data  14724285779                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total  14724285779                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      9076832                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      9076832                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data  14733362611                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total  14733362611                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data  14733362611                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  14733362611                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.008285                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008285                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.004584                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004584                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.004584                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004584                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 221115.252497                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 221115.252497                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 73200.258065                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 73200.258065                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 220840.329926                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 220840.329926                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 220840.329926                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 220840.329926                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               519.446151                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1008682095                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1936050.086372                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    44.446151                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.071228                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.832446                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     11769624                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       11769624                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     11769624                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        11769624                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     11769624                       # number of overall hits
system.cpu7.icache.overall_hits::total       11769624                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           59                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           59                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           59                       # number of overall misses
system.cpu7.icache.overall_misses::total           59                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     43823850                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     43823850                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     43823850                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     43823850                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     43823850                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     43823850                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     11769683                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     11769683                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     11769683                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     11769683                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     11769683                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     11769683                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 742777.118644                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 742777.118644                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 742777.118644                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 742777.118644                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 742777.118644                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 742777.118644                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs       119348                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs       119348                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           13                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           13                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           46                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           46                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           46                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     38538396                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     38538396                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     38538396                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     38538396                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     38538396                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     38538396                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 837791.217391                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 837791.217391                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 837791.217391                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 837791.217391                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 837791.217391                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 837791.217391                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 39576                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               165583157                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 39832                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4157.038487                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.540646                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.459354                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.912268                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.087732                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      8102171                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        8102171                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      6821437                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       6821437                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        17528                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        17528                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        16423                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        16423                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     14923608                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        14923608                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     14923608                       # number of overall hits
system.cpu7.dcache.overall_hits::total       14923608                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       126681                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       126681                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          882                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          882                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       127563                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        127563                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       127563                       # number of overall misses
system.cpu7.dcache.overall_misses::total       127563                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  23460534841                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  23460534841                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     74419535                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     74419535                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  23534954376                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  23534954376                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  23534954376                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  23534954376                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8228852                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8228852                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      6822319                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      6822319                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        17528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        17528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        16423                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        16423                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     15051171                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     15051171                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     15051171                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     15051171                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015395                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015395                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000129                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000129                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008475                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008475                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008475                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008475                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 185193.792605                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 185193.792605                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 84375.890023                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 84375.890023                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 184496.714376                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 184496.714376                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 184496.714376                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 184496.714376                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         9693                       # number of writebacks
system.cpu7.dcache.writebacks::total             9693                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        87254                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        87254                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          733                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          733                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        87987                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        87987                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        87987                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        87987                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        39427                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        39427                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          149                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          149                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        39576                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        39576                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        39576                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        39576                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   5785204109                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   5785204109                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      9609904                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      9609904                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   5794814013                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   5794814013                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   5794814013                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   5794814013                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004791                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004791                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002629                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002629                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002629                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002629                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 146732.039186                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 146732.039186                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        64496                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        64496                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 146422.428062                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 146422.428062                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 146422.428062                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 146422.428062                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
