{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {
    "pycharm": {
     "name": "#%%\n"
    }
   },
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2023-02-20 14:14:28.088897: I tensorflow/core/platform/cpu_feature_guard.cc:193] This TensorFlow binary is optimized with oneAPI Deep Neural Network Library (oneDNN) to use the following CPU instructions in performance-critical operations:  AVX2 AVX512F FMA\n",
      "To enable them in other operations, rebuild TensorFlow with the appropriate compiler flags.\n",
      "2023-02-20 14:14:28.204485: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcudart.so.11.0'; dlerror: libcudart.so.11.0: cannot open shared object file: No such file or directory; LD_LIBRARY_PATH: \n",
      "2023-02-20 14:14:28.204499: I tensorflow/compiler/xla/stream_executor/cuda/cudart_stub.cc:29] Ignore above cudart dlerror if you do not have a GPU set up on your machine.\n",
      "2023-02-20 14:14:28.770442: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libnvinfer.so.7'; dlerror: libnvinfer.so.7: cannot open shared object file: No such file or directory; LD_LIBRARY_PATH: \n",
      "2023-02-20 14:14:28.770482: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libnvinfer_plugin.so.7'; dlerror: libnvinfer_plugin.so.7: cannot open shared object file: No such file or directory; LD_LIBRARY_PATH: \n",
      "2023-02-20 14:14:28.770487: W tensorflow/compiler/tf2tensorrt/utils/py_utils.cc:38] TF-TRT Warning: Cannot dlopen some TensorRT libraries. If you would like to use Nvidia GPU with TensorRT, please make sure the missing libraries mentioned above are installed properly.\n"
     ]
    }
   ],
   "source": [
    "import tensorflow as tf\n",
    "from tensorflow import keras\n",
    "import pandas as pd\n",
    "import numpy as np\n",
    "from sklearn.model_selection import train_test_split\n",
    "from tensorflow.python.client import device_lib\n",
    "from tensorflow.keras.models import Model\n",
    "\n",
    "# Make numpy values easier to read.\n",
    "np.set_printoptions(precision=3, suppress=True,threshold=np.inf)\n",
    "pd.options.display.max_rows = 999"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {
    "pycharm": {
     "name": "#%%\n"
    }
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "(370515, 36)\n",
      "(123505, 36)\n",
      "(370515, 6, 6)\n",
      "(123505, 6, 6)\n"
     ]
    }
   ],
   "source": [
    "from sklearn.preprocessing import StandardScaler\n",
    "from sklearn.decomposition import PCA\n",
    "\n",
    "df = pd.read_csv(\"kddcup99_csv.csv\")\n",
    "col2encode = [\"protocol_type\",\"service\",\"flag\"]\n",
    "ohe_col = pd.get_dummies(df[col2encode],columns=col2encode)\n",
    "df = df.drop(columns=col2encode)\n",
    "df_ohe = pd.concat([df,ohe_col],axis=1)\n",
    "\n",
    "attack_values = pd.unique(df_ohe[\"label\"].values.ravel())\n",
    "attack_values = attack_values[1:] ## Remove \"normal\" as it is not an attack\n",
    "\n",
    "### Create a dict to remap attack to True and normal to False\n",
    "d_attack = {\"normal\":False}\n",
    "for a in attack_values:\n",
    "    d_attack.update({a:True})\n",
    "\n",
    "label = df_ohe[\"label\"].map(d_attack)\n",
    "df_ohe = df_ohe.drop(columns=\"label\",axis=1)\n",
    "\n",
    "X_train, X_test, y_train, y_test = train_test_split(df_ohe, label, test_size=0.25, random_state=42)\n",
    "\n",
    "scaler = StandardScaler()\n",
    "scaler.fit(X_train)\n",
    "X_sc_train = scaler.transform(X_train)\n",
    "X_sc_test = scaler.transform(X_test)\n",
    "\n",
    "NCOMPONENTS = 36\n",
    "\n",
    "pca = PCA(n_components=NCOMPONENTS)\n",
    "X_pca_train = pca.fit_transform(X_sc_train)\n",
    "X_pca_test = pca.transform(X_sc_test)\n",
    "\n",
    "print(X_pca_train.shape)\n",
    "print(X_pca_test.shape)\n",
    "\n",
    "X_pca_train  = X_pca_train.reshape(370515,6,6)\n",
    "X_pca_test  = X_pca_test.reshape(123505,6,6)\n",
    "\n",
    "print(X_pca_train.shape)\n",
    "print(X_pca_test.shape)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {
    "pycharm": {
     "name": "#%%\n"
    }
   },
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2023-02-20 14:14:37.800850: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcudart.so.11.0'; dlerror: libcudart.so.11.0: cannot open shared object file: No such file or directory; LD_LIBRARY_PATH: \n",
      "2023-02-20 14:14:37.800896: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcublas.so.11'; dlerror: libcublas.so.11: cannot open shared object file: No such file or directory; LD_LIBRARY_PATH: \n",
      "2023-02-20 14:14:37.800922: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcublasLt.so.11'; dlerror: libcublasLt.so.11: cannot open shared object file: No such file or directory; LD_LIBRARY_PATH: \n",
      "2023-02-20 14:14:37.800947: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcufft.so.10'; dlerror: libcufft.so.10: cannot open shared object file: No such file or directory; LD_LIBRARY_PATH: \n",
      "2023-02-20 14:14:37.800975: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcurand.so.10'; dlerror: libcurand.so.10: cannot open shared object file: No such file or directory; LD_LIBRARY_PATH: \n",
      "2023-02-20 14:14:37.800999: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcusolver.so.11'; dlerror: libcusolver.so.11: cannot open shared object file: No such file or directory; LD_LIBRARY_PATH: \n",
      "2023-02-20 14:14:37.801023: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcusparse.so.11'; dlerror: libcusparse.so.11: cannot open shared object file: No such file or directory; LD_LIBRARY_PATH: \n",
      "2023-02-20 14:14:37.801047: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcudnn.so.8'; dlerror: libcudnn.so.8: cannot open shared object file: No such file or directory; LD_LIBRARY_PATH: \n",
      "2023-02-20 14:14:37.801057: W tensorflow/core/common_runtime/gpu/gpu_device.cc:1934] Cannot dlopen some GPU libraries. Please make sure the missing libraries mentioned above are installed properly if you would like to use GPU. Follow the guide at https://www.tensorflow.org/install/gpu for how to download and setup the required libraries for your platform.\n",
      "Skipping registering GPU devices...\n",
      "2023-02-20 14:14:37.801319: I tensorflow/core/platform/cpu_feature_guard.cc:193] This TensorFlow binary is optimized with oneAPI Deep Neural Network Library (oneDNN) to use the following CPU instructions in performance-critical operations:  AVX2 AVX512F FMA\n",
      "To enable them in other operations, rebuild TensorFlow with the appropriate compiler flags.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING:tensorflow:From /home/bertelem/Documents/env_python3/lib/python3.7/site-packages/tensorflow/python/autograph/pyct/static_analysis/liveness.py:83: Analyzer.lamba_check (from tensorflow.python.autograph.pyct.static_analysis.liveness) is deprecated and will be removed after 2023-09-23.\n",
      "Instructions for updating:\n",
      "Lambda fuctions will be no more assumed to be used in the statement where they are used, or at least in the same block. https://github.com/tensorflow/tensorflow/issues/56089\n",
      "Model: \"qkeras\"\n",
      "_________________________________________________________________\n",
      " Layer (type)                Output Shape              Param #   \n",
      "=================================================================\n",
      " input_1 (InputLayer)        [(None, 6, 6, 1)]         0         \n",
      "                                                                 \n",
      " fused_convbn (QConv2DBatchn  (None, 4, 4, 32)         449       \n",
      " orm)                                                            \n",
      "                                                                 \n",
      " conv_act1 (QActivation)     (None, 4, 4, 32)          0         \n",
      "                                                                 \n",
      " pool (MaxPooling2D)         (None, 2, 2, 32)          0         \n",
      "                                                                 \n",
      " flatten (Flatten)           (None, 128)               0         \n",
      "                                                                 \n",
      " bn_dense (BatchNormalizatio  (None, 128)              512       \n",
      " n)                                                              \n",
      "                                                                 \n",
      " output_dense (Dense)        (None, 1)                 129       \n",
      "                                                                 \n",
      "=================================================================\n",
      "Total params: 1,090\n",
      "Trainable params: 769\n",
      "Non-trainable params: 321\n",
      "_________________________________________________________________\n"
     ]
    }
   ],
   "source": [
    "\n",
    "from keras import Input\n",
    "from keras.regularizers import l1\n",
    "from keras.layers import MaxPooling2D, Flatten, BatchNormalization, Dense\n",
    "from qkeras import QConv2DBatchnorm, QActivation, QDense\n",
    "\n",
    "x = x_in = Input(shape=(6,6,1))\n",
    "\n",
    "x = QConv2DBatchnorm(32, kernel_size=(3,3), strides=(1,1),\n",
    "                     kernel_quantizer=\"quantized_bits(6,0,alpha=1)\",\n",
    "                     bias_quantizer=\"quantized_bits(6,0,alpha=1)\",\n",
    "                     kernel_initializer='lecun_uniform', kernel_regularizer=l1(0.0001), use_bias=True,\n",
    "                     name='fused_convbn')(x)\n",
    "x = QActivation('quantized_relu(6)',name='conv_act1')(x)\n",
    "x = MaxPooling2D(pool_size = (2,2),name='pool')(x)\n",
    "x = Flatten()(x)\n",
    "x = BatchNormalization(name='bn_dense')(x)\n",
    "x_out = Dense(1,\n",
    "           name='output_dense')(x)\n",
    "#x_out = Activation('softmax',name='output_softmax')(x)\n",
    "model = Model(inputs=[x_in], outputs=[x_out], name='qkeras')\n",
    "\n",
    "model.summary()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {
    "pycharm": {
     "name": "#%%\n"
    }
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Epoch 1/10\n",
      "5790/5790 [==============================] - 42s 7ms/step - loss: 0.5786 - accuracy: 0.9606 - val_loss: 0.4297 - val_accuracy: 0.9723\n",
      "Epoch 2/10\n",
      "5790/5790 [==============================] - 41s 7ms/step - loss: 0.2393 - accuracy: 0.9835 - val_loss: 0.1640 - val_accuracy: 0.9894\n",
      "Epoch 3/10\n",
      "5790/5790 [==============================] - 41s 7ms/step - loss: 0.1875 - accuracy: 0.9864 - val_loss: 0.1207 - val_accuracy: 0.9896\n",
      "Epoch 4/10\n",
      "5790/5790 [==============================] - 41s 7ms/step - loss: 0.1306 - accuracy: 0.9904 - val_loss: 0.2123 - val_accuracy: 0.9857\n",
      "Epoch 5/10\n",
      "5790/5790 [==============================] - 41s 7ms/step - loss: 0.1568 - accuracy: 0.9889 - val_loss: 0.1348 - val_accuracy: 0.9913\n",
      "Epoch 6/10\n",
      "5790/5790 [==============================] - 40s 7ms/step - loss: 0.1649 - accuracy: 0.9889 - val_loss: 0.2636 - val_accuracy: 0.9831\n",
      "Epoch 7/10\n",
      "5790/5790 [==============================] - 40s 7ms/step - loss: 0.1199 - accuracy: 0.9916 - val_loss: 0.0872 - val_accuracy: 0.9947\n",
      "Epoch 8/10\n",
      "5790/5790 [==============================] - 40s 7ms/step - loss: 0.0846 - accuracy: 0.9939 - val_loss: 0.0528 - val_accuracy: 0.9963\n",
      "Epoch 9/10\n",
      "5790/5790 [==============================] - 40s 7ms/step - loss: 0.0826 - accuracy: 0.9941 - val_loss: 0.0818 - val_accuracy: 0.9950\n",
      "Epoch 10/10\n",
      "5790/5790 [==============================] - 40s 7ms/step - loss: 0.0813 - accuracy: 0.9944 - val_loss: 0.0518 - val_accuracy: 0.9965\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "<keras.callbacks.History at 0x7f551c07f7b8>"
      ]
     },
     "execution_count": 4,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "model.compile(\n",
    "    optimizer=keras.optimizers.Adam(learning_rate=1e-3),\n",
    "    loss=keras.losses.BinaryCrossentropy(),\n",
    "    metrics =['accuracy']\n",
    ")\n",
    "\n",
    "model.fit(X_pca_train, y_train, batch_size=64, epochs=10,validation_data=(X_pca_test,y_test))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {
    "pycharm": {
     "name": "#%%\n"
    }
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Evaluate on test data\n",
      "3860/3860 [==============================] - 10s 3ms/step - loss: 0.0518 - accuracy: 0.9965\n",
      "test acc: [0.05184793472290039, 0.996453583240509]\n"
     ]
    }
   ],
   "source": [
    "print(\"Evaluate on test data\")\n",
    "results = model.evaluate(X_pca_test, y_test)\n",
    "print(\"test acc:\", results)\n",
    "#model.save(\"model3\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [],
   "source": [
    "from tensorflow_model_optimization.sparsity.keras import strip_pruning\n",
    "from tensorflow_model_optimization.python.core.sparsity.keras import pruning_wrapper\n",
    "from qkeras.utils import _add_supported_quantized_objects\n",
    "\n",
    "co = {}\n",
    "_add_supported_quantized_objects(co)\n",
    "co['PruneLowMagnitude'] = pruning_wrapper.PruneLowMagnitude\n",
    "\n",
    "qmodel  = strip_pruning(model)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Interpreting Model\n",
      "Topology:\n",
      "Layer name: input_1, layer type: Input\n",
      "Layer name: fused_convbn, layer type: QConv2DBatchnorm\n",
      "Layer name: conv_act1, layer type: QActivation\n",
      "Layer name: pool, layer type: MaxPooling2D\n",
      "Layer name: bn_dense, layer type: BatchNormalization\n",
      "Layer name: output_dense, layer type: Dense\n",
      "  -> Activation (linear), layer name: output_dense\n",
      "Interpreting Model\n",
      "Topology:\n",
      "Layer name: input_1, layer type: InputLayer, input shapes: [[None, 6, 6, 1]], output shape: [None, 6, 6, 1]\n",
      "Layer name: fused_convbn, layer type: QConv2DBatchnorm, input shapes: [[None, 6, 6, 1]], output shape: [None, 4, 4, 32]\n",
      "Layer name: conv_act1, layer type: Activation, input shapes: [[None, 4, 4, 32]], output shape: [None, 4, 4, 32]\n",
      "Layer name: pool, layer type: MaxPooling2D, input shapes: [[None, 4, 4, 32]], output shape: [None, 2, 2, 32]\n",
      "Layer name: flatten, layer type: Reshape, input shapes: [[None, 2, 2, 32]], output shape: [None, 128]\n",
      "Layer name: bn_dense, layer type: BatchNormalization, input shapes: [[None, 128]], output shape: [None, 128]\n",
      "Layer name: output_dense, layer type: Dense, input shapes: [[None, 128]], output shape: [None, 1]\n",
      "Creating HLS model\n",
      "Writing HLS project\n",
      "WARNING:tensorflow:Compiled the loaded model, but the compiled metrics have yet to be built. `model.compile_metrics` will be empty until you train or evaluate the model.\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/bertelem/Documents/env_python3/lib/python3.7/site-packages/hls4ml/converters/__init__.py:16: UserWarning: WARNING: Pytorch converter is not enabled!\n",
      "  warnings.warn(\"WARNING: Pytorch converter is not enabled!\")\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Done\n"
     ]
    }
   ],
   "source": [
    "import hls4ml\n",
    "import plotting\n",
    "import os\n",
    "\n",
    "os.environ['PATH'] = '/opt/Xilinx/Vivado/2019.2/bin:' + os.environ['PATH']\n",
    "\n",
    "# Then the QKeras model\n",
    "hls4ml.model.optimizer.OutputRoundingSaturationMode.layers = ['Activation']\n",
    "hls4ml.model.optimizer.OutputRoundingSaturationMode.rounding_mode = 'AP_RND'\n",
    "hls4ml.model.optimizer.OutputRoundingSaturationMode.saturation_mode = 'AP_SAT'\n",
    "\n",
    "hls_config_q = hls4ml.utils.config_from_keras_model(qmodel, granularity='name')\n",
    "hls_config_q['Model']['ReuseFactor'] = 1\n",
    "hls_config_q['Model']['Precision'] = 'ap_fixed<6,0>'\n",
    "  \n",
    "cfg_q = hls4ml.converters.create_config(backend='Vivado')\n",
    "cfg_q['IOType']     = 'io_stream' # Must set this if using CNNs!\n",
    "cfg_q['HLSConfig']  = hls_config_q\n",
    "cfg_q['KerasModel'] = qmodel\n",
    "cfg_q['OutputDir']  = 'quantized_pruned_cnn/'\n",
    "cfg_q['XilinxPart'] = 'xc7z020clg484-1'\n",
    "  \n",
    "hls_model_q = hls4ml.converters.keras_to_hls(cfg_q)\n",
    "hls_model_q.compile()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)\n",
      "  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019\n",
      "  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /opt/Xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'bertelem' on host 'tdell5823.ensieta.ecole' (Linux_x86_64 version 4.19.0-22-amd64) on Mon Feb 20 14:21:39 CET 2023\n",
      "INFO: [HLS 200-10] On os Debian GNU/Linux 10 (buster)\n",
      "INFO: [HLS 200-10] In directory '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn'\n",
      "Sourcing Tcl script 'build_prj.tcl'\n",
      "INFO: [HLS 200-10] Creating and opening project '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj'.\n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project\n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1'.\n",
      "INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set into 60.\n",
      "INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.\n",
      "***** C/RTL SYNTHESIS *****\n",
      "INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... \n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9\n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2\n",
      "WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9\n",
      "WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:79:9\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:60:68\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:60:72\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:76:71\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:76:75\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:80:67\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:80:71\n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:35:2\n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:36:5\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 12 issue(s) in file firmware/myproject.cpp\n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 940.711 ; gain = 526.004 ; free physical = 25462 ; free virtual = 28130\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 940.711 ; gain = 526.004 ; free physical = 25462 ; free virtual = 28131\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'void nnet::dense<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>(hls::stream<FORWARD_REFERENCE>&, hls::stream<FORWARD_REFERENCE>&, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LinearPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:45) in function 'void nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, linear_config9>(hls::stream<FORWARD_REFERENCE>&, hls::stream<FORWARD_REFERENCE>&)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:229) in function 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:220) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:224).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:235).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:57).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:96).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:285).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::linear<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, linear_config3>' (firmware/nnet_utils/nnet_activation_stream.h:47).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:277).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:85).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::linear<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, linear_config3>' (firmware/nnet_utils/nnet_activation_stream.h:47).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:70).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:224).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:235).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:195).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, config7>' (firmware/nnet_utils/nnet_batchnorm_stream.h:63).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, config5>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:195).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:238).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:251).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, config7>' (firmware/nnet_utils/nnet_batchnorm_stream.h:46).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:48).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, config7>' (firmware/nnet_utils/nnet_batchnorm_stream.h:63).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, config7>' (firmware/nnet_utils/nnet_batchnorm_stream.h:63).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:57).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:96).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:22).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:62).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, linear_config9>' (firmware/nnet_utils/nnet_activation_stream.h:47).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>::operator[]' into 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, linear_config9>' (firmware/nnet_utils/nnet_activation_stream.h:47).\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 946.219 ; gain = 531.512 ; free physical = 25359 ; free virtual = 28037\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:53) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:22->firmware/nnet_utils/nnet_pooling_stream.h:195->firmware/nnet_utils/nnet_pooling_stream.h:238->firmware/nnet_utils/nnet_pooling_stream.h:251) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1068.711 ; gain = 654.004 ; free physical = 25306 ; free virtual = 27987\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 192-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) into a 512-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_batchnorm_stream.h:52) into a 768-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:42) into a 192-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:42) into a 16-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 16-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:265) into a 192-bit variable.\n",
      "WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:189) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>'.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:234) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' for pipelining.\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:186) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BatchNormLoop' (firmware/nnet_utils/nnet_batchnorm_stream.h:48) in function 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, config7>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LinearActLoop' (firmware/nnet_utils/nnet_activation_stream.h:38) in function 'nnet::linear<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, linear_config3>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:79) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:15:50).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:188:82).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:188:75).\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:188) because its parent loop or function is pipelined.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_pooling_stream.h:175) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 127.\n",
      "INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:186) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:190) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'BatchNormpack' (firmware/nnet_utils/nnet_batchnorm_stream.h:55) in function 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, config7>' completely with a factor of 32.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-489] Unrolling loop 'LinearPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:45) in function 'nnet::linear<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, linear_config3>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' completely with a factor of 128.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:283) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 128.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 128.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:220) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:227) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:188) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:190) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:191) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:200) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:202) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:229) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:188) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:190) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:200) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 3.\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.1' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer3_out.V.data.V' (firmware/myproject.cpp:62) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:66) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:70) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.data.V' (firmware/myproject.cpp:74) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:58) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.data.V' (firmware/myproject.cpp:78) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.data.V' (firmware/myproject.cpp:26) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'input_1.V.data.V' (firmware/myproject.cpp:25) .\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:172) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.1'  in dimension 1 completely.\n",
      "WARNING: [XFORM 203-104] Completely partitioning array 's7.V'  accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_batchnorm_stream.h:63:148), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.\n",
      "INFO: [XFORM 203-101] Partitioning array 's7.V'  in dimension 1 completely.\n",
      "WARNING: [XFORM 203-104] Completely partitioning array 'b7.V'  accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_batchnorm_stream.h:63:148), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b7.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res.V' (firmware/nnet_utils/nnet_dense_stream.h:38) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b8.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:217) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:217) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer3_out.V.data.V' (firmware/myproject.cpp:62) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:66) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:70) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer7_out.V.data.V' (firmware/myproject.cpp:74) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:58) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer8_out.V.data.V' (firmware/myproject.cpp:78) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.data.V' (firmware/myproject.cpp:26) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'input_1.V.data.V' (firmware/myproject.cpp:25) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:217) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:217) in dimension 2 completely.\n",
      "INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:53) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 8 process function(s): \n",
      "\t 'Block__proc'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>'\n",
      "\t 'nnet::linear<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, linear_config3>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>'\n",
      "\t 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, config7>'\n",
      "\t 'nnet::dense<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>'\n",
      "\t 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, linear_config9>'.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:60:74) to (firmware/nnet_utils/nnet_activation_stream.h:60:68) in function 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>'... converting 97 basic blocks.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:22:5)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_mult.h:20:9)...127 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:45:5)...274 expression(s) balanced.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1100.719 ; gain = 686.012 ; free physical = 25178 ; free virtual = 27862\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:233:80) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:78:80) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>'.\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' to 'shift_line_buffer<array<ap_ufixed,32u>,config5>' (firmware/nnet_utils/nnet_conv_stream.h:214:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' to 'shift_line_buffer<array<ap_fixed,1u>,config2>' (firmware/nnet_utils/nnet_conv_stream.h:214:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>' to 'relu<array,array<ap_ufixed,32u>,relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:60:68)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' to 'reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>>' (firmware/nnet_utils/nnet_common.h:55:43)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' to 'pooling2d_cl<array,array<ap_fixed,32u>,config5>' (firmware/nnet_utils/nnet_pooling_stream.h:22:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, config7>' to 'normalize<array,array<ap_fixed,128u>,config7>' (firmware/nnet_utils/nnet_batchnorm_stream.h:48:148)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::linear<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, linear_config3>' to 'linear<array,array<ap_fixed,32u>,linear_config3>' (firmware/nnet_utils/nnet_activation_stream.h:38:70)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, linear_config9>' to 'linear<array,array<ap_fixed,1u>,linear_config9>' (firmware/nnet_utils/nnet_activation_stream.h:38:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' to 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8>' (firmware/nnet_utils/nnet_mult.h:20:9)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' to 'dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8>' (firmware/nnet_utils/nnet_dense_stream.h:41:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' to 'conv_2d_cl<array,array<ap_fixed,32u>,config2>' (firmware/nnet_utils/nnet_conv_stream.h:45:5)\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1276.715 ; gain = 862.008 ; free physical = 25073 ; free virtual = 27761\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'myproject' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed,1u>,config2>' to 'shift_line_buffer_array_ap_fixed_1u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array,array<ap_fixed,32u>,config2>' to 'conv_2d_cl_array_array_ap_fixed_32u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'linear<array,array<ap_fixed,32u>,linear_config3>' to 'linear_array_array_ap_fixed_32u_linear_config3_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_ufixed,32u>,relu_config4>' to 'relu_array_array_ap_ufixed_32u_relu_config4_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_ufixed,32u>,config5>' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>>' to 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed,32u>,config5>' to 'pooling2d_cl_array_array_ap_fixed_32u_config5_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'normalize<array,array<ap_fixed,128u>,config7>' to 'normalize_array_array_ap_fixed_128u_config7_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8>' to 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8>' to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'linear<array,array<ap_fixed,1u>,linear_config9>' to 'linear_array_array_ap_fixed_1u_linear_config9_s'.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Block_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 44.87 seconds; current allocated memory: 482.116 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 482.160 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_1u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed,1u>,config2>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 482.258 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 482.366 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_array_ap_fixed_32u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (5.06475ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_array_ap_fixed_32u_config2_s' consists of the following:\n",
      "\t'load' operation ('sX_1_loc_1_load', firmware/nnet_utils/nnet_conv_stream.h:308->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) on local variable 'sX_1_loc_1' [837]  (0 ns)\n",
      "\t'add' operation ('add_ln308', firmware/nnet_utils/nnet_conv_stream.h:308->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) [840]  (2.55 ns)\n",
      "\t'select' operation ('select_ln308', firmware/nnet_utils/nnet_conv_stream.h:308->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) [841]  (0.698 ns)\n",
      "\t'store' operation ('sX_1_loc_1_write_ln308', firmware/nnet_utils/nnet_conv_stream.h:308->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) of variable 'select_ln308', firmware/nnet_utils/nnet_conv_stream.h:308->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103 on local variable 'sX_1_loc_1' [843]  (1.81 ns)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 486.078 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 490.614 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'linear_array_array_ap_fixed_32u_linear_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'LinearActLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 491.130 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 492.117 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_ufixed_32u_relu_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 492.589 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 493.885 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_ufixed_32u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_ufixed,32u>,config5>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 494.714 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 495.699 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 495.738 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 495.806 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_32u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_array_ap_fixed_32u_config5_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)\n",
      "   between 'store' operation ('sX_write_ln218', firmware/nnet_utils/nnet_pooling_stream.h:218->firmware/nnet_utils/nnet_pooling_stream.h:238->firmware/nnet_utils/nnet_pooling_stream.h:251) of variable 'select_ln218', firmware/nnet_utils/nnet_pooling_stream.h:218->firmware/nnet_utils/nnet_pooling_stream.h:238->firmware/nnet_utils/nnet_pooling_stream.h:251 on static variable 'sX' and 'load' operation ('sX_load', firmware/nnet_utils/nnet_pooling_stream.h:185->firmware/nnet_utils/nnet_pooling_stream.h:238->firmware/nnet_utils/nnet_pooling_stream.h:251) on static variable 'sX'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'pooling2d_cl_array_array_ap_fixed_32u_config5_s' consists of the following:\n",
      "\t'icmp' operation ('icmp_ln203', firmware/nnet_utils/nnet_pooling_stream.h:203->firmware/nnet_utils/nnet_pooling_stream.h:238->firmware/nnet_utils/nnet_pooling_stream.h:251) [646]  (2.47 ns)\n",
      "\tblocking operation 1.96 ns on control path)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 497.438 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 500.016 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'normalize_array_array_ap_fixed_128u_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'BatchNormLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 502.824 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 508.063 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (4.52ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' consists of the following:\n",
      "\twire read on port 'data_120_V_read' (firmware/nnet_utils/nnet_dense_stream.h:14) [135]  (0 ns)\n",
      "\t'mul' operation ('mul_ln1118_128', firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_dense_stream.h:22) [763]  (4.52 ns)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 511.172 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 515.406 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 516.331 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 519.395 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'linear_array_array_ap_fixed_1u_linear_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'linear<array,array<ap_fixed,1u>,linear_config9>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 519.723 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 519.800 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 521.100 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.39 seconds; current allocated memory: 529.414 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 530.338 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_1u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_buffer_Array_V_0_0' to 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_buffer_Array_V_1182_0' to 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_buffercud' due to the length limit 60\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_1u_config2_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 530.989 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_array_ap_fixed_32u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1183' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mul_5ns_15s_15_2_1': 7 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mul_5s_15s_15_2_1': 7 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mul_6ns_15s_15_2_1': 2 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mul_6s_15s_15_2_1': 5 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_array_ap_fixed_32u_config2_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 537.582 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'linear_array_array_ap_fixed_32u_linear_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_array_array_ap_fixed_32u_linear_config3_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.92 seconds; current allocated memory: 555.590 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_ufixed_32u_relu_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_ufixed_32u_relu_config4_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 559.732 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_ufixed_32u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_0' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_1' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffeOg' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_2' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_bufffYi' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_3' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffg8j' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_4' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffhbi' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_5' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffibs' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_6' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffjbC' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_7' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffkbM' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_8' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_bufflbW' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_9' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffmb6' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_10' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffncg' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_11' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffocq' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_12' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffpcA' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_13' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffqcK' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_14' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffrcU' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_15' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffsc4' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_16' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_bufftde' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_17' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffudo' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_18' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffvdy' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_19' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffwdI' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_20' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffxdS' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_21' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffyd2' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_22' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffzec' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_23' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffAem' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_24' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffBew' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_25' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffCeG' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_26' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffDeQ' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_27' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffEe0' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_28' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffFfa' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_29' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffGfk' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_30' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffHfu' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_31' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffIfE' due to the length limit 60\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_ufixed_32u_config5_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 601.566 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 604.669 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_32u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_35' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_36' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_37' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_38' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_39' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_40' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_41' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_42' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_43' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_44' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_45' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_46' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_47' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_48' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_49' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_50' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_51' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_52' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_53' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_54' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_55' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_56' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_57' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_58' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_59' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_60' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_61' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_62' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_63' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_96' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_97' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_98' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_99' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_100' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_101' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_102' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_103' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_104' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_105' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_106' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_107' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_108' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_109' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_110' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_111' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_112' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_113' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_114' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_115' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_116' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_117' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_118' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_119' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_120' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_121' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_122' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_123' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_124' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_125' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_126' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_127' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_32u_config5_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 629.883 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'normalize_array_array_ap_fixed_128u_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_13ns_20_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_16ns_20_2_1': 31 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mux_1287_16_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mux_42_16_1_1': 62 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_array_array_ap_fixed_128u_config7_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 645.887 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mul_11ns_6s_16_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mul_11s_6s_16_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.39 seconds; current allocated memory: 661.870 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.91 seconds; current allocated memory: 698.504 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'linear_array_array_ap_fixed_1u_linear_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_array_array_ap_fixed_1u_linear_config9_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 702.161 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_0_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_0_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_in_1' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_out_1' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0' to 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO' due to the length limit 60\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 712.471 MB.\n",
      "INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 197.44 MHz\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_5ns_15s_15_2_1_MulnS_0'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_5s_15s_15_2_1_MulnS_1'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_6s_15s_15_2_1_MulnS_2'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_6ns_15s_15_2_1_MulnS_3'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_16ns_20_2_1_MulnS_4'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_13ns_20_2_1_MulnS_5'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_11s_6s_16_2_1_MulnS_6'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_11ns_6s_16_2_1_MulnS_7'\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_4_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_5_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_6_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_7_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_8_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_9_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_10_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_11_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_12_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_13_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_14_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_15_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_16_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_17_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_18_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_19_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_20_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_21_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_22_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_23_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_24_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_25_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_26_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_27_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_28_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_29_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_30_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_31_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_0_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_1_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_2_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_3_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_4_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_5_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_6_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_7_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_8_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_9_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_10_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_11_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_12_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_13_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_14_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_15_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_16_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_17_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_18_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_19_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_20_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_21_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_22_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_23_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_24_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_25_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_26_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_27_V_U(fifo_w6_d16_A)' using Shift Registers.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_28_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_29_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_30_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_31_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_3_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_4_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_5_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_6_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_7_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_8_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_9_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_10_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_11_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_12_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_13_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_14_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_15_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_16_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_17_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_18_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_19_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_20_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_21_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_22_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_23_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_24_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_25_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_26_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_27_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_28_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_29_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_30_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_31_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_4_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_5_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_6_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_7_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_8_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_9_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_10_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_11_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_12_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_13_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_14_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_15_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_16_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_17_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_18_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_19_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_20_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_21_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_22_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_23_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_24_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_25_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_26_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_27_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_28_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_29_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_30_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_31_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_linear_array_array_ap_fixed_32u_linear_config3_U0_U(start_for_linear_array_array_ap_fixed_32u_linear_config3_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0_U(start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0_U(start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_normalize_array_array_ap_fixed_128u_config7_U0_U(start_for_normalize_array_array_ap_fixed_128u_config7_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO_U(start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_linear_array_array_ap_fixed_1u_linear_config9_U0_U(start_for_linear_array_array_ap_fixed_1u_linear_config9_U0)' using Shift Registers.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 1468.715 ; gain = 1054.008 ; free physical = 24729 ; free virtual = 27503\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for myproject.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for myproject.\n",
      "***** C/RTL SYNTHESIS COMPLETED IN 0h1m16s *****\n",
      "***** VIVADO SYNTHESIS *****\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vivado v2019.2 (64-bit)\n",
      "  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019\n",
      "  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source vivado_synth.tcl\n",
      "# add_files myproject_prj/solution1/syn/vhdl\n",
      "# synth_design -top myproject -part xc7z020clg484-1\n",
      "Command: synth_design -top myproject -part xc7z020clg484-1\n",
      "Starting synth_design\n",
      "Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'\n",
      "INFO: Launching helper process for spawning children vivado processes\n",
      "INFO: Helper process launched with PID 22624 \n",
      "---------------------------------------------------------------------------------\n",
      "Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1758.773 ; gain = 217.480 ; free physical = 24046 ; free virtual = 26821\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:33]\n",
      "INFO: [Synth 8-3491] module 'Block_proc' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/Block_proc.vhd:12' bound to instance 'Block_proc_U0' of component 'Block_proc' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:3502]\n",
      "INFO: [Synth 8-638] synthesizing module 'Block_proc' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/Block_proc.vhd:28]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/Block_proc.vhd:38]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/Block_proc.vhd:41]\n",
      "INFO: [Synth 8-256] done synthesizing module 'Block_proc' (1#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/Block_proc.vhd:28]\n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_array_ap_fixed_32u_config2_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:12' bound to instance 'conv_2d_cl_array_array_ap_fixed_32u_config2_U0' of component 'conv_2d_cl_array_array_ap_fixed_32u_config2_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:3516]\n",
      "INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_array_ap_fixed_32u_config2_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:126]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:190]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:193]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:207]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1312]\n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_1u_config2_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s.vhd:12' bound to instance 'call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017' of component 'shift_line_buffer_array_ap_fixed_1u_config2_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1440]\n",
      "INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_fixed_1u_config2_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s.vhd:40]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s.vhd:49]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s.vhd:52]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 6 - type: integer \n",
      "\tParameter AddressWidth bound to: 3 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.vhd:59' bound to instance 'line_buffer_Array_V_0_0_U' of component 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s.vhd:80]\n",
      "INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.vhd:74]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressWidth bound to: 3 - type: integer \n",
      "\tParameter AddressRange bound to: 6 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 3 - type: integer \n",
      "\tParameter DEPTH bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.vhd:12' bound to instance 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core_U' of component 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.vhd:90]\n",
      "INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.vhd:29]\n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 3 - type: integer \n",
      "\tParameter DEPTH bound to: 6 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core' (2#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.vhd:29]\n",
      "INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb' (3#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.vhd:74]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 6 - type: integer \n",
      "\tParameter AddressWidth bound to: 3 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.vhd:59' bound to instance 'line_buffer_Array_V_1182_0_U' of component 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s.vhd:94]\n",
      "INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_fixed_1u_config2_s' (4#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s.vhd:40]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 5 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 15 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_5ns_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5ns_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_5ns_15s_15_2_1_U11' of component 'myproject_mul_5ns_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1466]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_5ns_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5ns_15s_15_2_1.vhd:59]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 5 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 15 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_5ns_15s_15_2_1_MulnS_0' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5ns_15s_15_2_1.vhd:9' bound to instance 'myproject_mul_5ns_15s_15_2_1_MulnS_0_U' of component 'myproject_mul_5ns_15s_15_2_1_MulnS_0' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5ns_15s_15_2_1.vhd:72]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_5ns_15s_15_2_1_MulnS_0' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5ns_15s_15_2_1.vhd:18]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_5ns_15s_15_2_1_MulnS_0' (5#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5ns_15s_15_2_1.vhd:18]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_5ns_15s_15_2_1' (6#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5ns_15s_15_2_1.vhd:59]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 5 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 15 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_5s_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5s_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_5s_15s_15_2_1_U12' of component 'myproject_mul_5s_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1481]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_5s_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5s_15s_15_2_1.vhd:59]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 5 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 15 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_5s_15s_15_2_1_MulnS_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5s_15s_15_2_1.vhd:9' bound to instance 'myproject_mul_5s_15s_15_2_1_MulnS_1_U' of component 'myproject_mul_5s_15s_15_2_1_MulnS_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5s_15s_15_2_1.vhd:72]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_5s_15s_15_2_1_MulnS_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5s_15s_15_2_1.vhd:18]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_5s_15s_15_2_1_MulnS_1' (7#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5s_15s_15_2_1.vhd:18]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_5s_15s_15_2_1' (8#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5s_15s_15_2_1.vhd:59]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 15 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_6s_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6s_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_6s_15s_15_2_1_U13' of component 'myproject_mul_6s_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1496]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_6s_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6s_15s_15_2_1.vhd:59]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 15 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_6s_15s_15_2_1_MulnS_2' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6s_15s_15_2_1.vhd:9' bound to instance 'myproject_mul_6s_15s_15_2_1_MulnS_2_U' of component 'myproject_mul_6s_15s_15_2_1_MulnS_2' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6s_15s_15_2_1.vhd:72]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_6s_15s_15_2_1_MulnS_2' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6s_15s_15_2_1.vhd:18]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_6s_15s_15_2_1_MulnS_2' (9#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6s_15s_15_2_1.vhd:18]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_6s_15s_15_2_1' (10#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6s_15s_15_2_1.vhd:59]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 5 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 15 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_5ns_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5ns_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_5ns_15s_15_2_1_U14' of component 'myproject_mul_5ns_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1511]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 5 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 15 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_5s_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5s_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_5s_15s_15_2_1_U15' of component 'myproject_mul_5s_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1526]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 15 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_6s_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6s_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_6s_15s_15_2_1_U16' of component 'myproject_mul_6s_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1541]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 5 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 15 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_5s_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5s_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_5s_15s_15_2_1_U17' of component 'myproject_mul_5s_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1556]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 15 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_6s_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6s_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_6s_15s_15_2_1_U18' of component 'myproject_mul_6s_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1571]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 5 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 15 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_5ns_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5ns_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_5ns_15s_15_2_1_U19' of component 'myproject_mul_5ns_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1586]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 5 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 15 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_5s_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5s_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_5s_15s_15_2_1_U20' of component 'myproject_mul_5s_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1601]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 5 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 15 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_5ns_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5ns_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_5ns_15s_15_2_1_U21' of component 'myproject_mul_5ns_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1616]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 15 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_6s_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6s_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_6s_15s_15_2_1_U22' of component 'myproject_mul_6s_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1631]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 15 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_6s_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6s_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_6s_15s_15_2_1_U23' of component 'myproject_mul_6s_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1646]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 5 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 15 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_5s_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5s_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_5s_15s_15_2_1_U24' of component 'myproject_mul_5s_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1661]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 5 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 15 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_5s_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5s_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_5s_15s_15_2_1_U25' of component 'myproject_mul_5s_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1676]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 5 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 15 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_5ns_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5ns_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_5ns_15s_15_2_1_U26' of component 'myproject_mul_5ns_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1691]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 5 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 15 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_5s_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5s_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_5s_15s_15_2_1_U27' of component 'myproject_mul_5s_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1706]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 5 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 15 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_5ns_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5ns_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_5ns_15s_15_2_1_U28' of component 'myproject_mul_5ns_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1721]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 5 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 15 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_5ns_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5ns_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_5ns_15s_15_2_1_U29' of component 'myproject_mul_5ns_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1736]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 15 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_6ns_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6ns_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_6ns_15s_15_2_1_U30' of component 'myproject_mul_6ns_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1751]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_6ns_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6ns_15s_15_2_1.vhd:59]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 15 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_6ns_15s_15_2_1_MulnS_3' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6ns_15s_15_2_1.vhd:9' bound to instance 'myproject_mul_6ns_15s_15_2_1_MulnS_3_U' of component 'myproject_mul_6ns_15s_15_2_1_MulnS_3' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6ns_15s_15_2_1.vhd:72]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_6ns_15s_15_2_1_MulnS_3' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6ns_15s_15_2_1.vhd:18]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_6ns_15s_15_2_1_MulnS_3' (11#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6ns_15s_15_2_1.vhd:18]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_6ns_15s_15_2_1' (12#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6ns_15s_15_2_1.vhd:59]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 15 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_6ns_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6ns_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_6ns_15s_15_2_1_U31' of component 'myproject_mul_6ns_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1766]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_data_V_data_V_U' of component 'regslice_both' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1781]\n",
      "INFO: [Synth 8-638] synthesizing module 'regslice_both' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:22]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter W bound to: 17 - type: integer \n",
      "INFO: [Synth 8-3491] module 'ibuf' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:65]\n",
      "INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:587]\n",
      "\tParameter W bound to: 17 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf' (13#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:587]\n",
      "\tParameter W bound to: 17 - type: integer \n",
      "INFO: [Synth 8-3491] module 'obuf' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:76]\n",
      "INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:632]\n",
      "\tParameter W bound to: 17 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf' (14#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:632]\n",
      "INFO: [Synth 8-256] done synthesizing module 'regslice_both' (15#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:22]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_array_ap_fixed_32u_config2_s' (16#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:126]\n",
      "INFO: [Synth 8-3491] module 'linear_array_array_ap_fixed_32u_linear_config3_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_32u_linear_config3_s.vhd:12' bound to instance 'linear_array_array_ap_fixed_32u_linear_config3_U0' of component 'linear_array_array_ap_fixed_32u_linear_config3_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:3628]\n",
      "INFO: [Synth 8-638] synthesizing module 'linear_array_array_ap_fixed_32u_linear_config3_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_32u_linear_config3_s.vhd:219]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_32u_linear_config3_s.vhd:239]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_32u_linear_config3_s.vhd:242]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_32u_linear_config3_s.vhd:246]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_32u_linear_config3_s.vhd:327]\n",
      "INFO: [Synth 8-256] done synthesizing module 'linear_array_array_ap_fixed_32u_linear_config3_s' (17#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_32u_linear_config3_s.vhd:219]\n",
      "INFO: [Synth 8-3491] module 'relu_array_array_ap_ufixed_32u_relu_config4_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_ufixed_32u_relu_config4_s.vhd:12' bound to instance 'relu_array_array_ap_ufixed_32u_relu_config4_U0' of component 'relu_array_array_ap_ufixed_32u_relu_config4_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:3833]\n",
      "INFO: [Synth 8-638] synthesizing module 'relu_array_array_ap_ufixed_32u_relu_config4_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_ufixed_32u_relu_config4_s.vhd:219]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_ufixed_32u_relu_config4_s.vhd:240]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_ufixed_32u_relu_config4_s.vhd:243]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_ufixed_32u_relu_config4_s.vhd:247]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_ufixed_32u_relu_config4_s.vhd:427]\n",
      "INFO: [Synth 8-256] done synthesizing module 'relu_array_array_ap_ufixed_32u_relu_config4_s' (18#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_ufixed_32u_relu_config4_s.vhd:219]\n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_32u_config5_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:12' bound to instance 'pooling2d_cl_array_array_ap_fixed_32u_config5_U0' of component 'pooling2d_cl_array_array_ap_fixed_32u_config5_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:4038]\n",
      "INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_array_ap_fixed_32u_config5_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:219]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:242]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:245]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:317]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:390]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:957]\n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:12' bound to instance 'call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1222]\n",
      "INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_ufixed_32u_config5_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:248]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:257]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:260]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_0_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:378]\n",
      "INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:74]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 6 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 2 - type: integer \n",
      "\tParameter DEPTH bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:12' bound to instance 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:90]\n",
      "INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:29]\n",
      "\tParameter DATA_WIDTH bound to: 6 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 2 - type: integer \n",
      "\tParameter DEPTH bound to: 4 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core' (19#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:29]\n",
      "INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' (20#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:74]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_1_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:392]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_2_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:406]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_3_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:420]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_4_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:434]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_5_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:448]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_6_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:462]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_7_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:476]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_8_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:490]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_9_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:504]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_10_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:518]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_11_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:532]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_12_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:546]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_13_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:560]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_14_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:574]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_15_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:588]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_16_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:602]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_17_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:616]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_18_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:630]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_19_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:644]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_20_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:658]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_21_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:672]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_22_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:686]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_23_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:700]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_24_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:714]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_25_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:728]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_26_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:742]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_27_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:756]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_28_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:770]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_29_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:784]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_30_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:798]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_31_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:812]\n",
      "INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_ufixed_32u_config5_s' (21#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:248]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1502' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1456]\n",
      "INFO: [Synth 8-638] synthesizing module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:25]\n",
      "INFO: [Synth 8-256] done synthesizing module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' (22#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:25]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1510' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1467]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1518' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1478]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1526' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1489]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1534' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1500]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1542' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1511]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1550' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1522]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1558' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1533]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1566' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1544]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1574' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1555]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1566]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1577]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1598' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1588]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1606' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1599]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1614' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1610]\n",
      "INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1621]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_32u_config5_s' (23#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:219]\n",
      "INFO: [Synth 8-3491] module 'normalize_array_array_ap_fixed_128u_config7_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:12' bound to instance 'normalize_array_array_ap_fixed_128u_config7_U0' of component 'normalize_array_array_ap_fixed_128u_config7_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:4243]\n",
      "INFO: [Synth 8-638] synthesizing module 'normalize_array_array_ap_fixed_128u_config7_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:507]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:984]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:987]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:991]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:1606]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_16s_16ns_20_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_16ns_20_2_1.vhd:43' bound to instance 'myproject_mul_16s_16ns_20_2_1_U363' of component 'myproject_mul_16s_16ns_20_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:1970]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_16ns_20_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_16ns_20_2_1.vhd:59]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_16s_16ns_20_2_1_MulnS_4' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_16ns_20_2_1.vhd:9' bound to instance 'myproject_mul_16s_16ns_20_2_1_MulnS_4_U' of component 'myproject_mul_16s_16ns_20_2_1_MulnS_4' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_16ns_20_2_1.vhd:72]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_16ns_20_2_1_MulnS_4' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_16ns_20_2_1.vhd:18]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_16ns_20_2_1_MulnS_4' (24#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_16ns_20_2_1.vhd:18]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_16ns_20_2_1' (25#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_16ns_20_2_1.vhd:59]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_16s_16ns_20_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_16ns_20_2_1.vhd:43' bound to instance 'myproject_mul_16s_16ns_20_2_1_U364' of component 'myproject_mul_16s_16ns_20_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:1985]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_16s_16ns_20_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_16ns_20_2_1.vhd:43' bound to instance 'myproject_mul_16s_16ns_20_2_1_U365' of component 'myproject_mul_16s_16ns_20_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2000]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_16s_16ns_20_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_16ns_20_2_1.vhd:43' bound to instance 'myproject_mul_16s_16ns_20_2_1_U366' of component 'myproject_mul_16s_16ns_20_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2015]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 13 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_16s_13ns_20_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_13ns_20_2_1.vhd:43' bound to instance 'myproject_mul_16s_13ns_20_2_1_U367' of component 'myproject_mul_16s_13ns_20_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2030]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_13ns_20_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_13ns_20_2_1.vhd:59]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 13 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_16s_13ns_20_2_1_MulnS_5' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_13ns_20_2_1.vhd:9' bound to instance 'myproject_mul_16s_13ns_20_2_1_MulnS_5_U' of component 'myproject_mul_16s_13ns_20_2_1_MulnS_5' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_13ns_20_2_1.vhd:72]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_13ns_20_2_1_MulnS_5' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_13ns_20_2_1.vhd:18]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_13ns_20_2_1_MulnS_5' (26#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_13ns_20_2_1.vhd:18]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_13ns_20_2_1' (27#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_13ns_20_2_1.vhd:59]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_16s_16ns_20_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_16ns_20_2_1.vhd:43' bound to instance 'myproject_mul_16s_16ns_20_2_1_U368' of component 'myproject_mul_16s_16ns_20_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2045]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_16s_16ns_20_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_16ns_20_2_1.vhd:43' bound to instance 'myproject_mul_16s_16ns_20_2_1_U369' of component 'myproject_mul_16s_16ns_20_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2060]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_16s_16ns_20_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_16ns_20_2_1.vhd:43' bound to instance 'myproject_mul_16s_16ns_20_2_1_U370' of component 'myproject_mul_16s_16ns_20_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2075]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_16s_16ns_20_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_16ns_20_2_1.vhd:43' bound to instance 'myproject_mul_16s_16ns_20_2_1_U371' of component 'myproject_mul_16s_16ns_20_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2090]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_16s_16ns_20_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_16ns_20_2_1.vhd:43' bound to instance 'myproject_mul_16s_16ns_20_2_1_U372' of component 'myproject_mul_16s_16ns_20_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2105]\n",
      "INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:29]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mux_42_16_1_1' (28#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:29]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din31_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din32_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din33_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din34_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din35_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din36_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din37_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din38_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din39_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din40_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din41_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din42_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din43_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din44_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din45_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din46_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din47_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din48_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din49_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din50_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din51_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din52_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din53_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din54_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din55_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din56_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din57_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din58_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din59_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din60_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din61_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din62_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din63_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din64_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din65_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din66_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din67_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din68_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din69_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din70_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din71_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din72_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din73_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din74_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din75_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din76_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din77_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din78_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din79_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din80_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din81_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din82_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din83_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din84_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din85_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din86_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din87_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din88_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din89_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din90_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din91_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din92_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din93_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din94_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din95_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din96_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din97_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din98_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din99_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din100_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din101_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din102_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din103_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din104_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din105_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din106_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din107_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din108_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din109_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din110_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din111_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din112_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din113_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din114_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din115_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din116_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din117_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din118_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din119_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din120_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din121_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din122_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din123_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din124_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din125_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din126_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din127_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din128_WIDTH bound to: 7 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mux_1287_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_1287_16_1_1.vhd:277]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din31_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din32_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din33_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din34_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din35_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din36_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din37_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din38_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din39_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din40_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din41_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din42_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din43_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din44_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din45_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din46_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din47_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din48_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din49_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din50_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din51_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din52_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din53_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din54_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din55_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din56_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din57_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din58_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din59_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din60_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din61_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din62_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din63_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din64_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din65_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din66_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din67_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din68_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din69_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din70_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din71_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din72_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din73_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din74_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din75_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din76_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din77_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din78_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din79_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din80_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din81_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din82_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din83_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din84_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din85_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din86_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din87_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din88_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din89_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din90_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din91_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din92_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din93_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din94_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din95_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din96_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din97_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din98_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din99_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din100_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din101_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din102_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din103_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din104_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din105_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din106_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din107_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din108_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din109_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din110_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din111_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din112_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din113_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din114_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din115_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din116_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din117_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din118_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din119_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din120_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din121_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din122_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din123_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din124_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din125_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din126_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din127_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din128_WIDTH bound to: 7 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mux_1287_16_1_1' (29#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_1287_16_1_1.vhd:277]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-256] done synthesizing module 'normalize_array_array_ap_fixed_128u_config7_s' (30#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:507]\n",
      "INFO: [Synth 8-638] synthesizing module 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.vhd:414]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.vhd:437]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.vhd:440]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.vhd:572]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.vhd:705]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.vhd:707]\n",
      "INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:147]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 11 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_11s_6s_16_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_11s_6s_16_2_1.vhd:59]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 11 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_11s_6s_16_2_1_MulnS_6' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_11s_6s_16_2_1.vhd:18]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_11s_6s_16_2_1_MulnS_6' (31#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_11s_6s_16_2_1.vhd:18]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_11s_6s_16_2_1' (32#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_11s_6s_16_2_1.vhd:59]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 11 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_11ns_6s_16_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_11ns_6s_16_2_1.vhd:59]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 11 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_11ns_6s_16_2_1_MulnS_7' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_11ns_6s_16_2_1.vhd:18]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_11ns_6s_16_2_1_MulnS_7' (33#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_11ns_6s_16_2_1.vhd:18]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_11ns_6s_16_2_1' (34#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_11ns_6s_16_2_1.vhd:59]\n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' (35#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:147]\n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s' (36#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.vhd:414]\n",
      "INFO: [Synth 8-638] synthesizing module 'linear_array_array_ap_fixed_1u_linear_config9_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_1u_linear_config9_s.vhd:30]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_1u_linear_config9_s.vhd:39]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_1u_linear_config9_s.vhd:42]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'linear_array_array_ap_fixed_1u_linear_config9_s' (37#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_1u_linear_config9_s.vhd:30]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w6_d16_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 6 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 4 - type: integer \n",
      "\tParameter DEPTH bound to: 16 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 6 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 4 - type: integer \n",
      "\tParameter DEPTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w6_d16_A_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 6 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 4 - type: integer \n",
      "\tParameter DEPTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w6_d16_A_shiftReg' (38#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w6_d16_A' (39#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w16_d4_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 2 - type: integer \n",
      "\tParameter DEPTH bound to: 4 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 2 - type: integer \n",
      "\tParameter DEPTH bound to: 4 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w16_d4_A_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 2 - type: integer \n",
      "\tParameter DEPTH bound to: 4 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d4_A_shiftReg' (40#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d4_A' (41#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w6_d1_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d1_A.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 6 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 6 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w6_d1_A_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d1_A.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 6 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w6_d1_A_shiftReg' (42#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d1_A.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w6_d1_A' (43#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d1_A.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w16_d1_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w16_d1_A_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d1_A_shiftReg' (44#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d1_A' (45#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_linear_array_array_ap_fixed_32u_linear_config3_U0' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_32u_linear_config3_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_linear_array_array_ap_fixed_32u_linear_config3_U0_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_32u_linear_config3_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_linear_array_array_ap_fixed_32u_linear_config3_U0_shiftReg' (46#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_32u_linear_config3_U0.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_linear_array_array_ap_fixed_32u_linear_config3_U0' (47#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_32u_linear_config3_U0.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0_shiftReg' (48#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0' (49#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0_shiftReg' (50#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0' (51#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_normalize_array_array_ap_fixed_128u_config7_U0' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_array_ap_fixed_128u_config7_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_normalize_array_array_ap_fixed_128u_config7_U0_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_array_ap_fixed_128u_config7_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_normalize_array_array_ap_fixed_128u_config7_U0_shiftReg' (52#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_array_ap_fixed_128u_config7_U0.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_normalize_array_array_ap_fixed_128u_config7_U0' (53#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_array_ap_fixed_128u_config7_U0.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO_shiftReg' (54#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO' (55#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_linear_array_array_ap_fixed_1u_linear_config9_U0' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_1u_linear_config9_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_linear_array_array_ap_fixed_1u_linear_config9_U0_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_1u_linear_config9_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_linear_array_array_ap_fixed_1u_linear_config9_U0_shiftReg' (56#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_1u_linear_config9_U0.vhd:23]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-256] done synthesizing module 'start_for_linear_array_array_ap_fixed_1u_linear_config9_U0' (57#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_1u_linear_config9_U0.vhd:66]\n",
      "WARNING: [Synth 8-6014] Unused sequential element Block_proc_U0_ap_ready_count_reg was removed.  [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:8611]\n",
      "WARNING: [Synth 8-6014] Unused sequential element conv_2d_cl_array_array_ap_fixed_32u_config2_U0_ap_ready_count_reg was removed.  [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:8622]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject' (58#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:33]\n",
      "WARNING: [Synth 8-3331] design fifo_w16_d1_A_shiftReg has unconnected port a[0]\n",
      "WARNING: [Synth 8-3331] design fifo_w6_d1_A_shiftReg has unconnected port a[0]\n",
      "WARNING: [Synth 8-3331] design myproject_mul_11ns_6s_16_2_1 has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design myproject_mul_11s_6s_16_2_1 has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s has unconnected port data_stream_V_data_12_V_dout[5]\n",
      "WARNING: [Synth 8-3331] design dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s has unconnected port data_stream_V_data_12_V_dout[4]\n",
      "WARNING: [Synth 8-3331] design dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s has unconnected port data_stream_V_data_12_V_dout[3]\n",
      "WARNING: [Synth 8-3331] design dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s has unconnected port data_stream_V_data_12_V_dout[2]\n",
      "WARNING: [Synth 8-3331] design dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s has unconnected port data_stream_V_data_12_V_dout[1]\n",
      "WARNING: [Synth 8-3331] design dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s has unconnected port data_stream_V_data_12_V_dout[0]\n",
      "WARNING: [Synth 8-3331] design myproject_mul_16s_16ns_20_2_1 has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design myproject_mul_16s_13ns_20_2_1 has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s has unconnected port ap_rst\n",
      "WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe has unconnected port ce0\n",
      "WARNING: [Synth 8-3331] design myproject_mul_6ns_15s_15_2_1 has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design myproject_mul_5ns_15s_15_2_1 has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design myproject_mul_5s_15s_15_2_1 has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design myproject_mul_6s_15s_15_2_1 has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb has unconnected port ce0\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1883.523 ; gain = 342.230 ; free physical = 23989 ; free virtual = 26767\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1898.367 ; gain = 357.074 ; free physical = 24002 ; free virtual = 26780\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Loading Part and Timing Information\n",
      "---------------------------------------------------------------------------------\n",
      "Loading part: xc7z020clg484-1\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1906.371 ; gain = 365.078 ; free physical = 24002 ; free virtual = 26780\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Device 21-403] Loading part xc7z020clg484-1\n",
      "INFO: [Synth 8-4471] merging register 'kernel_data_V_1183_reg[15:0]' into 'kernel_data_V_1183_ret_reg_29681_reg[15:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1996]\n",
      "INFO: [Synth 8-4471] merging register 'kernel_data_V_2_reg[15:0]' into 'kernel_data_V_2_ret_reg_29704_reg[15:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2007]\n",
      "INFO: [Synth 8-4471] merging register 'kernel_data_V_4_reg[15:0]' into 'kernel_data_V_4_ret_reg_29732_reg[15:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2018]\n",
      "INFO: [Synth 8-4471] merging register 'kernel_data_V_5_reg[15:0]' into 'kernel_data_V_5_ret_reg_29759_reg[15:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2029]\n",
      "INFO: [Synth 8-4471] merging register 'kernel_data_V_7_reg[15:0]' into 'kernel_data_V_7_ret_reg_29781_reg[15:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2040]\n",
      "INFO: [Synth 8-4471] merging register 'kernel_data_V_8_reg[15:0]' into 'kernel_data_V_8_ret_reg_29809_reg[15:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2051]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_0_ret_reg_29654_pp0_iter2_reg_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2299]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_0_ret_reg_29654_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2299]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_3_ret_reg_29645_pp0_iter2_reg_reg' and it is trimmed from '16' to '14' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2304]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_3_ret_reg_29645_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2304]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_6_ret_reg_29622_pp0_iter4_reg_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2312]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_6_ret_reg_29622_pp0_iter3_reg_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2311]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_6_ret_reg_29622_pp0_iter2_reg_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2310]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_6_ret_reg_29622_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2310]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_1183_ret_reg_29681_pp0_iter3_reg_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2301]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_1183_ret_reg_29681_pp0_iter2_reg_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2300]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_2_ret_reg_29704_pp0_iter3_reg_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2303]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_2_ret_reg_29704_pp0_iter2_reg_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2302]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_4_ret_reg_29732_pp0_iter3_reg_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2306]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_4_ret_reg_29732_pp0_iter2_reg_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2305]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_5_ret_reg_29759_pp0_iter4_reg_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2309]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_5_ret_reg_29759_pp0_iter3_reg_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2308]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_5_ret_reg_29759_pp0_iter2_reg_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2307]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_7_ret_reg_29781_pp0_iter4_reg_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2315]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_7_ret_reg_29781_pp0_iter3_reg_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2314]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_7_ret_reg_29781_pp0_iter2_reg_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2313]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_8_ret_reg_29809_pp0_iter3_reg_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2317]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_8_ret_reg_29809_pp0_iter2_reg_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2316]\n",
      "INFO: [Synth 8-4471] merging register 'kernel_data_V_0_ret_reg_29654_reg[14:0]' into 'trunc_ln269_1_reg_29666_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2299]\n",
      "INFO: [Synth 8-4471] merging register 'trunc_ln269_reg_29633_reg[14:0]' into 'kernel_data_V_6_ret_reg_29622_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2341]\n",
      "INFO: [Synth 8-4471] merging register 'trunc_ln269_1_reg_29666_pp0_iter2_reg_reg[14:0]' into 'kernel_data_V_0_ret_reg_29654_pp0_iter2_reg_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2328]\n",
      "INFO: [Synth 8-4471] merging register 'trunc_ln269_reg_29633_pp0_iter2_reg_reg[14:0]' into 'kernel_data_V_6_ret_reg_29622_pp0_iter2_reg_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2341]\n",
      "INFO: [Synth 8-4471] merging register 'trunc_ln269_reg_29633_pp0_iter3_reg_reg[14:0]' into 'kernel_data_V_6_ret_reg_29622_pp0_iter3_reg_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2342]\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:102]\n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2036.754 ; gain = 495.461 ; free physical = 23735 ; free virtual = 26515\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+------+---------------+------------+----------+\n",
      "|      |RTL Partition  |Replication |Instances |\n",
      "+------+---------------+------------+----------+\n",
      "|1     |myproject__GB0 |           1|     32014|\n",
      "|2     |myproject__GB1 |           1|     20291|\n",
      "+------+---------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     32 Bit       Adders := 6     \n",
      "\t   3 Input     16 Bit       Adders := 1     \n",
      "\t   2 Input     16 Bit       Adders := 1     \n",
      "\t   3 Input     15 Bit       Adders := 77    \n",
      "\t   2 Input     15 Bit       Adders := 21    \n",
      "\t   3 Input     14 Bit       Adders := 2     \n",
      "\t   2 Input     14 Bit       Adders := 1     \n",
      "\t   3 Input     13 Bit       Adders := 3     \n",
      "\t   2 Input     12 Bit       Adders := 1     \n",
      "\t   3 Input     12 Bit       Adders := 1     \n",
      "\t   3 Input     11 Bit       Adders := 4     \n",
      "\t   2 Input     10 Bit       Adders := 32    \n",
      "\t   3 Input     10 Bit       Adders := 1     \n",
      "\t   2 Input      6 Bit       Adders := 109   \n",
      "\t   3 Input      6 Bit       Adders := 128   \n",
      "\t   2 Input      5 Bit       Adders := 116   \n",
      "\t   3 Input      5 Bit       Adders := 1     \n",
      "\t   2 Input      4 Bit       Adders := 7     \n",
      "\t   2 Input      3 Bit       Adders := 37    \n",
      "\t   2 Input      2 Bit       Adders := 140   \n",
      "+---XORs : \n",
      "\t   2 Input      6 Bit         XORs := 1     \n",
      "\t   2 Input      1 Bit         XORs := 2     \n",
      "+---Registers : \n",
      "\t              768 Bit    Registers := 1     \n",
      "\t               32 Bit    Registers := 14    \n",
      "\t               20 Bit    Registers := 32    \n",
      "\t               17 Bit    Registers := 4     \n",
      "\t               16 Bit    Registers := 77    \n",
      "\t               15 Bit    Registers := 40    \n",
      "\t               14 Bit    Registers := 1     \n",
      "\t               13 Bit    Registers := 2     \n",
      "\t               11 Bit    Registers := 3     \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                6 Bit    Registers := 1037  \n",
      "\t                5 Bit    Registers := 132   \n",
      "\t                4 Bit    Registers := 8     \n",
      "\t                3 Bit    Registers := 44    \n",
      "\t                2 Bit    Registers := 144   \n",
      "\t                1 Bit    Registers := 655   \n",
      "+---Muxes : \n",
      "\t   2 Input     32 Bit        Muxes := 9     \n",
      "\t   2 Input     17 Bit        Muxes := 2     \n",
      "\t   2 Input     16 Bit        Muxes := 321   \n",
      "\t   3 Input     13 Bit        Muxes := 1     \n",
      "\t   2 Input     11 Bit        Muxes := 1     \n",
      "\t  12 Input     11 Bit        Muxes := 1     \n",
      "\t   2 Input      6 Bit        Muxes := 160   \n",
      "\t   2 Input      5 Bit        Muxes := 2     \n",
      "\t   3 Input      4 Bit        Muxes := 2     \n",
      "\t   2 Input      4 Bit        Muxes := 96    \n",
      "\t   5 Input      3 Bit        Muxes := 1     \n",
      "\t   6 Input      3 Bit        Muxes := 1     \n",
      "\t   4 Input      3 Bit        Muxes := 2     \n",
      "\t   2 Input      3 Bit        Muxes := 2     \n",
      "\t   3 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 40    \n",
      "\t   4 Input      2 Bit        Muxes := 2     \n",
      "\t   2 Input      1 Bit        Muxes := 854   \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Hierarchical Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Hierarchical RTL Component report \n",
      "Module myproject \n",
      "Detailed RTL Component Info : \n",
      "+---XORs : \n",
      "\t   2 Input      1 Bit         XORs := 2     \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_linear_array_array_ap_fixed_1u_linear_config9_U0_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_linear_array_array_ap_fixed_1u_linear_config9_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module linear_array_array_ap_fixed_32u_linear_config3_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 5     \n",
      "+---Muxes : \n",
      "\t   5 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 7     \n",
      "Module relu_array_array_ap_ufixed_32u_relu_config4_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 32    \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 39    \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 32    \n",
      "\t   6 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 7     \n",
      "Module shift_line_buffer_array_ap_ufixed_32u_config5_s \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 1     \n",
      "Module reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 4     \n",
      "Module reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 4     \n",
      "Module reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 4     \n",
      "Module reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 4     \n",
      "Module reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 4     \n",
      "Module reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 4     \n",
      "Module reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 4     \n",
      "Module reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s__8 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 4     \n",
      "Module reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s__9 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 4     \n",
      "Module reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s__10 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 4     \n",
      "Module reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s__11 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 4     \n",
      "Module reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s__12 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 4     \n",
      "Module reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s__13 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 4     \n",
      "Module reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s__14 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 4     \n",
      "Module reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s__15 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 4     \n",
      "Module reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 3     \n",
      "\t                1 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 4     \n",
      "Module pooling2d_cl_array_array_ap_fixed_32u_config5_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     32 Bit       Adders := 2     \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t               32 Bit    Registers := 5     \n",
      "\t                6 Bit    Registers := 192   \n",
      "\t                5 Bit    Registers := 2     \n",
      "\t                4 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 12    \n",
      "+---Muxes : \n",
      "\t   2 Input     32 Bit        Muxes := 3     \n",
      "\t   2 Input      6 Bit        Muxes := 64    \n",
      "\t   2 Input      5 Bit        Muxes := 2     \n",
      "\t   3 Input      4 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 9     \n",
      "Module myproject_mux_42_16_1_1__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__8 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__9 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__10 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__11 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__12 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__13 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__14 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__15 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__16 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__17 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__18 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__19 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__20 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__21 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__22 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__23 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__24 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__25 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__26 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__27 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__28 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__29 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__30 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__31 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_1287_16_1_1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 127   \n",
      "Module myproject_mux_42_16_1_1__32 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__33 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__34 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__35 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__36 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__37 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__38 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__39 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__40 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__41 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__42 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__43 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__44 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__45 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__46 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__47 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__48 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__49 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__50 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__51 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__52 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__53 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__54 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__55 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__56 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__57 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__58 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__59 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__60 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1__61 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_16_1_1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module normalize_array_array_ap_fixed_128u_config7_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 32    \n",
      "\t   2 Input      3 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t              768 Bit    Registers := 1     \n",
      "\t               20 Bit    Registers := 32    \n",
      "\t               16 Bit    Registers := 63    \n",
      "\t               13 Bit    Registers := 2     \n",
      "\t                6 Bit    Registers := 32    \n",
      "\t                3 Bit    Registers := 2     \n",
      "\t                2 Bit    Registers := 4     \n",
      "\t                1 Bit    Registers := 13    \n",
      "+---Muxes : \n",
      "\t   3 Input     13 Bit        Muxes := 1     \n",
      "\t   4 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      3 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 7     \n",
      "Module dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   3 Input     16 Bit       Adders := 1     \n",
      "\t   2 Input     16 Bit       Adders := 1     \n",
      "\t   3 Input     15 Bit       Adders := 2     \n",
      "\t   2 Input     15 Bit       Adders := 3     \n",
      "\t   3 Input     14 Bit       Adders := 2     \n",
      "\t   2 Input     14 Bit       Adders := 1     \n",
      "\t   3 Input     13 Bit       Adders := 3     \n",
      "\t   2 Input     12 Bit       Adders := 1     \n",
      "\t   3 Input     12 Bit       Adders := 1     \n",
      "\t   3 Input     11 Bit       Adders := 4     \n",
      "\t   3 Input     10 Bit       Adders := 1     \n",
      "\t   2 Input      6 Bit       Adders := 28    \n",
      "\t   3 Input      6 Bit       Adders := 32    \n",
      "\t   3 Input      5 Bit       Adders := 1     \n",
      "\t   2 Input      5 Bit       Adders := 17    \n",
      "\t   2 Input      4 Bit       Adders := 7     \n",
      "\t   2 Input      3 Bit       Adders := 4     \n",
      "\t   2 Input      2 Bit       Adders := 5     \n",
      "+---Registers : \n",
      "\t               11 Bit    Registers := 2     \n",
      "\t               10 Bit    Registers := 1     \n",
      "\t                6 Bit    Registers := 152   \n",
      "\t                5 Bit    Registers := 32    \n",
      "\t                4 Bit    Registers := 7     \n",
      "\t                3 Bit    Registers := 7     \n",
      "\t                2 Bit    Registers := 3     \n",
      "Module dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               11 Bit    Registers := 1     \n",
      "\t               10 Bit    Registers := 1     \n",
      "\t                6 Bit    Registers := 127   \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input     11 Bit        Muxes := 1     \n",
      "\t  12 Input     11 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module xil_defaultlib_ibuf__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     17 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 2     \n",
      "Module xil_defaultlib_obuf__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module regslice_both__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   4 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module linear_array_array_ap_fixed_1u_linear_config9_s \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 3     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 2     \n",
      "Module start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_normalize_array_array_ap_fixed_128u_config7_U0_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_normalize_array_array_ap_fixed_128u_config7_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__8 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__8 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__9 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__9 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__10 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__10 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__11 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__11 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__12 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__12 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__13 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__13 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__14 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__14 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__15 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__15 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__16 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__16 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__17 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__17 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__18 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__18 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__19 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__19 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__20 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__20 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__21 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__21 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__22 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__22 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__23 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__23 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__24 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__24 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__25 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__25 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__26 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__26 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__27 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__27 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__8 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__9 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__10 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__11 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__12 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__13 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__14 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__15 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__16 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__17 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__18 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__19 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__20 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__21 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__22 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__23 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__24 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__25 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__26 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__27 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__28 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__29 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__30 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__31 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__32 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__33 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__34 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__35 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__36 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__37 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__38 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__39 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__40 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__41 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__42 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__43 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__44 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__45 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__46 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__47 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__48 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__49 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__50 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__51 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__52 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__53 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__54 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__55 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__56 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__57 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__58 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__59 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__60 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__61 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__62 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__63 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__64 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d4_A__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      3 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d4_A__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      3 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d4_A__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      3 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d4_A__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      3 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d4_A__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      3 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d4_A__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      3 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d4_A__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      3 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d4_A__8 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      3 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d4_A__9 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      3 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d4_A__10 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      3 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d4_A__11 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      3 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d4_A__12 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      3 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d4_A__13 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      3 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d4_A__14 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      3 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d4_A__15 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      3 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d4_A__16 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      3 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d4_A__17 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      3 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d4_A__18 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      3 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d4_A__19 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      3 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d4_A__20 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      3 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d4_A__21 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      3 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d4_A__22 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      3 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d4_A__23 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      3 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d4_A__24 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      3 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d4_A__25 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      3 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d4_A__26 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      3 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d4_A__27 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      3 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d4_A__28 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      3 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d4_A__29 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      3 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d4_A__30 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      3 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d4_A__31 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      3 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d4_A \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      3 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__28 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__28 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__29 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__29 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__30 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__30 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__31 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__31 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__32 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__32 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__33 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__33 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__34 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__34 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__35 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__35 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__36 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__36 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__37 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__37 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__38 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__38 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__39 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__39 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__40 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__40 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__41 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__41 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__42 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__42 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__43 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__43 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__44 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__44 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__45 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__45 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__46 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__46 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__47 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__47 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__48 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__48 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__49 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__49 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__50 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__50 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__51 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__51 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__52 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__52 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__53 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__53 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__54 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__54 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__55 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__55 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__56 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__56 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__57 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__57 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__58 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__58 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__59 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__59 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__60 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__60 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__61 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__61 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__62 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__62 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__63 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__63 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__64 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__64 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__65 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__65 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__66 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__66 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__67 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__67 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__68 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__68 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__69 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__69 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__70 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__70 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__71 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__71 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__72 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__72 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__73 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__73 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__74 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__74 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__75 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__75 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__76 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__76 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__77 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__77 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__78 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__78 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__79 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__79 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__80 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__80 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__81 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__81 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__82 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__82 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__83 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__83 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__84 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__84 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__85 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__85 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__86 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__86 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__87 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__87 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__88 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__88 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__89 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__89 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__90 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__90 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__91 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__91 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__92 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__92 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__93 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__93 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__94 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__94 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__95 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__95 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__96 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__96 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__97 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__97 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__98 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__98 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__99 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__99 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__100 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__100 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__101 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__101 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__102 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__102 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__103 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__103 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__104 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__104 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__105 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__105 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__106 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__106 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__107 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__107 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__108 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__108 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__109 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__109 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__110 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__110 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__111 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__111 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__112 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__112 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__113 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__113 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__114 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__114 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__115 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__115 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__116 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__116 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__117 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__117 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__118 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__118 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__119 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__119 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__120 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__120 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__121 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__121 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__122 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__122 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__123 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__123 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__124 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__124 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__125 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__125 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__126 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__126 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg__127 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A__127 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__65 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__66 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__67 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__68 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__69 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__70 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__71 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__72 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__73 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__74 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__75 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__76 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__77 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__78 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__79 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__80 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__81 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__82 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__83 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__84 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__85 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__86 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__87 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__88 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__89 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__90 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__91 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__92 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_linear_array_array_ap_fixed_32u_linear_config3_U0_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_linear_array_array_ap_fixed_32u_linear_config3_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__93 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__94 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A__95 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d16_A \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module shift_line_buffer_array_ap_fixed_1u_config2_s \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 1     \n",
      "Module xil_defaultlib_ibuf \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     17 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 2     \n",
      "Module xil_defaultlib_obuf \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module regslice_both \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   4 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_array_ap_fixed_32u_config2_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     32 Bit       Adders := 4     \n",
      "\t   3 Input     15 Bit       Adders := 75    \n",
      "\t   2 Input     15 Bit       Adders := 18    \n",
      "\t   2 Input      6 Bit       Adders := 81    \n",
      "\t   3 Input      6 Bit       Adders := 96    \n",
      "+---XORs : \n",
      "\t   2 Input      6 Bit         XORs := 1     \n",
      "+---Registers : \n",
      "\t               32 Bit    Registers := 9     \n",
      "\t               16 Bit    Registers := 13    \n",
      "\t               15 Bit    Registers := 40    \n",
      "\t               14 Bit    Registers := 1     \n",
      "\t                6 Bit    Registers := 326   \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 21    \n",
      "+---Muxes : \n",
      "\t   2 Input     32 Bit        Muxes := 6     \n",
      "\t   2 Input     16 Bit        Muxes := 6     \n",
      "\t   4 Input      3 Bit        Muxes := 1     \n",
      "\t   3 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 13    \n",
      "Module Block_proc \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 2     \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Hierarchical Component Statistics\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "Part Resources:\n",
      "DSPs: 220 (col length:60)\n",
      "BRAMs: 280 (col length: RAMB18 60 RAMB36 30)\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Cross Boundary and Area Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "Warning: Parallel synthesis criteria is not met \n",
      "DSP Report: Generating DSP mul_ln1118_reg_20804_reg, operation Mode is: (A2*B)'.\n",
      "DSP Report: register tmp_data_V_0_reg_20169_reg is absorbed into DSP mul_ln1118_reg_20804_reg.\n",
      "DSP Report: register mul_ln1118_reg_20804_reg is absorbed into DSP mul_ln1118_reg_20804_reg.\n",
      "DSP Report: register myproject_mul_16s_13ns_20_2_1_U367/myproject_mul_16s_13ns_20_2_1_MulnS_5_U/p_tmp_reg is absorbed into DSP mul_ln1118_reg_20804_reg.\n",
      "DSP Report: operator myproject_mul_16s_13ns_20_2_1_U367/myproject_mul_16s_13ns_20_2_1_MulnS_5_U/tmp_product is absorbed into DSP mul_ln1118_reg_20804_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_1_reg_20809_reg, operation Mode is: (A2*B2)'.\n",
      "DSP Report: register tmp_data_V_1_reg_20174_reg is absorbed into DSP mul_ln1118_1_reg_20809_reg.\n",
      "DSP Report: register mul_ln1118_1_reg_20809_reg is absorbed into DSP mul_ln1118_1_reg_20809_reg.\n",
      "DSP Report: register mul_ln1118_1_reg_20809_reg is absorbed into DSP mul_ln1118_1_reg_20809_reg.\n",
      "DSP Report: register myproject_mul_16s_16ns_20_2_1_U363/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_1_reg_20809_reg.\n",
      "DSP Report: operator myproject_mul_16s_16ns_20_2_1_U363/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_1_reg_20809_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_2_reg_20814_reg, operation Mode is: (A2*B2)'.\n",
      "DSP Report: register tmp_data_V_2_reg_20179_reg is absorbed into DSP mul_ln1118_2_reg_20814_reg.\n",
      "DSP Report: register mul_ln1118_2_reg_20814_reg is absorbed into DSP mul_ln1118_2_reg_20814_reg.\n",
      "DSP Report: register mul_ln1118_2_reg_20814_reg is absorbed into DSP mul_ln1118_2_reg_20814_reg.\n",
      "DSP Report: register myproject_mul_16s_16ns_20_2_1_U365/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_2_reg_20814_reg.\n",
      "DSP Report: operator myproject_mul_16s_16ns_20_2_1_U365/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_2_reg_20814_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_3_reg_20819_reg, operation Mode is: (A2*B2)'.\n",
      "DSP Report: register tmp_data_V_312582_reg_20184_reg is absorbed into DSP mul_ln1118_3_reg_20819_reg.\n",
      "DSP Report: register mul_ln1118_3_reg_20819_reg is absorbed into DSP mul_ln1118_3_reg_20819_reg.\n",
      "DSP Report: register mul_ln1118_3_reg_20819_reg is absorbed into DSP mul_ln1118_3_reg_20819_reg.\n",
      "DSP Report: register myproject_mul_16s_16ns_20_2_1_U382/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_3_reg_20819_reg.\n",
      "DSP Report: operator myproject_mul_16s_16ns_20_2_1_U382/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_3_reg_20819_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_4_reg_20824_reg, operation Mode is: (A2*B2)'.\n",
      "DSP Report: register tmp_data_V_4_reg_20189_reg is absorbed into DSP mul_ln1118_4_reg_20824_reg.\n",
      "DSP Report: register mul_ln1118_4_reg_20824_reg is absorbed into DSP mul_ln1118_4_reg_20824_reg.\n",
      "DSP Report: register mul_ln1118_4_reg_20824_reg is absorbed into DSP mul_ln1118_4_reg_20824_reg.\n",
      "DSP Report: register myproject_mul_16s_16ns_20_2_1_U364/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_4_reg_20824_reg.\n",
      "DSP Report: operator myproject_mul_16s_16ns_20_2_1_U364/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_4_reg_20824_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_5_reg_20829_reg, operation Mode is: (A2*B2)'.\n",
      "DSP Report: register tmp_data_V_5_reg_20194_reg is absorbed into DSP mul_ln1118_5_reg_20829_reg.\n",
      "DSP Report: register mul_ln1118_5_reg_20829_reg is absorbed into DSP mul_ln1118_5_reg_20829_reg.\n",
      "DSP Report: register mul_ln1118_5_reg_20829_reg is absorbed into DSP mul_ln1118_5_reg_20829_reg.\n",
      "DSP Report: register myproject_mul_16s_16ns_20_2_1_U372/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_5_reg_20829_reg.\n",
      "DSP Report: operator myproject_mul_16s_16ns_20_2_1_U372/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_5_reg_20829_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_6_reg_20834_reg, operation Mode is: (A2*B2)'.\n",
      "DSP Report: register tmp_data_V_6_reg_20199_reg is absorbed into DSP mul_ln1118_6_reg_20834_reg.\n",
      "DSP Report: register mul_ln1118_6_reg_20834_reg is absorbed into DSP mul_ln1118_6_reg_20834_reg.\n",
      "DSP Report: register mul_ln1118_6_reg_20834_reg is absorbed into DSP mul_ln1118_6_reg_20834_reg.\n",
      "DSP Report: register myproject_mul_16s_16ns_20_2_1_U384/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_6_reg_20834_reg.\n",
      "DSP Report: operator myproject_mul_16s_16ns_20_2_1_U384/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_6_reg_20834_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_7_reg_20839_reg, operation Mode is: (A2*B2)'.\n",
      "DSP Report: register tmp_data_V_7_reg_20204_reg is absorbed into DSP mul_ln1118_7_reg_20839_reg.\n",
      "DSP Report: register mul_ln1118_7_reg_20839_reg is absorbed into DSP mul_ln1118_7_reg_20839_reg.\n",
      "DSP Report: register mul_ln1118_7_reg_20839_reg is absorbed into DSP mul_ln1118_7_reg_20839_reg.\n",
      "DSP Report: register myproject_mul_16s_16ns_20_2_1_U369/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_7_reg_20839_reg.\n",
      "DSP Report: operator myproject_mul_16s_16ns_20_2_1_U369/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_7_reg_20839_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_8_reg_20844_reg, operation Mode is: (A2*B2)'.\n",
      "DSP Report: register tmp_data_V_8_reg_20209_reg is absorbed into DSP mul_ln1118_8_reg_20844_reg.\n",
      "DSP Report: register mul_ln1118_8_reg_20844_reg is absorbed into DSP mul_ln1118_8_reg_20844_reg.\n",
      "DSP Report: register mul_ln1118_8_reg_20844_reg is absorbed into DSP mul_ln1118_8_reg_20844_reg.\n",
      "DSP Report: register myproject_mul_16s_16ns_20_2_1_U373/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_8_reg_20844_reg.\n",
      "DSP Report: operator myproject_mul_16s_16ns_20_2_1_U373/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_8_reg_20844_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_9_reg_20849_reg, operation Mode is: (A2*B2)'.\n",
      "DSP Report: register tmp_data_V_9_reg_20214_reg is absorbed into DSP mul_ln1118_9_reg_20849_reg.\n",
      "DSP Report: register mul_ln1118_9_reg_20849_reg is absorbed into DSP mul_ln1118_9_reg_20849_reg.\n",
      "DSP Report: register mul_ln1118_9_reg_20849_reg is absorbed into DSP mul_ln1118_9_reg_20849_reg.\n",
      "DSP Report: register myproject_mul_16s_16ns_20_2_1_U370/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_9_reg_20849_reg.\n",
      "DSP Report: operator myproject_mul_16s_16ns_20_2_1_U370/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_9_reg_20849_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_10_reg_20854_reg, operation Mode is: (A2*B2)'.\n",
      "DSP Report: register tmp_data_V_10_reg_20219_reg is absorbed into DSP mul_ln1118_10_reg_20854_reg.\n",
      "DSP Report: register mul_ln1118_10_reg_20854_reg is absorbed into DSP mul_ln1118_10_reg_20854_reg.\n",
      "DSP Report: register mul_ln1118_10_reg_20854_reg is absorbed into DSP mul_ln1118_10_reg_20854_reg.\n",
      "DSP Report: register myproject_mul_16s_16ns_20_2_1_U391/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_10_reg_20854_reg.\n",
      "DSP Report: operator myproject_mul_16s_16ns_20_2_1_U391/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_10_reg_20854_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_11_reg_20859_reg, operation Mode is: (A2*B2)'.\n",
      "DSP Report: register tmp_data_V_11_reg_20224_reg is absorbed into DSP mul_ln1118_11_reg_20859_reg.\n",
      "DSP Report: register mul_ln1118_11_reg_20859_reg is absorbed into DSP mul_ln1118_11_reg_20859_reg.\n",
      "DSP Report: register mul_ln1118_11_reg_20859_reg is absorbed into DSP mul_ln1118_11_reg_20859_reg.\n",
      "DSP Report: register myproject_mul_16s_16ns_20_2_1_U375/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_11_reg_20859_reg.\n",
      "DSP Report: operator myproject_mul_16s_16ns_20_2_1_U375/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_11_reg_20859_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_12_reg_20864_reg, operation Mode is: (A2*B2)'.\n",
      "DSP Report: register tmp_data_V_12_reg_20229_reg is absorbed into DSP mul_ln1118_12_reg_20864_reg.\n",
      "DSP Report: register mul_ln1118_12_reg_20864_reg is absorbed into DSP mul_ln1118_12_reg_20864_reg.\n",
      "DSP Report: register mul_ln1118_12_reg_20864_reg is absorbed into DSP mul_ln1118_12_reg_20864_reg.\n",
      "DSP Report: register myproject_mul_16s_16ns_20_2_1_U388/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_12_reg_20864_reg.\n",
      "DSP Report: operator myproject_mul_16s_16ns_20_2_1_U388/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_12_reg_20864_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_13_reg_20869_reg, operation Mode is: (A2*B2)'.\n",
      "DSP Report: register tmp_data_V_13_reg_20234_reg is absorbed into DSP mul_ln1118_13_reg_20869_reg.\n",
      "DSP Report: register mul_ln1118_13_reg_20869_reg is absorbed into DSP mul_ln1118_13_reg_20869_reg.\n",
      "DSP Report: register mul_ln1118_13_reg_20869_reg is absorbed into DSP mul_ln1118_13_reg_20869_reg.\n",
      "DSP Report: register myproject_mul_16s_16ns_20_2_1_U378/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_13_reg_20869_reg.\n",
      "DSP Report: operator myproject_mul_16s_16ns_20_2_1_U378/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_13_reg_20869_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_14_reg_20874_reg, operation Mode is: (A2*B2)'.\n",
      "DSP Report: register tmp_data_V_14_reg_20239_reg is absorbed into DSP mul_ln1118_14_reg_20874_reg.\n",
      "DSP Report: register mul_ln1118_14_reg_20874_reg is absorbed into DSP mul_ln1118_14_reg_20874_reg.\n",
      "DSP Report: register mul_ln1118_14_reg_20874_reg is absorbed into DSP mul_ln1118_14_reg_20874_reg.\n",
      "DSP Report: register myproject_mul_16s_16ns_20_2_1_U392/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_14_reg_20874_reg.\n",
      "DSP Report: operator myproject_mul_16s_16ns_20_2_1_U392/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_14_reg_20874_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_15_reg_20879_reg, operation Mode is: (A2*B2)'.\n",
      "DSP Report: register tmp_data_V_15_reg_20244_reg is absorbed into DSP mul_ln1118_15_reg_20879_reg.\n",
      "DSP Report: register mul_ln1118_15_reg_20879_reg is absorbed into DSP mul_ln1118_15_reg_20879_reg.\n",
      "DSP Report: register mul_ln1118_15_reg_20879_reg is absorbed into DSP mul_ln1118_15_reg_20879_reg.\n",
      "DSP Report: register myproject_mul_16s_16ns_20_2_1_U371/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_15_reg_20879_reg.\n",
      "DSP Report: operator myproject_mul_16s_16ns_20_2_1_U371/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_15_reg_20879_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_16_reg_20884_reg, operation Mode is: (A2*B2)'.\n",
      "DSP Report: register tmp_data_V_16_reg_20249_reg is absorbed into DSP mul_ln1118_16_reg_20884_reg.\n",
      "DSP Report: register mul_ln1118_16_reg_20884_reg is absorbed into DSP mul_ln1118_16_reg_20884_reg.\n",
      "DSP Report: register mul_ln1118_16_reg_20884_reg is absorbed into DSP mul_ln1118_16_reg_20884_reg.\n",
      "DSP Report: register myproject_mul_16s_16ns_20_2_1_U386/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_16_reg_20884_reg.\n",
      "DSP Report: operator myproject_mul_16s_16ns_20_2_1_U386/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_16_reg_20884_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_17_reg_20889_reg, operation Mode is: (A2*B2)'.\n",
      "DSP Report: register tmp_data_V_17_reg_20254_reg is absorbed into DSP mul_ln1118_17_reg_20889_reg.\n",
      "DSP Report: register mul_ln1118_17_reg_20889_reg is absorbed into DSP mul_ln1118_17_reg_20889_reg.\n",
      "DSP Report: register mul_ln1118_17_reg_20889_reg is absorbed into DSP mul_ln1118_17_reg_20889_reg.\n",
      "DSP Report: register myproject_mul_16s_16ns_20_2_1_U394/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_17_reg_20889_reg.\n",
      "DSP Report: operator myproject_mul_16s_16ns_20_2_1_U394/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_17_reg_20889_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_18_reg_20894_reg, operation Mode is: (A2*B2)'.\n",
      "DSP Report: register tmp_data_V_18_reg_20259_reg is absorbed into DSP mul_ln1118_18_reg_20894_reg.\n",
      "DSP Report: register mul_ln1118_18_reg_20894_reg is absorbed into DSP mul_ln1118_18_reg_20894_reg.\n",
      "DSP Report: register mul_ln1118_18_reg_20894_reg is absorbed into DSP mul_ln1118_18_reg_20894_reg.\n",
      "DSP Report: register myproject_mul_16s_16ns_20_2_1_U390/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_18_reg_20894_reg.\n",
      "DSP Report: operator myproject_mul_16s_16ns_20_2_1_U390/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_18_reg_20894_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_19_reg_20899_reg, operation Mode is: (A2*B2)'.\n",
      "DSP Report: register tmp_data_V_19_reg_20264_reg is absorbed into DSP mul_ln1118_19_reg_20899_reg.\n",
      "DSP Report: register mul_ln1118_19_reg_20899_reg is absorbed into DSP mul_ln1118_19_reg_20899_reg.\n",
      "DSP Report: register mul_ln1118_19_reg_20899_reg is absorbed into DSP mul_ln1118_19_reg_20899_reg.\n",
      "DSP Report: register myproject_mul_16s_16ns_20_2_1_U374/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_19_reg_20899_reg.\n",
      "DSP Report: operator myproject_mul_16s_16ns_20_2_1_U374/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_19_reg_20899_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_20_reg_20904_reg, operation Mode is: (A2*B2)'.\n",
      "DSP Report: register tmp_data_V_20_reg_20269_reg is absorbed into DSP mul_ln1118_20_reg_20904_reg.\n",
      "DSP Report: register mul_ln1118_20_reg_20904_reg is absorbed into DSP mul_ln1118_20_reg_20904_reg.\n",
      "DSP Report: register mul_ln1118_20_reg_20904_reg is absorbed into DSP mul_ln1118_20_reg_20904_reg.\n",
      "DSP Report: register myproject_mul_16s_16ns_20_2_1_U387/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_20_reg_20904_reg.\n",
      "DSP Report: operator myproject_mul_16s_16ns_20_2_1_U387/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_20_reg_20904_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_21_reg_20909_reg, operation Mode is: (A2*B2)'.\n",
      "DSP Report: register tmp_data_V_21_reg_20274_reg is absorbed into DSP mul_ln1118_21_reg_20909_reg.\n",
      "DSP Report: register mul_ln1118_21_reg_20909_reg is absorbed into DSP mul_ln1118_21_reg_20909_reg.\n",
      "DSP Report: register mul_ln1118_21_reg_20909_reg is absorbed into DSP mul_ln1118_21_reg_20909_reg.\n",
      "DSP Report: register myproject_mul_16s_16ns_20_2_1_U377/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_21_reg_20909_reg.\n",
      "DSP Report: operator myproject_mul_16s_16ns_20_2_1_U377/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_21_reg_20909_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_22_reg_20914_reg, operation Mode is: (A2*B2)'.\n",
      "DSP Report: register tmp_data_V_22_reg_20279_reg is absorbed into DSP mul_ln1118_22_reg_20914_reg.\n",
      "DSP Report: register mul_ln1118_22_reg_20914_reg is absorbed into DSP mul_ln1118_22_reg_20914_reg.\n",
      "DSP Report: register mul_ln1118_22_reg_20914_reg is absorbed into DSP mul_ln1118_22_reg_20914_reg.\n",
      "DSP Report: register myproject_mul_16s_16ns_20_2_1_U385/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_22_reg_20914_reg.\n",
      "DSP Report: operator myproject_mul_16s_16ns_20_2_1_U385/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_22_reg_20914_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_23_reg_20919_reg, operation Mode is: (A2*B2)'.\n",
      "DSP Report: register tmp_data_V_23_reg_20284_reg is absorbed into DSP mul_ln1118_23_reg_20919_reg.\n",
      "DSP Report: register mul_ln1118_23_reg_20919_reg is absorbed into DSP mul_ln1118_23_reg_20919_reg.\n",
      "DSP Report: register mul_ln1118_23_reg_20919_reg is absorbed into DSP mul_ln1118_23_reg_20919_reg.\n",
      "DSP Report: register myproject_mul_16s_16ns_20_2_1_U366/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_23_reg_20919_reg.\n",
      "DSP Report: operator myproject_mul_16s_16ns_20_2_1_U366/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_23_reg_20919_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_24_reg_20924_reg, operation Mode is: (A2*B2)'.\n",
      "DSP Report: register tmp_data_V_24_reg_20289_reg is absorbed into DSP mul_ln1118_24_reg_20924_reg.\n",
      "DSP Report: register mul_ln1118_24_reg_20924_reg is absorbed into DSP mul_ln1118_24_reg_20924_reg.\n",
      "DSP Report: register mul_ln1118_24_reg_20924_reg is absorbed into DSP mul_ln1118_24_reg_20924_reg.\n",
      "DSP Report: register myproject_mul_16s_16ns_20_2_1_U389/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_24_reg_20924_reg.\n",
      "DSP Report: operator myproject_mul_16s_16ns_20_2_1_U389/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_24_reg_20924_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_25_reg_20929_reg, operation Mode is: (A2*B2)'.\n",
      "DSP Report: register tmp_data_V_25_reg_20294_reg is absorbed into DSP mul_ln1118_25_reg_20929_reg.\n",
      "DSP Report: register mul_ln1118_25_reg_20929_reg is absorbed into DSP mul_ln1118_25_reg_20929_reg.\n",
      "DSP Report: register mul_ln1118_25_reg_20929_reg is absorbed into DSP mul_ln1118_25_reg_20929_reg.\n",
      "DSP Report: register myproject_mul_16s_16ns_20_2_1_U381/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_25_reg_20929_reg.\n",
      "DSP Report: operator myproject_mul_16s_16ns_20_2_1_U381/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_25_reg_20929_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_26_reg_20934_reg, operation Mode is: (A2*B2)'.\n",
      "DSP Report: register tmp_data_V_26_reg_20299_reg is absorbed into DSP mul_ln1118_26_reg_20934_reg.\n",
      "DSP Report: register mul_ln1118_26_reg_20934_reg is absorbed into DSP mul_ln1118_26_reg_20934_reg.\n",
      "DSP Report: register mul_ln1118_26_reg_20934_reg is absorbed into DSP mul_ln1118_26_reg_20934_reg.\n",
      "DSP Report: register myproject_mul_16s_16ns_20_2_1_U368/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_26_reg_20934_reg.\n",
      "DSP Report: operator myproject_mul_16s_16ns_20_2_1_U368/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_26_reg_20934_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_27_reg_20939_reg, operation Mode is: (A2*B2)'.\n",
      "DSP Report: register tmp_data_V_27_reg_20304_reg is absorbed into DSP mul_ln1118_27_reg_20939_reg.\n",
      "DSP Report: register mul_ln1118_27_reg_20939_reg is absorbed into DSP mul_ln1118_27_reg_20939_reg.\n",
      "DSP Report: register mul_ln1118_27_reg_20939_reg is absorbed into DSP mul_ln1118_27_reg_20939_reg.\n",
      "DSP Report: register myproject_mul_16s_16ns_20_2_1_U393/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_27_reg_20939_reg.\n",
      "DSP Report: operator myproject_mul_16s_16ns_20_2_1_U393/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_27_reg_20939_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_28_reg_20944_reg, operation Mode is: (A2*B2)'.\n",
      "DSP Report: register tmp_data_V_28_reg_20309_reg is absorbed into DSP mul_ln1118_28_reg_20944_reg.\n",
      "DSP Report: register mul_ln1118_28_reg_20944_reg is absorbed into DSP mul_ln1118_28_reg_20944_reg.\n",
      "DSP Report: register mul_ln1118_28_reg_20944_reg is absorbed into DSP mul_ln1118_28_reg_20944_reg.\n",
      "DSP Report: register myproject_mul_16s_16ns_20_2_1_U379/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_28_reg_20944_reg.\n",
      "DSP Report: operator myproject_mul_16s_16ns_20_2_1_U379/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_28_reg_20944_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_29_reg_20949_reg, operation Mode is: (A2*B2)'.\n",
      "DSP Report: register tmp_data_V_29_reg_20314_reg is absorbed into DSP mul_ln1118_29_reg_20949_reg.\n",
      "DSP Report: register mul_ln1118_29_reg_20949_reg is absorbed into DSP mul_ln1118_29_reg_20949_reg.\n",
      "DSP Report: register mul_ln1118_29_reg_20949_reg is absorbed into DSP mul_ln1118_29_reg_20949_reg.\n",
      "DSP Report: register myproject_mul_16s_16ns_20_2_1_U383/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_29_reg_20949_reg.\n",
      "DSP Report: operator myproject_mul_16s_16ns_20_2_1_U383/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_29_reg_20949_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_30_reg_20954_reg, operation Mode is: (A2*B2)'.\n",
      "DSP Report: register tmp_data_V_30_reg_20319_reg is absorbed into DSP mul_ln1118_30_reg_20954_reg.\n",
      "DSP Report: register mul_ln1118_30_reg_20954_reg is absorbed into DSP mul_ln1118_30_reg_20954_reg.\n",
      "DSP Report: register mul_ln1118_30_reg_20954_reg is absorbed into DSP mul_ln1118_30_reg_20954_reg.\n",
      "DSP Report: register myproject_mul_16s_16ns_20_2_1_U380/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_30_reg_20954_reg.\n",
      "DSP Report: operator myproject_mul_16s_16ns_20_2_1_U380/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_30_reg_20954_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_31_reg_20959_reg, operation Mode is: (A2*B2)'.\n",
      "DSP Report: register tmp_data_V_31_reg_20324_reg is absorbed into DSP mul_ln1118_31_reg_20959_reg.\n",
      "DSP Report: register mul_ln1118_31_reg_20959_reg is absorbed into DSP mul_ln1118_31_reg_20959_reg.\n",
      "DSP Report: register mul_ln1118_31_reg_20959_reg is absorbed into DSP mul_ln1118_31_reg_20959_reg.\n",
      "DSP Report: register myproject_mul_16s_16ns_20_2_1_U376/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_31_reg_20959_reg.\n",
      "DSP Report: operator myproject_mul_16s_16ns_20_2_1_U376/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_31_reg_20959_reg.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "DSP Report: Generating DSP myproject_mul_11ns_6s_16_2_1_U624/myproject_mul_11ns_6s_16_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x233)*B2)'.\n",
      "DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP myproject_mul_11ns_6s_16_2_1_U624/myproject_mul_11ns_6s_16_2_1_MulnS_7_U/p_tmp_reg.\n",
      "DSP Report: register myproject_mul_11ns_6s_16_2_1_U624/myproject_mul_11ns_6s_16_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_mul_11ns_6s_16_2_1_U624/myproject_mul_11ns_6s_16_2_1_MulnS_7_U/p_tmp_reg.\n",
      "DSP Report: operator myproject_mul_11ns_6s_16_2_1_U624/myproject_mul_11ns_6s_16_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_mul_11ns_6s_16_2_1_U624/myproject_mul_11ns_6s_16_2_1_MulnS_7_U/p_tmp_reg.\n",
      "DSP Report: Generating DSP myproject_mul_11s_6s_16_2_1_U623/myproject_mul_11s_6s_16_2_1_MulnS_6_U/p_tmp_reg, operation Mode is: ((A:0x3ffffdae)*B2)'.\n",
      "DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP myproject_mul_11s_6s_16_2_1_U623/myproject_mul_11s_6s_16_2_1_MulnS_6_U/p_tmp_reg.\n",
      "DSP Report: register myproject_mul_11s_6s_16_2_1_U623/myproject_mul_11s_6s_16_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP myproject_mul_11s_6s_16_2_1_U623/myproject_mul_11s_6s_16_2_1_MulnS_6_U/p_tmp_reg.\n",
      "DSP Report: operator myproject_mul_11s_6s_16_2_1_U623/myproject_mul_11s_6s_16_2_1_MulnS_6_U/tmp_product is absorbed into DSP myproject_mul_11s_6s_16_2_1_U623/myproject_mul_11s_6s_16_2_1_MulnS_6_U/p_tmp_reg.\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_7_loc_1_reg_809_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2038]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_7_ret_reg_29781_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2038]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_8_loc_1_reg_819_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2049]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_8_ret_reg_29809_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2049]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_4_loc_1_reg_789_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2016]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_4_ret_reg_29732_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2016]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_1183_loc_1_reg_769_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1994]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_1183_ret_reg_29681_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1994]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_2_loc_1_reg_779_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2005]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_2_ret_reg_29704_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2005]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_5_loc_1_reg_799_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2027]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_5_ret_reg_29759_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2027]\n",
      "DSP Report: Generating DSP myproject_mul_5ns_15s_15_2_1_U19/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg, operation Mode is: (A2*(B:0xd))'.\n",
      "DSP Report: register kernel_data_V_3_ret_reg_29645_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U19/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.\n",
      "DSP Report: register myproject_mul_5ns_15s_15_2_1_U19/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U19/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.\n",
      "DSP Report: operator myproject_mul_5ns_15s_15_2_1_U19/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U19/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.\n",
      "DSP Report: Generating DSP myproject_mul_6ns_15s_15_2_1_U31/myproject_mul_6ns_15s_15_2_1_MulnS_3_U/p_tmp_reg, operation Mode is: (A2*(B:0x17))'.\n",
      "DSP Report: register trunc_ln269_4_reg_29743_reg is absorbed into DSP myproject_mul_6ns_15s_15_2_1_U31/myproject_mul_6ns_15s_15_2_1_MulnS_3_U/p_tmp_reg.\n",
      "DSP Report: register myproject_mul_6ns_15s_15_2_1_U31/myproject_mul_6ns_15s_15_2_1_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_mul_6ns_15s_15_2_1_U31/myproject_mul_6ns_15s_15_2_1_MulnS_3_U/p_tmp_reg.\n",
      "DSP Report: operator myproject_mul_6ns_15s_15_2_1_U31/myproject_mul_6ns_15s_15_2_1_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_6ns_15s_15_2_1_U31/myproject_mul_6ns_15s_15_2_1_MulnS_3_U/p_tmp_reg.\n",
      "DSP Report: Generating DSP myproject_mul_5ns_15s_15_2_1_U28/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg, operation Mode is: (A''*(B:0xb))'.\n",
      "DSP Report: register trunc_ln269_3_reg_29716_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U28/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.\n",
      "DSP Report: register trunc_ln269_3_reg_29716_pp0_iter2_reg_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U28/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.\n",
      "DSP Report: register myproject_mul_5ns_15s_15_2_1_U28/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U28/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.\n",
      "DSP Report: operator myproject_mul_5ns_15s_15_2_1_U28/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U28/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.\n",
      "DSP Report: Generating DSP myproject_mul_6s_15s_15_2_1_U18/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg, operation Mode is: (A2*(B:0x3ffed))'.\n",
      "DSP Report: register trunc_ln269_1_reg_29666_reg is absorbed into DSP myproject_mul_6s_15s_15_2_1_U18/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg.\n",
      "DSP Report: register myproject_mul_6s_15s_15_2_1_U18/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg is absorbed into DSP myproject_mul_6s_15s_15_2_1_U18/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg.\n",
      "DSP Report: operator myproject_mul_6s_15s_15_2_1_U18/myproject_mul_6s_15s_15_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_mul_6s_15s_15_2_1_U18/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg.\n",
      "DSP Report: Generating DSP myproject_mul_5ns_15s_15_2_1_U26/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg, operation Mode is: (A''*(B:0xd))'.\n",
      "DSP Report: register trunc_ln269_6_reg_29794_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U26/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.\n",
      "DSP Report: register trunc_ln269_6_reg_29794_pp0_iter2_reg_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U26/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.\n",
      "DSP Report: register myproject_mul_5ns_15s_15_2_1_U26/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U26/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.\n",
      "DSP Report: operator myproject_mul_5ns_15s_15_2_1_U26/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U26/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.\n",
      "DSP Report: Generating DSP myproject_mul_6s_15s_15_2_1_U22/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg, operation Mode is: (A''*(B:0x3ffe9))'.\n",
      "DSP Report: register trunc_ln269_3_reg_29716_reg is absorbed into DSP myproject_mul_6s_15s_15_2_1_U22/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg.\n",
      "DSP Report: register trunc_ln269_3_reg_29716_pp0_iter2_reg_reg is absorbed into DSP myproject_mul_6s_15s_15_2_1_U22/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg.\n",
      "DSP Report: register myproject_mul_6s_15s_15_2_1_U22/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg is absorbed into DSP myproject_mul_6s_15s_15_2_1_U22/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg.\n",
      "DSP Report: operator myproject_mul_6s_15s_15_2_1_U22/myproject_mul_6s_15s_15_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_mul_6s_15s_15_2_1_U22/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg.\n",
      "DSP Report: Generating DSP myproject_mul_6s_15s_15_2_1_U13/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg, operation Mode is: (A2*(B:0x3ffed))'.\n",
      "DSP Report: register trunc_ln269_4_reg_29743_reg is absorbed into DSP myproject_mul_6s_15s_15_2_1_U13/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg.\n",
      "DSP Report: register myproject_mul_6s_15s_15_2_1_U13/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg is absorbed into DSP myproject_mul_6s_15s_15_2_1_U13/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg.\n",
      "DSP Report: operator myproject_mul_6s_15s_15_2_1_U13/myproject_mul_6s_15s_15_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_mul_6s_15s_15_2_1_U13/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg.\n",
      "DSP Report: Generating DSP myproject_mul_6s_15s_15_2_1_U16/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg, operation Mode is: (A''*(B:0x3ffeb))'.\n",
      "DSP Report: register trunc_ln269_3_reg_29716_reg is absorbed into DSP myproject_mul_6s_15s_15_2_1_U16/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg.\n",
      "DSP Report: register trunc_ln269_3_reg_29716_pp0_iter2_reg_reg is absorbed into DSP myproject_mul_6s_15s_15_2_1_U16/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg.\n",
      "DSP Report: register myproject_mul_6s_15s_15_2_1_U16/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg is absorbed into DSP myproject_mul_6s_15s_15_2_1_U16/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg.\n",
      "DSP Report: operator myproject_mul_6s_15s_15_2_1_U16/myproject_mul_6s_15s_15_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_mul_6s_15s_15_2_1_U16/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg.\n",
      "DSP Report: Generating DSP myproject_mul_5ns_15s_15_2_1_U11/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg, operation Mode is: (A''*(B:0xd))'.\n",
      "DSP Report: register trunc_ln269_3_reg_29716_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U11/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.\n",
      "DSP Report: register trunc_ln269_3_reg_29716_pp0_iter2_reg_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U11/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.\n",
      "DSP Report: register myproject_mul_5ns_15s_15_2_1_U11/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U11/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.\n",
      "DSP Report: operator myproject_mul_5ns_15s_15_2_1_U11/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U11/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.\n",
      "DSP Report: Generating DSP myproject_mul_5ns_15s_15_2_1_U14/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg, operation Mode is: (A2*(B:0xb))'.\n",
      "DSP Report: register trunc_ln269_4_reg_29743_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U14/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.\n",
      "DSP Report: register myproject_mul_5ns_15s_15_2_1_U14/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U14/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.\n",
      "DSP Report: operator myproject_mul_5ns_15s_15_2_1_U14/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U14/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.\n",
      "DSP Report: Generating DSP myproject_mul_6ns_15s_15_2_1_U30/myproject_mul_6ns_15s_15_2_1_MulnS_3_U/p_tmp_reg, operation Mode is: (A2*(B:0x13))'.\n",
      "DSP Report: register trunc_ln269_2_reg_29694_reg is absorbed into DSP myproject_mul_6ns_15s_15_2_1_U30/myproject_mul_6ns_15s_15_2_1_MulnS_3_U/p_tmp_reg.\n",
      "DSP Report: register myproject_mul_6ns_15s_15_2_1_U30/myproject_mul_6ns_15s_15_2_1_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_mul_6ns_15s_15_2_1_U30/myproject_mul_6ns_15s_15_2_1_MulnS_3_U/p_tmp_reg.\n",
      "DSP Report: operator myproject_mul_6ns_15s_15_2_1_U30/myproject_mul_6ns_15s_15_2_1_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_6ns_15s_15_2_1_U30/myproject_mul_6ns_15s_15_2_1_MulnS_3_U/p_tmp_reg.\n",
      "DSP Report: Generating DSP myproject_mul_5ns_15s_15_2_1_U29/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg, operation Mode is: (A''*(B:0xb))'.\n",
      "DSP Report: register trunc_ln269_7_reg_29820_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U29/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.\n",
      "DSP Report: register trunc_ln269_7_reg_29820_pp0_iter2_reg_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U29/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.\n",
      "DSP Report: register myproject_mul_5ns_15s_15_2_1_U29/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U29/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.\n",
      "DSP Report: operator myproject_mul_5ns_15s_15_2_1_U29/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U29/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.\n",
      "DSP Report: Generating DSP myproject_mul_6s_15s_15_2_1_U23/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg, operation Mode is: (A''*(B:0x3ffeb))'.\n",
      "DSP Report: register trunc_ln269_4_reg_29743_reg is absorbed into DSP myproject_mul_6s_15s_15_2_1_U23/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg.\n",
      "DSP Report: register trunc_ln269_4_reg_29743_pp0_iter2_reg_reg is absorbed into DSP myproject_mul_6s_15s_15_2_1_U23/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg.\n",
      "DSP Report: register myproject_mul_6s_15s_15_2_1_U23/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg is absorbed into DSP myproject_mul_6s_15s_15_2_1_U23/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg.\n",
      "DSP Report: operator myproject_mul_6s_15s_15_2_1_U23/myproject_mul_6s_15s_15_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_mul_6s_15s_15_2_1_U23/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg.\n",
      "DSP Report: Generating DSP myproject_mul_5ns_15s_15_2_1_U21/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg, operation Mode is: (A2*(B:0xb))'.\n",
      "DSP Report: register trunc_ln269_1_reg_29666_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U21/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.\n",
      "DSP Report: register myproject_mul_5ns_15s_15_2_1_U21/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U21/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.\n",
      "DSP Report: operator myproject_mul_5ns_15s_15_2_1_U21/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U21/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (pooling2d_cl_array_array_ap_fixed_32u_config5_U0/\\call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338/ap_CS_fsm_reg[0] )\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1534/ap_ce_reg_reg' (FD) to 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622/ap_ce_reg_reg'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1542/ap_ce_reg_reg' (FD) to 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622/ap_ce_reg_reg'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1510/ap_ce_reg_reg' (FD) to 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622/ap_ce_reg_reg'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1598/ap_ce_reg_reg' (FD) to 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622/ap_ce_reg_reg'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1614/ap_ce_reg_reg' (FD) to 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622/ap_ce_reg_reg'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1502/ap_ce_reg_reg' (FD) to 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622/ap_ce_reg_reg'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1518/ap_ce_reg_reg' (FD) to 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622/ap_ce_reg_reg'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1550/ap_ce_reg_reg' (FD) to 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622/ap_ce_reg_reg'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1606/ap_ce_reg_reg' (FD) to 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622/ap_ce_reg_reg'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622/ap_ce_reg_reg' (FD) to 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590/ap_ce_reg_reg'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1574/ap_ce_reg_reg' (FD) to 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590/ap_ce_reg_reg'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590/ap_ce_reg_reg' (FD) to 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582/ap_ce_reg_reg'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1566/ap_ce_reg_reg' (FD) to 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582/ap_ce_reg_reg'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1526/ap_ce_reg_reg' (FD) to 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582/ap_ce_reg_reg'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1558/ap_ce_reg_reg' (FD) to 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582/ap_ce_reg_reg'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3685_reg[0]' (FDE) to 'i_1_0/normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3685_reg[2]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3685_reg[1]' (FDE) to 'i_1_0/normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3685_reg[10]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3685_reg[3]' (FDE) to 'i_1_0/normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3685_reg[8]'\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (normalize_array_array_ap_fixed_128u_config7_U0/\\ap_phi_reg_pp0_iter1_phi_ln63_reg_3685_reg[5] )\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3685_reg[6]' (FDE) to 'i_1_0/normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3685_reg[7]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3685_reg[7]' (FDE) to 'i_1_0/normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3685_reg[9]'\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (normalize_array_array_ap_fixed_128u_config7_U0/\\ap_phi_reg_pp0_iter1_phi_ln63_reg_3685_reg[8] )\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3685_reg[10]' (FDE) to 'i_1_0/normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3685_reg[11]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter2_phi_ln63_reg_3685_reg[1]' (FDSE) to 'i_1_0/normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter2_phi_ln63_reg_3685_reg[11]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter2_phi_ln63_reg_3685_reg[3]' (FDSE) to 'i_1_0/normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter2_phi_ln63_reg_3685_reg[8]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter2_phi_ln63_reg_3685_reg[7]' (FDSE) to 'i_1_0/normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter2_phi_ln63_reg_3685_reg[9]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/trunc_ln708_7_reg_54765_reg[-1111111099]' (FD) to 'i_1_0/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/trunc_ln708_7_reg_54765_reg[-1111111098]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/trunc_ln708_17_reg_54820_reg[-1111111099]' (FD) to 'i_1_0/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/trunc_ln708_17_reg_54820_reg[-1111111098]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/trunc_ln708_61_reg_55010_reg[-1111111099]' (FD) to 'i_1_0/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/trunc_ln708_61_reg_55010_reg[-1111111098]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/res_0_V_reg_3373_reg[0]' (FDE) to 'i_1_0/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/res_0_V_reg_3373_reg[1]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/res_0_V_reg_3373_reg[1]' (FDE) to 'i_1_0/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/res_0_V_reg_3373_reg[2]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/res_0_V_reg_3373_reg[2]' (FDE) to 'i_1_0/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/res_0_V_reg_3373_reg[3]'\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/\\res_0_V_reg_3373_reg[3] )\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][9]' (FDE) to 'i_1_0/layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][10]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][10]' (FDE) to 'i_1_0/layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][11]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][11]' (FDE) to 'i_1_0/layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][12]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][12]' (FDE) to 'i_1_0/layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][13]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'i_1_0/layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][14]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][14]' (FDE) to 'i_1_0/layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][15]'\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_array_ap_ufixed_32u_relu_config4_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (linear_array_array_ap_fixed_32u_linear_config3_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (normalize_array_array_ap_fixed_128u_config7_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_32u_config5_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (linear_array_array_ap_fixed_1u_linear_config9_U0/\\ap_CS_fsm_reg[0] )\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'i_1_0/layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][1]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'i_1_0/layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][2]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'i_1_0/layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][3]'\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][3] )\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[9]' (FDRE) to 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[10]' (FDRE) to 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[11]' (FDRE) to 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[12]' (FDRE) to 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[13]' (FDRE) to 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[14]' (FDRE) to 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[9]' (FDRE) to 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[15]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[10]' (FDRE) to 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[15]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[11]' (FDRE) to 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[15]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[12]' (FDRE) to 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[15]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[13]' (FDRE) to 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[15]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[14]' (FDRE) to 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[15]'\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (conv_2d_cl_array_array_ap_fixed_32u_config2_U0/\\call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017/ap_CS_fsm_reg[0] )\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_1_V_reg_29856_reg[1]' (FDE) to 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_25_V_reg_29920_reg[0]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_1_V_reg_29856_reg[2]' (FDE) to 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_25_V_reg_29920_reg[1]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_1_V_reg_29856_reg[3]' (FDE) to 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_25_V_reg_29920_reg[2]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_1_V_reg_29856_reg[4]' (FDE) to 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_25_V_reg_29920_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_1_V_reg_29856_reg[5]' (FDE) to 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_25_V_reg_29920_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_73_V_reg_30217_reg[1]' (FDE) to 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_66_V_reg_30182_reg[0]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_73_V_reg_30217_reg[2]' (FDE) to 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_68_V_reg_30194_reg[0]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_73_V_reg_30217_reg[3]' (FDE) to 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_68_V_reg_30194_reg[1]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_73_V_reg_30217_reg[4]' (FDE) to 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_68_V_reg_30194_reg[2]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_73_V_reg_30217_reg[5]' (FDE) to 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_68_V_reg_30194_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_166_reg_30514_reg[0]' (FDE) to 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_169_reg_30532_reg[1]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_166_reg_30514_reg[1]' (FDE) to 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_169_reg_30532_reg[2]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_166_reg_30514_reg[2]' (FDE) to 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_169_reg_30532_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_166_reg_30514_reg[3]' (FDE) to 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_169_reg_30532_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_166_reg_30514_reg[4]' (FDE) to 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_169_reg_30532_reg[5]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_68_V_reg_30194_reg[0]' (FDE) to 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_66_V_reg_30182_reg[1]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_68_V_reg_30194_reg[1]' (FDE) to 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_66_V_reg_30182_reg[2]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_68_V_reg_30194_reg[2]' (FDE) to 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_66_V_reg_30182_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_68_V_reg_30194_reg[3]' (FDE) to 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_66_V_reg_30182_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_68_V_reg_30194_reg[4]' (FDE) to 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_66_V_reg_30182_reg[5]'\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_32u_config2_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (\\Block_proc_U0/ap_CS_fsm_reg[0] )\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_34_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'i_1_0/layer7_out_V_data_34_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_34_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'i_1_0/layer7_out_V_data_34_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_34_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'i_1_0/layer7_out_V_data_34_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_34_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'i_1_0/layer7_out_V_data_34_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_34_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'i_1_0/layer7_out_V_data_34_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_40_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'i_1_0/layer7_out_V_data_40_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_40_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'i_1_0/layer7_out_V_data_40_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_40_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'i_1_0/layer7_out_V_data_40_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_40_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'i_1_0/layer7_out_V_data_40_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_40_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'i_1_0/layer7_out_V_data_40_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_36_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'i_1_0/layer7_out_V_data_36_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_36_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'i_1_0/layer7_out_V_data_36_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_36_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]' (FDE) to 'i_1_0/layer7_out_V_data_36_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_36_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'i_1_0/layer7_out_V_data_36_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_36_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'i_1_0/layer7_out_V_data_36_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_44_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'i_1_0/layer7_out_V_data_44_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_44_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'i_1_0/layer7_out_V_data_44_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_44_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'i_1_0/layer7_out_V_data_44_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_44_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'i_1_0/layer7_out_V_data_44_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_44_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'i_1_0/layer7_out_V_data_44_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_41_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'i_1_0/layer7_out_V_data_41_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_41_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'i_1_0/layer7_out_V_data_41_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_41_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'i_1_0/layer7_out_V_data_41_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_41_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'i_1_0/layer7_out_V_data_41_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_41_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'i_1_0/layer7_out_V_data_41_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_49_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'i_1_0/layer7_out_V_data_49_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_49_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'i_1_0/layer7_out_V_data_49_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_49_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'i_1_0/layer7_out_V_data_49_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_49_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'i_1_0/layer7_out_V_data_49_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'\n",
      "INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_45_reg_54935_reg[-1111111101] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_45_reg_54935_reg[-1111111100] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_45_reg_54935_reg[-1111111099] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_45_reg_54935_reg[-1111111098] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_45_reg_54935_reg[-1111111097] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_57_reg_54985_reg[-1111111101] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_57_reg_54985_reg[-1111111100] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_57_reg_54985_reg[-1111111099] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_57_reg_54985_reg[-1111111098] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_57_reg_54985_reg[-1111111097] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_64_reg_55025_reg[-1111111101] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_64_reg_55025_reg[-1111111100] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_64_reg_55025_reg[-1111111099] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_64_reg_55025_reg[-1111111098] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_64_reg_55025_reg[-1111111097] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_83_reg_55120_reg[-1111111101] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_83_reg_55120_reg[-1111111100] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_83_reg_55120_reg[-1111111099] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_83_reg_55120_reg[-1111111098] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_62_reg_55015_reg[-1111111101] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_62_reg_55015_reg[-1111111100] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_62_reg_55015_reg[-1111111099] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_62_reg_55015_reg[-1111111098] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\mul_ln1118_91_reg_49595_reg[10] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\add_ln703_117_reg_55280_reg[0] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\add_ln703_117_reg_55280_reg[1] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\sub_ln1118_5_reg_54865_reg[10] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_104_reg_55205_reg[0] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_104_reg_55205_reg[1] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_104_reg_55205_reg[2] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_93_reg_55170_reg[-1111111101] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_93_reg_55170_reg[-1111111100] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_93_reg_55170_reg[-1111111099] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_85_reg_55130_reg[-1111111101] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_85_reg_55130_reg[-1111111100] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_85_reg_55130_reg[-1111111099] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_85_reg_55130_reg[-1111111098] )\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_57_reg_54985_pp0_iter1_reg_reg[0] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_57_reg_54985_pp0_iter1_reg_reg[1] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_57_reg_54985_pp0_iter1_reg_reg[2] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_57_reg_54985_pp0_iter1_reg_reg[3] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_57_reg_54985_pp0_iter1_reg_reg[4] )\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\add_ln703_98_reg_55495_reg[2] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\add_ln703_98_reg_55495_reg[3] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\add_ln703_98_reg_55495_reg[4] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_32_reg_54880_reg[-1111111101] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_32_reg_54880_reg[-1111111097] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_105_reg_55210_reg[-1111111101] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_105_reg_55210_reg[-1111111100] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_105_reg_55210_reg[-1111111099] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_105_reg_55210_reg[-1111111097] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_41_reg_54920_reg[-1111111098] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_84_reg_55125_reg[-1111111098] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_86_reg_55135_reg[-1111111098] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_105_reg_55210_pp0_iter1_reg_reg[0] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_105_reg_55210_pp0_iter1_reg_reg[1] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_105_reg_55210_pp0_iter1_reg_reg[2] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\trunc_ln708_105_reg_55210_pp0_iter1_reg_reg[4] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\\add_ln703_89_reg_55480_reg[4] )\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 2194.309 ; gain = 653.016 ; free physical = 23559 ; free virtual = 26370\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "DSP: Preliminary Mapping\tReport (see note below)\n",
      "+-----------------------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+\n",
      "|Module Name                                          | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | \n",
      "+-----------------------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+\n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B)'              | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | \n",
      "|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s | ((A:0x233)*B2)'      | 6      | 11     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s | ((A:0x3ffffdae)*B2)' | 6      | 11     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | (A2*(B:0xd))'        | 15     | 5      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | (A2*(B:0x17))'       | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | (A''*(B:0xb))'       | 15     | 5      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | (A2*(B:0x3ffed))'    | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | (A''*(B:0xd))'       | 15     | 5      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | (A''*(B:0x3ffe9))'   | 15     | 6      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | (A2*(B:0x3ffed))'    | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | (A''*(B:0x3ffeb))'   | 15     | 6      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | (A''*(B:0xd))'       | 15     | 5      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | (A2*(B:0xb))'        | 15     | 5      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | (A2*(B:0x13))'       | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | (A''*(B:0xb))'       | 15     | 5      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | (A''*(B:0x3ffeb))'   | 15     | 6      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | (A2*(B:0xb))'        | 15     | 5      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 1    | 0    | \n",
      "+-----------------------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+\n",
      "\n",
      "Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.\n",
      "---------------------------------------------------------------------------------\n",
      "Finished ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "Report RTL Partitions: \n",
      "+------+---------------+------------+----------+\n",
      "|      |RTL Partition  |Replication |Instances |\n",
      "+------+---------------+------------+----------+\n",
      "|1     |myproject__GB0 |           1|     23872|\n",
      "|2     |myproject__GB1 |           1|     14981|\n",
      "+------+---------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Timing Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 2194.309 ; gain = 653.016 ; free physical = 23559 ; free virtual = 26371\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+------+---------------+------------+----------+\n",
      "|      |RTL Partition  |Replication |Instances |\n",
      "+------+---------------+------------+----------+\n",
      "|1     |myproject__GB0 |           1|     23872|\n",
      "|2     |myproject__GB1 |           1|     14981|\n",
      "+------+---------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Technology Mapping\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 2194.309 ; gain = 653.016 ; free physical = 23576 ; free virtual = 26389\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-6064] Net \\conv_2d_cl_array_array_ap_fixed_32u_config2_U0/kernel_window_5_V_read [14] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. \n",
      "---------------------------------------------------------------------------------\n",
      "Finished Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 2194.309 ; gain = 653.016 ; free physical = 23570 ; free virtual = 26384\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Instances\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 2194.309 ; gain = 653.016 ; free physical = 23570 ; free virtual = 26384\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "\n",
      "Report Check Netlist: \n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|      |Item              |Errors |Warnings |Status |Description       |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Rebuilding User Hierarchy\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 2194.309 ; gain = 653.016 ; free physical = 23569 ; free virtual = 26383\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Ports\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 2194.309 ; gain = 653.016 ; free physical = 23569 ; free virtual = 26383\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Handling Custom Attributes\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 2194.309 ; gain = 653.016 ; free physical = 23569 ; free virtual = 26383\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Nets\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 2194.309 ; gain = 653.016 ; free physical = 23569 ; free virtual = 26383\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Static Shift Register Report:\n",
      "+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+\n",
      "|Module Name | RTL Name                                                                                                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | \n",
      "+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+\n",
      "|myproject   | dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/add_ln703_118_reg_55525_reg[2]               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | \n",
      "|myproject   | dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/add_ln703_124_reg_55695_pp0_iter6_reg_reg[5] | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | \n",
      "|myproject   | dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/add_ln703_91_reg_55615_pp0_iter4_reg_reg[5]  | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | \n",
      "|myproject   | dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/add_ln703_84_reg_55610_pp0_iter4_reg_reg[5]  | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | \n",
      "|myproject   | dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/add_ln703_75_reg_55450_pp0_iter3_reg_reg[5]  | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | \n",
      "|myproject   | dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/add_ln703_35_reg_55265_pp0_iter2_reg_reg[4]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | \n",
      "|myproject   | conv_2d_cl_array_array_ap_fixed_32u_config2_U0/kernel_data_V_5_ret_reg_29759_pp0_iter4_reg_reg[14]                                                                | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | \n",
      "|myproject   | conv_2d_cl_array_array_ap_fixed_32u_config2_U0/kernel_data_V_7_ret_reg_29781_pp0_iter4_reg_reg[14]                                                                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | \n",
      "+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+\n",
      "\n",
      "\n",
      "Dynamic Shift Register Report:\n",
      "+------------+--------------------+--------+------------+--------+---------+--------+--------+--------+\n",
      "|Module Name | RTL Name           | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | \n",
      "+------------+--------------------+--------+------------+--------+---------+--------+--------+--------+\n",
      "|dsrl        | ShiftRegMem_reg[5] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | \n",
      "|dsrl__1     | ShiftRegMem_reg[3] | 6      | 6          | 6      | 0       | 0      | 0      | 0      | \n",
      "|dsrl__2     | SRL_SIG_reg[15]    | 6      | 6          | 6      | 0       | 0      | 0      | 0      | \n",
      "|dsrl__3     | SRL_SIG_reg[3]     | 16     | 16         | 16     | 0       | 0      | 0      | 0      | \n",
      "+------------+--------------------+--------+------------+--------+---------+--------+--------+--------+\n",
      "\n",
      "---------------------------------------------------------------------------------\n",
      "Finished ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Writing Synthesis Report\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report BlackBoxes: \n",
      "+-+--------------+----------+\n",
      "| |BlackBox name |Instances |\n",
      "+-+--------------+----------+\n",
      "+-+--------------+----------+\n",
      "\n",
      "Report Cell Usage: \n",
      "+------+--------+------+\n",
      "|      |Cell    |Count |\n",
      "+------+--------+------+\n",
      "|1     |BUFG    |     1|\n",
      "|2     |CARRY4  |  1294|\n",
      "|3     |DSP48E1 |    47|\n",
      "|4     |LUT1    |   848|\n",
      "|5     |LUT2    |  3735|\n",
      "|6     |LUT3    |  1404|\n",
      "|7     |LUT4    |  1315|\n",
      "|8     |LUT5    |  1533|\n",
      "|9     |LUT6    |  1657|\n",
      "|10    |SRL16E  |  1015|\n",
      "|11    |FDRE    |  7071|\n",
      "|12    |FDSE    |   856|\n",
      "|13    |IBUF    |    21|\n",
      "|14    |OBUF    |    55|\n",
      "+------+--------+------+\n",
      "\n",
      "Report Instance Areas: \n",
      "+------+----------------------------------------------------------------------------+----------------------------------------------------------------------+------+\n",
      "|      |Instance                                                                    |Module                                                                |Cells |\n",
      "+------+----------------------------------------------------------------------------+----------------------------------------------------------------------+------+\n",
      "|1     |top                                                                         |                                                                      | 20852|\n",
      "|2     |  Block_proc_U0                                                             |Block_proc                                                            |     4|\n",
      "|3     |  conv_2d_cl_array_array_ap_fixed_32u_config2_U0                            |conv_2d_cl_array_array_ap_fixed_32u_config2_s                         |  8118|\n",
      "|4     |    call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017         |shift_line_buffer_array_ap_fixed_1u_config2_s                         |    64|\n",
      "|5     |      line_buffer_Array_V_0_0_U                                             |shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb          |    32|\n",
      "|6     |        shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core_U |shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core__1  |    32|\n",
      "|7     |      line_buffer_Array_V_1182_0_U                                          |shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_492      |    32|\n",
      "|8     |        shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core_U |shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core     |    32|\n",
      "|9     |    myproject_mul_5ns_15s_15_2_1_U11                                        |myproject_mul_5ns_15s_15_2_1                                          |    15|\n",
      "|10    |      myproject_mul_5ns_15s_15_2_1_MulnS_0_U                                |myproject_mul_5ns_15s_15_2_1_MulnS_0_491                              |    15|\n",
      "|11    |    myproject_mul_5ns_15s_15_2_1_U14                                        |myproject_mul_5ns_15s_15_2_1_455                                      |     2|\n",
      "|12    |      myproject_mul_5ns_15s_15_2_1_MulnS_0_U                                |myproject_mul_5ns_15s_15_2_1_MulnS_0_490                              |     2|\n",
      "|13    |    myproject_mul_5ns_15s_15_2_1_U19                                        |myproject_mul_5ns_15s_15_2_1_456                                      |    24|\n",
      "|14    |      myproject_mul_5ns_15s_15_2_1_MulnS_0_U                                |myproject_mul_5ns_15s_15_2_1_MulnS_0_489                              |    24|\n",
      "|15    |    myproject_mul_5ns_15s_15_2_1_U21                                        |myproject_mul_5ns_15s_15_2_1_457                                      |    25|\n",
      "|16    |      myproject_mul_5ns_15s_15_2_1_MulnS_0_U                                |myproject_mul_5ns_15s_15_2_1_MulnS_0_488                              |    25|\n",
      "|17    |    myproject_mul_5ns_15s_15_2_1_U26                                        |myproject_mul_5ns_15s_15_2_1_458                                      |    35|\n",
      "|18    |      myproject_mul_5ns_15s_15_2_1_MulnS_0_U                                |myproject_mul_5ns_15s_15_2_1_MulnS_0_487                              |    35|\n",
      "|19    |    myproject_mul_5ns_15s_15_2_1_U28                                        |myproject_mul_5ns_15s_15_2_1_459                                      |    29|\n",
      "|20    |      myproject_mul_5ns_15s_15_2_1_MulnS_0_U                                |myproject_mul_5ns_15s_15_2_1_MulnS_0_486                              |    29|\n",
      "|21    |    myproject_mul_5ns_15s_15_2_1_U29                                        |myproject_mul_5ns_15s_15_2_1_460                                      |    11|\n",
      "|22    |      myproject_mul_5ns_15s_15_2_1_MulnS_0_U                                |myproject_mul_5ns_15s_15_2_1_MulnS_0                                  |    11|\n",
      "|23    |    myproject_mul_5s_15s_15_2_1_U12                                         |myproject_mul_5s_15s_15_2_1                                           |    46|\n",
      "|24    |      myproject_mul_5s_15s_15_2_1_MulnS_1_U                                 |myproject_mul_5s_15s_15_2_1_MulnS_1_485                               |    46|\n",
      "|25    |    myproject_mul_5s_15s_15_2_1_U15                                         |myproject_mul_5s_15s_15_2_1_461                                       |    47|\n",
      "|26    |      myproject_mul_5s_15s_15_2_1_MulnS_1_U                                 |myproject_mul_5s_15s_15_2_1_MulnS_1_484                               |    47|\n",
      "|27    |    myproject_mul_5s_15s_15_2_1_U17                                         |myproject_mul_5s_15s_15_2_1_462                                       |    46|\n",
      "|28    |      myproject_mul_5s_15s_15_2_1_MulnS_1_U                                 |myproject_mul_5s_15s_15_2_1_MulnS_1_483                               |    46|\n",
      "|29    |    myproject_mul_5s_15s_15_2_1_U20                                         |myproject_mul_5s_15s_15_2_1_463                                       |    46|\n",
      "|30    |      myproject_mul_5s_15s_15_2_1_MulnS_1_U                                 |myproject_mul_5s_15s_15_2_1_MulnS_1_482                               |    46|\n",
      "|31    |    myproject_mul_5s_15s_15_2_1_U24                                         |myproject_mul_5s_15s_15_2_1_464                                       |    47|\n",
      "|32    |      myproject_mul_5s_15s_15_2_1_MulnS_1_U                                 |myproject_mul_5s_15s_15_2_1_MulnS_1_481                               |    47|\n",
      "|33    |    myproject_mul_5s_15s_15_2_1_U25                                         |myproject_mul_5s_15s_15_2_1_465                                       |    46|\n",
      "|34    |      myproject_mul_5s_15s_15_2_1_MulnS_1_U                                 |myproject_mul_5s_15s_15_2_1_MulnS_1_480                               |    46|\n",
      "|35    |    myproject_mul_5s_15s_15_2_1_U27                                         |myproject_mul_5s_15s_15_2_1_466                                       |    46|\n",
      "|36    |      myproject_mul_5s_15s_15_2_1_MulnS_1_U                                 |myproject_mul_5s_15s_15_2_1_MulnS_1                                   |    46|\n",
      "|37    |    myproject_mul_6ns_15s_15_2_1_U30                                        |myproject_mul_6ns_15s_15_2_1                                          |    24|\n",
      "|38    |      myproject_mul_6ns_15s_15_2_1_MulnS_3_U                                |myproject_mul_6ns_15s_15_2_1_MulnS_3_479                              |    24|\n",
      "|39    |    myproject_mul_6ns_15s_15_2_1_U31                                        |myproject_mul_6ns_15s_15_2_1_467                                      |    11|\n",
      "|40    |      myproject_mul_6ns_15s_15_2_1_MulnS_3_U                                |myproject_mul_6ns_15s_15_2_1_MulnS_3                                  |    11|\n",
      "|41    |    myproject_mul_6s_15s_15_2_1_U13                                         |myproject_mul_6s_15s_15_2_1                                           |    11|\n",
      "|42    |      myproject_mul_6s_15s_15_2_1_MulnS_2_U                                 |myproject_mul_6s_15s_15_2_1_MulnS_2_478                               |    11|\n",
      "|43    |    myproject_mul_6s_15s_15_2_1_U16                                         |myproject_mul_6s_15s_15_2_1_468                                       |     1|\n",
      "|44    |      myproject_mul_6s_15s_15_2_1_MulnS_2_U                                 |myproject_mul_6s_15s_15_2_1_MulnS_2_477                               |     1|\n",
      "|45    |    myproject_mul_6s_15s_15_2_1_U18                                         |myproject_mul_6s_15s_15_2_1_469                                       |     9|\n",
      "|46    |      myproject_mul_6s_15s_15_2_1_MulnS_2_U                                 |myproject_mul_6s_15s_15_2_1_MulnS_2_476                               |     9|\n",
      "|47    |    myproject_mul_6s_15s_15_2_1_U22                                         |myproject_mul_6s_15s_15_2_1_470                                       |     1|\n",
      "|48    |      myproject_mul_6s_15s_15_2_1_MulnS_2_U                                 |myproject_mul_6s_15s_15_2_1_MulnS_2_475                               |     1|\n",
      "|49    |    myproject_mul_6s_15s_15_2_1_U23                                         |myproject_mul_6s_15s_15_2_1_471                                       |    25|\n",
      "|50    |      myproject_mul_6s_15s_15_2_1_MulnS_2_U                                 |myproject_mul_6s_15s_15_2_1_MulnS_2                                   |    25|\n",
      "|51    |    regslice_both_data_V_data_V_U                                           |regslice_both_472                                                     |   217|\n",
      "|52    |      ibuf_inst                                                             |xil_defaultlib_ibuf_473                                               |    35|\n",
      "|53    |      obuf_inst                                                             |xil_defaultlib_obuf_474                                               |   182|\n",
      "|54    |  dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0                       |dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s                    |  3033|\n",
      "|55    |    grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095        |dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s                  |  2823|\n",
      "|56    |      myproject_mul_11ns_6s_16_2_1_U624                                     |myproject_mul_11ns_6s_16_2_1                                          |     3|\n",
      "|57    |        myproject_mul_11ns_6s_16_2_1_MulnS_7_U                              |myproject_mul_11ns_6s_16_2_1_MulnS_7                                  |     3|\n",
      "|58    |      myproject_mul_11s_6s_16_2_1_U623                                      |myproject_mul_11s_6s_16_2_1                                           |     1|\n",
      "|59    |        myproject_mul_11s_6s_16_2_1_MulnS_6_U                               |myproject_mul_11s_6s_16_2_1_MulnS_6                                   |     1|\n",
      "|60    |  layer2_out_V_data_0_V_U                                                   |fifo_w6_d16_A                                                         |    29|\n",
      "|61    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_454                                            |    11|\n",
      "|62    |  layer2_out_V_data_10_V_U                                                  |fifo_w6_d16_A_0                                                       |    30|\n",
      "|63    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_453                                            |    11|\n",
      "|64    |  layer2_out_V_data_11_V_U                                                  |fifo_w6_d16_A_1                                                       |    29|\n",
      "|65    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_452                                            |    11|\n",
      "|66    |  layer2_out_V_data_12_V_U                                                  |fifo_w6_d16_A_2                                                       |    30|\n",
      "|67    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_451                                            |    11|\n",
      "|68    |  layer2_out_V_data_13_V_U                                                  |fifo_w6_d16_A_3                                                       |    29|\n",
      "|69    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_450                                            |    11|\n",
      "|70    |  layer2_out_V_data_14_V_U                                                  |fifo_w6_d16_A_4                                                       |    29|\n",
      "|71    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_449                                            |    11|\n",
      "|72    |  layer2_out_V_data_15_V_U                                                  |fifo_w6_d16_A_5                                                       |    31|\n",
      "|73    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_448                                            |    11|\n",
      "|74    |  layer2_out_V_data_16_V_U                                                  |fifo_w6_d16_A_6                                                       |    29|\n",
      "|75    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_447                                            |    11|\n",
      "|76    |  layer2_out_V_data_17_V_U                                                  |fifo_w6_d16_A_7                                                       |    29|\n",
      "|77    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_446                                            |    11|\n",
      "|78    |  layer2_out_V_data_18_V_U                                                  |fifo_w6_d16_A_8                                                       |    29|\n",
      "|79    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_445                                            |    11|\n",
      "|80    |  layer2_out_V_data_19_V_U                                                  |fifo_w6_d16_A_9                                                       |    31|\n",
      "|81    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_444                                            |    11|\n",
      "|82    |  layer2_out_V_data_1_V_U                                                   |fifo_w6_d16_A_10                                                      |    29|\n",
      "|83    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_443                                            |    11|\n",
      "|84    |  layer2_out_V_data_20_V_U                                                  |fifo_w6_d16_A_11                                                      |    30|\n",
      "|85    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_442                                            |    11|\n",
      "|86    |  layer2_out_V_data_21_V_U                                                  |fifo_w6_d16_A_12                                                      |    30|\n",
      "|87    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_441                                            |    11|\n",
      "|88    |  layer2_out_V_data_22_V_U                                                  |fifo_w6_d16_A_13                                                      |    30|\n",
      "|89    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_440                                            |    11|\n",
      "|90    |  layer2_out_V_data_23_V_U                                                  |fifo_w6_d16_A_14                                                      |    29|\n",
      "|91    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_439                                            |    11|\n",
      "|92    |  layer2_out_V_data_24_V_U                                                  |fifo_w6_d16_A_15                                                      |    29|\n",
      "|93    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_438                                            |    11|\n",
      "|94    |  layer2_out_V_data_25_V_U                                                  |fifo_w6_d16_A_16                                                      |    31|\n",
      "|95    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_437                                            |    11|\n",
      "|96    |  layer2_out_V_data_26_V_U                                                  |fifo_w6_d16_A_17                                                      |    31|\n",
      "|97    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_436                                            |    11|\n",
      "|98    |  layer2_out_V_data_27_V_U                                                  |fifo_w6_d16_A_18                                                      |    30|\n",
      "|99    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_435                                            |    11|\n",
      "|100   |  layer2_out_V_data_28_V_U                                                  |fifo_w6_d16_A_19                                                      |    29|\n",
      "|101   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_434                                            |    11|\n",
      "|102   |  layer2_out_V_data_29_V_U                                                  |fifo_w6_d16_A_20                                                      |    29|\n",
      "|103   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_433                                            |    11|\n",
      "|104   |  layer2_out_V_data_2_V_U                                                   |fifo_w6_d16_A_21                                                      |    32|\n",
      "|105   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_432                                            |    11|\n",
      "|106   |  layer2_out_V_data_30_V_U                                                  |fifo_w6_d16_A_22                                                      |    29|\n",
      "|107   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_431                                            |    11|\n",
      "|108   |  layer2_out_V_data_31_V_U                                                  |fifo_w6_d16_A_23                                                      |    29|\n",
      "|109   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_430                                            |    11|\n",
      "|110   |  layer2_out_V_data_3_V_U                                                   |fifo_w6_d16_A_24                                                      |    29|\n",
      "|111   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_429                                            |    11|\n",
      "|112   |  layer2_out_V_data_4_V_U                                                   |fifo_w6_d16_A_25                                                      |    30|\n",
      "|113   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_428                                            |    11|\n",
      "|114   |  layer2_out_V_data_5_V_U                                                   |fifo_w6_d16_A_26                                                      |    29|\n",
      "|115   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_427                                            |    11|\n",
      "|116   |  layer2_out_V_data_6_V_U                                                   |fifo_w6_d16_A_27                                                      |    29|\n",
      "|117   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_426                                            |    11|\n",
      "|118   |  layer2_out_V_data_7_V_U                                                   |fifo_w6_d16_A_28                                                      |    29|\n",
      "|119   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_425                                            |    11|\n",
      "|120   |  layer2_out_V_data_8_V_U                                                   |fifo_w6_d16_A_29                                                      |    30|\n",
      "|121   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_424                                            |    11|\n",
      "|122   |  layer2_out_V_data_9_V_U                                                   |fifo_w6_d16_A_30                                                      |    29|\n",
      "|123   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_423                                            |    11|\n",
      "|124   |  layer3_out_V_data_0_V_U                                                   |fifo_w6_d16_A_31                                                      |    30|\n",
      "|125   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_422                                            |    12|\n",
      "|126   |  layer3_out_V_data_10_V_U                                                  |fifo_w6_d16_A_32                                                      |    30|\n",
      "|127   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_421                                            |    12|\n",
      "|128   |  layer3_out_V_data_11_V_U                                                  |fifo_w6_d16_A_33                                                      |    31|\n",
      "|129   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_420                                            |    12|\n",
      "|130   |  layer3_out_V_data_12_V_U                                                  |fifo_w6_d16_A_34                                                      |    30|\n",
      "|131   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_419                                            |    12|\n",
      "|132   |  layer3_out_V_data_13_V_U                                                  |fifo_w6_d16_A_35                                                      |    33|\n",
      "|133   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_418                                            |    12|\n",
      "|134   |  layer3_out_V_data_14_V_U                                                  |fifo_w6_d16_A_36                                                      |    30|\n",
      "|135   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_417                                            |    12|\n",
      "|136   |  layer3_out_V_data_15_V_U                                                  |fifo_w6_d16_A_37                                                      |    30|\n",
      "|137   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_416                                            |    12|\n",
      "|138   |  layer3_out_V_data_16_V_U                                                  |fifo_w6_d16_A_38                                                      |    30|\n",
      "|139   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_415                                            |    12|\n",
      "|140   |  layer3_out_V_data_17_V_U                                                  |fifo_w6_d16_A_39                                                      |    32|\n",
      "|141   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_414                                            |    12|\n",
      "|142   |  layer3_out_V_data_18_V_U                                                  |fifo_w6_d16_A_40                                                      |    30|\n",
      "|143   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_413                                            |    12|\n",
      "|144   |  layer3_out_V_data_19_V_U                                                  |fifo_w6_d16_A_41                                                      |    30|\n",
      "|145   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_412                                            |    12|\n",
      "|146   |  layer3_out_V_data_1_V_U                                                   |fifo_w6_d16_A_42                                                      |    30|\n",
      "|147   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_411                                            |    12|\n",
      "|148   |  layer3_out_V_data_20_V_U                                                  |fifo_w6_d16_A_43                                                      |    32|\n",
      "|149   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_410                                            |    12|\n",
      "|150   |  layer3_out_V_data_21_V_U                                                  |fifo_w6_d16_A_44                                                      |    30|\n",
      "|151   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_409                                            |    12|\n",
      "|152   |  layer3_out_V_data_22_V_U                                                  |fifo_w6_d16_A_45                                                      |    31|\n",
      "|153   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_408                                            |    12|\n",
      "|154   |  layer3_out_V_data_23_V_U                                                  |fifo_w6_d16_A_46                                                      |    30|\n",
      "|155   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_407                                            |    12|\n",
      "|156   |  layer3_out_V_data_24_V_U                                                  |fifo_w6_d16_A_47                                                      |    31|\n",
      "|157   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_406                                            |    12|\n",
      "|158   |  layer3_out_V_data_25_V_U                                                  |fifo_w6_d16_A_48                                                      |    30|\n",
      "|159   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_405                                            |    12|\n",
      "|160   |  layer3_out_V_data_26_V_U                                                  |fifo_w6_d16_A_49                                                      |    32|\n",
      "|161   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_404                                            |    12|\n",
      "|162   |  layer3_out_V_data_27_V_U                                                  |fifo_w6_d16_A_50                                                      |    30|\n",
      "|163   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_403                                            |    12|\n",
      "|164   |  layer3_out_V_data_28_V_U                                                  |fifo_w6_d16_A_51                                                      |    30|\n",
      "|165   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_402                                            |    12|\n",
      "|166   |  layer3_out_V_data_29_V_U                                                  |fifo_w6_d16_A_52                                                      |    30|\n",
      "|167   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_401                                            |    12|\n",
      "|168   |  layer3_out_V_data_2_V_U                                                   |fifo_w6_d16_A_53                                                      |    32|\n",
      "|169   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_400                                            |    12|\n",
      "|170   |  layer3_out_V_data_30_V_U                                                  |fifo_w6_d16_A_54                                                      |    30|\n",
      "|171   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_399                                            |    12|\n",
      "|172   |  layer3_out_V_data_31_V_U                                                  |fifo_w6_d16_A_55                                                      |    32|\n",
      "|173   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_398                                            |    12|\n",
      "|174   |  layer3_out_V_data_3_V_U                                                   |fifo_w6_d16_A_56                                                      |    30|\n",
      "|175   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_397                                            |    12|\n",
      "|176   |  layer3_out_V_data_4_V_U                                                   |fifo_w6_d16_A_57                                                      |    31|\n",
      "|177   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_396                                            |    12|\n",
      "|178   |  layer3_out_V_data_5_V_U                                                   |fifo_w6_d16_A_58                                                      |    31|\n",
      "|179   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_395                                            |    12|\n",
      "|180   |  layer3_out_V_data_6_V_U                                                   |fifo_w6_d16_A_59                                                      |    31|\n",
      "|181   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_394                                            |    12|\n",
      "|182   |  layer3_out_V_data_7_V_U                                                   |fifo_w6_d16_A_60                                                      |    30|\n",
      "|183   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_393                                            |    12|\n",
      "|184   |  layer3_out_V_data_8_V_U                                                   |fifo_w6_d16_A_61                                                      |    30|\n",
      "|185   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_392                                            |    12|\n",
      "|186   |  layer3_out_V_data_9_V_U                                                   |fifo_w6_d16_A_62                                                      |    31|\n",
      "|187   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_391                                            |    12|\n",
      "|188   |  layer4_out_V_data_0_V_U                                                   |fifo_w6_d16_A_63                                                      |    28|\n",
      "|189   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_390                                            |    11|\n",
      "|190   |  layer4_out_V_data_10_V_U                                                  |fifo_w6_d16_A_64                                                      |    28|\n",
      "|191   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_389                                            |    11|\n",
      "|192   |  layer4_out_V_data_11_V_U                                                  |fifo_w6_d16_A_65                                                      |    28|\n",
      "|193   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_388                                            |    11|\n",
      "|194   |  layer4_out_V_data_12_V_U                                                  |fifo_w6_d16_A_66                                                      |    29|\n",
      "|195   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_387                                            |    11|\n",
      "|196   |  layer4_out_V_data_13_V_U                                                  |fifo_w6_d16_A_67                                                      |    28|\n",
      "|197   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_386                                            |    11|\n",
      "|198   |  layer4_out_V_data_14_V_U                                                  |fifo_w6_d16_A_68                                                      |    28|\n",
      "|199   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_385                                            |    11|\n",
      "|200   |  layer4_out_V_data_15_V_U                                                  |fifo_w6_d16_A_69                                                      |    29|\n",
      "|201   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_384                                            |    11|\n",
      "|202   |  layer4_out_V_data_16_V_U                                                  |fifo_w6_d16_A_70                                                      |    29|\n",
      "|203   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_383                                            |    11|\n",
      "|204   |  layer4_out_V_data_17_V_U                                                  |fifo_w6_d16_A_71                                                      |    28|\n",
      "|205   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_382                                            |    11|\n",
      "|206   |  layer4_out_V_data_18_V_U                                                  |fifo_w6_d16_A_72                                                      |    28|\n",
      "|207   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_381                                            |    11|\n",
      "|208   |  layer4_out_V_data_19_V_U                                                  |fifo_w6_d16_A_73                                                      |    29|\n",
      "|209   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_380                                            |    11|\n",
      "|210   |  layer4_out_V_data_1_V_U                                                   |fifo_w6_d16_A_74                                                      |    28|\n",
      "|211   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_379                                            |    11|\n",
      "|212   |  layer4_out_V_data_20_V_U                                                  |fifo_w6_d16_A_75                                                      |    30|\n",
      "|213   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_378                                            |    11|\n",
      "|214   |  layer4_out_V_data_21_V_U                                                  |fifo_w6_d16_A_76                                                      |    28|\n",
      "|215   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_377                                            |    11|\n",
      "|216   |  layer4_out_V_data_22_V_U                                                  |fifo_w6_d16_A_77                                                      |    28|\n",
      "|217   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_376                                            |    11|\n",
      "|218   |  layer4_out_V_data_23_V_U                                                  |fifo_w6_d16_A_78                                                      |    28|\n",
      "|219   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_375                                            |    11|\n",
      "|220   |  layer4_out_V_data_24_V_U                                                  |fifo_w6_d16_A_79                                                      |    29|\n",
      "|221   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_374                                            |    11|\n",
      "|222   |  layer4_out_V_data_25_V_U                                                  |fifo_w6_d16_A_80                                                      |    29|\n",
      "|223   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_373                                            |    11|\n",
      "|224   |  layer4_out_V_data_26_V_U                                                  |fifo_w6_d16_A_81                                                      |    28|\n",
      "|225   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_372                                            |    11|\n",
      "|226   |  layer4_out_V_data_27_V_U                                                  |fifo_w6_d16_A_82                                                      |    29|\n",
      "|227   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_371                                            |    11|\n",
      "|228   |  layer4_out_V_data_28_V_U                                                  |fifo_w6_d16_A_83                                                      |    29|\n",
      "|229   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_370                                            |    11|\n",
      "|230   |  layer4_out_V_data_29_V_U                                                  |fifo_w6_d16_A_84                                                      |    28|\n",
      "|231   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_369                                            |    11|\n",
      "|232   |  layer4_out_V_data_2_V_U                                                   |fifo_w6_d16_A_85                                                      |    29|\n",
      "|233   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_368                                            |    11|\n",
      "|234   |  layer4_out_V_data_30_V_U                                                  |fifo_w6_d16_A_86                                                      |    31|\n",
      "|235   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_367                                            |    11|\n",
      "|236   |  layer4_out_V_data_31_V_U                                                  |fifo_w6_d16_A_87                                                      |    28|\n",
      "|237   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_366                                            |    11|\n",
      "|238   |  layer4_out_V_data_3_V_U                                                   |fifo_w6_d16_A_88                                                      |    30|\n",
      "|239   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_365                                            |    11|\n",
      "|240   |  layer4_out_V_data_4_V_U                                                   |fifo_w6_d16_A_89                                                      |    29|\n",
      "|241   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_364                                            |    11|\n",
      "|242   |  layer4_out_V_data_5_V_U                                                   |fifo_w6_d16_A_90                                                      |    28|\n",
      "|243   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_363                                            |    11|\n",
      "|244   |  layer4_out_V_data_6_V_U                                                   |fifo_w6_d16_A_91                                                      |    28|\n",
      "|245   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_362                                            |    11|\n",
      "|246   |  layer4_out_V_data_7_V_U                                                   |fifo_w6_d16_A_92                                                      |    28|\n",
      "|247   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_361                                            |    11|\n",
      "|248   |  layer4_out_V_data_8_V_U                                                   |fifo_w6_d16_A_93                                                      |    29|\n",
      "|249   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_360                                            |    11|\n",
      "|250   |  layer4_out_V_data_9_V_U                                                   |fifo_w6_d16_A_94                                                      |    28|\n",
      "|251   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg                                                |    11|\n",
      "|252   |  layer5_out_V_data_0_V_U                                                   |fifo_w16_d4_A                                                         |    21|\n",
      "|253   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_359                                            |     9|\n",
      "|254   |  layer5_out_V_data_10_V_U                                                  |fifo_w16_d4_A_95                                                      |    22|\n",
      "|255   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_358                                            |     9|\n",
      "|256   |  layer5_out_V_data_11_V_U                                                  |fifo_w16_d4_A_96                                                      |    22|\n",
      "|257   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_357                                            |     9|\n",
      "|258   |  layer5_out_V_data_12_V_U                                                  |fifo_w16_d4_A_97                                                      |    12|\n",
      "|259   |  layer5_out_V_data_13_V_U                                                  |fifo_w16_d4_A_98                                                      |    21|\n",
      "|260   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_356                                            |     9|\n",
      "|261   |  layer5_out_V_data_14_V_U                                                  |fifo_w16_d4_A_99                                                      |    22|\n",
      "|262   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_355                                            |     9|\n",
      "|263   |  layer5_out_V_data_15_V_U                                                  |fifo_w16_d4_A_100                                                     |    22|\n",
      "|264   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_354                                            |     9|\n",
      "|265   |  layer5_out_V_data_16_V_U                                                  |fifo_w16_d4_A_101                                                     |    21|\n",
      "|266   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_353                                            |     9|\n",
      "|267   |  layer5_out_V_data_17_V_U                                                  |fifo_w16_d4_A_102                                                     |    21|\n",
      "|268   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_352                                            |     9|\n",
      "|269   |  layer5_out_V_data_18_V_U                                                  |fifo_w16_d4_A_103                                                     |    23|\n",
      "|270   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_351                                            |     9|\n",
      "|271   |  layer5_out_V_data_19_V_U                                                  |fifo_w16_d4_A_104                                                     |    21|\n",
      "|272   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_350                                            |     9|\n",
      "|273   |  layer5_out_V_data_1_V_U                                                   |fifo_w16_d4_A_105                                                     |    21|\n",
      "|274   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_349                                            |     9|\n",
      "|275   |  layer5_out_V_data_20_V_U                                                  |fifo_w16_d4_A_106                                                     |    21|\n",
      "|276   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_348                                            |     9|\n",
      "|277   |  layer5_out_V_data_21_V_U                                                  |fifo_w16_d4_A_107                                                     |    21|\n",
      "|278   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_347                                            |     9|\n",
      "|279   |  layer5_out_V_data_22_V_U                                                  |fifo_w16_d4_A_108                                                     |    21|\n",
      "|280   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_346                                            |     9|\n",
      "|281   |  layer5_out_V_data_23_V_U                                                  |fifo_w16_d4_A_109                                                     |    21|\n",
      "|282   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_345                                            |     9|\n",
      "|283   |  layer5_out_V_data_24_V_U                                                  |fifo_w16_d4_A_110                                                     |    22|\n",
      "|284   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_344                                            |     9|\n",
      "|285   |  layer5_out_V_data_25_V_U                                                  |fifo_w16_d4_A_111                                                     |    21|\n",
      "|286   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_343                                            |     9|\n",
      "|287   |  layer5_out_V_data_26_V_U                                                  |fifo_w16_d4_A_112                                                     |    21|\n",
      "|288   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_342                                            |     9|\n",
      "|289   |  layer5_out_V_data_27_V_U                                                  |fifo_w16_d4_A_113                                                     |    21|\n",
      "|290   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_341                                            |     9|\n",
      "|291   |  layer5_out_V_data_28_V_U                                                  |fifo_w16_d4_A_114                                                     |    21|\n",
      "|292   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_340                                            |     9|\n",
      "|293   |  layer5_out_V_data_29_V_U                                                  |fifo_w16_d4_A_115                                                     |    24|\n",
      "|294   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_339                                            |     9|\n",
      "|295   |  layer5_out_V_data_2_V_U                                                   |fifo_w16_d4_A_116                                                     |    21|\n",
      "|296   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_338                                            |     9|\n",
      "|297   |  layer5_out_V_data_30_V_U                                                  |fifo_w16_d4_A_117                                                     |    22|\n",
      "|298   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_337                                            |     9|\n",
      "|299   |  layer5_out_V_data_31_V_U                                                  |fifo_w16_d4_A_118                                                     |    24|\n",
      "|300   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_336                                            |     9|\n",
      "|301   |  layer5_out_V_data_3_V_U                                                   |fifo_w16_d4_A_119                                                     |    22|\n",
      "|302   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_335                                            |     9|\n",
      "|303   |  layer5_out_V_data_4_V_U                                                   |fifo_w16_d4_A_120                                                     |    22|\n",
      "|304   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_334                                            |     9|\n",
      "|305   |  layer5_out_V_data_5_V_U                                                   |fifo_w16_d4_A_121                                                     |    21|\n",
      "|306   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_333                                            |     9|\n",
      "|307   |  layer5_out_V_data_6_V_U                                                   |fifo_w16_d4_A_122                                                     |    21|\n",
      "|308   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_332                                            |     9|\n",
      "|309   |  layer5_out_V_data_7_V_U                                                   |fifo_w16_d4_A_123                                                     |    21|\n",
      "|310   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_331                                            |     9|\n",
      "|311   |  layer5_out_V_data_8_V_U                                                   |fifo_w16_d4_A_124                                                     |    21|\n",
      "|312   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_330                                            |     9|\n",
      "|313   |  layer5_out_V_data_9_V_U                                                   |fifo_w16_d4_A_125                                                     |    21|\n",
      "|314   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg                                                |     9|\n",
      "|315   |  layer7_out_V_data_0_V_U                                                   |fifo_w6_d1_A                                                          |    19|\n",
      "|316   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_329                                             |     7|\n",
      "|317   |  layer7_out_V_data_100_V_U                                                 |fifo_w6_d1_A_126                                                      |    10|\n",
      "|318   |  layer7_out_V_data_101_V_U                                                 |fifo_w6_d1_A_127                                                      |    10|\n",
      "|319   |  layer7_out_V_data_102_V_U                                                 |fifo_w6_d1_A_128                                                      |    11|\n",
      "|320   |  layer7_out_V_data_103_V_U                                                 |fifo_w6_d1_A_129                                                      |    10|\n",
      "|321   |  layer7_out_V_data_104_V_U                                                 |fifo_w6_d1_A_130                                                      |    11|\n",
      "|322   |  layer7_out_V_data_105_V_U                                                 |fifo_w6_d1_A_131                                                      |    10|\n",
      "|323   |  layer7_out_V_data_106_V_U                                                 |fifo_w6_d1_A_132                                                      |    10|\n",
      "|324   |  layer7_out_V_data_107_V_U                                                 |fifo_w6_d1_A_133                                                      |    12|\n",
      "|325   |  layer7_out_V_data_108_V_U                                                 |fifo_w6_d1_A_134                                                      |    10|\n",
      "|326   |  layer7_out_V_data_109_V_U                                                 |fifo_w6_d1_A_135                                                      |    10|\n",
      "|327   |  layer7_out_V_data_10_V_U                                                  |fifo_w6_d1_A_136                                                      |    17|\n",
      "|328   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_328                                             |     7|\n",
      "|329   |  layer7_out_V_data_110_V_U                                                 |fifo_w6_d1_A_137                                                      |    10|\n",
      "|330   |  layer7_out_V_data_111_V_U                                                 |fifo_w6_d1_A_138                                                      |    10|\n",
      "|331   |  layer7_out_V_data_112_V_U                                                 |fifo_w6_d1_A_139                                                      |    10|\n",
      "|332   |  layer7_out_V_data_113_V_U                                                 |fifo_w6_d1_A_140                                                      |    10|\n",
      "|333   |  layer7_out_V_data_114_V_U                                                 |fifo_w6_d1_A_141                                                      |    12|\n",
      "|334   |  layer7_out_V_data_115_V_U                                                 |fifo_w6_d1_A_142                                                      |    11|\n",
      "|335   |  layer7_out_V_data_116_V_U                                                 |fifo_w6_d1_A_143                                                      |    10|\n",
      "|336   |  layer7_out_V_data_117_V_U                                                 |fifo_w6_d1_A_144                                                      |    11|\n",
      "|337   |  layer7_out_V_data_118_V_U                                                 |fifo_w6_d1_A_145                                                      |    12|\n",
      "|338   |  layer7_out_V_data_119_V_U                                                 |fifo_w6_d1_A_146                                                      |    11|\n",
      "|339   |  layer7_out_V_data_11_V_U                                                  |fifo_w6_d1_A_147                                                      |    17|\n",
      "|340   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_327                                             |     7|\n",
      "|341   |  layer7_out_V_data_120_V_U                                                 |fifo_w6_d1_A_148                                                      |    10|\n",
      "|342   |  layer7_out_V_data_121_V_U                                                 |fifo_w6_d1_A_149                                                      |    11|\n",
      "|343   |  layer7_out_V_data_122_V_U                                                 |fifo_w6_d1_A_150                                                      |    10|\n",
      "|344   |  layer7_out_V_data_123_V_U                                                 |fifo_w6_d1_A_151                                                      |    10|\n",
      "|345   |  layer7_out_V_data_124_V_U                                                 |fifo_w6_d1_A_152                                                      |    11|\n",
      "|346   |  layer7_out_V_data_125_V_U                                                 |fifo_w6_d1_A_153                                                      |    10|\n",
      "|347   |  layer7_out_V_data_126_V_U                                                 |fifo_w6_d1_A_154                                                      |    10|\n",
      "|348   |  layer7_out_V_data_127_V_U                                                 |fifo_w6_d1_A_155                                                      |    10|\n",
      "|349   |  layer7_out_V_data_12_V_U                                                  |fifo_w6_d1_A_156                                                      |    10|\n",
      "|350   |  layer7_out_V_data_13_V_U                                                  |fifo_w6_d1_A_157                                                      |    20|\n",
      "|351   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_326                                             |     7|\n",
      "|352   |  layer7_out_V_data_14_V_U                                                  |fifo_w6_d1_A_158                                                      |    17|\n",
      "|353   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_325                                             |     7|\n",
      "|354   |  layer7_out_V_data_15_V_U                                                  |fifo_w6_d1_A_159                                                      |    17|\n",
      "|355   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_324                                             |     7|\n",
      "|356   |  layer7_out_V_data_16_V_U                                                  |fifo_w6_d1_A_160                                                      |    17|\n",
      "|357   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_323                                             |     7|\n",
      "|358   |  layer7_out_V_data_17_V_U                                                  |fifo_w6_d1_A_161                                                      |    17|\n",
      "|359   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_322                                             |     7|\n",
      "|360   |  layer7_out_V_data_18_V_U                                                  |fifo_w6_d1_A_162                                                      |    18|\n",
      "|361   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_321                                             |     7|\n",
      "|362   |  layer7_out_V_data_19_V_U                                                  |fifo_w6_d1_A_163                                                      |    12|\n",
      "|363   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_320                                             |     2|\n",
      "|364   |  layer7_out_V_data_1_V_U                                                   |fifo_w6_d1_A_164                                                      |    18|\n",
      "|365   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_319                                             |     7|\n",
      "|366   |  layer7_out_V_data_20_V_U                                                  |fifo_w6_d1_A_165                                                      |    18|\n",
      "|367   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_318                                             |     7|\n",
      "|368   |  layer7_out_V_data_21_V_U                                                  |fifo_w6_d1_A_166                                                      |    17|\n",
      "|369   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_317                                             |     7|\n",
      "|370   |  layer7_out_V_data_22_V_U                                                  |fifo_w6_d1_A_167                                                      |    17|\n",
      "|371   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_316                                             |     7|\n",
      "|372   |  layer7_out_V_data_23_V_U                                                  |fifo_w6_d1_A_168                                                      |    18|\n",
      "|373   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_315                                             |     7|\n",
      "|374   |  layer7_out_V_data_24_V_U                                                  |fifo_w6_d1_A_169                                                      |    17|\n",
      "|375   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_314                                             |     7|\n",
      "|376   |  layer7_out_V_data_25_V_U                                                  |fifo_w6_d1_A_170                                                      |    17|\n",
      "|377   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_313                                             |     7|\n",
      "|378   |  layer7_out_V_data_26_V_U                                                  |fifo_w6_d1_A_171                                                      |    17|\n",
      "|379   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_312                                             |     7|\n",
      "|380   |  layer7_out_V_data_27_V_U                                                  |fifo_w6_d1_A_172                                                      |    18|\n",
      "|381   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_311                                             |     7|\n",
      "|382   |  layer7_out_V_data_28_V_U                                                  |fifo_w6_d1_A_173                                                      |    19|\n",
      "|383   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_310                                             |     7|\n",
      "|384   |  layer7_out_V_data_29_V_U                                                  |fifo_w6_d1_A_174                                                      |    17|\n",
      "|385   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_309                                             |     7|\n",
      "|386   |  layer7_out_V_data_2_V_U                                                   |fifo_w6_d1_A_175                                                      |    17|\n",
      "|387   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_308                                             |     7|\n",
      "|388   |  layer7_out_V_data_30_V_U                                                  |fifo_w6_d1_A_176                                                      |    18|\n",
      "|389   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_307                                             |     7|\n",
      "|390   |  layer7_out_V_data_31_V_U                                                  |fifo_w6_d1_A_177                                                      |    17|\n",
      "|391   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_306                                             |     7|\n",
      "|392   |  layer7_out_V_data_32_V_U                                                  |fifo_w6_d1_A_178                                                      |    13|\n",
      "|393   |  layer7_out_V_data_33_V_U                                                  |fifo_w6_d1_A_179                                                      |    10|\n",
      "|394   |  layer7_out_V_data_34_V_U                                                  |fifo_w6_d1_A_180                                                      |    10|\n",
      "|395   |  layer7_out_V_data_35_V_U                                                  |fifo_w6_d1_A_181                                                      |    11|\n",
      "|396   |  layer7_out_V_data_36_V_U                                                  |fifo_w6_d1_A_182                                                      |    10|\n",
      "|397   |  layer7_out_V_data_37_V_U                                                  |fifo_w6_d1_A_183                                                      |    10|\n",
      "|398   |  layer7_out_V_data_38_V_U                                                  |fifo_w6_d1_A_184                                                      |    10|\n",
      "|399   |  layer7_out_V_data_39_V_U                                                  |fifo_w6_d1_A_185                                                      |    10|\n",
      "|400   |  layer7_out_V_data_3_V_U                                                   |fifo_w6_d1_A_186                                                      |    17|\n",
      "|401   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_305                                             |     7|\n",
      "|402   |  layer7_out_V_data_40_V_U                                                  |fifo_w6_d1_A_187                                                      |    10|\n",
      "|403   |  layer7_out_V_data_41_V_U                                                  |fifo_w6_d1_A_188                                                      |    12|\n",
      "|404   |  layer7_out_V_data_42_V_U                                                  |fifo_w6_d1_A_189                                                      |    12|\n",
      "|405   |  layer7_out_V_data_43_V_U                                                  |fifo_w6_d1_A_190                                                      |    10|\n",
      "|406   |  layer7_out_V_data_44_V_U                                                  |fifo_w6_d1_A_191                                                      |    10|\n",
      "|407   |  layer7_out_V_data_45_V_U                                                  |fifo_w6_d1_A_192                                                      |    11|\n",
      "|408   |  layer7_out_V_data_46_V_U                                                  |fifo_w6_d1_A_193                                                      |    10|\n",
      "|409   |  layer7_out_V_data_47_V_U                                                  |fifo_w6_d1_A_194                                                      |    11|\n",
      "|410   |  layer7_out_V_data_48_V_U                                                  |fifo_w6_d1_A_195                                                      |    10|\n",
      "|411   |  layer7_out_V_data_49_V_U                                                  |fifo_w6_d1_A_196                                                      |    11|\n",
      "|412   |  layer7_out_V_data_4_V_U                                                   |fifo_w6_d1_A_197                                                      |    18|\n",
      "|413   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_304                                             |     7|\n",
      "|414   |  layer7_out_V_data_50_V_U                                                  |fifo_w6_d1_A_198                                                      |    10|\n",
      "|415   |  layer7_out_V_data_51_V_U                                                  |fifo_w6_d1_A_199                                                      |    10|\n",
      "|416   |  layer7_out_V_data_52_V_U                                                  |fifo_w6_d1_A_200                                                      |    10|\n",
      "|417   |  layer7_out_V_data_53_V_U                                                  |fifo_w6_d1_A_201                                                      |    11|\n",
      "|418   |  layer7_out_V_data_54_V_U                                                  |fifo_w6_d1_A_202                                                      |    11|\n",
      "|419   |  layer7_out_V_data_55_V_U                                                  |fifo_w6_d1_A_203                                                      |    10|\n",
      "|420   |  layer7_out_V_data_56_V_U                                                  |fifo_w6_d1_A_204                                                      |    11|\n",
      "|421   |  layer7_out_V_data_57_V_U                                                  |fifo_w6_d1_A_205                                                      |    13|\n",
      "|422   |  layer7_out_V_data_58_V_U                                                  |fifo_w6_d1_A_206                                                      |    12|\n",
      "|423   |  layer7_out_V_data_59_V_U                                                  |fifo_w6_d1_A_207                                                      |    10|\n",
      "|424   |  layer7_out_V_data_5_V_U                                                   |fifo_w6_d1_A_208                                                      |    18|\n",
      "|425   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_303                                             |     7|\n",
      "|426   |  layer7_out_V_data_60_V_U                                                  |fifo_w6_d1_A_209                                                      |    10|\n",
      "|427   |  layer7_out_V_data_61_V_U                                                  |fifo_w6_d1_A_210                                                      |    11|\n",
      "|428   |  layer7_out_V_data_62_V_U                                                  |fifo_w6_d1_A_211                                                      |    10|\n",
      "|429   |  layer7_out_V_data_63_V_U                                                  |fifo_w6_d1_A_212                                                      |    11|\n",
      "|430   |  layer7_out_V_data_64_V_U                                                  |fifo_w6_d1_A_213                                                      |    11|\n",
      "|431   |  layer7_out_V_data_65_V_U                                                  |fifo_w6_d1_A_214                                                      |    11|\n",
      "|432   |  layer7_out_V_data_66_V_U                                                  |fifo_w6_d1_A_215                                                      |    14|\n",
      "|433   |  layer7_out_V_data_67_V_U                                                  |fifo_w6_d1_A_216                                                      |    10|\n",
      "|434   |  layer7_out_V_data_68_V_U                                                  |fifo_w6_d1_A_217                                                      |    10|\n",
      "|435   |  layer7_out_V_data_69_V_U                                                  |fifo_w6_d1_A_218                                                      |    10|\n",
      "|436   |  layer7_out_V_data_6_V_U                                                   |fifo_w6_d1_A_219                                                      |    17|\n",
      "|437   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_302                                             |     7|\n",
      "|438   |  layer7_out_V_data_70_V_U                                                  |fifo_w6_d1_A_220                                                      |    10|\n",
      "|439   |  layer7_out_V_data_71_V_U                                                  |fifo_w6_d1_A_221                                                      |    12|\n",
      "|440   |  layer7_out_V_data_72_V_U                                                  |fifo_w6_d1_A_222                                                      |    10|\n",
      "|441   |  layer7_out_V_data_73_V_U                                                  |fifo_w6_d1_A_223                                                      |    10|\n",
      "|442   |  layer7_out_V_data_74_V_U                                                  |fifo_w6_d1_A_224                                                      |    10|\n",
      "|443   |  layer7_out_V_data_75_V_U                                                  |fifo_w6_d1_A_225                                                      |    10|\n",
      "|444   |  layer7_out_V_data_76_V_U                                                  |fifo_w6_d1_A_226                                                      |    11|\n",
      "|445   |  layer7_out_V_data_77_V_U                                                  |fifo_w6_d1_A_227                                                      |    10|\n",
      "|446   |  layer7_out_V_data_78_V_U                                                  |fifo_w6_d1_A_228                                                      |    10|\n",
      "|447   |  layer7_out_V_data_79_V_U                                                  |fifo_w6_d1_A_229                                                      |    11|\n",
      "|448   |  layer7_out_V_data_7_V_U                                                   |fifo_w6_d1_A_230                                                      |    17|\n",
      "|449   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_301                                             |     7|\n",
      "|450   |  layer7_out_V_data_80_V_U                                                  |fifo_w6_d1_A_231                                                      |    10|\n",
      "|451   |  layer7_out_V_data_81_V_U                                                  |fifo_w6_d1_A_232                                                      |    11|\n",
      "|452   |  layer7_out_V_data_82_V_U                                                  |fifo_w6_d1_A_233                                                      |    11|\n",
      "|453   |  layer7_out_V_data_83_V_U                                                  |fifo_w6_d1_A_234                                                      |    10|\n",
      "|454   |  layer7_out_V_data_84_V_U                                                  |fifo_w6_d1_A_235                                                      |    10|\n",
      "|455   |  layer7_out_V_data_85_V_U                                                  |fifo_w6_d1_A_236                                                      |    10|\n",
      "|456   |  layer7_out_V_data_86_V_U                                                  |fifo_w6_d1_A_237                                                      |    12|\n",
      "|457   |  layer7_out_V_data_87_V_U                                                  |fifo_w6_d1_A_238                                                      |    10|\n",
      "|458   |  layer7_out_V_data_88_V_U                                                  |fifo_w6_d1_A_239                                                      |    10|\n",
      "|459   |  layer7_out_V_data_89_V_U                                                  |fifo_w6_d1_A_240                                                      |    12|\n",
      "|460   |  layer7_out_V_data_8_V_U                                                   |fifo_w6_d1_A_241                                                      |    17|\n",
      "|461   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_300                                             |     7|\n",
      "|462   |  layer7_out_V_data_90_V_U                                                  |fifo_w6_d1_A_242                                                      |    11|\n",
      "|463   |  layer7_out_V_data_91_V_U                                                  |fifo_w6_d1_A_243                                                      |    10|\n",
      "|464   |  layer7_out_V_data_92_V_U                                                  |fifo_w6_d1_A_244                                                      |    10|\n",
      "|465   |  layer7_out_V_data_93_V_U                                                  |fifo_w6_d1_A_245                                                      |    11|\n",
      "|466   |  layer7_out_V_data_94_V_U                                                  |fifo_w6_d1_A_246                                                      |    10|\n",
      "|467   |  layer7_out_V_data_95_V_U                                                  |fifo_w6_d1_A_247                                                      |    10|\n",
      "|468   |  layer7_out_V_data_96_V_U                                                  |fifo_w6_d1_A_248                                                      |    10|\n",
      "|469   |  layer7_out_V_data_97_V_U                                                  |fifo_w6_d1_A_249                                                      |    10|\n",
      "|470   |  layer7_out_V_data_98_V_U                                                  |fifo_w6_d1_A_250                                                      |    11|\n",
      "|471   |  layer7_out_V_data_99_V_U                                                  |fifo_w6_d1_A_251                                                      |    10|\n",
      "|472   |  layer7_out_V_data_9_V_U                                                   |fifo_w6_d1_A_252                                                      |    17|\n",
      "|473   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg                                                 |     7|\n",
      "|474   |  layer8_out_V_data_0_V_U                                                   |fifo_w16_d1_A                                                         |    18|\n",
      "|475   |    U_fifo_w16_d1_A_shiftReg                                                |fifo_w16_d1_A_shiftReg                                                |     7|\n",
      "|476   |  linear_array_array_ap_fixed_1u_linear_config9_U0                          |linear_array_array_ap_fixed_1u_linear_config9_s                       |    38|\n",
      "|477   |    regslice_both_res_V_data_V_U                                            |regslice_both                                                         |    36|\n",
      "|478   |      ibuf_inst                                                             |xil_defaultlib_ibuf                                                   |    23|\n",
      "|479   |      obuf_inst                                                             |xil_defaultlib_obuf                                                   |    10|\n",
      "|480   |  linear_array_array_ap_fixed_32u_linear_config3_U0                         |linear_array_array_ap_fixed_32u_linear_config3_s                      |    35|\n",
      "|481   |  normalize_array_array_ap_fixed_128u_config7_U0                            |normalize_array_array_ap_fixed_128u_config7_s                         |   671|\n",
      "|482   |    myproject_mux_42_16_1_1_U395                                            |myproject_mux_42_16_1_1                                               |     2|\n",
      "|483   |    myproject_mux_42_16_1_1_U445                                            |myproject_mux_42_16_1_1_299                                           |    15|\n",
      "|484   |  pooling2d_cl_array_array_ap_fixed_32u_config5_U0                          |pooling2d_cl_array_array_ap_fixed_32u_config5_s                       |  3220|\n",
      "|485   |    call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338        |shift_line_buffer_array_ap_ufixed_32u_config5_s                       |   449|\n",
      "|486   |      line_buffer_Array_V_1_0_0_U                                           |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe          |    22|\n",
      "|487   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__1  |     6|\n",
      "|488   |      line_buffer_Array_V_1_0_10_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_268      |    22|\n",
      "|489   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__11 |     6|\n",
      "|490   |      line_buffer_Array_V_1_0_11_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_269      |    22|\n",
      "|491   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__12 |     6|\n",
      "|492   |      line_buffer_Array_V_1_0_12_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_270      |    22|\n",
      "|493   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__13 |     6|\n",
      "|494   |      line_buffer_Array_V_1_0_13_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_271      |    22|\n",
      "|495   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__14 |     6|\n",
      "|496   |      line_buffer_Array_V_1_0_14_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_272      |    22|\n",
      "|497   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__15 |     6|\n",
      "|498   |      line_buffer_Array_V_1_0_15_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_273      |    22|\n",
      "|499   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__16 |     6|\n",
      "|500   |      line_buffer_Array_V_1_0_16_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_274      |     6|\n",
      "|501   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__17 |     6|\n",
      "|502   |      line_buffer_Array_V_1_0_17_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_275      |     6|\n",
      "|503   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__18 |     6|\n",
      "|504   |      line_buffer_Array_V_1_0_18_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_276      |     6|\n",
      "|505   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__19 |     6|\n",
      "|506   |      line_buffer_Array_V_1_0_19_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_277      |     6|\n",
      "|507   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__20 |     6|\n",
      "|508   |      line_buffer_Array_V_1_0_1_U                                           |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_278      |    22|\n",
      "|509   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__2  |     6|\n",
      "|510   |      line_buffer_Array_V_1_0_20_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_279      |     6|\n",
      "|511   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__21 |     6|\n",
      "|512   |      line_buffer_Array_V_1_0_21_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_280      |     6|\n",
      "|513   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__22 |     6|\n",
      "|514   |      line_buffer_Array_V_1_0_22_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_281      |     6|\n",
      "|515   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__23 |     6|\n",
      "|516   |      line_buffer_Array_V_1_0_23_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_282      |     6|\n",
      "|517   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__24 |     6|\n",
      "|518   |      line_buffer_Array_V_1_0_24_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_283      |     6|\n",
      "|519   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__25 |     6|\n",
      "|520   |      line_buffer_Array_V_1_0_25_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_284      |     6|\n",
      "|521   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__26 |     6|\n",
      "|522   |      line_buffer_Array_V_1_0_26_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_285      |     6|\n",
      "|523   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__27 |     6|\n",
      "|524   |      line_buffer_Array_V_1_0_27_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_286      |     6|\n",
      "|525   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__28 |     6|\n",
      "|526   |      line_buffer_Array_V_1_0_28_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_287      |     6|\n",
      "|527   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__29 |     6|\n",
      "|528   |      line_buffer_Array_V_1_0_29_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_288      |     6|\n",
      "|529   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__30 |     6|\n",
      "|530   |      line_buffer_Array_V_1_0_2_U                                           |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_289      |    22|\n",
      "|531   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__3  |     6|\n",
      "|532   |      line_buffer_Array_V_1_0_30_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_290      |     6|\n",
      "|533   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__31 |     6|\n",
      "|534   |      line_buffer_Array_V_1_0_31_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_291      |     7|\n",
      "|535   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core     |     6|\n",
      "|536   |      line_buffer_Array_V_1_0_3_U                                           |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_292      |    22|\n",
      "|537   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__4  |     6|\n",
      "|538   |      line_buffer_Array_V_1_0_4_U                                           |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_293      |    22|\n",
      "|539   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__5  |     6|\n",
      "|540   |      line_buffer_Array_V_1_0_5_U                                           |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_294      |    22|\n",
      "|541   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__6  |     6|\n",
      "|542   |      line_buffer_Array_V_1_0_6_U                                           |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_295      |    22|\n",
      "|543   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__7  |     6|\n",
      "|544   |      line_buffer_Array_V_1_0_7_U                                           |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_296      |    22|\n",
      "|545   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__8  |     6|\n",
      "|546   |      line_buffer_Array_V_1_0_8_U                                           |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_297      |    22|\n",
      "|547   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__9  |     6|\n",
      "|548   |      line_buffer_Array_V_1_0_9_U                                           |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_298      |    22|\n",
      "|549   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__10 |     6|\n",
      "|550   |    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1502             |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s                       |    62|\n",
      "|551   |    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1510             |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_253                   |    61|\n",
      "|552   |    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1518             |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_254                   |    61|\n",
      "|553   |    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1526             |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_255                   |    62|\n",
      "|554   |    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1534             |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_256                   |    61|\n",
      "|555   |    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1542             |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_257                   |    61|\n",
      "|556   |    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1550             |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_258                   |    61|\n",
      "|557   |    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1558             |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_259                   |    62|\n",
      "|558   |    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1566             |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_260                   |    61|\n",
      "|559   |    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1574             |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_261                   |    61|\n",
      "|560   |    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582             |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_262                   |    65|\n",
      "|561   |    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590             |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_263                   |    62|\n",
      "|562   |    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1598             |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_264                   |    62|\n",
      "|563   |    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1606             |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_265                   |    61|\n",
      "|564   |    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1614             |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_266                   |    61|\n",
      "|565   |    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622             |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_267                   |    61|\n",
      "|566   |  relu_array_array_ap_ufixed_32u_relu_config4_U0                            |relu_array_array_ap_ufixed_32u_relu_config4_s                         |   490|\n",
      "|567   |  start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO_U            |start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO          |    11|\n",
      "|568   |  start_for_linear_array_array_ap_fixed_1u_linear_config9_U0_U              |start_for_linear_array_array_ap_fixed_1u_linear_config9_U0            |    11|\n",
      "|569   |  start_for_linear_array_array_ap_fixed_32u_linear_config3_U0_U             |start_for_linear_array_array_ap_fixed_32u_linear_config3_U0           |    11|\n",
      "|570   |  start_for_normalize_array_array_ap_fixed_128u_config7_U0_U                |start_for_normalize_array_array_ap_fixed_128u_config7_U0              |    11|\n",
      "|571   |  start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0_U              |start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0            |    11|\n",
      "|572   |  start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0_U                |start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0              |    10|\n",
      "+------+----------------------------------------------------------------------------+----------------------------------------------------------------------+------+\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 2194.309 ; gain = 653.016 ; free physical = 23569 ; free virtual = 26383\n",
      "---------------------------------------------------------------------------------\n",
      "Synthesis finished with 0 errors, 0 critical warnings and 57 warnings.\n",
      "Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 2194.309 ; gain = 653.016 ; free physical = 23570 ; free virtual = 26385\n",
      "Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 2194.316 ; gain = 653.016 ; free physical = 23570 ; free virtual = 26385\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Project 1-571] Translating synthesized netlist\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2204.637 ; gain = 0.000 ; free physical = 23648 ; free virtual = 26462\n",
      "INFO: [Netlist 29-17] Analyzing 1341 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2252.484 ; gain = 0.000 ; free physical = 23600 ; free virtual = 26414\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "INFO: [Common 17-83] Releasing license: Synthesis\n",
      "455 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "synth_design completed successfully\n",
      "synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:19 . Memory (MB): peak = 2252.484 ; gain = 734.180 ; free physical = 23742 ; free virtual = 26556\n",
      "# report_utilization -file vivado_synth.rpt\n",
      "INFO: [Common 17-206] Exiting Vivado at Mon Feb 20 14:24:25 2023...\n",
      "***** VIVADO SYNTHESIS COMPLETED IN 0h1m46s *****\n",
      "INFO: [HLS 200-112] Total elapsed time: 184.91 seconds; peak allocated memory: 712.471 MB.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Mon Feb 20 14:24:44 2023...\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "{'EstimatedClockPeriod': '5.065',\n",
       " 'BestLatency': '66',\n",
       " 'WorstLatency': '66',\n",
       " 'IntervalMin': '45',\n",
       " 'IntervalMax': '45',\n",
       " 'BRAM_18K': '0',\n",
       " 'DSP48E': '55',\n",
       " 'FF': '18994',\n",
       " 'LUT': '29630',\n",
       " 'URAM': '0',\n",
       " 'AvailableBRAM_18K': '280',\n",
       " 'AvailableDSP48E': '220',\n",
       " 'AvailableFF': '106400',\n",
       " 'AvailableLUT': '53200',\n",
       " 'AvailableURAM': '0'}"
      ]
     },
     "execution_count": 8,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hls_model_q.build(csim=False, synth=True, vsynth=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Unable to read project data. Exiting.\n"
     ]
    }
   ],
   "source": [
    "hls4ml.report.read_vivado_report('quantized_pruned_cnn/myproject_prj/solution1')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 1
}
