$date
	Sat May 03 12:13:23 2014
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_bench $end
$var wire 32 ! output_vector [31:0] $end
$var reg 1 " clk $end
$var reg 32 # input_vector [31:0] $end
$var reg 1 $ rst_n $end
$scope module DUT $end
$var wire 1 % clk $end
$var wire 32 & input_vector [31:0] $end
$var wire 32 ' output_vector [31:0] $end
$var wire 1 ( rst_n $end
$var wire 1 ) trigger $end
$scope module P_FSM $end
$var wire 1 % clk $end
$var wire 6 * input_vector [5:0] $end
$var wire 6 + next_output_vector [5:0] $end
$var wire 1 ( rst_n $end
$var wire 1 ) trigger $end
$var reg 6 , output_vector [5:0] $end
$upscope $end
$scope module COUNT $end
$var wire 1 % clk $end
$var wire 16 - inc [15:0] $end
$var wire 1 ( rst_n $end
$var wire 1 ) trigger $end
$var reg 16 . current_count [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 .
b1 -
b0 ,
b0 +
bx *
0)
0(
b0 '
bx &
x%
0$
bx #
x"
b0 !
$end
#10
b1 .
b10 -
1"
1%
1$
1(
#15
0"
0%
#20
b10 .
b11 -
1"
1%
#25
b1 *
0"
0%
b1 #
b1 &
#30
b11 .
b100 -
1"
1%
#35
0"
0%
#40
b1 +
1)
b100 .
b101 -
1"
1%
#45
0"
0%
#50
b0 +
0)
b0 .
b1 -
b1 ,
b1 !
b1 '
1"
1%
#55
0"
0%
#60
b0 ,
b0 !
b0 '
b1 .
b10 -
1"
1%
#65
0"
0%
#70
b10 .
b11 -
1"
1%
#75
0"
0%
#80
b11 .
b100 -
1"
1%
#85
0"
0%
#90
b1 +
1)
b100 .
b101 -
1"
1%
#95
0"
0%
#100
b0 +
0)
b1 ,
b1 !
b1 '
b0 .
b1 -
1"
1%
#105
0"
0%
#110
b1 .
b10 -
b0 ,
b0 !
b0 '
1"
1%
#115
0"
0%
#120
b10 .
b11 -
1"
1%
#125
0"
0%
#130
b11 .
b100 -
1"
1%
#135
0"
0%
#140
b1 +
1)
b100 .
b101 -
1"
1%
#145
0"
0%
#150
b0 +
0)
b0 .
b1 -
b1 ,
b1 !
b1 '
1"
1%
#155
0"
0%
#160
b0 ,
b0 !
b0 '
b1 .
b10 -
1"
1%
#165
0"
0%
#170
b10 .
b11 -
1"
1%
#175
0"
0%
#180
b11 .
b100 -
1"
1%
#185
0"
0%
#190
b1 +
1)
b100 .
b101 -
1"
1%
#195
0"
0%
#200
b0 +
0)
b1 ,
b1 !
b1 '
b0 .
b1 -
1"
1%
#205
0"
0%
#210
b1 .
b10 -
b0 ,
b0 !
b0 '
1"
1%
#215
0"
0%
#220
b10 .
b11 -
1"
1%
#225
0"
0%
#230
b11 .
b100 -
1"
1%
#235
0"
0%
#240
b1 +
1)
b100 .
b101 -
1"
1%
#245
0"
0%
#250
b0 +
0)
b0 .
b1 -
b1 ,
b1 !
b1 '
1"
1%
#255
0"
0%
#260
b0 ,
b0 !
b0 '
b1 .
b10 -
1"
1%
#265
0"
0%
#270
b10 .
b11 -
1"
1%
#275
0"
0%
#280
b11 .
b100 -
1"
1%
#285
0"
0%
#290
b1 +
1)
b100 .
b101 -
1"
1%
#295
0"
0%
#300
b0 +
0)
b1 ,
b1 !
b1 '
b0 .
b1 -
1"
1%
#305
0"
0%
#310
b1 .
b10 -
b0 ,
b0 !
b0 '
1"
1%
#315
0"
0%
#320
b10 .
b11 -
1"
1%
#325
0"
0%
#330
b11 .
b100 -
1"
1%
#335
0"
0%
#340
b1 +
1)
b100 .
b101 -
1"
1%
#345
0"
0%
#350
b0 +
0)
b0 .
b1 -
b1 ,
b1 !
b1 '
1"
1%
#355
0"
0%
#360
b0 ,
b0 !
b0 '
b1 .
b10 -
1"
1%
#365
0"
0%
#370
b10 .
b11 -
1"
1%
#375
0"
0%
#380
b11 .
b100 -
1"
1%
#385
0"
0%
#390
b1 +
1)
b100 .
b101 -
1"
1%
#395
0"
0%
#400
b0 +
0)
b1 ,
b1 !
b1 '
b0 .
b1 -
1"
1%
#405
0"
0%
#410
b1 .
b10 -
b0 ,
b0 !
b0 '
1"
1%
#415
0"
0%
#420
b10 .
b11 -
1"
1%
#425
0"
0%
#430
b11 .
b100 -
1"
1%
#435
0"
0%
#440
b1 +
1)
b100 .
b101 -
1"
1%
#445
0"
0%
#450
b0 +
0)
b0 .
b1 -
b1 ,
b1 !
b1 '
1"
1%
#455
0"
0%
#460
b0 ,
b0 !
b0 '
b1 .
b10 -
1"
1%
#465
0"
0%
#470
b10 .
b11 -
1"
1%
#475
0"
0%
#480
b11 .
b100 -
1"
1%
#485
0"
0%
#490
b1 +
1)
b100 .
b101 -
1"
1%
#495
0"
0%
#500
b0 +
0)
b1 ,
b1 !
b1 '
b0 .
b1 -
1"
1%
#505
0"
0%
#510
b1 .
b10 -
b0 ,
b0 !
b0 '
1"
1%
#515
0"
0%
#520
b10 .
b11 -
1"
1%
#525
0"
0%
