# DSD 2023

## LAB 3

**Shah Eman**
**2023-EE-178**

### Simulation

* [1 Code file(.sv)](https://github.com/Shah-Eman/DSD_2023_EE_178/blob/main/Lab_4/rtl/lab4.sv)
* [1 TestBench code(.sv)](https://github.com/Shah-Eman/DSD_2023_EE_178/blob/main/Lab_4/bench/lab4_tb.sv)

### Report

#### Task 1

Contains Truth table of circuit. 

#### Task 2

Contains K-Maps to minimize logic .

#### Task 3

Contains circuit diagram of reduced design inferred from k maps.

#### Task 4

Contains Schematic from Xilinx Vivado.

#### Task 5

Contains synthesis timing summary.

#### Task 6

Contains Utilization summary.
