{"version":"1.1.0","info":[["/Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[null,[],null,null,[]],null,0]],["/Users/firatkizilboga/Projects/RISCV/alu/test.v",[[[[[["PCINC",["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[8,0],[12,2]]],["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[8,7],[8,12]]],[],["module"]],["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[18,9]]],[[["clock",["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[9,4],[9,20]]],["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[9,15],[9,20]]],["PCINC"],["port","wire"]],["PC",["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[10,4],[10,24]]],["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[10,22],[10,24]]],["PCINC"],["port","wire"]],["out",["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[11,4],[11,25]]],["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[11,22],[11,25]]],["PCINC"],["port","reg"]]]]],[[["ALU",["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[19,0],[27,2]]],["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[19,7],[19,10]]],[],["module"]],["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[1,8]]],[[["clock",["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[20,4],[20,28]]],["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[20,23],[20,28]]],["ALU"],["port","wire"]],["opcode",["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[21,4],[21,29]]],["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[21,23],[21,29]]],["ALU"],["port","wire"]],["op_0",["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[22,4],[22,27]]],["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[22,23],[22,27]]],["ALU"],["port","wire"]],["op_1",["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[23,4],[23,27]]],["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[23,23],[23,27]]],["ALU"],["port","wire"]],["out",["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[24,4],[24,26]]],["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[24,23],[24,26]]],["ALU"],["port","reg"]],["ZERO",["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[25,4],[25,27]]],["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[25,23],[25,27]]],["ALU"],["port","reg"]],["NEGATIVE",["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[26,4],[26,31]]],["file:///Users/firatkizilboga/Projects/RISCV/alu/alu.v",[[26,23],[26,31]]],["ALU"],["port","reg"]]]]],[[["ALUTest",[[2,0],[2,15]],[[2,7],[2,14]],[],["module"]],[103,9]],[[["opcode",[[5,4],[5,20]],[[5,14],[5,20]],["ALUTest"],["variable","reg"]],["op_0",[[6,4],[6,19]],[[6,15],[6,19]],["ALUTest"],["variable","reg"]],["op_1",[[7,4],[7,19]],[[7,15],[7,19]],["ALUTest"],["variable","reg"]],["out",[[10,4],[10,19]],[[10,16],[10,19]],["ALUTest"],["variable","wire"]],["ZERO",[[11,4],[11,13]],[[11,9],[11,13]],["ALUTest"],["variable","wire"]],["NEGATIVE",[[12,4],[12,17]],[[12,9],[12,17]],["ALUTest"],["variable","wire"]],["uut",[[15,4],[22,5]],[[15,8],[15,11]],["ALUTest"],["instance","ALU"]]]]]],["/Users/firatkizilboga/Projects/RISCV/alu/alu.v"]],null,0]],["/Users/firatkizilboga/Projects/RISCV/core/core.v",[[null,["/Users/firatkizilboga/Projects/RISCV/mux/mux.v","/Users/firatkizilboga/Projects/RISCV/register/register.v","/Users/firatkizilboga/Projects/RISCV/registers/registers.v","/Users/firatkizilboga/Projects/RISCV/memory/memory.v","/Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v"],null,null,[["/Users/firatkizilboga/Projects/RISCV/core/core.v",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/Users/firatkizilboga/Projects/RISCV/core/test.v",[[[[[["MUX_2IN_32DATA",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[0,0],[5,2]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[0,7],[0,21]]],[],["module"]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[18,0]]],[[["in_0",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[1,4],[1,27]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[1,23],[1,27]]],["MUX_2IN_32DATA"],["port","wire"]],["in_1",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[2,4],[2,27]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[2,23],[2,27]]],["MUX_2IN_32DATA"],["port","wire"]],["select",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[3,4],[3,29]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[3,23],[3,29]]],["MUX_2IN_32DATA"],["port","wire"]],["out",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[4,4],[4,26]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[4,23],[4,26]]],["MUX_2IN_32DATA"],["port","reg"]],["out_reg",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[6,2],[6,20]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[6,13],[6,20]]],["MUX_2IN_32DATA"],["variable","reg"]]]]],[[["MUX_3IN_32DATA",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[19,0],[25,2]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[19,7],[19,21]]],[],["module"]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[0,20]]],[[["in_0",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[20,4],[20,27]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[20,23],[20,27]]],["MUX_3IN_32DATA"],["port","wire"]],["in_1",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[21,4],[21,27]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[21,23],[21,27]]],["MUX_3IN_32DATA"],["port","wire"]],["in_2",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[22,4],[22,27]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[22,23],[22,27]]],["MUX_3IN_32DATA"],["port","wire"]],["select",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[23,4],[23,29]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[23,23],[23,29]]],["MUX_3IN_32DATA"],["port","wire"]],["out",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[24,4],[24,26]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[24,23],[24,26]]],["MUX_3IN_32DATA"],["port","reg"]],["out_reg",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[26,2],[26,20]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[26,13],[26,20]]],["MUX_3IN_32DATA"],["variable","reg"]]]]],[[["Register",["file:///Users/firatkizilboga/Projects/RISCV/register/register.v",[[0,0],[6,2]]],["file:///Users/firatkizilboga/Projects/RISCV/register/register.v",[[0,7],[0,15]]],[],["module"]],["file:///Users/firatkizilboga/Projects/RISCV/register/register.v",[3,4]]],[[["size",["file:///Users/firatkizilboga/Projects/RISCV/register/register.v",[[1,4],[1,23]]],["file:///Users/firatkizilboga/Projects/RISCV/register/register.v",[[1,14],[1,18]]],["Register"],["parameter-port","parameter"]],["clock",["file:///Users/firatkizilboga/Projects/RISCV/register/register.v",[[3,4],[3,32]]],["file:///Users/firatkizilboga/Projects/RISCV/register/register.v",[[3,27],[3,32]]],["Register"],["port","wire"]],["in",["file:///Users/firatkizilboga/Projects/RISCV/register/register.v",[[4,4],[4,29]]],["file:///Users/firatkizilboga/Projects/RISCV/register/register.v",[[4,27],[4,29]]],["Register"],["port","wire"]],["out",["file:///Users/firatkizilboga/Projects/RISCV/register/register.v",[[5,4],[5,30]]],["file:///Users/firatkizilboga/Projects/RISCV/register/register.v",[[5,27],[5,30]]],["Register"],["port","reg"]]]]],[[["Registers",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[0,0],[9,2]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[0,7],[0,16]]],[],["module"]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[3,5]]],[[["clock",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[1,4],[1,28]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[1,23],[1,28]]],["Registers"],["port","wire"]],["WR_EN",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[2,4],[2,28]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[2,23],[2,28]]],["Registers"],["port","wire"]],["reg_1_select",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[3,4],[3,35]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[3,23],[3,35]]],["Registers"],["port","wire"]],["reg_2_select",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[4,4],[4,35]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[4,23],[4,35]]],["Registers"],["port","wire"]],["data_in",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[5,4],[5,30]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[5,23],[5,30]]],["Registers"],["port","wire"]],["write_select",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[6,4],[6,35]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[6,23],[6,35]]],["Registers"],["port","wire"]],["reg_1",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[7,4],[7,28]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[7,23],[7,28]]],["Registers"],["port","reg"]],["reg_2",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[8,4],[8,28]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[8,23],[8,28]]],["Registers"],["port","reg"]],["registers",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[11,2],[11,28]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[11,13],[11,22]]],["Registers"],["variable","reg"]]],[],[[[["print_regs",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[42,2],[42,18]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[42,7],[42,17]]],["Registers"],["task"]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[48,8]]],[]]]]],[[["DATA_MEMORY",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[0,0],[7,2]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[0,7],[0,18]]],[],["module"]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[69,0]]],[[["addr",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[1,4],[1,26]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[1,22],[1,26]]],["DATA_MEMORY"],["port","wire"]],["data_in",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[2,4],[2,29]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[2,22],[2,29]]],["DATA_MEMORY"],["port","wire"]],["we",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[3,4],[3,17]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[3,15],[3,17]]],["DATA_MEMORY"],["port","wire"]],["size",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[4,4],[4,25]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[4,21],[4,25]]],["DATA_MEMORY"],["port","wire"]],["sign_extend",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[5,4],[5,26]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[5,15],[5,26]]],["DATA_MEMORY"],["port","wire"]],["data_out",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[6,4],[6,30]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[6,22],[6,30]]],["DATA_MEMORY"],["port","reg"]],["mem_array",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[10,2],[10,26]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[10,12],[10,21]]],["DATA_MEMORY"],["variable","reg"]]]]],[[["INSTRUCTION_MEMORY",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[70,0],[75,2]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[70,7],[70,25]]],[],["module"]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[6,45]]],[[["clock",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[71,4],[71,20]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[71,15],[71,20]]],["INSTRUCTION_MEMORY"],["port","wire"]],["addr",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[72,4],[72,26]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[72,22],[72,26]]],["INSTRUCTION_MEMORY"],["port","wire"]],["size",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[73,4],[73,25]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[73,21],[73,25]]],["INSTRUCTION_MEMORY"],["port","wire"]],["data_out",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[74,4],[74,30]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[74,22],[74,30]]],["INSTRUCTION_MEMORY"],["port","reg"]],["mem_array",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[77,2],[77,27]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[77,12],[77,21]]],["INSTRUCTION_MEMORY"],["variable","reg"]]]]],[[["DecodeControl",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[14,0],[40,2]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[14,7],[14,20]]],[],["module"]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[192,0]]],[[["clock",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[15,4],[15,27]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[15,22],[15,27]]],["DecodeControl"],["port","wire"]],["instruction",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[16,4],[16,33]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[16,22],[16,33]]],["DecodeControl"],["port","wire"]],["REG_1",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[17,4],[17,27]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[17,22],[17,27]]],["DecodeControl"],["port","wire"]],["REG_2",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[18,4],[18,27]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[18,22],[18,27]]],["DecodeControl"],["port","wire"]],["PC_IN_MUX_SEL",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[20,4],[20,29]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[20,16],[20,29]]],["DecodeControl"],["port","wire"]],["ALU_OP_1_MUX_SEL",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[22,4],[22,38]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[22,22],[22,38]]],["DecodeControl"],["port","wire"]],["ALU_OP_2_MUX_SEL",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[23,4],[23,38]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[23,22],[23,38]]],["DecodeControl"],["port","wire"]],["ALU_OPCODE",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[24,4],[24,32]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[24,22],[24,32]]],["DecodeControl"],["port","wire"]],["RF_WR_EN",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[26,4],[26,30]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[26,22],[26,30]]],["DecodeControl"],["port","wire"]],["RF_DATA_IN_MUX_SEL",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[27,4],[27,40]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[27,22],[27,40]]],["DecodeControl"],["port","wire"]],["DATA_MEMORY_WR_EN",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[29,4],[29,33]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[29,16],[29,33]]],["DecodeControl"],["port","wire"]],["DATA_MEMORY_SIZE_SEL",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[30,4],[30,42]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[30,22],[30,42]]],["DecodeControl"],["port","wire"]],["DATA_MEMORY_SIGN_EXTEND",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[31,4],[31,39]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[31,16],[31,39]]],["DecodeControl"],["port","wire"]],["immediate",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[33,4],[33,32]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[33,23],[33,32]]],["DecodeControl"],["port","wire"]],["RF_SEL_1",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[35,4],[35,30]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[35,22],[35,30]]],["DecodeControl"],["port","wire"]],["RF_SEL_2",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[36,4],[36,30]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[36,22],[36,30]]],["DecodeControl"],["port","wire"]],["RF_SEL_RD",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[37,4],[37,31]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[37,22],[37,31]]],["DecodeControl"],["port","wire"]],["branch_taken",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[38,4],[38,34]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[38,22],[38,34]]],["DecodeControl"],["port","wire"]],["OPERATION",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[39,4],[39,31]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[39,22],[39,31]]],["DecodeControl"],["port","wire"]],["func3",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[53,2],[53,18]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[53,13],[53,18]]],["DecodeControl"],["variable","wire"]],["R_func7",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[57,2],[57,20]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[57,13],[57,20]]],["DecodeControl"],["variable","wire"]],["R_rd",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[57,2],[57,26]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[57,22],[57,26]]],["DecodeControl"],["variable","R_func7"]],["R_rs1",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[57,2],[57,33]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[57,28],[57,33]]],["DecodeControl"],["variable","R_rd"]],["R_rs2",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[57,2],[57,40]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[57,35],[57,40]]],["DecodeControl"],["variable","R_rs1"]],["I_rd",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[63,2],[63,17]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[63,13],[63,17]]],["DecodeControl"],["variable","wire"]],["I_rs1",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[63,2],[63,24]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[63,19],[63,24]]],["DecodeControl"],["variable","I_rd"]],["I_rs2",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[63,2],[63,31]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[63,26],[63,31]]],["DecodeControl"],["variable","I_rs1"]],["I_imm",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[64,2],[64,19]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[64,14],[64,19]]],["DecodeControl"],["variable","wire"]],["B_rs1",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[69,2],[69,18]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[69,13],[69,18]]],["DecodeControl"],["variable","wire"]],["B_rs2",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[69,2],[69,25]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[69,20],[69,25]]],["DecodeControl"],["variable","B_rs1"]],["BC",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[167,2],[171,3]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[167,16],[167,18]]],["DecodeControl"],["instance","BranchControl"]]]]],[[["BranchControl",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[193,0],[199,2]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[193,7],[193,20]]],[],["module"]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[7,22]]],[[["reg_1",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[194,4],[194,27]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[194,22],[194,27]]],["BranchControl"],["port","wire"]],["reg_2",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[195,4],[195,27]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[195,22],[195,27]]],["BranchControl"],["port","wire"]],["func3",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[196,4],[196,27]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[196,22],[196,27]]],["BranchControl"],["port","wire"]],["branch_taken",["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[198,4],[198,28]]],["file:///Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[198,16],[198,28]]],["BranchControl"],["port","wire"]]]]],[[["CORE",["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[6,0],[8,2]]],["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[6,7],[6,11]]],[],["module"]],["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[1,1]]],[[["clock",["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[7,4],[7,20]]],["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[7,15],[7,20]]],["CORE"],["port","wire"]],["PC_IN_MUX",["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[10,2],[14,3]]],["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[10,17],[10,26]]],["CORE"],["instance","MUX_2IN_32DATA"]],["PC",["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[16,2],[19,3]]],["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[16,11],[16,13]]],["CORE"],["instance","Register"]],["PCNext",["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[21,2],[24,3]]],["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[21,8],[21,14]]],["CORE"],["instance","PCINC"]],["IM",["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[26,2],[29,3]]],["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[26,21],[26,23]]],["CORE"],["instance","INSTRUCTION_MEMORY"]],["DCU",["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[32,2],[37,3]]],["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[32,16],[32,19]]],["CORE"],["instance","DecodeControl"]],["RF",["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[39,2],[46,3]]],["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[39,12],[39,14]]],["CORE"],["instance","Registers"]],["ALU_OP_1_MUX",["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[49,2],[53,3]]],["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[49,17],[49,29]]],["CORE"],["instance","MUX_2IN_32DATA"]],["ALU_OP_2_MUX",["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[55,2],[59,3]]],["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[55,17],[55,29]]],["CORE"],["instance","MUX_2IN_32DATA"]],["ALU_32",["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[61,2],[66,3]]],["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[61,6],[61,12]]],["CORE"],["instance","ALU"]],["DM",["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[68,2],[74,3]]],["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[68,14],[68,16]]],["CORE"],["instance","DATA_MEMORY"]],["RF_DATA_IN_MUX",["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[76,2],[81,3]]],["file:///Users/firatkizilboga/Projects/RISCV/core/core.v",[[76,17],[76,31]]],["CORE"],["instance","MUX_3IN_32DATA"]]]]],[[["top",[[1,0],[1,14]],[[1,7],[1,10]],[],["module"]],[21,9]],[[["clock",[[2,2],[2,11]],[[2,6],[2,11]],["top"],["variable","reg"]],["c",[[3,2],[3,24]],[[3,7],[3,8]],["top"],["instance","CORE"]],["ticks",[[4,2],[4,18]],[[4,13],[4,18]],["top"],["variable","reg"]]]]]],["/Users/firatkizilboga/Projects/RISCV/core/core.v"]],null,0]],["/Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[null,[],null,null,[["/Users/firatkizilboga/Projects/RISCV/decode-control/decode-control.v",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]],["R_TYPE",[[4,0],[5,0]],[[4,8],[4,14]],["source.systemverilog"],["macro"]],["I_TYPE",[[5,0],[6,0]],[[5,8],[5,14]],["source.systemverilog"],["macro"]],["J_TYPE",[[6,0],[7,0]],[[6,8],[6,14]],["source.systemverilog"],["macro"]],["JALR_TYPE",[[7,0],[8,0]],[[7,8],[7,17]],["source.systemverilog"],["macro"]],["U_TYPE",[[8,0],[9,0]],[[8,8],[8,14]],["source.systemverilog"],["macro"]],["B_TYPE",[[9,0],[10,0]],[[9,8],[9,14]],["source.systemverilog"],["macro"]],["S_TYPE",[[10,0],[11,0]],[[10,8],[10,14]],["source.systemverilog"],["macro"]],["LOAD_TYPE",[[11,0],[14,0]],[[11,8],[11,17]],["source.systemverilog"],["macro"]]]],null,0]],["/Users/firatkizilboga/Projects/RISCV/decode-control/test.v",[[],null,0]],["/Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[null,[],null,null,[["/Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/Users/firatkizilboga/Projects/RISCV/memory/test.v",[[[[[["DATA_MEMORY",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[0,0],[7,2]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[0,7],[0,18]]],[],["module"]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[69,0]]],[[["addr",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[1,4],[1,26]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[1,22],[1,26]]],["DATA_MEMORY"],["port","wire"]],["data_in",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[2,4],[2,29]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[2,22],[2,29]]],["DATA_MEMORY"],["port","wire"]],["we",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[3,4],[3,17]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[3,15],[3,17]]],["DATA_MEMORY"],["port","wire"]],["size",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[4,4],[4,25]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[4,21],[4,25]]],["DATA_MEMORY"],["port","wire"]],["sign_extend",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[5,4],[5,26]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[5,15],[5,26]]],["DATA_MEMORY"],["port","wire"]],["data_out",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[6,4],[6,30]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[6,22],[6,30]]],["DATA_MEMORY"],["port","reg"]],["mem_array",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[10,2],[10,26]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[10,12],[10,21]]],["DATA_MEMORY"],["variable","reg"]]]]],[[["INSTRUCTION_MEMORY",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[70,0],[75,2]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[70,7],[70,25]]],[],["module"]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[1,27]]],[[["clock",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[71,4],[71,20]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[71,15],[71,20]]],["INSTRUCTION_MEMORY"],["port","wire"]],["addr",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[72,4],[72,26]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[72,22],[72,26]]],["INSTRUCTION_MEMORY"],["port","wire"]],["size",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[73,4],[73,25]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[73,21],[73,25]]],["INSTRUCTION_MEMORY"],["port","wire"]],["data_out",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[74,4],[74,30]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[74,22],[74,30]]],["INSTRUCTION_MEMORY"],["port","reg"]],["mem_array",["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[77,2],[77,27]]],["file:///Users/firatkizilboga/Projects/RISCV/memory/memory.v",[[77,12],[77,21]]],["INSTRUCTION_MEMORY"],["variable","reg"]]]]],[[["TestbenchDataMemory",[[3,0],[3,27]],[[3,7],[3,26]],[],["module"]],[58,0]],[[["DATA_WIDTH",[[6,4],[6,30]],[[6,14],[6,24]],["TestbenchDataMemory"],["parameter"]],["ADDR_WIDTH",[[7,4],[7,30]],[[7,14],[7,24]],["TestbenchDataMemory"],["parameter"]],["clk",[[10,4],[10,11]],[[10,8],[10,11]],["TestbenchDataMemory"],["variable","reg"]],["addr",[[11,4],[11,29]],[[11,25],[11,29]],["TestbenchDataMemory"],["variable","reg"]],["data_in",[[12,4],[12,32]],[[12,25],[12,32]],["TestbenchDataMemory"],["variable","reg"]],["we",[[13,4],[13,10]],[[13,8],[13,10]],["TestbenchDataMemory"],["variable","reg"]],["data_out",[[14,4],[14,34]],[[14,26],[14,34]],["TestbenchDataMemory"],["variable","wire"]],["data_memory_inst",[[17,4],[22,5]],[[17,16],[17,32]],["TestbenchDataMemory"],["instance","DATA_MEMORY"]],["i",[[28,4],[28,13]],[[28,12],[28,13]],["TestbenchDataMemory"],["variable","integer"]]]]],[[["TestbenchInstructionMemory",[[59,0],[59,34]],[[59,7],[59,33]],[],["module"]],[98,0]],[[["DATA_WIDTH",[[62,4],[62,30]],[[62,14],[62,24]],["TestbenchInstructionMemory"],["parameter"]],["ADDR_WIDTH",[[63,4],[63,30]],[[63,14],[63,24]],["TestbenchInstructionMemory"],["parameter"]],["clk",[[66,4],[66,11]],[[66,8],[66,11]],["TestbenchInstructionMemory"],["variable","reg"]],["addr",[[67,4],[67,29]],[[67,25],[67,29]],["TestbenchInstructionMemory"],["variable","reg"]],["data_out",[[68,4],[68,34]],[[68,26],[68,34]],["TestbenchInstructionMemory"],["variable","wire"]],["instruction_memory_inst",[[71,4],[74,5]],[[71,23],[71,46]],["TestbenchInstructionMemory"],["instance","INSTRUCTION_MEMORY"]],["i",[[80,4],[80,13]],[[80,12],[80,13]],["TestbenchInstructionMemory"],["variable","integer"]]]]]],["/Users/firatkizilboga/Projects/RISCV/memory/memory.v"]],null,0]],["/Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[null,[],null,null,[["/Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/Users/firatkizilboga/Projects/RISCV/mux/test.v",[[[[[["MUX_2IN_32DATA",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[0,0],[5,2]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[0,7],[0,21]]],[],["module"]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[18,0]]],[[["in_0",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[1,4],[1,27]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[1,23],[1,27]]],["MUX_2IN_32DATA"],["port","wire"]],["in_1",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[2,4],[2,27]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[2,23],[2,27]]],["MUX_2IN_32DATA"],["port","wire"]],["select",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[3,4],[3,29]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[3,23],[3,29]]],["MUX_2IN_32DATA"],["port","wire"]],["out",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[4,4],[4,26]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[4,23],[4,26]]],["MUX_2IN_32DATA"],["port","reg"]],["out_reg",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[6,2],[6,20]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[6,13],[6,20]]],["MUX_2IN_32DATA"],["variable","reg"]]]]],[[["MUX_3IN_32DATA",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[19,0],[25,2]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[19,7],[19,21]]],[],["module"]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[0,20]]],[[["in_0",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[20,4],[20,27]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[20,23],[20,27]]],["MUX_3IN_32DATA"],["port","wire"]],["in_1",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[21,4],[21,27]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[21,23],[21,27]]],["MUX_3IN_32DATA"],["port","wire"]],["in_2",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[22,4],[22,27]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[22,23],[22,27]]],["MUX_3IN_32DATA"],["port","wire"]],["select",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[23,4],[23,29]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[23,23],[23,29]]],["MUX_3IN_32DATA"],["port","wire"]],["out",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[24,4],[24,26]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[24,23],[24,26]]],["MUX_3IN_32DATA"],["port","reg"]],["out_reg",["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[26,2],[26,20]]],["file:///Users/firatkizilboga/Projects/RISCV/mux/mux.v",[[26,13],[26,20]]],["MUX_3IN_32DATA"],["variable","reg"]]]]],[[["top",[[2,0],[2,11]],[[2,7],[2,10]],[],["module"]],[39,9]],[[["select_line",[[5,2],[5,17]],[[5,6],[5,17]],["top"],["variable","reg"]],["mux_output",[[6,2],[6,24]],[[6,14],[6,24]],["top"],["variable","wire"]],["in_0",[[9,2],[9,17]],[[9,13],[9,17]],["top"],["variable","reg"]],["in_1",[[9,2],[9,23]],[[9,19],[9,23]],["top"],["variable","in_0"]],["mux",[[12,2],[17,3]],[[12,17],[12,20]],["top"],["instance","MUX_2IN_32DATA"]]]]]],["/Users/firatkizilboga/Projects/RISCV/mux/mux.v"]],null,0]],["/Users/firatkizilboga/Projects/RISCV/register/register.v",[[null,[],null,null,[["/Users/firatkizilboga/Projects/RISCV/register/register.v",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/Users/firatkizilboga/Projects/RISCV/register/test.v",[[[[[["top",[[2,0],[2,22]],[[2,7],[2,10]],[],["module"]],[45,8]],[[["clk",[[4,4],[4,59]],[[4,56],[4,59]],["top"],["variable","reg"]],["inc",[[5,4],[5,59]],[[5,56],[5,59]],["top"],["variable","reg"]],["load",[[6,4],[6,60]],[[6,56],[6,60]],["top"],["variable","reg"]],["inval",[[7,4],[7,61]],[[7,56],[7,61]],["top"],["variable","reg"]],["register",[[9,0],[17,9]],[[12,10],[12,18]],["top"],["instance","Register"]]]]]]],null,0]],["/Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[null,[],null,null,[["/Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/Users/firatkizilboga/Projects/RISCV/registers/test.v",[[[[[["Registers",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[0,0],[9,2]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[0,7],[0,16]]],[],["module"]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[2,5]]],[[["clock",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[1,4],[1,28]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[1,23],[1,28]]],["Registers"],["port","wire"]],["WR_EN",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[2,4],[2,28]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[2,23],[2,28]]],["Registers"],["port","wire"]],["reg_1_select",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[3,4],[3,35]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[3,23],[3,35]]],["Registers"],["port","wire"]],["reg_2_select",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[4,4],[4,35]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[4,23],[4,35]]],["Registers"],["port","wire"]],["data_in",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[5,4],[5,30]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[5,23],[5,30]]],["Registers"],["port","wire"]],["write_select",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[6,4],[6,35]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[6,23],[6,35]]],["Registers"],["port","wire"]],["reg_1",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[7,4],[7,28]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[7,23],[7,28]]],["Registers"],["port","reg"]],["reg_2",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[8,4],[8,28]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[8,23],[8,28]]],["Registers"],["port","reg"]],["registers",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[11,2],[11,28]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[11,13],[11,22]]],["Registers"],["variable","reg"]]],[],[[[["print_regs",["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[42,2],[42,18]]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[[42,7],[42,17]]],["Registers"],["task"]],["file:///Users/firatkizilboga/Projects/RISCV/registers/registers.v",[48,8]]],[]]]]],[[["test",[[3,0],[3,12]],[[3,7],[3,11]],[],["module"]],[79,9]],[[["clock",[[6,4],[6,13]],[[6,8],[6,13]],["test"],["variable","reg"]],["WR_EN",[[7,4],[7,13]],[[7,8],[7,13]],["test"],["variable","reg"]],["reg_1_select",[[8,4],[8,26]],[[8,14],[8,26]],["test"],["variable","reg"]],["reg_2_select",[[9,4],[9,26]],[[9,14],[9,26]],["test"],["variable","reg"]],["data_in",[[10,4],[10,22]],[[10,15],[10,22]],["test"],["variable","reg"]],["write_select",[[11,4],[11,26]],[[11,14],[11,26]],["test"],["variable","reg"]],["reg_1",[[14,4],[14,21]],[[14,16],[14,21]],["test"],["variable","wire"]],["reg_2",[[15,4],[15,21]],[[15,16],[15,21]],["test"],["variable","wire"]],["uut",[[18,4],[27,5]],[[18,14],[18,17]],["test"],["instance","Registers"]]]]]],["/Users/firatkizilboga/Projects/RISCV/registers/registers.v"]],null,0]]]}