<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p973" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_973{left:96px;bottom:47px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2_973{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_973{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_973{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_973{left:96px;bottom:1040px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t6_973{left:320px;bottom:1039px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t7_973{left:96px;bottom:1018px;letter-spacing:0.15px;word-spacing:-0.47px;}
#t8_973{left:96px;bottom:959px;letter-spacing:0.2px;}
#t9_973{left:192px;bottom:959px;letter-spacing:0.21px;}
#ta_973{left:96px;bottom:923px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tb_973{left:96px;bottom:902px;letter-spacing:0.14px;word-spacing:-0.48px;}
#tc_973{left:96px;bottom:880px;letter-spacing:0.12px;word-spacing:-0.47px;}
#td_973{left:96px;bottom:859px;letter-spacing:0.13px;word-spacing:-0.45px;}
#te_973{left:96px;bottom:838px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tf_973{left:96px;bottom:816px;letter-spacing:0.12px;word-spacing:-0.49px;}
#tg_973{left:96px;bottom:795px;letter-spacing:0.15px;word-spacing:-0.46px;}
#th_973{left:96px;bottom:760px;letter-spacing:0.11px;word-spacing:-0.44px;}
#ti_973{left:96px;bottom:738px;letter-spacing:0.13px;word-spacing:-0.44px;}
#tj_973{left:96px;bottom:703px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tk_973{left:446px;bottom:703px;}
#tl_973{left:459px;bottom:703px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tm_973{left:96px;bottom:682px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tn_973{left:96px;bottom:647px;letter-spacing:0.13px;word-spacing:-0.46px;}
#to_973{left:743px;bottom:647px;letter-spacing:-0.01px;}
#tp_973{left:793px;bottom:647px;letter-spacing:0.11px;}
#tq_973{left:96px;bottom:625px;letter-spacing:0.13px;word-spacing:-0.68px;}
#tr_973{left:96px;bottom:604px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ts_973{left:96px;bottom:582px;letter-spacing:-0.03px;}
#tt_973{left:96px;bottom:546px;letter-spacing:-0.11px;}
#tu_973{left:180px;bottom:545px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tv_973{left:96px;bottom:524px;letter-spacing:0.09px;word-spacing:-0.42px;}
#tw_973{left:96px;bottom:503px;letter-spacing:0.1px;word-spacing:-0.43px;}
#tx_973{left:96px;bottom:481px;letter-spacing:-0.02px;word-spacing:-0.31px;}
#ty_973{left:221px;bottom:481px;letter-spacing:0.14px;}
#tz_973{left:249px;bottom:481px;letter-spacing:0.12px;word-spacing:-0.44px;}
#t10_973{left:96px;bottom:460px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t11_973{left:96px;bottom:438px;letter-spacing:-0.35px;}
#t12_973{left:96px;bottom:403px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t13_973{left:96px;bottom:363px;letter-spacing:0.14px;}
#t14_973{left:168px;bottom:363px;letter-spacing:0.17px;word-spacing:-0.06px;}
#t15_973{left:96px;bottom:328px;letter-spacing:0.15px;word-spacing:-0.45px;}
#t16_973{left:96px;bottom:289px;letter-spacing:0.14px;}
#t17_973{left:168px;bottom:289px;letter-spacing:0.19px;word-spacing:-0.06px;}
#t18_973{left:96px;bottom:253px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t19_973{left:96px;bottom:232px;letter-spacing:0.12px;word-spacing:-0.47px;}
#t1a_973{left:96px;bottom:211px;letter-spacing:0.12px;word-spacing:-0.42px;}
#t1b_973{left:96px;bottom:189px;letter-spacing:0.13px;word-spacing:-1.05px;}
#t1c_973{left:96px;bottom:168px;letter-spacing:0.14px;word-spacing:-0.49px;}
#t1d_973{left:96px;bottom:133px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t1e_973{left:96px;bottom:111px;letter-spacing:0.13px;word-spacing:-0.51px;}
#t1f_973{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_973{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_973{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_973{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_973{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s5_973{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_973{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s7_973{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s8_973{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s9_973{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts973" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg973Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg973" style="-webkit-user-select: none;"><object width="935" height="1210" data="973/973.svg" type="image/svg+xml" id="pdf973" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_973" class="t s1_973">Secure Virtual Machine </span><span id="t2_973" class="t s2_973">518 </span>
<span id="t3_973" class="t s3_973">24593—Rev. 3.41—June 2023 </span><span id="t4_973" class="t s3_973">AMD64 Technology </span>
<span id="t5_973" class="t s4_973">MSR Intercept Information. </span><span id="t6_973" class="t s5_973">On #VMEXIT, the processor indicates in the VMCB’s EXITINFO1 </span>
<span id="t7_973" class="t s5_973">whether a RDMSR (EXITINFO1 = 0) or WRMSR (EXITINFO1 = 1) was intercepted. </span>
<span id="t8_973" class="t s6_973">15.12 </span><span id="t9_973" class="t s6_973">Exception Intercepts </span>
<span id="ta_973" class="t s5_973">When intercepting exceptions that define an error code (normally pushed onto the exception stack), </span>
<span id="tb_973" class="t s5_973">the SVM hardware delivers that error code in the VMCB’s EXITINFO1 field; the exception vector </span>
<span id="tc_973" class="t s5_973">number can be derived from the EXITCODE. The CS.SEL and rIP saved in the VMCB on an </span>
<span id="td_973" class="t s5_973">exception-intercept match those that would otherwise have been pushed onto the exception stack </span>
<span id="te_973" class="t s5_973">frame, except that when an interrupt-based instruction causes an intercept, the rIP of the instruction is </span>
<span id="tf_973" class="t s5_973">stored in the VMCB, rather than the rIP of the next instruction. The interrupt-based instructions are </span>
<span id="tg_973" class="t s5_973">INT3 (opcode CC), INTO, and BOUND. </span>
<span id="th_973" class="t s5_973">Unless otherwise noted below, no special registers are written before an exception is intercepted. For </span>
<span id="ti_973" class="t s5_973">details on guest state saved in the VMCB, see Section 15.7.1. </span>
<span id="tj_973" class="t s5_973">External interrupts and software interrupts (INT</span><span id="tk_973" class="t s7_973">n </span><span id="tl_973" class="t s5_973">instruction) do not check the exception intercepts, </span>
<span id="tm_973" class="t s5_973">even when they use a vector in the range 0 to 31. </span>
<span id="tn_973" class="t s5_973">Exceptions that occur during the handling of a prior exception are checked for intercepts </span><span id="to_973" class="t s7_973">before </span><span id="tp_973" class="t s5_973">being </span>
<span id="tq_973" class="t s5_973">combined with the prior exception (e.g., into a double-fault). If the result of combining exceptions is a </span>
<span id="tr_973" class="t s5_973">double-fault or shutdown, the processor checks whether those are intercepted before attempting </span>
<span id="ts_973" class="t s5_973">delivery. </span>
<span id="tt_973" class="t s4_973">Example: </span><span id="tu_973" class="t s5_973">Assume that the VMM intercepts #GP and #DF exceptions, and the guest raises a (non- </span>
<span id="tv_973" class="t s5_973">intercepted) #NP, during the delivery of which it also gets a #GP (e.g., due to an illegal IDT entry)—a </span>
<span id="tw_973" class="t s5_973">situation that, according to x86 semantics, results in a #DF. In this case, #VMEXIT signals an </span>
<span id="tx_973" class="t s5_973">intercepted #GP, </span><span id="ty_973" class="t s7_973">not </span><span id="tz_973" class="t s5_973">an intercepted #DF and fills EXITINTINFO with the #NP fault. On the other </span>
<span id="t10_973" class="t s5_973">hand, if only the #DF intercept were active in this scenario, #VMEXIT would signal an intercepted </span>
<span id="t11_973" class="t s5_973">#DF. </span>
<span id="t12_973" class="t s5_973">The following subsections detail the individual intercepts. </span>
<span id="t13_973" class="t s8_973">15.12.1 </span><span id="t14_973" class="t s8_973">#DE (Divide By Zero) </span>
<span id="t15_973" class="t s5_973">The EXITINFO1 and EXITINFO2 fields are undefined. </span>
<span id="t16_973" class="t s8_973">15.12.2 </span><span id="t17_973" class="t s8_973">#DB (Debug) </span>
<span id="t18_973" class="t s5_973">The #DB exception can have fault-type (e.g., instruction breakpoint) or trap-type (e.g., data </span>
<span id="t19_973" class="t s5_973">breakpoint) behavior; accordingly the intercept differs in what state is saved in the VMCB (see </span>
<span id="t1a_973" class="t s5_973">Section 15.7.1). In either case, however, the value saved for DR6 and DR7 matches what would be </span>
<span id="t1b_973" class="t s5_973">visible to a #DB exception handler (i.e., both #DB faults and traps are permitted to write DR6 and DR7 </span>
<span id="t1c_973" class="t s5_973">before the intercept). The EXITINFO1 and EXITINFO2 fields are undefined. </span>
<span id="t1d_973" class="t s5_973">Fault-type #DB exceptions, whether indicated in EXITCODE or EXITINTINFO, cause the CS:rIP </span>
<span id="t1e_973" class="t s5_973">saved in the VMCB to indicate the instruction that caused the #DB exception. Trap-type #DB </span>
<span id="t1f_973" class="t s9_973">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
