Loading plugins phase: Elapsed time ==> 0s.132ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\jannett.wehle_drones\Documents\PSoC Creator\Workspace01\test.cydsn\test.cyprj -d CY8C5888LTI-LP097 -s C:\Users\jannett.wehle_drones\Documents\PSoC Creator\Workspace01\test.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.048ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.032ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  test.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jannett.wehle_drones\Documents\PSoC Creator\Workspace01\test.cydsn\test.cyprj -dcpsoc3 test.v -verilog
======================================================================

======================================================================
Compiling:  test.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jannett.wehle_drones\Documents\PSoC Creator\Workspace01\test.cydsn\test.cyprj -dcpsoc3 test.v -verilog
======================================================================

======================================================================
Compiling:  test.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jannett.wehle_drones\Documents\PSoC Creator\Workspace01\test.cydsn\test.cyprj -dcpsoc3 -verilog test.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Aug 11 15:27:36 2025


======================================================================
Compiling:  test.v
Program  :   vpp
Options  :    -yv2 -q10 test.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Aug 11 15:27:36 2025

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'test.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  test.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jannett.wehle_drones\Documents\PSoC Creator\Workspace01\test.cydsn\test.cyprj -dcpsoc3 -verilog test.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Aug 11 15:27:36 2025

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\jannett.wehle_drones\Documents\PSoC Creator\Workspace01\test.cydsn\codegentemp\test.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\jannett.wehle_drones\Documents\PSoC Creator\Workspace01\test.cydsn\codegentemp\test.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  test.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jannett.wehle_drones\Documents\PSoC Creator\Workspace01\test.cydsn\test.cyprj -dcpsoc3 -verilog test.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Aug 11 15:27:37 2025

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\jannett.wehle_drones\Documents\PSoC Creator\Workspace01\test.cydsn\codegentemp\test.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\jannett.wehle_drones\Documents\PSoC Creator\Workspace01\test.cydsn\codegentemp\test.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_1:BUART:reset_sr\
	Net_13
	Net_8
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_4
	\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_5:lt\
	\UART_1:BUART:sRX:MODULE_5:eq\
	\UART_1:BUART:sRX:MODULE_5:gt\
	\UART_1:BUART:sRX:MODULE_5:gte\
	\UART_1:BUART:sRX:MODULE_5:lte\
	\I2C_1:udb_clk\
	Net_25
	\I2C_1:Net_973\
	Net_27
	\I2C_1:Net_974\
	\I2C_1:timeout_clk\
	Net_28
	\I2C_1:Net_975\
	Net_32
	Net_34
	Net_39
	Net_36
	\Encoder_1:Net_49\
	\Encoder_1:Net_82\
	\Encoder_1:Net_95\
	\Encoder_1:Net_91\
	\Encoder_1:Net_102\
	\Encoder_1:CounterUDB:ctrl_cmod_2\
	\Encoder_1:CounterUDB:ctrl_cmod_1\
	\Encoder_1:CounterUDB:ctrl_cmod_0\
	Net_37
	Net_52
	Net_54
	\Encoder_2:Net_49\
	\Encoder_2:Net_82\
	\Encoder_2:Net_95\
	\Encoder_2:Net_91\
	\Encoder_2:Net_102\
	\Encoder_2:CounterUDB:ctrl_cmod_2\
	\Encoder_2:CounterUDB:ctrl_cmod_1\
	\Encoder_2:CounterUDB:ctrl_cmod_0\
	Net_48
	Net_63
	Net_65
	\Encoder_3:Net_49\
	\Encoder_3:Net_82\
	\Encoder_3:Net_95\
	\Encoder_3:Net_91\
	\Encoder_3:Net_102\
	\Encoder_3:CounterUDB:ctrl_cmod_2\
	\Encoder_3:CounterUDB:ctrl_cmod_1\
	\Encoder_3:CounterUDB:ctrl_cmod_0\
	Net_59
	Net_74
	Net_76
	\Encoder_4:Net_49\
	\Encoder_4:Net_82\
	\Encoder_4:Net_95\
	\Encoder_4:Net_91\
	\Encoder_4:Net_102\
	\Encoder_4:CounterUDB:ctrl_cmod_2\
	\Encoder_4:CounterUDB:ctrl_cmod_1\
	\Encoder_4:CounterUDB:ctrl_cmod_0\
	Net_70
	Net_85
	Net_87
	\Encoder_5:Net_49\
	\Encoder_5:Net_82\
	\Encoder_5:Net_95\
	\Encoder_5:Net_91\
	\Encoder_5:Net_102\
	\Encoder_5:CounterUDB:ctrl_cmod_2\
	\Encoder_5:CounterUDB:ctrl_cmod_1\
	\Encoder_5:CounterUDB:ctrl_cmod_0\
	Net_81
	Net_96
	Net_98
	\Encoder_6:Net_49\
	\Encoder_6:Net_82\
	\Encoder_6:Net_95\
	\Encoder_6:Net_91\
	\Encoder_6:Net_102\
	\Encoder_6:CounterUDB:ctrl_cmod_2\
	\Encoder_6:CounterUDB:ctrl_cmod_1\
	\Encoder_6:CounterUDB:ctrl_cmod_0\
	Net_92
	Net_107
	Net_109
	\Encoder_7:Net_49\
	\Encoder_7:Net_82\
	\Encoder_7:Net_95\
	\Encoder_7:Net_91\
	\Encoder_7:Net_102\
	\Encoder_7:CounterUDB:ctrl_cmod_2\
	\Encoder_7:CounterUDB:ctrl_cmod_1\
	\Encoder_7:CounterUDB:ctrl_cmod_0\
	Net_103


Deleted 114 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:HalfDuplexSend\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:FinalParityType_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:FinalParityType_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:FinalAddrMode_2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:FinalAddrMode_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:FinalAddrMode_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:tx_ctrl_mark\ to \UART_1:BUART:tx_hd_send_break\
Aliasing zero to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:tx_status_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:tx_status_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:tx_status_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:rx_status_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing tmpOE__SDA_1_net_0 to one
Aliasing tmpOE__SCL_1_net_0 to one
Aliasing \I2C_1:Net_969\ to one
Aliasing \I2C_1:Net_968\ to one
Aliasing \Encoder_1:Net_89\ to one
Aliasing \Encoder_1:CounterUDB:ctrl_capmode_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Encoder_1:CounterUDB:ctrl_capmode_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Encoder_1:CounterUDB:capt_rising\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Encoder_1:CounterUDB:reset\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Encoder_1:CounterUDB:tc_i\ to \Encoder_1:CounterUDB:reload_tc\
Aliasing \Encoder_2:Net_89\ to one
Aliasing \Encoder_2:CounterUDB:ctrl_capmode_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Encoder_2:CounterUDB:ctrl_capmode_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Encoder_2:CounterUDB:capt_rising\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Encoder_2:CounterUDB:reset\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Encoder_2:CounterUDB:tc_i\ to \Encoder_2:CounterUDB:reload_tc\
Aliasing \Encoder_3:Net_89\ to one
Aliasing \Encoder_3:CounterUDB:ctrl_capmode_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Encoder_3:CounterUDB:ctrl_capmode_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Encoder_3:CounterUDB:capt_rising\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Encoder_3:CounterUDB:reset\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Encoder_3:CounterUDB:tc_i\ to \Encoder_3:CounterUDB:reload_tc\
Aliasing \Encoder_4:Net_89\ to one
Aliasing \Encoder_4:CounterUDB:ctrl_capmode_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Encoder_4:CounterUDB:ctrl_capmode_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Encoder_4:CounterUDB:capt_rising\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Encoder_4:CounterUDB:reset\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Encoder_4:CounterUDB:tc_i\ to \Encoder_4:CounterUDB:reload_tc\
Aliasing \Encoder_5:Net_89\ to one
Aliasing \Encoder_5:CounterUDB:ctrl_capmode_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Encoder_5:CounterUDB:ctrl_capmode_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Encoder_5:CounterUDB:capt_rising\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Encoder_5:CounterUDB:reset\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Encoder_5:CounterUDB:tc_i\ to \Encoder_5:CounterUDB:reload_tc\
Aliasing \Encoder_6:Net_89\ to one
Aliasing \Encoder_6:CounterUDB:ctrl_capmode_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Encoder_6:CounterUDB:ctrl_capmode_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Encoder_6:CounterUDB:capt_rising\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Encoder_6:CounterUDB:reset\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Encoder_6:CounterUDB:tc_i\ to \Encoder_6:CounterUDB:reload_tc\
Aliasing \Encoder_7:Net_89\ to one
Aliasing \Encoder_7:CounterUDB:ctrl_capmode_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Encoder_7:CounterUDB:ctrl_capmode_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Encoder_7:CounterUDB:capt_rising\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Encoder_7:CounterUDB:reset\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Encoder_7:CounterUDB:tc_i\ to \Encoder_7:CounterUDB:reload_tc\
Aliasing tmpOE__Enc_1_net_0 to one
Aliasing tmpOE__Enc_2_net_0 to one
Aliasing tmpOE__Enc_3_net_0 to one
Aliasing tmpOE__Enc_4_net_0 to one
Aliasing tmpOE__Enc_5_net_0 to one
Aliasing tmpOE__Enc_6_net_0 to one
Aliasing tmpOE__Enc_7_net_0 to one
Aliasing \UART_1:BUART:reset_reg\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:rx_break_status\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Encoder_1:CounterUDB:prevCapture\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Encoder_1:CounterUDB:cmp_out_reg_i\\D\ to \Encoder_1:CounterUDB:prevCompare\\D\
Aliasing \Encoder_2:CounterUDB:prevCapture\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Encoder_2:CounterUDB:cmp_out_reg_i\\D\ to \Encoder_2:CounterUDB:prevCompare\\D\
Aliasing \Encoder_3:CounterUDB:prevCapture\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Encoder_3:CounterUDB:cmp_out_reg_i\\D\ to \Encoder_3:CounterUDB:prevCompare\\D\
Aliasing \Encoder_4:CounterUDB:prevCapture\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Encoder_4:CounterUDB:cmp_out_reg_i\\D\ to \Encoder_4:CounterUDB:prevCompare\\D\
Aliasing \Encoder_5:CounterUDB:prevCapture\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Encoder_5:CounterUDB:cmp_out_reg_i\\D\ to \Encoder_5:CounterUDB:prevCompare\\D\
Aliasing \Encoder_6:CounterUDB:prevCapture\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Encoder_6:CounterUDB:cmp_out_reg_i\\D\ to \Encoder_6:CounterUDB:prevCompare\\D\
Aliasing \Encoder_7:CounterUDB:prevCapture\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Encoder_7:CounterUDB:cmp_out_reg_i\\D\ to \Encoder_7:CounterUDB:prevCompare\\D\
Removing Lhs of wire \UART_1:Net_61\[2] = \UART_1:Net_9\[1]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[8] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[9] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[10] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[11] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[12] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[13] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[14] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[26] = \UART_1:BUART:tx_bitclk_dp\[63]
Removing Rhs of wire zero[27] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[73] = \UART_1:BUART:tx_counter_dp\[64]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[74] = zero[27]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[75] = zero[27]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[76] = zero[27]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[78] = \UART_1:BUART:tx_fifo_empty\[41]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[80] = \UART_1:BUART:tx_fifo_notfull\[40]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[140] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[148] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[159]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[150] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[160]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[151] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[176]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[152] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[190]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[153] = \UART_1:BUART:sRX:s23Poll:MODIN1_1\[154]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_1\[154] = \UART_1:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[155] = \UART_1:BUART:sRX:s23Poll:MODIN1_0\[156]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_0\[156] = \UART_1:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[162] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[163] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[164] = \UART_1:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_1\[165] = \UART_1:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[166] = \UART_1:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_0\[167] = \UART_1:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[168] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[169] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[170] = \UART_1:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[171] = \UART_1:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[172] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[173] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[178] = \UART_1:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[179] = \UART_1:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[180] = \UART_1:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[181] = \UART_1:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[182] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[183] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[184] = \UART_1:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[185] = \UART_1:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[186] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[187] = zero[27]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[194] = zero[27]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[195] = \UART_1:BUART:rx_parity_error_status\[196]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[197] = \UART_1:BUART:rx_stop_bit_error\[198]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_4\[208] = \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\[257]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\[212] = \UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\[279]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\[213] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\[214] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\[215] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_3\[216] = \UART_1:BUART:sRX:MODIN4_6\[217]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_6\[217] = \UART_1:BUART:rx_count_6\[135]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_2\[218] = \UART_1:BUART:sRX:MODIN4_5\[219]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_5\[219] = \UART_1:BUART:rx_count_5\[136]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_1\[220] = \UART_1:BUART:sRX:MODIN4_4\[221]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_4\[221] = \UART_1:BUART:rx_count_4\[137]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_0\[222] = \UART_1:BUART:sRX:MODIN4_3\[223]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_3\[223] = \UART_1:BUART:rx_count_3\[138]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\[224] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\[225] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\[226] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\[227] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\[228] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\[229] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\[230] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\[231] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\[232] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\[233] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\[234] = \UART_1:BUART:rx_count_6\[135]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\[235] = \UART_1:BUART:rx_count_5\[136]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\[236] = \UART_1:BUART:rx_count_4\[137]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\[237] = \UART_1:BUART:rx_count_3\[138]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_6\[238] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_5\[239] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_4\[240] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_3\[241] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_2\[242] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_1\[243] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_0\[244] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newa_0\[259] = \UART_1:BUART:rx_postpoll\[94]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newb_0\[260] = \UART_1:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\[261] = \UART_1:BUART:rx_postpoll\[94]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:datab_0\[262] = \UART_1:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[263] = \UART_1:BUART:rx_postpoll\[94]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[264] = \UART_1:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[266] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[267] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[265]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[268] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[265]
Removing Lhs of wire tmpOE__Rx_1_net_0[290] = one[4]
Removing Lhs of wire tmpOE__Tx_1_net_0[295] = one[4]
Removing Lhs of wire tmpOE__SDA_1_net_0[301] = one[4]
Removing Lhs of wire tmpOE__SCL_1_net_0[307] = one[4]
Removing Rhs of wire \I2C_1:sda_x_wire\[312] = \I2C_1:Net_643_1\[313]
Removing Rhs of wire \I2C_1:Net_697\[315] = \I2C_1:Net_643_2\[321]
Removing Rhs of wire \I2C_1:Net_1109_0\[318] = \I2C_1:scl_yfb\[331]
Removing Rhs of wire \I2C_1:Net_1109_1\[319] = \I2C_1:sda_yfb\[332]
Removing Lhs of wire \I2C_1:scl_x_wire\[322] = \I2C_1:Net_643_0\[320]
Removing Lhs of wire \I2C_1:Net_969\[323] = one[4]
Removing Lhs of wire \I2C_1:Net_968\[324] = one[4]
Removing Lhs of wire \I2C_1:tmpOE__Bufoe_scl_net_0\[334] = one[4]
Removing Lhs of wire \I2C_1:tmpOE__Bufoe_sda_net_0\[336] = one[4]
Removing Lhs of wire \Encoder_1:Net_89\[347] = one[4]
Removing Lhs of wire \Encoder_1:CounterUDB:ctrl_capmode_1\[357] = zero[27]
Removing Lhs of wire \Encoder_1:CounterUDB:ctrl_capmode_0\[358] = zero[27]
Removing Lhs of wire \Encoder_1:CounterUDB:ctrl_enable\[370] = \Encoder_1:CounterUDB:control_7\[362]
Removing Lhs of wire \Encoder_1:CounterUDB:capt_rising\[372] = zero[27]
Removing Lhs of wire \Encoder_1:CounterUDB:capt_falling\[373] = \Encoder_1:CounterUDB:prevCapture\[371]
Removing Rhs of wire \Encoder_1:CounterUDB:reload\[376] = \Encoder_1:CounterUDB:reload_tc\[377]
Removing Lhs of wire \Encoder_1:CounterUDB:final_enable\[378] = \Encoder_1:CounterUDB:control_7\[362]
Removing Lhs of wire \Encoder_1:CounterUDB:counter_enable\[379] = \Encoder_1:CounterUDB:control_7\[362]
Removing Rhs of wire \Encoder_1:CounterUDB:status_0\[380] = \Encoder_1:CounterUDB:cmp_out_status\[381]
Removing Rhs of wire \Encoder_1:CounterUDB:status_1\[382] = \Encoder_1:CounterUDB:per_zero\[383]
Removing Rhs of wire \Encoder_1:CounterUDB:status_2\[384] = \Encoder_1:CounterUDB:overflow_status\[385]
Removing Rhs of wire \Encoder_1:CounterUDB:status_3\[386] = \Encoder_1:CounterUDB:underflow_status\[387]
Removing Lhs of wire \Encoder_1:CounterUDB:status_4\[388] = \Encoder_1:CounterUDB:hwCapture\[375]
Removing Rhs of wire \Encoder_1:CounterUDB:status_5\[389] = \Encoder_1:CounterUDB:fifo_full\[390]
Removing Rhs of wire \Encoder_1:CounterUDB:status_6\[391] = \Encoder_1:CounterUDB:fifo_nempty\[392]
Removing Lhs of wire \Encoder_1:CounterUDB:reset\[394] = zero[27]
Removing Lhs of wire \Encoder_1:CounterUDB:dp_dir\[396] = one[4]
Removing Lhs of wire \Encoder_1:CounterUDB:tc_i\[401] = \Encoder_1:CounterUDB:reload\[376]
Removing Lhs of wire \Encoder_1:CounterUDB:cs_addr_2\[412] = one[4]
Removing Lhs of wire \Encoder_1:CounterUDB:cs_addr_1\[413] = \Encoder_1:CounterUDB:count_enable\[411]
Removing Lhs of wire \Encoder_1:CounterUDB:cs_addr_0\[414] = \Encoder_1:CounterUDB:reload\[376]
Removing Lhs of wire \Encoder_2:Net_89\[543] = one[4]
Removing Lhs of wire \Encoder_2:CounterUDB:ctrl_capmode_1\[552] = zero[27]
Removing Lhs of wire \Encoder_2:CounterUDB:ctrl_capmode_0\[553] = zero[27]
Removing Lhs of wire \Encoder_2:CounterUDB:ctrl_enable\[565] = \Encoder_2:CounterUDB:control_7\[557]
Removing Lhs of wire \Encoder_2:CounterUDB:capt_rising\[567] = zero[27]
Removing Lhs of wire \Encoder_2:CounterUDB:capt_falling\[568] = \Encoder_2:CounterUDB:prevCapture\[566]
Removing Rhs of wire \Encoder_2:CounterUDB:reload\[571] = \Encoder_2:CounterUDB:reload_tc\[572]
Removing Lhs of wire \Encoder_2:CounterUDB:final_enable\[573] = \Encoder_2:CounterUDB:control_7\[557]
Removing Lhs of wire \Encoder_2:CounterUDB:counter_enable\[574] = \Encoder_2:CounterUDB:control_7\[557]
Removing Rhs of wire \Encoder_2:CounterUDB:status_0\[575] = \Encoder_2:CounterUDB:cmp_out_status\[576]
Removing Rhs of wire \Encoder_2:CounterUDB:status_1\[577] = \Encoder_2:CounterUDB:per_zero\[578]
Removing Rhs of wire \Encoder_2:CounterUDB:status_2\[579] = \Encoder_2:CounterUDB:overflow_status\[580]
Removing Rhs of wire \Encoder_2:CounterUDB:status_3\[581] = \Encoder_2:CounterUDB:underflow_status\[582]
Removing Lhs of wire \Encoder_2:CounterUDB:status_4\[583] = \Encoder_2:CounterUDB:hwCapture\[570]
Removing Rhs of wire \Encoder_2:CounterUDB:status_5\[584] = \Encoder_2:CounterUDB:fifo_full\[585]
Removing Rhs of wire \Encoder_2:CounterUDB:status_6\[586] = \Encoder_2:CounterUDB:fifo_nempty\[587]
Removing Lhs of wire \Encoder_2:CounterUDB:reset\[589] = zero[27]
Removing Lhs of wire \Encoder_2:CounterUDB:dp_dir\[591] = one[4]
Removing Lhs of wire \Encoder_2:CounterUDB:tc_i\[596] = \Encoder_2:CounterUDB:reload\[571]
Removing Lhs of wire \Encoder_2:CounterUDB:cs_addr_2\[607] = one[4]
Removing Lhs of wire \Encoder_2:CounterUDB:cs_addr_1\[608] = \Encoder_2:CounterUDB:count_enable\[606]
Removing Lhs of wire \Encoder_2:CounterUDB:cs_addr_0\[609] = \Encoder_2:CounterUDB:reload\[571]
Removing Lhs of wire \Encoder_3:Net_89\[738] = one[4]
Removing Lhs of wire \Encoder_3:CounterUDB:ctrl_capmode_1\[747] = zero[27]
Removing Lhs of wire \Encoder_3:CounterUDB:ctrl_capmode_0\[748] = zero[27]
Removing Lhs of wire \Encoder_3:CounterUDB:ctrl_enable\[760] = \Encoder_3:CounterUDB:control_7\[752]
Removing Lhs of wire \Encoder_3:CounterUDB:capt_rising\[762] = zero[27]
Removing Lhs of wire \Encoder_3:CounterUDB:capt_falling\[763] = \Encoder_3:CounterUDB:prevCapture\[761]
Removing Rhs of wire \Encoder_3:CounterUDB:reload\[766] = \Encoder_3:CounterUDB:reload_tc\[767]
Removing Lhs of wire \Encoder_3:CounterUDB:final_enable\[768] = \Encoder_3:CounterUDB:control_7\[752]
Removing Lhs of wire \Encoder_3:CounterUDB:counter_enable\[769] = \Encoder_3:CounterUDB:control_7\[752]
Removing Rhs of wire \Encoder_3:CounterUDB:status_0\[770] = \Encoder_3:CounterUDB:cmp_out_status\[771]
Removing Rhs of wire \Encoder_3:CounterUDB:status_1\[772] = \Encoder_3:CounterUDB:per_zero\[773]
Removing Rhs of wire \Encoder_3:CounterUDB:status_2\[774] = \Encoder_3:CounterUDB:overflow_status\[775]
Removing Rhs of wire \Encoder_3:CounterUDB:status_3\[776] = \Encoder_3:CounterUDB:underflow_status\[777]
Removing Lhs of wire \Encoder_3:CounterUDB:status_4\[778] = \Encoder_3:CounterUDB:hwCapture\[765]
Removing Rhs of wire \Encoder_3:CounterUDB:status_5\[779] = \Encoder_3:CounterUDB:fifo_full\[780]
Removing Rhs of wire \Encoder_3:CounterUDB:status_6\[781] = \Encoder_3:CounterUDB:fifo_nempty\[782]
Removing Lhs of wire \Encoder_3:CounterUDB:reset\[784] = zero[27]
Removing Lhs of wire \Encoder_3:CounterUDB:dp_dir\[786] = one[4]
Removing Lhs of wire \Encoder_3:CounterUDB:tc_i\[791] = \Encoder_3:CounterUDB:reload\[766]
Removing Lhs of wire \Encoder_3:CounterUDB:cs_addr_2\[802] = one[4]
Removing Lhs of wire \Encoder_3:CounterUDB:cs_addr_1\[803] = \Encoder_3:CounterUDB:count_enable\[801]
Removing Lhs of wire \Encoder_3:CounterUDB:cs_addr_0\[804] = \Encoder_3:CounterUDB:reload\[766]
Removing Lhs of wire \Encoder_4:Net_89\[933] = one[4]
Removing Lhs of wire \Encoder_4:CounterUDB:ctrl_capmode_1\[942] = zero[27]
Removing Lhs of wire \Encoder_4:CounterUDB:ctrl_capmode_0\[943] = zero[27]
Removing Lhs of wire \Encoder_4:CounterUDB:ctrl_enable\[955] = \Encoder_4:CounterUDB:control_7\[947]
Removing Lhs of wire \Encoder_4:CounterUDB:capt_rising\[957] = zero[27]
Removing Lhs of wire \Encoder_4:CounterUDB:capt_falling\[958] = \Encoder_4:CounterUDB:prevCapture\[956]
Removing Rhs of wire \Encoder_4:CounterUDB:reload\[961] = \Encoder_4:CounterUDB:reload_tc\[962]
Removing Lhs of wire \Encoder_4:CounterUDB:final_enable\[963] = \Encoder_4:CounterUDB:control_7\[947]
Removing Lhs of wire \Encoder_4:CounterUDB:counter_enable\[964] = \Encoder_4:CounterUDB:control_7\[947]
Removing Rhs of wire \Encoder_4:CounterUDB:status_0\[965] = \Encoder_4:CounterUDB:cmp_out_status\[966]
Removing Rhs of wire \Encoder_4:CounterUDB:status_1\[967] = \Encoder_4:CounterUDB:per_zero\[968]
Removing Rhs of wire \Encoder_4:CounterUDB:status_2\[969] = \Encoder_4:CounterUDB:overflow_status\[970]
Removing Rhs of wire \Encoder_4:CounterUDB:status_3\[971] = \Encoder_4:CounterUDB:underflow_status\[972]
Removing Lhs of wire \Encoder_4:CounterUDB:status_4\[973] = \Encoder_4:CounterUDB:hwCapture\[960]
Removing Rhs of wire \Encoder_4:CounterUDB:status_5\[974] = \Encoder_4:CounterUDB:fifo_full\[975]
Removing Rhs of wire \Encoder_4:CounterUDB:status_6\[976] = \Encoder_4:CounterUDB:fifo_nempty\[977]
Removing Lhs of wire \Encoder_4:CounterUDB:reset\[979] = zero[27]
Removing Lhs of wire \Encoder_4:CounterUDB:dp_dir\[981] = one[4]
Removing Lhs of wire \Encoder_4:CounterUDB:tc_i\[986] = \Encoder_4:CounterUDB:reload\[961]
Removing Lhs of wire \Encoder_4:CounterUDB:cs_addr_2\[997] = one[4]
Removing Lhs of wire \Encoder_4:CounterUDB:cs_addr_1\[998] = \Encoder_4:CounterUDB:count_enable\[996]
Removing Lhs of wire \Encoder_4:CounterUDB:cs_addr_0\[999] = \Encoder_4:CounterUDB:reload\[961]
Removing Lhs of wire \Encoder_5:Net_89\[1128] = one[4]
Removing Lhs of wire \Encoder_5:CounterUDB:ctrl_capmode_1\[1137] = zero[27]
Removing Lhs of wire \Encoder_5:CounterUDB:ctrl_capmode_0\[1138] = zero[27]
Removing Lhs of wire \Encoder_5:CounterUDB:ctrl_enable\[1150] = \Encoder_5:CounterUDB:control_7\[1142]
Removing Lhs of wire \Encoder_5:CounterUDB:capt_rising\[1152] = zero[27]
Removing Lhs of wire \Encoder_5:CounterUDB:capt_falling\[1153] = \Encoder_5:CounterUDB:prevCapture\[1151]
Removing Rhs of wire \Encoder_5:CounterUDB:reload\[1156] = \Encoder_5:CounterUDB:reload_tc\[1157]
Removing Lhs of wire \Encoder_5:CounterUDB:final_enable\[1158] = \Encoder_5:CounterUDB:control_7\[1142]
Removing Lhs of wire \Encoder_5:CounterUDB:counter_enable\[1159] = \Encoder_5:CounterUDB:control_7\[1142]
Removing Rhs of wire \Encoder_5:CounterUDB:status_0\[1160] = \Encoder_5:CounterUDB:cmp_out_status\[1161]
Removing Rhs of wire \Encoder_5:CounterUDB:status_1\[1162] = \Encoder_5:CounterUDB:per_zero\[1163]
Removing Rhs of wire \Encoder_5:CounterUDB:status_2\[1164] = \Encoder_5:CounterUDB:overflow_status\[1165]
Removing Rhs of wire \Encoder_5:CounterUDB:status_3\[1166] = \Encoder_5:CounterUDB:underflow_status\[1167]
Removing Lhs of wire \Encoder_5:CounterUDB:status_4\[1168] = \Encoder_5:CounterUDB:hwCapture\[1155]
Removing Rhs of wire \Encoder_5:CounterUDB:status_5\[1169] = \Encoder_5:CounterUDB:fifo_full\[1170]
Removing Rhs of wire \Encoder_5:CounterUDB:status_6\[1171] = \Encoder_5:CounterUDB:fifo_nempty\[1172]
Removing Lhs of wire \Encoder_5:CounterUDB:reset\[1174] = zero[27]
Removing Lhs of wire \Encoder_5:CounterUDB:dp_dir\[1176] = one[4]
Removing Lhs of wire \Encoder_5:CounterUDB:tc_i\[1181] = \Encoder_5:CounterUDB:reload\[1156]
Removing Lhs of wire \Encoder_5:CounterUDB:cs_addr_2\[1192] = one[4]
Removing Lhs of wire \Encoder_5:CounterUDB:cs_addr_1\[1193] = \Encoder_5:CounterUDB:count_enable\[1191]
Removing Lhs of wire \Encoder_5:CounterUDB:cs_addr_0\[1194] = \Encoder_5:CounterUDB:reload\[1156]
Removing Lhs of wire \Encoder_6:Net_89\[1323] = one[4]
Removing Lhs of wire \Encoder_6:CounterUDB:ctrl_capmode_1\[1332] = zero[27]
Removing Lhs of wire \Encoder_6:CounterUDB:ctrl_capmode_0\[1333] = zero[27]
Removing Lhs of wire \Encoder_6:CounterUDB:ctrl_enable\[1345] = \Encoder_6:CounterUDB:control_7\[1337]
Removing Lhs of wire \Encoder_6:CounterUDB:capt_rising\[1347] = zero[27]
Removing Lhs of wire \Encoder_6:CounterUDB:capt_falling\[1348] = \Encoder_6:CounterUDB:prevCapture\[1346]
Removing Rhs of wire \Encoder_6:CounterUDB:reload\[1351] = \Encoder_6:CounterUDB:reload_tc\[1352]
Removing Lhs of wire \Encoder_6:CounterUDB:final_enable\[1353] = \Encoder_6:CounterUDB:control_7\[1337]
Removing Lhs of wire \Encoder_6:CounterUDB:counter_enable\[1354] = \Encoder_6:CounterUDB:control_7\[1337]
Removing Rhs of wire \Encoder_6:CounterUDB:status_0\[1355] = \Encoder_6:CounterUDB:cmp_out_status\[1356]
Removing Rhs of wire \Encoder_6:CounterUDB:status_1\[1357] = \Encoder_6:CounterUDB:per_zero\[1358]
Removing Rhs of wire \Encoder_6:CounterUDB:status_2\[1359] = \Encoder_6:CounterUDB:overflow_status\[1360]
Removing Rhs of wire \Encoder_6:CounterUDB:status_3\[1361] = \Encoder_6:CounterUDB:underflow_status\[1362]
Removing Lhs of wire \Encoder_6:CounterUDB:status_4\[1363] = \Encoder_6:CounterUDB:hwCapture\[1350]
Removing Rhs of wire \Encoder_6:CounterUDB:status_5\[1364] = \Encoder_6:CounterUDB:fifo_full\[1365]
Removing Rhs of wire \Encoder_6:CounterUDB:status_6\[1366] = \Encoder_6:CounterUDB:fifo_nempty\[1367]
Removing Lhs of wire \Encoder_6:CounterUDB:reset\[1369] = zero[27]
Removing Lhs of wire \Encoder_6:CounterUDB:dp_dir\[1371] = one[4]
Removing Lhs of wire \Encoder_6:CounterUDB:tc_i\[1376] = \Encoder_6:CounterUDB:reload\[1351]
Removing Lhs of wire \Encoder_6:CounterUDB:cs_addr_2\[1387] = one[4]
Removing Lhs of wire \Encoder_6:CounterUDB:cs_addr_1\[1388] = \Encoder_6:CounterUDB:count_enable\[1386]
Removing Lhs of wire \Encoder_6:CounterUDB:cs_addr_0\[1389] = \Encoder_6:CounterUDB:reload\[1351]
Removing Lhs of wire \Encoder_7:Net_89\[1518] = one[4]
Removing Lhs of wire \Encoder_7:CounterUDB:ctrl_capmode_1\[1527] = zero[27]
Removing Lhs of wire \Encoder_7:CounterUDB:ctrl_capmode_0\[1528] = zero[27]
Removing Lhs of wire \Encoder_7:CounterUDB:ctrl_enable\[1540] = \Encoder_7:CounterUDB:control_7\[1532]
Removing Lhs of wire \Encoder_7:CounterUDB:capt_rising\[1542] = zero[27]
Removing Lhs of wire \Encoder_7:CounterUDB:capt_falling\[1543] = \Encoder_7:CounterUDB:prevCapture\[1541]
Removing Rhs of wire \Encoder_7:CounterUDB:reload\[1546] = \Encoder_7:CounterUDB:reload_tc\[1547]
Removing Lhs of wire \Encoder_7:CounterUDB:final_enable\[1548] = \Encoder_7:CounterUDB:control_7\[1532]
Removing Lhs of wire \Encoder_7:CounterUDB:counter_enable\[1549] = \Encoder_7:CounterUDB:control_7\[1532]
Removing Rhs of wire \Encoder_7:CounterUDB:status_0\[1550] = \Encoder_7:CounterUDB:cmp_out_status\[1551]
Removing Rhs of wire \Encoder_7:CounterUDB:status_1\[1552] = \Encoder_7:CounterUDB:per_zero\[1553]
Removing Rhs of wire \Encoder_7:CounterUDB:status_2\[1554] = \Encoder_7:CounterUDB:overflow_status\[1555]
Removing Rhs of wire \Encoder_7:CounterUDB:status_3\[1556] = \Encoder_7:CounterUDB:underflow_status\[1557]
Removing Lhs of wire \Encoder_7:CounterUDB:status_4\[1558] = \Encoder_7:CounterUDB:hwCapture\[1545]
Removing Rhs of wire \Encoder_7:CounterUDB:status_5\[1559] = \Encoder_7:CounterUDB:fifo_full\[1560]
Removing Rhs of wire \Encoder_7:CounterUDB:status_6\[1561] = \Encoder_7:CounterUDB:fifo_nempty\[1562]
Removing Lhs of wire \Encoder_7:CounterUDB:reset\[1564] = zero[27]
Removing Lhs of wire \Encoder_7:CounterUDB:dp_dir\[1566] = one[4]
Removing Lhs of wire \Encoder_7:CounterUDB:tc_i\[1571] = \Encoder_7:CounterUDB:reload\[1546]
Removing Lhs of wire \Encoder_7:CounterUDB:cs_addr_2\[1582] = one[4]
Removing Lhs of wire \Encoder_7:CounterUDB:cs_addr_1\[1583] = \Encoder_7:CounterUDB:count_enable\[1581]
Removing Lhs of wire \Encoder_7:CounterUDB:cs_addr_0\[1584] = \Encoder_7:CounterUDB:reload\[1546]
Removing Lhs of wire tmpOE__Enc_1_net_0[1710] = one[4]
Removing Lhs of wire tmpOE__Enc_2_net_0[1715] = one[4]
Removing Lhs of wire tmpOE__Enc_3_net_0[1720] = one[4]
Removing Lhs of wire tmpOE__Enc_4_net_0[1725] = one[4]
Removing Lhs of wire tmpOE__Enc_5_net_0[1730] = one[4]
Removing Lhs of wire tmpOE__Enc_6_net_0[1735] = one[4]
Removing Lhs of wire tmpOE__Enc_7_net_0[1740] = one[4]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[1744] = zero[27]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[1759] = \UART_1:BUART:rx_bitclk_pre\[129]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[1768] = \UART_1:BUART:rx_parity_error_pre\[206]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[1769] = zero[27]
Removing Lhs of wire \Encoder_1:CounterUDB:prevCapture\\D\[1773] = zero[27]
Removing Lhs of wire \Encoder_1:CounterUDB:overflow_reg_i\\D\[1774] = \Encoder_1:CounterUDB:overflow\[395]
Removing Lhs of wire \Encoder_1:CounterUDB:underflow_reg_i\\D\[1775] = \Encoder_1:CounterUDB:underflow\[398]
Removing Lhs of wire \Encoder_1:CounterUDB:tc_reg_i\\D\[1776] = \Encoder_1:CounterUDB:reload\[376]
Removing Lhs of wire \Encoder_1:CounterUDB:prevCompare\\D\[1777] = \Encoder_1:CounterUDB:cmp_out_i\[403]
Removing Lhs of wire \Encoder_1:CounterUDB:cmp_out_reg_i\\D\[1778] = \Encoder_1:CounterUDB:cmp_out_i\[403]
Removing Lhs of wire \Encoder_1:CounterUDB:count_stored_i\\D\[1779] = Net_45[410]
Removing Lhs of wire \Encoder_2:CounterUDB:prevCapture\\D\[1780] = zero[27]
Removing Lhs of wire \Encoder_2:CounterUDB:overflow_reg_i\\D\[1781] = \Encoder_2:CounterUDB:overflow\[590]
Removing Lhs of wire \Encoder_2:CounterUDB:underflow_reg_i\\D\[1782] = \Encoder_2:CounterUDB:underflow\[593]
Removing Lhs of wire \Encoder_2:CounterUDB:tc_reg_i\\D\[1783] = \Encoder_2:CounterUDB:reload\[571]
Removing Lhs of wire \Encoder_2:CounterUDB:prevCompare\\D\[1784] = \Encoder_2:CounterUDB:cmp_out_i\[598]
Removing Lhs of wire \Encoder_2:CounterUDB:cmp_out_reg_i\\D\[1785] = \Encoder_2:CounterUDB:cmp_out_i\[598]
Removing Lhs of wire \Encoder_2:CounterUDB:count_stored_i\\D\[1786] = Net_49[605]
Removing Lhs of wire \Encoder_3:CounterUDB:prevCapture\\D\[1787] = zero[27]
Removing Lhs of wire \Encoder_3:CounterUDB:overflow_reg_i\\D\[1788] = \Encoder_3:CounterUDB:overflow\[785]
Removing Lhs of wire \Encoder_3:CounterUDB:underflow_reg_i\\D\[1789] = \Encoder_3:CounterUDB:underflow\[788]
Removing Lhs of wire \Encoder_3:CounterUDB:tc_reg_i\\D\[1790] = \Encoder_3:CounterUDB:reload\[766]
Removing Lhs of wire \Encoder_3:CounterUDB:prevCompare\\D\[1791] = \Encoder_3:CounterUDB:cmp_out_i\[793]
Removing Lhs of wire \Encoder_3:CounterUDB:cmp_out_reg_i\\D\[1792] = \Encoder_3:CounterUDB:cmp_out_i\[793]
Removing Lhs of wire \Encoder_3:CounterUDB:count_stored_i\\D\[1793] = Net_60[800]
Removing Lhs of wire \Encoder_4:CounterUDB:prevCapture\\D\[1794] = zero[27]
Removing Lhs of wire \Encoder_4:CounterUDB:overflow_reg_i\\D\[1795] = \Encoder_4:CounterUDB:overflow\[980]
Removing Lhs of wire \Encoder_4:CounterUDB:underflow_reg_i\\D\[1796] = \Encoder_4:CounterUDB:underflow\[983]
Removing Lhs of wire \Encoder_4:CounterUDB:tc_reg_i\\D\[1797] = \Encoder_4:CounterUDB:reload\[961]
Removing Lhs of wire \Encoder_4:CounterUDB:prevCompare\\D\[1798] = \Encoder_4:CounterUDB:cmp_out_i\[988]
Removing Lhs of wire \Encoder_4:CounterUDB:cmp_out_reg_i\\D\[1799] = \Encoder_4:CounterUDB:cmp_out_i\[988]
Removing Lhs of wire \Encoder_4:CounterUDB:count_stored_i\\D\[1800] = Net_71[995]
Removing Lhs of wire \Encoder_5:CounterUDB:prevCapture\\D\[1801] = zero[27]
Removing Lhs of wire \Encoder_5:CounterUDB:overflow_reg_i\\D\[1802] = \Encoder_5:CounterUDB:overflow\[1175]
Removing Lhs of wire \Encoder_5:CounterUDB:underflow_reg_i\\D\[1803] = \Encoder_5:CounterUDB:underflow\[1178]
Removing Lhs of wire \Encoder_5:CounterUDB:tc_reg_i\\D\[1804] = \Encoder_5:CounterUDB:reload\[1156]
Removing Lhs of wire \Encoder_5:CounterUDB:prevCompare\\D\[1805] = \Encoder_5:CounterUDB:cmp_out_i\[1183]
Removing Lhs of wire \Encoder_5:CounterUDB:cmp_out_reg_i\\D\[1806] = \Encoder_5:CounterUDB:cmp_out_i\[1183]
Removing Lhs of wire \Encoder_5:CounterUDB:count_stored_i\\D\[1807] = Net_82[1190]
Removing Lhs of wire \Encoder_6:CounterUDB:prevCapture\\D\[1808] = zero[27]
Removing Lhs of wire \Encoder_6:CounterUDB:overflow_reg_i\\D\[1809] = \Encoder_6:CounterUDB:overflow\[1370]
Removing Lhs of wire \Encoder_6:CounterUDB:underflow_reg_i\\D\[1810] = \Encoder_6:CounterUDB:underflow\[1373]
Removing Lhs of wire \Encoder_6:CounterUDB:tc_reg_i\\D\[1811] = \Encoder_6:CounterUDB:reload\[1351]
Removing Lhs of wire \Encoder_6:CounterUDB:prevCompare\\D\[1812] = \Encoder_6:CounterUDB:cmp_out_i\[1378]
Removing Lhs of wire \Encoder_6:CounterUDB:cmp_out_reg_i\\D\[1813] = \Encoder_6:CounterUDB:cmp_out_i\[1378]
Removing Lhs of wire \Encoder_6:CounterUDB:count_stored_i\\D\[1814] = Net_93[1385]
Removing Lhs of wire \Encoder_7:CounterUDB:prevCapture\\D\[1815] = zero[27]
Removing Lhs of wire \Encoder_7:CounterUDB:overflow_reg_i\\D\[1816] = \Encoder_7:CounterUDB:overflow\[1565]
Removing Lhs of wire \Encoder_7:CounterUDB:underflow_reg_i\\D\[1817] = \Encoder_7:CounterUDB:underflow\[1568]
Removing Lhs of wire \Encoder_7:CounterUDB:tc_reg_i\\D\[1818] = \Encoder_7:CounterUDB:reload\[1546]
Removing Lhs of wire \Encoder_7:CounterUDB:prevCompare\\D\[1819] = \Encoder_7:CounterUDB:cmp_out_i\[1573]
Removing Lhs of wire \Encoder_7:CounterUDB:cmp_out_reg_i\\D\[1820] = \Encoder_7:CounterUDB:cmp_out_i\[1573]
Removing Lhs of wire \Encoder_7:CounterUDB:count_stored_i\\D\[1821] = Net_104[1580]

------------------------------------------------------
Aliased 0 equations, 320 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Encoder_1:CounterUDB:capt_either_edge\' (cost = 0):
\Encoder_1:CounterUDB:capt_either_edge\ <= (\Encoder_1:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Encoder_1:CounterUDB:overflow\' (cost = 0):
\Encoder_1:CounterUDB:overflow\ <= (\Encoder_1:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Encoder_1:CounterUDB:underflow\' (cost = 0):
\Encoder_1:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Encoder_1:CounterUDB:cmp_out_i\' (cost = 1):
\Encoder_1:CounterUDB:cmp_out_i\ <= ((not \Encoder_1:CounterUDB:cmp_less\ and not \Encoder_1:CounterUDB:cmp_equal\));

Note:  Expanding virtual equation for '\Encoder_2:CounterUDB:capt_either_edge\' (cost = 0):
\Encoder_2:CounterUDB:capt_either_edge\ <= (\Encoder_2:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Encoder_2:CounterUDB:overflow\' (cost = 0):
\Encoder_2:CounterUDB:overflow\ <= (\Encoder_2:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Encoder_2:CounterUDB:underflow\' (cost = 0):
\Encoder_2:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Encoder_2:CounterUDB:cmp_out_i\' (cost = 1):
\Encoder_2:CounterUDB:cmp_out_i\ <= ((not \Encoder_2:CounterUDB:cmp_less\ and not \Encoder_2:CounterUDB:cmp_equal\));

Note:  Expanding virtual equation for '\Encoder_3:CounterUDB:capt_either_edge\' (cost = 0):
\Encoder_3:CounterUDB:capt_either_edge\ <= (\Encoder_3:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Encoder_3:CounterUDB:overflow\' (cost = 0):
\Encoder_3:CounterUDB:overflow\ <= (\Encoder_3:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Encoder_3:CounterUDB:underflow\' (cost = 0):
\Encoder_3:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Encoder_3:CounterUDB:cmp_out_i\' (cost = 1):
\Encoder_3:CounterUDB:cmp_out_i\ <= ((not \Encoder_3:CounterUDB:cmp_less\ and not \Encoder_3:CounterUDB:cmp_equal\));

Note:  Expanding virtual equation for '\Encoder_4:CounterUDB:capt_either_edge\' (cost = 0):
\Encoder_4:CounterUDB:capt_either_edge\ <= (\Encoder_4:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Encoder_4:CounterUDB:overflow\' (cost = 0):
\Encoder_4:CounterUDB:overflow\ <= (\Encoder_4:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Encoder_4:CounterUDB:underflow\' (cost = 0):
\Encoder_4:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Encoder_4:CounterUDB:cmp_out_i\' (cost = 1):
\Encoder_4:CounterUDB:cmp_out_i\ <= ((not \Encoder_4:CounterUDB:cmp_less\ and not \Encoder_4:CounterUDB:cmp_equal\));

Note:  Expanding virtual equation for '\Encoder_5:CounterUDB:capt_either_edge\' (cost = 0):
\Encoder_5:CounterUDB:capt_either_edge\ <= (\Encoder_5:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Encoder_5:CounterUDB:overflow\' (cost = 0):
\Encoder_5:CounterUDB:overflow\ <= (\Encoder_5:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Encoder_5:CounterUDB:underflow\' (cost = 0):
\Encoder_5:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Encoder_5:CounterUDB:cmp_out_i\' (cost = 1):
\Encoder_5:CounterUDB:cmp_out_i\ <= ((not \Encoder_5:CounterUDB:cmp_less\ and not \Encoder_5:CounterUDB:cmp_equal\));

Note:  Expanding virtual equation for '\Encoder_6:CounterUDB:capt_either_edge\' (cost = 0):
\Encoder_6:CounterUDB:capt_either_edge\ <= (\Encoder_6:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Encoder_6:CounterUDB:overflow\' (cost = 0):
\Encoder_6:CounterUDB:overflow\ <= (\Encoder_6:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Encoder_6:CounterUDB:underflow\' (cost = 0):
\Encoder_6:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Encoder_6:CounterUDB:cmp_out_i\' (cost = 1):
\Encoder_6:CounterUDB:cmp_out_i\ <= ((not \Encoder_6:CounterUDB:cmp_less\ and not \Encoder_6:CounterUDB:cmp_equal\));

Note:  Expanding virtual equation for '\Encoder_7:CounterUDB:capt_either_edge\' (cost = 0):
\Encoder_7:CounterUDB:capt_either_edge\ <= (\Encoder_7:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Encoder_7:CounterUDB:overflow\' (cost = 0):
\Encoder_7:CounterUDB:overflow\ <= (\Encoder_7:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Encoder_7:CounterUDB:underflow\' (cost = 0):
\Encoder_7:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Encoder_7:CounterUDB:cmp_out_i\' (cost = 1):
\Encoder_7:CounterUDB:cmp_out_i\ <= ((not \Encoder_7:CounterUDB:cmp_less\ and not \Encoder_7:CounterUDB:cmp_equal\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_5 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_5 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_5 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_5 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_5 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 61 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \Encoder_1:CounterUDB:hwCapture\ to zero
Aliasing \Encoder_1:CounterUDB:status_3\ to zero
Aliasing \Encoder_1:CounterUDB:underflow\ to zero
Aliasing \Encoder_2:CounterUDB:hwCapture\ to zero
Aliasing \Encoder_2:CounterUDB:status_3\ to zero
Aliasing \Encoder_2:CounterUDB:underflow\ to zero
Aliasing \Encoder_3:CounterUDB:hwCapture\ to zero
Aliasing \Encoder_3:CounterUDB:status_3\ to zero
Aliasing \Encoder_3:CounterUDB:underflow\ to zero
Aliasing \Encoder_4:CounterUDB:hwCapture\ to zero
Aliasing \Encoder_4:CounterUDB:status_3\ to zero
Aliasing \Encoder_4:CounterUDB:underflow\ to zero
Aliasing \Encoder_5:CounterUDB:hwCapture\ to zero
Aliasing \Encoder_5:CounterUDB:status_3\ to zero
Aliasing \Encoder_5:CounterUDB:underflow\ to zero
Aliasing \Encoder_6:CounterUDB:hwCapture\ to zero
Aliasing \Encoder_6:CounterUDB:status_3\ to zero
Aliasing \Encoder_6:CounterUDB:underflow\ to zero
Aliasing \Encoder_7:CounterUDB:hwCapture\ to zero
Aliasing \Encoder_7:CounterUDB:status_3\ to zero
Aliasing \Encoder_7:CounterUDB:underflow\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[93] = \UART_1:BUART:rx_bitclk\[141]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[192] = zero[27]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[201] = zero[27]
Removing Lhs of wire \Encoder_1:CounterUDB:hwCapture\[375] = zero[27]
Removing Rhs of wire \Encoder_1:CounterUDB:reload\[376] = \Encoder_1:CounterUDB:per_equal\[397]
Removing Lhs of wire \Encoder_1:CounterUDB:status_3\[386] = zero[27]
Removing Lhs of wire \Encoder_1:CounterUDB:underflow\[398] = zero[27]
Removing Lhs of wire \Encoder_2:CounterUDB:hwCapture\[570] = zero[27]
Removing Rhs of wire \Encoder_2:CounterUDB:reload\[571] = \Encoder_2:CounterUDB:per_equal\[592]
Removing Lhs of wire \Encoder_2:CounterUDB:status_3\[581] = zero[27]
Removing Lhs of wire \Encoder_2:CounterUDB:underflow\[593] = zero[27]
Removing Lhs of wire \Encoder_3:CounterUDB:hwCapture\[765] = zero[27]
Removing Rhs of wire \Encoder_3:CounterUDB:reload\[766] = \Encoder_3:CounterUDB:per_equal\[787]
Removing Lhs of wire \Encoder_3:CounterUDB:status_3\[776] = zero[27]
Removing Lhs of wire \Encoder_3:CounterUDB:underflow\[788] = zero[27]
Removing Lhs of wire \Encoder_4:CounterUDB:hwCapture\[960] = zero[27]
Removing Rhs of wire \Encoder_4:CounterUDB:reload\[961] = \Encoder_4:CounterUDB:per_equal\[982]
Removing Lhs of wire \Encoder_4:CounterUDB:status_3\[971] = zero[27]
Removing Lhs of wire \Encoder_4:CounterUDB:underflow\[983] = zero[27]
Removing Lhs of wire \Encoder_5:CounterUDB:hwCapture\[1155] = zero[27]
Removing Rhs of wire \Encoder_5:CounterUDB:reload\[1156] = \Encoder_5:CounterUDB:per_equal\[1177]
Removing Lhs of wire \Encoder_5:CounterUDB:status_3\[1166] = zero[27]
Removing Lhs of wire \Encoder_5:CounterUDB:underflow\[1178] = zero[27]
Removing Lhs of wire \Encoder_6:CounterUDB:hwCapture\[1350] = zero[27]
Removing Rhs of wire \Encoder_6:CounterUDB:reload\[1351] = \Encoder_6:CounterUDB:per_equal\[1372]
Removing Lhs of wire \Encoder_6:CounterUDB:status_3\[1361] = zero[27]
Removing Lhs of wire \Encoder_6:CounterUDB:underflow\[1373] = zero[27]
Removing Lhs of wire \Encoder_7:CounterUDB:hwCapture\[1545] = zero[27]
Removing Rhs of wire \Encoder_7:CounterUDB:reload\[1546] = \Encoder_7:CounterUDB:per_equal\[1567]
Removing Lhs of wire \Encoder_7:CounterUDB:status_3\[1556] = zero[27]
Removing Lhs of wire \Encoder_7:CounterUDB:underflow\[1568] = zero[27]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[1751] = \UART_1:BUART:tx_ctrl_mark_last\[84]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[1763] = zero[27]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[1764] = zero[27]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[1766] = zero[27]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[1767] = \UART_1:BUART:rx_markspace_pre\[205]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[1772] = \UART_1:BUART:rx_parity_bit\[211]

------------------------------------------------------
Aliased 0 equations, 37 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_5 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not Net_5 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\jannett.wehle_drones\Documents\PSoC Creator\Workspace01\test.cydsn\test.cyprj" -dcpsoc3 test.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.833ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Monday, 11 August 2025 15:27:37
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jannett.wehle_drones\Documents\PSoC Creator\Workspace01\test.cydsn\test.cyprj -d CY8C5888LTI-LP097 test.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Encoder_1:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Encoder_1:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Encoder_2:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Encoder_2:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Encoder_3:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Encoder_3:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Encoder_4:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Encoder_4:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Encoder_5:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Encoder_5:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Encoder_6:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Encoder_6:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Encoder_7:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Encoder_7:CounterUDB:underflow_reg_i\ from registered to combinatorial
Assigning clock I2C_1_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=14, Signal=Net_38
    Digital Clock 1: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Encoder_1:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Encoder_1:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Encoder_2:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Encoder_2:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Encoder_3:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Encoder_3:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Encoder_4:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Encoder_4:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Encoder_5:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Encoder_5:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Encoder_6:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Encoder_6:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Encoder_7:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Encoder_7:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_5 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_9 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_1(0)__PA ,
            fb => \I2C_1:Net_1109_1\ ,
            pin_input => \I2C_1:sda_x_wire\ ,
            pad => SDA_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_1(0)__PA ,
            fb => \I2C_1:Net_1109_0\ ,
            pin_input => \I2C_1:Net_643_0\ ,
            pad => SCL_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Enc_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Enc_1(0)__PA ,
            fb => Net_45 ,
            pad => Enc_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Enc_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Enc_2(0)__PA ,
            fb => Net_49 ,
            pad => Enc_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Enc_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Enc_3(0)__PA ,
            fb => Net_60 ,
            pad => Enc_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Enc_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Enc_4(0)__PA ,
            fb => Net_71 ,
            pad => Enc_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Enc_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Enc_5(0)__PA ,
            fb => Net_82 ,
            pad => Enc_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Enc_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Enc_6(0)__PA ,
            fb => Net_93 ,
            pad => Enc_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Enc_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Enc_7(0)__PA ,
            fb => Net_104 ,
            pad => Enc_7(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_9, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_9 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_5 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\Encoder_1:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Encoder_1:CounterUDB:cmp_less\ * 
              !\Encoder_1:CounterUDB:cmp_equal\ * 
              !\Encoder_1:CounterUDB:prevCompare\
        );
        Output = \Encoder_1:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Encoder_1:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_1:CounterUDB:reload\ * 
              !\Encoder_1:CounterUDB:overflow_reg_i\
        );
        Output = \Encoder_1:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Encoder_1:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_1:CounterUDB:control_7\ * 
              !\Encoder_1:CounterUDB:count_stored_i\ * Net_45
        );
        Output = \Encoder_1:CounterUDB:count_enable\ (fanout=3)

    MacroCell: Name=\Encoder_2:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Encoder_2:CounterUDB:cmp_less\ * 
              !\Encoder_2:CounterUDB:cmp_equal\ * 
              !\Encoder_2:CounterUDB:prevCompare\
        );
        Output = \Encoder_2:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Encoder_2:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_2:CounterUDB:reload\ * 
              !\Encoder_2:CounterUDB:overflow_reg_i\
        );
        Output = \Encoder_2:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Encoder_2:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_2:CounterUDB:control_7\ * 
              !\Encoder_2:CounterUDB:count_stored_i\ * Net_49
        );
        Output = \Encoder_2:CounterUDB:count_enable\ (fanout=3)

    MacroCell: Name=\Encoder_3:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Encoder_3:CounterUDB:cmp_less\ * 
              !\Encoder_3:CounterUDB:cmp_equal\ * 
              !\Encoder_3:CounterUDB:prevCompare\
        );
        Output = \Encoder_3:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Encoder_3:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_3:CounterUDB:reload\ * 
              !\Encoder_3:CounterUDB:overflow_reg_i\
        );
        Output = \Encoder_3:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Encoder_3:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_3:CounterUDB:control_7\ * 
              !\Encoder_3:CounterUDB:count_stored_i\ * Net_60
        );
        Output = \Encoder_3:CounterUDB:count_enable\ (fanout=3)

    MacroCell: Name=\Encoder_4:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Encoder_4:CounterUDB:cmp_less\ * 
              !\Encoder_4:CounterUDB:cmp_equal\ * 
              !\Encoder_4:CounterUDB:prevCompare\
        );
        Output = \Encoder_4:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Encoder_4:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_4:CounterUDB:reload\ * 
              !\Encoder_4:CounterUDB:overflow_reg_i\
        );
        Output = \Encoder_4:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Encoder_4:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_4:CounterUDB:control_7\ * 
              !\Encoder_4:CounterUDB:count_stored_i\ * Net_71
        );
        Output = \Encoder_4:CounterUDB:count_enable\ (fanout=3)

    MacroCell: Name=\Encoder_5:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Encoder_5:CounterUDB:cmp_less\ * 
              !\Encoder_5:CounterUDB:cmp_equal\ * 
              !\Encoder_5:CounterUDB:prevCompare\
        );
        Output = \Encoder_5:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Encoder_5:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_5:CounterUDB:reload\ * 
              !\Encoder_5:CounterUDB:overflow_reg_i\
        );
        Output = \Encoder_5:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Encoder_5:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_5:CounterUDB:control_7\ * 
              !\Encoder_5:CounterUDB:count_stored_i\ * Net_82
        );
        Output = \Encoder_5:CounterUDB:count_enable\ (fanout=3)

    MacroCell: Name=\Encoder_6:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Encoder_6:CounterUDB:cmp_less\ * 
              !\Encoder_6:CounterUDB:cmp_equal\ * 
              !\Encoder_6:CounterUDB:prevCompare\
        );
        Output = \Encoder_6:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Encoder_6:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_6:CounterUDB:reload\ * 
              !\Encoder_6:CounterUDB:overflow_reg_i\
        );
        Output = \Encoder_6:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Encoder_6:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_6:CounterUDB:control_7\ * 
              !\Encoder_6:CounterUDB:count_stored_i\ * Net_93
        );
        Output = \Encoder_6:CounterUDB:count_enable\ (fanout=3)

    MacroCell: Name=\Encoder_7:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Encoder_7:CounterUDB:cmp_less\ * 
              !\Encoder_7:CounterUDB:cmp_equal\ * 
              !\Encoder_7:CounterUDB:prevCompare\
        );
        Output = \Encoder_7:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Encoder_7:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_7:CounterUDB:reload\ * 
              !\Encoder_7:CounterUDB:overflow_reg_i\
        );
        Output = \Encoder_7:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Encoder_7:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_7:CounterUDB:control_7\ * 
              !\Encoder_7:CounterUDB:count_stored_i\ * Net_104
        );
        Output = \Encoder_7:CounterUDB:count_enable\ (fanout=3)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=21)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_5 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_5 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_5
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_5 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * Net_5 * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Encoder_1:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_1:CounterUDB:reload\
        );
        Output = \Encoder_1:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Encoder_1:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Encoder_1:CounterUDB:cmp_less\ * 
              !\Encoder_1:CounterUDB:cmp_equal\
        );
        Output = \Encoder_1:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Encoder_1:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_45
        );
        Output = \Encoder_1:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\Encoder_2:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_2:CounterUDB:reload\
        );
        Output = \Encoder_2:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Encoder_2:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Encoder_2:CounterUDB:cmp_less\ * 
              !\Encoder_2:CounterUDB:cmp_equal\
        );
        Output = \Encoder_2:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Encoder_2:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_49
        );
        Output = \Encoder_2:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\Encoder_3:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_3:CounterUDB:reload\
        );
        Output = \Encoder_3:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Encoder_3:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Encoder_3:CounterUDB:cmp_less\ * 
              !\Encoder_3:CounterUDB:cmp_equal\
        );
        Output = \Encoder_3:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Encoder_3:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_60
        );
        Output = \Encoder_3:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\Encoder_4:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_4:CounterUDB:reload\
        );
        Output = \Encoder_4:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Encoder_4:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Encoder_4:CounterUDB:cmp_less\ * 
              !\Encoder_4:CounterUDB:cmp_equal\
        );
        Output = \Encoder_4:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Encoder_4:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_71
        );
        Output = \Encoder_4:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\Encoder_5:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_5:CounterUDB:reload\
        );
        Output = \Encoder_5:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Encoder_5:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Encoder_5:CounterUDB:cmp_less\ * 
              !\Encoder_5:CounterUDB:cmp_equal\
        );
        Output = \Encoder_5:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Encoder_5:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_82
        );
        Output = \Encoder_5:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\Encoder_6:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_6:CounterUDB:reload\
        );
        Output = \Encoder_6:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Encoder_6:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Encoder_6:CounterUDB:cmp_less\ * 
              !\Encoder_6:CounterUDB:cmp_equal\
        );
        Output = \Encoder_6:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Encoder_6:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_93
        );
        Output = \Encoder_6:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\Encoder_7:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_7:CounterUDB:reload\
        );
        Output = \Encoder_7:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Encoder_7:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Encoder_7:CounterUDB:cmp_less\ * 
              !\Encoder_7:CounterUDB:cmp_equal\
        );
        Output = \Encoder_7:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Encoder_7:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_104
        );
        Output = \Encoder_7:CounterUDB:count_stored_i\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Encoder_1:CounterUDB:sC24:counterdp:u0\
        PORT MAP (
            clock => Net_38 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Encoder_1:CounterUDB:count_enable\ ,
            cs_addr_0 => \Encoder_1:CounterUDB:reload\ ,
            chain_out => \Encoder_1:CounterUDB:sC24:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Encoder_1:CounterUDB:sC24:counterdp:u1\

    datapathcell: Name =\Encoder_1:CounterUDB:sC24:counterdp:u1\
        PORT MAP (
            clock => Net_38 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Encoder_1:CounterUDB:count_enable\ ,
            cs_addr_0 => \Encoder_1:CounterUDB:reload\ ,
            chain_in => \Encoder_1:CounterUDB:sC24:counterdp:carry0\ ,
            chain_out => \Encoder_1:CounterUDB:sC24:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Encoder_1:CounterUDB:sC24:counterdp:u0\
        Next in chain : \Encoder_1:CounterUDB:sC24:counterdp:u2\

    datapathcell: Name =\Encoder_1:CounterUDB:sC24:counterdp:u2\
        PORT MAP (
            clock => Net_38 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Encoder_1:CounterUDB:count_enable\ ,
            cs_addr_0 => \Encoder_1:CounterUDB:reload\ ,
            ce0_comb => \Encoder_1:CounterUDB:reload\ ,
            z0_comb => \Encoder_1:CounterUDB:status_1\ ,
            ce1_comb => \Encoder_1:CounterUDB:cmp_equal\ ,
            cl1_comb => \Encoder_1:CounterUDB:cmp_less\ ,
            f0_bus_stat_comb => \Encoder_1:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Encoder_1:CounterUDB:status_5\ ,
            chain_in => \Encoder_1:CounterUDB:sC24:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Encoder_1:CounterUDB:sC24:counterdp:u1\

    datapathcell: Name =\Encoder_2:CounterUDB:sC24:counterdp:u0\
        PORT MAP (
            clock => Net_38 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Encoder_2:CounterUDB:count_enable\ ,
            cs_addr_0 => \Encoder_2:CounterUDB:reload\ ,
            chain_out => \Encoder_2:CounterUDB:sC24:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Encoder_2:CounterUDB:sC24:counterdp:u1\

    datapathcell: Name =\Encoder_2:CounterUDB:sC24:counterdp:u1\
        PORT MAP (
            clock => Net_38 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Encoder_2:CounterUDB:count_enable\ ,
            cs_addr_0 => \Encoder_2:CounterUDB:reload\ ,
            chain_in => \Encoder_2:CounterUDB:sC24:counterdp:carry0\ ,
            chain_out => \Encoder_2:CounterUDB:sC24:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Encoder_2:CounterUDB:sC24:counterdp:u0\
        Next in chain : \Encoder_2:CounterUDB:sC24:counterdp:u2\

    datapathcell: Name =\Encoder_2:CounterUDB:sC24:counterdp:u2\
        PORT MAP (
            clock => Net_38 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Encoder_2:CounterUDB:count_enable\ ,
            cs_addr_0 => \Encoder_2:CounterUDB:reload\ ,
            ce0_comb => \Encoder_2:CounterUDB:reload\ ,
            z0_comb => \Encoder_2:CounterUDB:status_1\ ,
            ce1_comb => \Encoder_2:CounterUDB:cmp_equal\ ,
            cl1_comb => \Encoder_2:CounterUDB:cmp_less\ ,
            f0_bus_stat_comb => \Encoder_2:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Encoder_2:CounterUDB:status_5\ ,
            chain_in => \Encoder_2:CounterUDB:sC24:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Encoder_2:CounterUDB:sC24:counterdp:u1\

    datapathcell: Name =\Encoder_3:CounterUDB:sC24:counterdp:u0\
        PORT MAP (
            clock => Net_38 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Encoder_3:CounterUDB:count_enable\ ,
            cs_addr_0 => \Encoder_3:CounterUDB:reload\ ,
            chain_out => \Encoder_3:CounterUDB:sC24:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Encoder_3:CounterUDB:sC24:counterdp:u1\

    datapathcell: Name =\Encoder_3:CounterUDB:sC24:counterdp:u1\
        PORT MAP (
            clock => Net_38 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Encoder_3:CounterUDB:count_enable\ ,
            cs_addr_0 => \Encoder_3:CounterUDB:reload\ ,
            chain_in => \Encoder_3:CounterUDB:sC24:counterdp:carry0\ ,
            chain_out => \Encoder_3:CounterUDB:sC24:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Encoder_3:CounterUDB:sC24:counterdp:u0\
        Next in chain : \Encoder_3:CounterUDB:sC24:counterdp:u2\

    datapathcell: Name =\Encoder_3:CounterUDB:sC24:counterdp:u2\
        PORT MAP (
            clock => Net_38 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Encoder_3:CounterUDB:count_enable\ ,
            cs_addr_0 => \Encoder_3:CounterUDB:reload\ ,
            ce0_comb => \Encoder_3:CounterUDB:reload\ ,
            z0_comb => \Encoder_3:CounterUDB:status_1\ ,
            ce1_comb => \Encoder_3:CounterUDB:cmp_equal\ ,
            cl1_comb => \Encoder_3:CounterUDB:cmp_less\ ,
            f0_bus_stat_comb => \Encoder_3:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Encoder_3:CounterUDB:status_5\ ,
            chain_in => \Encoder_3:CounterUDB:sC24:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Encoder_3:CounterUDB:sC24:counterdp:u1\

    datapathcell: Name =\Encoder_4:CounterUDB:sC24:counterdp:u0\
        PORT MAP (
            clock => Net_38 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Encoder_4:CounterUDB:count_enable\ ,
            cs_addr_0 => \Encoder_4:CounterUDB:reload\ ,
            chain_out => \Encoder_4:CounterUDB:sC24:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Encoder_4:CounterUDB:sC24:counterdp:u1\

    datapathcell: Name =\Encoder_4:CounterUDB:sC24:counterdp:u1\
        PORT MAP (
            clock => Net_38 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Encoder_4:CounterUDB:count_enable\ ,
            cs_addr_0 => \Encoder_4:CounterUDB:reload\ ,
            chain_in => \Encoder_4:CounterUDB:sC24:counterdp:carry0\ ,
            chain_out => \Encoder_4:CounterUDB:sC24:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Encoder_4:CounterUDB:sC24:counterdp:u0\
        Next in chain : \Encoder_4:CounterUDB:sC24:counterdp:u2\

    datapathcell: Name =\Encoder_4:CounterUDB:sC24:counterdp:u2\
        PORT MAP (
            clock => Net_38 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Encoder_4:CounterUDB:count_enable\ ,
            cs_addr_0 => \Encoder_4:CounterUDB:reload\ ,
            ce0_comb => \Encoder_4:CounterUDB:reload\ ,
            z0_comb => \Encoder_4:CounterUDB:status_1\ ,
            ce1_comb => \Encoder_4:CounterUDB:cmp_equal\ ,
            cl1_comb => \Encoder_4:CounterUDB:cmp_less\ ,
            f0_bus_stat_comb => \Encoder_4:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Encoder_4:CounterUDB:status_5\ ,
            chain_in => \Encoder_4:CounterUDB:sC24:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Encoder_4:CounterUDB:sC24:counterdp:u1\

    datapathcell: Name =\Encoder_5:CounterUDB:sC24:counterdp:u0\
        PORT MAP (
            clock => Net_38 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Encoder_5:CounterUDB:count_enable\ ,
            cs_addr_0 => \Encoder_5:CounterUDB:reload\ ,
            chain_out => \Encoder_5:CounterUDB:sC24:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Encoder_5:CounterUDB:sC24:counterdp:u1\

    datapathcell: Name =\Encoder_5:CounterUDB:sC24:counterdp:u1\
        PORT MAP (
            clock => Net_38 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Encoder_5:CounterUDB:count_enable\ ,
            cs_addr_0 => \Encoder_5:CounterUDB:reload\ ,
            chain_in => \Encoder_5:CounterUDB:sC24:counterdp:carry0\ ,
            chain_out => \Encoder_5:CounterUDB:sC24:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Encoder_5:CounterUDB:sC24:counterdp:u0\
        Next in chain : \Encoder_5:CounterUDB:sC24:counterdp:u2\

    datapathcell: Name =\Encoder_5:CounterUDB:sC24:counterdp:u2\
        PORT MAP (
            clock => Net_38 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Encoder_5:CounterUDB:count_enable\ ,
            cs_addr_0 => \Encoder_5:CounterUDB:reload\ ,
            ce0_comb => \Encoder_5:CounterUDB:reload\ ,
            z0_comb => \Encoder_5:CounterUDB:status_1\ ,
            ce1_comb => \Encoder_5:CounterUDB:cmp_equal\ ,
            cl1_comb => \Encoder_5:CounterUDB:cmp_less\ ,
            f0_bus_stat_comb => \Encoder_5:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Encoder_5:CounterUDB:status_5\ ,
            chain_in => \Encoder_5:CounterUDB:sC24:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Encoder_5:CounterUDB:sC24:counterdp:u1\

    datapathcell: Name =\Encoder_6:CounterUDB:sC24:counterdp:u0\
        PORT MAP (
            clock => Net_38 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Encoder_6:CounterUDB:count_enable\ ,
            cs_addr_0 => \Encoder_6:CounterUDB:reload\ ,
            chain_out => \Encoder_6:CounterUDB:sC24:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Encoder_6:CounterUDB:sC24:counterdp:u1\

    datapathcell: Name =\Encoder_6:CounterUDB:sC24:counterdp:u1\
        PORT MAP (
            clock => Net_38 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Encoder_6:CounterUDB:count_enable\ ,
            cs_addr_0 => \Encoder_6:CounterUDB:reload\ ,
            chain_in => \Encoder_6:CounterUDB:sC24:counterdp:carry0\ ,
            chain_out => \Encoder_6:CounterUDB:sC24:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Encoder_6:CounterUDB:sC24:counterdp:u0\
        Next in chain : \Encoder_6:CounterUDB:sC24:counterdp:u2\

    datapathcell: Name =\Encoder_6:CounterUDB:sC24:counterdp:u2\
        PORT MAP (
            clock => Net_38 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Encoder_6:CounterUDB:count_enable\ ,
            cs_addr_0 => \Encoder_6:CounterUDB:reload\ ,
            ce0_comb => \Encoder_6:CounterUDB:reload\ ,
            z0_comb => \Encoder_6:CounterUDB:status_1\ ,
            ce1_comb => \Encoder_6:CounterUDB:cmp_equal\ ,
            cl1_comb => \Encoder_6:CounterUDB:cmp_less\ ,
            f0_bus_stat_comb => \Encoder_6:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Encoder_6:CounterUDB:status_5\ ,
            chain_in => \Encoder_6:CounterUDB:sC24:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Encoder_6:CounterUDB:sC24:counterdp:u1\

    datapathcell: Name =\Encoder_7:CounterUDB:sC24:counterdp:u0\
        PORT MAP (
            clock => Net_38 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Encoder_7:CounterUDB:count_enable\ ,
            cs_addr_0 => \Encoder_7:CounterUDB:reload\ ,
            chain_out => \Encoder_7:CounterUDB:sC24:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Encoder_7:CounterUDB:sC24:counterdp:u1\

    datapathcell: Name =\Encoder_7:CounterUDB:sC24:counterdp:u1\
        PORT MAP (
            clock => Net_38 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Encoder_7:CounterUDB:count_enable\ ,
            cs_addr_0 => \Encoder_7:CounterUDB:reload\ ,
            chain_in => \Encoder_7:CounterUDB:sC24:counterdp:carry0\ ,
            chain_out => \Encoder_7:CounterUDB:sC24:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Encoder_7:CounterUDB:sC24:counterdp:u0\
        Next in chain : \Encoder_7:CounterUDB:sC24:counterdp:u2\

    datapathcell: Name =\Encoder_7:CounterUDB:sC24:counterdp:u2\
        PORT MAP (
            clock => Net_38 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Encoder_7:CounterUDB:count_enable\ ,
            cs_addr_0 => \Encoder_7:CounterUDB:reload\ ,
            ce0_comb => \Encoder_7:CounterUDB:reload\ ,
            z0_comb => \Encoder_7:CounterUDB:status_1\ ,
            ce1_comb => \Encoder_7:CounterUDB:cmp_equal\ ,
            cl1_comb => \Encoder_7:CounterUDB:cmp_less\ ,
            f0_bus_stat_comb => \Encoder_7:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Encoder_7:CounterUDB:status_5\ ,
            chain_in => \Encoder_7:CounterUDB:sC24:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Encoder_7:CounterUDB:sC24:counterdp:u1\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Encoder_1:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_38 ,
            status_6 => \Encoder_1:CounterUDB:status_6\ ,
            status_5 => \Encoder_1:CounterUDB:status_5\ ,
            status_2 => \Encoder_1:CounterUDB:status_2\ ,
            status_1 => \Encoder_1:CounterUDB:status_1\ ,
            status_0 => \Encoder_1:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Encoder_2:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_38 ,
            status_6 => \Encoder_2:CounterUDB:status_6\ ,
            status_5 => \Encoder_2:CounterUDB:status_5\ ,
            status_2 => \Encoder_2:CounterUDB:status_2\ ,
            status_1 => \Encoder_2:CounterUDB:status_1\ ,
            status_0 => \Encoder_2:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Encoder_3:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_38 ,
            status_6 => \Encoder_3:CounterUDB:status_6\ ,
            status_5 => \Encoder_3:CounterUDB:status_5\ ,
            status_2 => \Encoder_3:CounterUDB:status_2\ ,
            status_1 => \Encoder_3:CounterUDB:status_1\ ,
            status_0 => \Encoder_3:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Encoder_4:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_38 ,
            status_6 => \Encoder_4:CounterUDB:status_6\ ,
            status_5 => \Encoder_4:CounterUDB:status_5\ ,
            status_2 => \Encoder_4:CounterUDB:status_2\ ,
            status_1 => \Encoder_4:CounterUDB:status_1\ ,
            status_0 => \Encoder_4:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Encoder_5:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_38 ,
            status_6 => \Encoder_5:CounterUDB:status_6\ ,
            status_5 => \Encoder_5:CounterUDB:status_5\ ,
            status_2 => \Encoder_5:CounterUDB:status_2\ ,
            status_1 => \Encoder_5:CounterUDB:status_1\ ,
            status_0 => \Encoder_5:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Encoder_6:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_38 ,
            status_6 => \Encoder_6:CounterUDB:status_6\ ,
            status_5 => \Encoder_6:CounterUDB:status_5\ ,
            status_2 => \Encoder_6:CounterUDB:status_2\ ,
            status_1 => \Encoder_6:CounterUDB:status_1\ ,
            status_0 => \Encoder_6:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Encoder_7:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_38 ,
            status_6 => \Encoder_7:CounterUDB:status_6\ ,
            status_5 => \Encoder_7:CounterUDB:status_5\ ,
            status_2 => \Encoder_7:CounterUDB:status_2\ ,
            status_1 => \Encoder_7:CounterUDB:status_1\ ,
            status_0 => \Encoder_7:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Encoder_1:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_38 ,
            control_7 => \Encoder_1:CounterUDB:control_7\ ,
            control_6 => \Encoder_1:CounterUDB:control_6\ ,
            control_5 => \Encoder_1:CounterUDB:control_5\ ,
            control_4 => \Encoder_1:CounterUDB:control_4\ ,
            control_3 => \Encoder_1:CounterUDB:control_3\ ,
            control_2 => \Encoder_1:CounterUDB:control_2\ ,
            control_1 => \Encoder_1:CounterUDB:control_1\ ,
            control_0 => \Encoder_1:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Encoder_2:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_38 ,
            control_7 => \Encoder_2:CounterUDB:control_7\ ,
            control_6 => \Encoder_2:CounterUDB:control_6\ ,
            control_5 => \Encoder_2:CounterUDB:control_5\ ,
            control_4 => \Encoder_2:CounterUDB:control_4\ ,
            control_3 => \Encoder_2:CounterUDB:control_3\ ,
            control_2 => \Encoder_2:CounterUDB:control_2\ ,
            control_1 => \Encoder_2:CounterUDB:control_1\ ,
            control_0 => \Encoder_2:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Encoder_3:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_38 ,
            control_7 => \Encoder_3:CounterUDB:control_7\ ,
            control_6 => \Encoder_3:CounterUDB:control_6\ ,
            control_5 => \Encoder_3:CounterUDB:control_5\ ,
            control_4 => \Encoder_3:CounterUDB:control_4\ ,
            control_3 => \Encoder_3:CounterUDB:control_3\ ,
            control_2 => \Encoder_3:CounterUDB:control_2\ ,
            control_1 => \Encoder_3:CounterUDB:control_1\ ,
            control_0 => \Encoder_3:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Encoder_4:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_38 ,
            control_7 => \Encoder_4:CounterUDB:control_7\ ,
            control_6 => \Encoder_4:CounterUDB:control_6\ ,
            control_5 => \Encoder_4:CounterUDB:control_5\ ,
            control_4 => \Encoder_4:CounterUDB:control_4\ ,
            control_3 => \Encoder_4:CounterUDB:control_3\ ,
            control_2 => \Encoder_4:CounterUDB:control_2\ ,
            control_1 => \Encoder_4:CounterUDB:control_1\ ,
            control_0 => \Encoder_4:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Encoder_5:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_38 ,
            control_7 => \Encoder_5:CounterUDB:control_7\ ,
            control_6 => \Encoder_5:CounterUDB:control_6\ ,
            control_5 => \Encoder_5:CounterUDB:control_5\ ,
            control_4 => \Encoder_5:CounterUDB:control_4\ ,
            control_3 => \Encoder_5:CounterUDB:control_3\ ,
            control_2 => \Encoder_5:CounterUDB:control_2\ ,
            control_1 => \Encoder_5:CounterUDB:control_1\ ,
            control_0 => \Encoder_5:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Encoder_6:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_38 ,
            control_7 => \Encoder_6:CounterUDB:control_7\ ,
            control_6 => \Encoder_6:CounterUDB:control_6\ ,
            control_5 => \Encoder_6:CounterUDB:control_5\ ,
            control_4 => \Encoder_6:CounterUDB:control_4\ ,
            control_3 => \Encoder_6:CounterUDB:control_3\ ,
            control_2 => \Encoder_6:CounterUDB:control_2\ ,
            control_1 => \Encoder_6:CounterUDB:control_1\ ,
            control_0 => \Encoder_6:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Encoder_7:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_38 ,
            control_7 => \Encoder_7:CounterUDB:control_7\ ,
            control_6 => \Encoder_7:CounterUDB:control_6\ ,
            control_5 => \Encoder_7:CounterUDB:control_5\ ,
            control_4 => \Encoder_7:CounterUDB:control_4\ ,
            control_3 => \Encoder_7:CounterUDB:control_3\ ,
            control_2 => \Encoder_7:CounterUDB:control_2\ ,
            control_1 => \Encoder_7:CounterUDB:control_1\ ,
            control_0 => \Encoder_7:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2C_1:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :   14 :   34 :   48 : 29.17 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   67 :  125 :  192 : 34.90 %
  Unique P-terms              :   86 :  298 :  384 : 22.40 %
  Total P-terms               :   95 :      :      :        
  Datapath Cells              :   24 :    0 :   24 : 100.00 %
  Status Cells                :   10 :   14 :   24 : 41.67 %
    StatusI Registers         :    9 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    8 :   16 :   24 : 33.33 %
    Control Registers         :    7 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.138ms
Tech Mapping phase: Elapsed time ==> 0s.186ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(0)][IoId=(0)] : Enc_1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Enc_2(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Enc_3(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Enc_4(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Enc_5(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Enc_6(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Enc_7(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL_1(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.185ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   41 :    7 :   48 :  85.42%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.46
                   Pterms :            2.32
               Macrocells :            1.63
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.079ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :       5.25 :       2.79
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Encoder_1:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Encoder_1:CounterUDB:cmp_less\ * 
              !\Encoder_1:CounterUDB:cmp_equal\ * 
              !\Encoder_1:CounterUDB:prevCompare\
        );
        Output = \Encoder_1:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Encoder_1:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Encoder_1:CounterUDB:cmp_less\ * 
              !\Encoder_1:CounterUDB:cmp_equal\
        );
        Output = \Encoder_1:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Encoder_1:CounterUDB:sC24:counterdp:u2\
    PORT MAP (
        clock => Net_38 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Encoder_1:CounterUDB:count_enable\ ,
        cs_addr_0 => \Encoder_1:CounterUDB:reload\ ,
        ce0_comb => \Encoder_1:CounterUDB:reload\ ,
        z0_comb => \Encoder_1:CounterUDB:status_1\ ,
        ce1_comb => \Encoder_1:CounterUDB:cmp_equal\ ,
        cl1_comb => \Encoder_1:CounterUDB:cmp_less\ ,
        f0_bus_stat_comb => \Encoder_1:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Encoder_1:CounterUDB:status_5\ ,
        chain_in => \Encoder_1:CounterUDB:sC24:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Encoder_1:CounterUDB:sC24:counterdp:u1\

statusicell: Name =\Encoder_1:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_38 ,
        status_6 => \Encoder_1:CounterUDB:status_6\ ,
        status_5 => \Encoder_1:CounterUDB:status_5\ ,
        status_2 => \Encoder_1:CounterUDB:status_2\ ,
        status_1 => \Encoder_1:CounterUDB:status_1\ ,
        status_0 => \Encoder_1:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=21)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_9, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_9 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Encoder_1:CounterUDB:sC24:counterdp:u1\
    PORT MAP (
        clock => Net_38 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Encoder_1:CounterUDB:count_enable\ ,
        cs_addr_0 => \Encoder_1:CounterUDB:reload\ ,
        chain_in => \Encoder_1:CounterUDB:sC24:counterdp:carry0\ ,
        chain_out => \Encoder_1:CounterUDB:sC24:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Encoder_1:CounterUDB:sC24:counterdp:u0\
    Next in chain : \Encoder_1:CounterUDB:sC24:counterdp:u2\

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Encoder_3:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_3:CounterUDB:reload\ * 
              !\Encoder_3:CounterUDB:overflow_reg_i\
        );
        Output = \Encoder_3:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Encoder_1:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_1:CounterUDB:reload\
        );
        Output = \Encoder_1:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Encoder_3:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_3:CounterUDB:reload\
        );
        Output = \Encoder_3:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Encoder_1:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_1:CounterUDB:reload\ * 
              !\Encoder_1:CounterUDB:overflow_reg_i\
        );
        Output = \Encoder_1:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Encoder_3:CounterUDB:sC24:counterdp:u2\
    PORT MAP (
        clock => Net_38 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Encoder_3:CounterUDB:count_enable\ ,
        cs_addr_0 => \Encoder_3:CounterUDB:reload\ ,
        ce0_comb => \Encoder_3:CounterUDB:reload\ ,
        z0_comb => \Encoder_3:CounterUDB:status_1\ ,
        ce1_comb => \Encoder_3:CounterUDB:cmp_equal\ ,
        cl1_comb => \Encoder_3:CounterUDB:cmp_less\ ,
        f0_bus_stat_comb => \Encoder_3:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Encoder_3:CounterUDB:status_5\ ,
        chain_in => \Encoder_3:CounterUDB:sC24:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Encoder_3:CounterUDB:sC24:counterdp:u1\

statusicell: Name =\Encoder_3:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_38 ,
        status_6 => \Encoder_3:CounterUDB:status_6\ ,
        status_5 => \Encoder_3:CounterUDB:status_5\ ,
        status_2 => \Encoder_3:CounterUDB:status_2\ ,
        status_1 => \Encoder_3:CounterUDB:status_1\ ,
        status_0 => \Encoder_3:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Encoder_3:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Encoder_3:CounterUDB:cmp_less\ * 
              !\Encoder_3:CounterUDB:cmp_equal\
        );
        Output = \Encoder_3:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Encoder_3:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Encoder_3:CounterUDB:cmp_less\ * 
              !\Encoder_3:CounterUDB:cmp_equal\ * 
              !\Encoder_3:CounterUDB:prevCompare\
        );
        Output = \Encoder_3:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Encoder_4:CounterUDB:sC24:counterdp:u0\
    PORT MAP (
        clock => Net_38 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Encoder_4:CounterUDB:count_enable\ ,
        cs_addr_0 => \Encoder_4:CounterUDB:reload\ ,
        chain_out => \Encoder_4:CounterUDB:sC24:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Encoder_4:CounterUDB:sC24:counterdp:u1\

UDB [UDB=(0,4)] contents:
datapathcell: Name =\Encoder_5:CounterUDB:sC24:counterdp:u0\
    PORT MAP (
        clock => Net_38 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Encoder_5:CounterUDB:count_enable\ ,
        cs_addr_0 => \Encoder_5:CounterUDB:reload\ ,
        chain_out => \Encoder_5:CounterUDB:sC24:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Encoder_5:CounterUDB:sC24:counterdp:u1\

UDB [UDB=(0,5)] contents:
datapathcell: Name =\Encoder_5:CounterUDB:sC24:counterdp:u1\
    PORT MAP (
        clock => Net_38 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Encoder_5:CounterUDB:count_enable\ ,
        cs_addr_0 => \Encoder_5:CounterUDB:reload\ ,
        chain_in => \Encoder_5:CounterUDB:sC24:counterdp:carry0\ ,
        chain_out => \Encoder_5:CounterUDB:sC24:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Encoder_5:CounterUDB:sC24:counterdp:u0\
    Next in chain : \Encoder_5:CounterUDB:sC24:counterdp:u2\

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=11, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_5 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * Net_5 * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_5 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_5
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_5 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Encoder_1:CounterUDB:sC24:counterdp:u0\
    PORT MAP (
        clock => Net_38 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Encoder_1:CounterUDB:count_enable\ ,
        cs_addr_0 => \Encoder_1:CounterUDB:reload\ ,
        chain_out => \Encoder_1:CounterUDB:sC24:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Encoder_1:CounterUDB:sC24:counterdp:u1\

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Encoder_3:CounterUDB:sC24:counterdp:u1\
    PORT MAP (
        clock => Net_38 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Encoder_3:CounterUDB:count_enable\ ,
        cs_addr_0 => \Encoder_3:CounterUDB:reload\ ,
        chain_in => \Encoder_3:CounterUDB:sC24:counterdp:carry0\ ,
        chain_out => \Encoder_3:CounterUDB:sC24:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Encoder_3:CounterUDB:sC24:counterdp:u0\
    Next in chain : \Encoder_3:CounterUDB:sC24:counterdp:u2\

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Encoder_1:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_1:CounterUDB:control_7\ * 
              !\Encoder_1:CounterUDB:count_stored_i\ * Net_45
        );
        Output = \Encoder_1:CounterUDB:count_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\Encoder_4:CounterUDB:sC24:counterdp:u1\
    PORT MAP (
        clock => Net_38 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Encoder_4:CounterUDB:count_enable\ ,
        cs_addr_0 => \Encoder_4:CounterUDB:reload\ ,
        chain_in => \Encoder_4:CounterUDB:sC24:counterdp:carry0\ ,
        chain_out => \Encoder_4:CounterUDB:sC24:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Encoder_4:CounterUDB:sC24:counterdp:u0\
    Next in chain : \Encoder_4:CounterUDB:sC24:counterdp:u2\

controlcell: Name =\Encoder_1:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_38 ,
        control_7 => \Encoder_1:CounterUDB:control_7\ ,
        control_6 => \Encoder_1:CounterUDB:control_6\ ,
        control_5 => \Encoder_1:CounterUDB:control_5\ ,
        control_4 => \Encoder_1:CounterUDB:control_4\ ,
        control_3 => \Encoder_1:CounterUDB:control_3\ ,
        control_2 => \Encoder_1:CounterUDB:control_2\ ,
        control_1 => \Encoder_1:CounterUDB:control_1\ ,
        control_0 => \Encoder_1:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Encoder_4:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_4:CounterUDB:control_7\ * 
              !\Encoder_4:CounterUDB:count_stored_i\ * Net_71
        );
        Output = \Encoder_4:CounterUDB:count_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Encoder_4:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Encoder_4:CounterUDB:cmp_less\ * 
              !\Encoder_4:CounterUDB:cmp_equal\ * 
              !\Encoder_4:CounterUDB:prevCompare\
        );
        Output = \Encoder_4:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Encoder_4:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_4:CounterUDB:reload\ * 
              !\Encoder_4:CounterUDB:overflow_reg_i\
        );
        Output = \Encoder_4:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Encoder_4:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_71
        );
        Output = \Encoder_4:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Encoder_1:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_45
        );
        Output = \Encoder_1:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Encoder_4:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Encoder_4:CounterUDB:cmp_less\ * 
              !\Encoder_4:CounterUDB:cmp_equal\
        );
        Output = \Encoder_4:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Encoder_4:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_4:CounterUDB:reload\
        );
        Output = \Encoder_4:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Encoder_4:CounterUDB:sC24:counterdp:u2\
    PORT MAP (
        clock => Net_38 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Encoder_4:CounterUDB:count_enable\ ,
        cs_addr_0 => \Encoder_4:CounterUDB:reload\ ,
        ce0_comb => \Encoder_4:CounterUDB:reload\ ,
        z0_comb => \Encoder_4:CounterUDB:status_1\ ,
        ce1_comb => \Encoder_4:CounterUDB:cmp_equal\ ,
        cl1_comb => \Encoder_4:CounterUDB:cmp_less\ ,
        f0_bus_stat_comb => \Encoder_4:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Encoder_4:CounterUDB:status_5\ ,
        chain_in => \Encoder_4:CounterUDB:sC24:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Encoder_4:CounterUDB:sC24:counterdp:u1\

statusicell: Name =\Encoder_4:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_38 ,
        status_6 => \Encoder_4:CounterUDB:status_6\ ,
        status_5 => \Encoder_4:CounterUDB:status_5\ ,
        status_2 => \Encoder_4:CounterUDB:status_2\ ,
        status_1 => \Encoder_4:CounterUDB:status_1\ ,
        status_0 => \Encoder_4:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Encoder_4:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_38 ,
        control_7 => \Encoder_4:CounterUDB:control_7\ ,
        control_6 => \Encoder_4:CounterUDB:control_6\ ,
        control_5 => \Encoder_4:CounterUDB:control_5\ ,
        control_4 => \Encoder_4:CounterUDB:control_4\ ,
        control_3 => \Encoder_4:CounterUDB:control_3\ ,
        control_2 => \Encoder_4:CounterUDB:control_2\ ,
        control_1 => \Encoder_4:CounterUDB:control_1\ ,
        control_0 => \Encoder_4:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Encoder_5:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_5:CounterUDB:reload\
        );
        Output = \Encoder_5:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Encoder_5:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Encoder_5:CounterUDB:cmp_less\ * 
              !\Encoder_5:CounterUDB:cmp_equal\
        );
        Output = \Encoder_5:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Encoder_5:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_5:CounterUDB:reload\ * 
              !\Encoder_5:CounterUDB:overflow_reg_i\
        );
        Output = \Encoder_5:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Encoder_5:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Encoder_5:CounterUDB:cmp_less\ * 
              !\Encoder_5:CounterUDB:cmp_equal\ * 
              !\Encoder_5:CounterUDB:prevCompare\
        );
        Output = \Encoder_5:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Encoder_5:CounterUDB:sC24:counterdp:u2\
    PORT MAP (
        clock => Net_38 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Encoder_5:CounterUDB:count_enable\ ,
        cs_addr_0 => \Encoder_5:CounterUDB:reload\ ,
        ce0_comb => \Encoder_5:CounterUDB:reload\ ,
        z0_comb => \Encoder_5:CounterUDB:status_1\ ,
        ce1_comb => \Encoder_5:CounterUDB:cmp_equal\ ,
        cl1_comb => \Encoder_5:CounterUDB:cmp_less\ ,
        f0_bus_stat_comb => \Encoder_5:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Encoder_5:CounterUDB:status_5\ ,
        chain_in => \Encoder_5:CounterUDB:sC24:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Encoder_5:CounterUDB:sC24:counterdp:u1\

statusicell: Name =\Encoder_5:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_38 ,
        status_6 => \Encoder_5:CounterUDB:status_6\ ,
        status_5 => \Encoder_5:CounterUDB:status_5\ ,
        status_2 => \Encoder_5:CounterUDB:status_2\ ,
        status_1 => \Encoder_5:CounterUDB:status_1\ ,
        status_0 => \Encoder_5:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_5 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Encoder_2:CounterUDB:sC24:counterdp:u0\
    PORT MAP (
        clock => Net_38 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Encoder_2:CounterUDB:count_enable\ ,
        cs_addr_0 => \Encoder_2:CounterUDB:reload\ ,
        chain_out => \Encoder_2:CounterUDB:sC24:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Encoder_2:CounterUDB:sC24:counterdp:u1\

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Encoder_3:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_3:CounterUDB:control_7\ * 
              !\Encoder_3:CounterUDB:count_stored_i\ * Net_60
        );
        Output = \Encoder_3:CounterUDB:count_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Encoder_3:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_60
        );
        Output = \Encoder_3:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Encoder_3:CounterUDB:sC24:counterdp:u0\
    PORT MAP (
        clock => Net_38 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Encoder_3:CounterUDB:count_enable\ ,
        cs_addr_0 => \Encoder_3:CounterUDB:reload\ ,
        chain_out => \Encoder_3:CounterUDB:sC24:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Encoder_3:CounterUDB:sC24:counterdp:u1\

controlcell: Name =\Encoder_3:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_38 ,
        control_7 => \Encoder_3:CounterUDB:control_7\ ,
        control_6 => \Encoder_3:CounterUDB:control_6\ ,
        control_5 => \Encoder_3:CounterUDB:control_5\ ,
        control_4 => \Encoder_3:CounterUDB:control_4\ ,
        control_3 => \Encoder_3:CounterUDB:control_3\ ,
        control_2 => \Encoder_3:CounterUDB:control_2\ ,
        control_1 => \Encoder_3:CounterUDB:control_1\ ,
        control_0 => \Encoder_3:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Encoder_6:CounterUDB:sC24:counterdp:u0\
    PORT MAP (
        clock => Net_38 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Encoder_6:CounterUDB:count_enable\ ,
        cs_addr_0 => \Encoder_6:CounterUDB:reload\ ,
        chain_out => \Encoder_6:CounterUDB:sC24:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Encoder_6:CounterUDB:sC24:counterdp:u1\

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Encoder_5:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_82
        );
        Output = \Encoder_5:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Encoder_5:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_5:CounterUDB:control_7\ * 
              !\Encoder_5:CounterUDB:count_stored_i\ * Net_82
        );
        Output = \Encoder_5:CounterUDB:count_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Encoder_7:CounterUDB:sC24:counterdp:u0\
    PORT MAP (
        clock => Net_38 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Encoder_7:CounterUDB:count_enable\ ,
        cs_addr_0 => \Encoder_7:CounterUDB:reload\ ,
        chain_out => \Encoder_7:CounterUDB:sC24:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Encoder_7:CounterUDB:sC24:counterdp:u1\

controlcell: Name =\Encoder_5:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_38 ,
        control_7 => \Encoder_5:CounterUDB:control_7\ ,
        control_6 => \Encoder_5:CounterUDB:control_6\ ,
        control_5 => \Encoder_5:CounterUDB:control_5\ ,
        control_4 => \Encoder_5:CounterUDB:control_4\ ,
        control_3 => \Encoder_5:CounterUDB:control_3\ ,
        control_2 => \Encoder_5:CounterUDB:control_2\ ,
        control_1 => \Encoder_5:CounterUDB:control_1\ ,
        control_0 => \Encoder_5:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Encoder_2:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Encoder_2:CounterUDB:cmp_less\ * 
              !\Encoder_2:CounterUDB:cmp_equal\
        );
        Output = \Encoder_2:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Encoder_2:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Encoder_2:CounterUDB:cmp_less\ * 
              !\Encoder_2:CounterUDB:cmp_equal\ * 
              !\Encoder_2:CounterUDB:prevCompare\
        );
        Output = \Encoder_2:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Encoder_2:CounterUDB:sC24:counterdp:u1\
    PORT MAP (
        clock => Net_38 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Encoder_2:CounterUDB:count_enable\ ,
        cs_addr_0 => \Encoder_2:CounterUDB:reload\ ,
        chain_in => \Encoder_2:CounterUDB:sC24:counterdp:carry0\ ,
        chain_out => \Encoder_2:CounterUDB:sC24:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Encoder_2:CounterUDB:sC24:counterdp:u0\
    Next in chain : \Encoder_2:CounterUDB:sC24:counterdp:u2\

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Encoder_2:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_2:CounterUDB:reload\
        );
        Output = \Encoder_2:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Encoder_2:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_2:CounterUDB:reload\ * 
              !\Encoder_2:CounterUDB:overflow_reg_i\
        );
        Output = \Encoder_2:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Encoder_2:CounterUDB:sC24:counterdp:u2\
    PORT MAP (
        clock => Net_38 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Encoder_2:CounterUDB:count_enable\ ,
        cs_addr_0 => \Encoder_2:CounterUDB:reload\ ,
        ce0_comb => \Encoder_2:CounterUDB:reload\ ,
        z0_comb => \Encoder_2:CounterUDB:status_1\ ,
        ce1_comb => \Encoder_2:CounterUDB:cmp_equal\ ,
        cl1_comb => \Encoder_2:CounterUDB:cmp_less\ ,
        f0_bus_stat_comb => \Encoder_2:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Encoder_2:CounterUDB:status_5\ ,
        chain_in => \Encoder_2:CounterUDB:sC24:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Encoder_2:CounterUDB:sC24:counterdp:u1\

statusicell: Name =\Encoder_2:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_38 ,
        status_6 => \Encoder_2:CounterUDB:status_6\ ,
        status_5 => \Encoder_2:CounterUDB:status_5\ ,
        status_2 => \Encoder_2:CounterUDB:status_2\ ,
        status_1 => \Encoder_2:CounterUDB:status_1\ ,
        status_0 => \Encoder_2:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Encoder_2:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_49
        );
        Output = \Encoder_2:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Encoder_6:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Encoder_6:CounterUDB:cmp_less\ * 
              !\Encoder_6:CounterUDB:cmp_equal\ * 
              !\Encoder_6:CounterUDB:prevCompare\
        );
        Output = \Encoder_6:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Encoder_2:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_2:CounterUDB:control_7\ * 
              !\Encoder_2:CounterUDB:count_stored_i\ * Net_49
        );
        Output = \Encoder_2:CounterUDB:count_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Encoder_6:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Encoder_6:CounterUDB:cmp_less\ * 
              !\Encoder_6:CounterUDB:cmp_equal\
        );
        Output = \Encoder_6:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Encoder_6:CounterUDB:sC24:counterdp:u2\
    PORT MAP (
        clock => Net_38 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Encoder_6:CounterUDB:count_enable\ ,
        cs_addr_0 => \Encoder_6:CounterUDB:reload\ ,
        ce0_comb => \Encoder_6:CounterUDB:reload\ ,
        z0_comb => \Encoder_6:CounterUDB:status_1\ ,
        ce1_comb => \Encoder_6:CounterUDB:cmp_equal\ ,
        cl1_comb => \Encoder_6:CounterUDB:cmp_less\ ,
        f0_bus_stat_comb => \Encoder_6:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Encoder_6:CounterUDB:status_5\ ,
        chain_in => \Encoder_6:CounterUDB:sC24:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Encoder_6:CounterUDB:sC24:counterdp:u1\

statusicell: Name =\Encoder_6:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_38 ,
        status_6 => \Encoder_6:CounterUDB:status_6\ ,
        status_5 => \Encoder_6:CounterUDB:status_5\ ,
        status_2 => \Encoder_6:CounterUDB:status_2\ ,
        status_1 => \Encoder_6:CounterUDB:status_1\ ,
        status_0 => \Encoder_6:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Encoder_2:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_38 ,
        control_7 => \Encoder_2:CounterUDB:control_7\ ,
        control_6 => \Encoder_2:CounterUDB:control_6\ ,
        control_5 => \Encoder_2:CounterUDB:control_5\ ,
        control_4 => \Encoder_2:CounterUDB:control_4\ ,
        control_3 => \Encoder_2:CounterUDB:control_3\ ,
        control_2 => \Encoder_2:CounterUDB:control_2\ ,
        control_1 => \Encoder_2:CounterUDB:control_1\ ,
        control_0 => \Encoder_2:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Encoder_6:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_6:CounterUDB:reload\
        );
        Output = \Encoder_6:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Encoder_6:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_6:CounterUDB:reload\ * 
              !\Encoder_6:CounterUDB:overflow_reg_i\
        );
        Output = \Encoder_6:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Encoder_6:CounterUDB:sC24:counterdp:u1\
    PORT MAP (
        clock => Net_38 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Encoder_6:CounterUDB:count_enable\ ,
        cs_addr_0 => \Encoder_6:CounterUDB:reload\ ,
        chain_in => \Encoder_6:CounterUDB:sC24:counterdp:carry0\ ,
        chain_out => \Encoder_6:CounterUDB:sC24:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Encoder_6:CounterUDB:sC24:counterdp:u0\
    Next in chain : \Encoder_6:CounterUDB:sC24:counterdp:u2\

controlcell: Name =\Encoder_6:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_38 ,
        control_7 => \Encoder_6:CounterUDB:control_7\ ,
        control_6 => \Encoder_6:CounterUDB:control_6\ ,
        control_5 => \Encoder_6:CounterUDB:control_5\ ,
        control_4 => \Encoder_6:CounterUDB:control_4\ ,
        control_3 => \Encoder_6:CounterUDB:control_3\ ,
        control_2 => \Encoder_6:CounterUDB:control_2\ ,
        control_1 => \Encoder_6:CounterUDB:control_1\ ,
        control_0 => \Encoder_6:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Encoder_7:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_104
        );
        Output = \Encoder_7:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Encoder_6:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_93
        );
        Output = \Encoder_6:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Encoder_6:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_6:CounterUDB:control_7\ * 
              !\Encoder_6:CounterUDB:count_stored_i\ * Net_93
        );
        Output = \Encoder_6:CounterUDB:count_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Encoder_7:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_7:CounterUDB:control_7\ * 
              !\Encoder_7:CounterUDB:count_stored_i\ * Net_104
        );
        Output = \Encoder_7:CounterUDB:count_enable\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\Encoder_7:CounterUDB:sC24:counterdp:u2\
    PORT MAP (
        clock => Net_38 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Encoder_7:CounterUDB:count_enable\ ,
        cs_addr_0 => \Encoder_7:CounterUDB:reload\ ,
        ce0_comb => \Encoder_7:CounterUDB:reload\ ,
        z0_comb => \Encoder_7:CounterUDB:status_1\ ,
        ce1_comb => \Encoder_7:CounterUDB:cmp_equal\ ,
        cl1_comb => \Encoder_7:CounterUDB:cmp_less\ ,
        f0_bus_stat_comb => \Encoder_7:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Encoder_7:CounterUDB:status_5\ ,
        chain_in => \Encoder_7:CounterUDB:sC24:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Encoder_7:CounterUDB:sC24:counterdp:u1\

statusicell: Name =\Encoder_7:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_38 ,
        status_6 => \Encoder_7:CounterUDB:status_6\ ,
        status_5 => \Encoder_7:CounterUDB:status_5\ ,
        status_2 => \Encoder_7:CounterUDB:status_2\ ,
        status_1 => \Encoder_7:CounterUDB:status_1\ ,
        status_0 => \Encoder_7:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Encoder_7:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_38 ,
        control_7 => \Encoder_7:CounterUDB:control_7\ ,
        control_6 => \Encoder_7:CounterUDB:control_6\ ,
        control_5 => \Encoder_7:CounterUDB:control_5\ ,
        control_4 => \Encoder_7:CounterUDB:control_4\ ,
        control_3 => \Encoder_7:CounterUDB:control_3\ ,
        control_2 => \Encoder_7:CounterUDB:control_2\ ,
        control_1 => \Encoder_7:CounterUDB:control_1\ ,
        control_0 => \Encoder_7:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Encoder_7:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Encoder_7:CounterUDB:cmp_less\ * 
              !\Encoder_7:CounterUDB:cmp_equal\ * 
              !\Encoder_7:CounterUDB:prevCompare\
        );
        Output = \Encoder_7:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Encoder_7:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_7:CounterUDB:reload\ * 
              !\Encoder_7:CounterUDB:overflow_reg_i\
        );
        Output = \Encoder_7:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Encoder_7:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Encoder_7:CounterUDB:cmp_less\ * 
              !\Encoder_7:CounterUDB:cmp_equal\
        );
        Output = \Encoder_7:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Encoder_7:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_38) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_7:CounterUDB:reload\
        );
        Output = \Encoder_7:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Encoder_7:CounterUDB:sC24:counterdp:u1\
    PORT MAP (
        clock => Net_38 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Encoder_7:CounterUDB:count_enable\ ,
        cs_addr_0 => \Encoder_7:CounterUDB:reload\ ,
        chain_in => \Encoder_7:CounterUDB:sC24:counterdp:carry0\ ,
        chain_out => \Encoder_7:CounterUDB:sC24:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Encoder_7:CounterUDB:sC24:counterdp:u0\
    Next in chain : \Encoder_7:CounterUDB:sC24:counterdp:u2\

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C_1:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Enc_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Enc_1(0)__PA ,
        fb => Net_45 ,
        pad => Enc_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Enc_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Enc_2(0)__PA ,
        fb => Net_49 ,
        pad => Enc_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Enc_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Enc_3(0)__PA ,
        fb => Net_60 ,
        pad => Enc_3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Enc_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Enc_4(0)__PA ,
        fb => Net_71 ,
        pad => Enc_4(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Enc_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Enc_5(0)__PA ,
        fb => Net_82 ,
        pad => Enc_5(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Enc_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Enc_6(0)__PA ,
        fb => Net_93 ,
        pad => Enc_6(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Enc_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Enc_7(0)__PA ,
        fb => Net_104 ,
        pad => Enc_7(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_1(0)__PA ,
        fb => \I2C_1:Net_1109_0\ ,
        pin_input => \I2C_1:Net_643_0\ ,
        pad => SCL_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SDA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_1(0)__PA ,
        fb => \I2C_1:Net_1109_1\ ,
        pin_input => \I2C_1:sda_x_wire\ ,
        pad => SDA_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_5 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_9 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_38 ,
            dclk_0 => Net_38_local ,
            dclk_glb_1 => \UART_1:Net_9\ ,
            dclk_1 => \UART_1:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C_1:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C_1:Net_1109_0\ ,
            sda_in => \I2C_1:Net_1109_1\ ,
            scl_out => \I2C_1:Net_643_0\ ,
            sda_out => \I2C_1:sda_x_wire\ ,
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |          | 
Port | Pin | Fixed |      Type |       Drive Mode |     Name | Connections
-----+-----+-------+-----------+------------------+----------+-----------------------------------------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL | Enc_1(0) | FB(Net_45)
     |   1 |     * |      NONE |     HI_Z_DIGITAL | Enc_2(0) | FB(Net_49)
     |   2 |     * |      NONE |     HI_Z_DIGITAL | Enc_3(0) | FB(Net_60)
     |   3 |     * |      NONE |     HI_Z_DIGITAL | Enc_4(0) | FB(Net_71)
     |   4 |     * |      NONE |     HI_Z_DIGITAL | Enc_5(0) | FB(Net_82)
     |   5 |     * |      NONE |     HI_Z_DIGITAL | Enc_6(0) | FB(Net_93)
     |   6 |     * |      NONE |     HI_Z_DIGITAL | Enc_7(0) | FB(Net_104)
-----+-----+-------+-----------+------------------+----------+-----------------------------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_LO | SCL_1(0) | FB(\I2C_1:Net_1109_0\), In(\I2C_1:Net_643_0\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO | SDA_1(0) | FB(\I2C_1:Net_1109_1\), In(\I2C_1:sda_x_wire\)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |  Rx_1(0) | FB(Net_5)
     |   7 |     * |      NONE |         CMOS_OUT |  Tx_1(0) | In(Net_9)
-------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.048ms
Digital Placement phase: Elapsed time ==> 1s.510ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "test_r.vh2" --pcf-path "test.pco" --des-name "test" --dsf-path "test.dsf" --sdc-path "test.sdc" --lib-path "test_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.651ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.110ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.021ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in test_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.360ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.137ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.220ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.220ms
API generation phase: Elapsed time ==> 0s.837ms
Dependency generation phase: Elapsed time ==> 0s.008ms
Cleanup phase: Elapsed time ==> 0s.001ms
