Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Feb  5 15:37:19 2026
| Host         : ISCN5CG2381TGX running 64-bit major release  (build 9200)
| Command      : report_utilization -file C:/Users/Posimsetty/Desktop/SAL_TaskAssignment/reports_stalled/impl_utilization.txt -hierarchical
| Design       : TopModuleStalled
| Device       : xa7a12tcpg238-1I
| Speed File   : -1I
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------+----------+------------+------------+---------+------+-----+--------+--------+------------+
|       Instance       |  Module  | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+----------------------+----------+------------+------------+---------+------+-----+--------+--------+------------+
| TopModuleStalled     |    (top) |        333 |        333 |       0 |    0 | 304 |      0 |      0 |          0 |
|   (TopModuleStalled) |    (top) |         37 |         37 |       0 |    0 | 185 |      0 |      0 |          0 |
|   MAC_UNIT           | mac_unit |        297 |        297 |       0 |    0 | 119 |      0 |      0 |          0 |
+----------------------+----------+------------+------------+---------+------+-----+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


