library work;
use work.Gates.all;
library ieee;
use ieee.std_logic_1164.all;

entity adder_subtractor is
	port(A, B: in std_logic_vector(15 downto 0)
			C_in: in std_logic;
			sum: out std_logic_vector(15 downto 0);
			C_out: out std_logic
	);
end entity adder_subtractor;

architecture struct of adder_subtractor is
	component kogge_stone is
    port(A, B: in std_logic_vector(15 downto 0);
            c_in: in std_logic;
            sum : out std_logic_vector(15 downto 0);
            carry: out std_logic);
	end component kogge_stone;
	
	component NOT_16 is
	port (A: in std_logic_vector(15 downto 0);
			C: out std_logic_vector(15 downto 0));
	end component NOT_16;
	
	
begin
	
end architecture;