/*
 *   OpenBIOS Sparc OBIO driver
 *
 *   (C) 2004 Stefan Reinauer <stepan@openbios.org>
 *   (C) 2005 Ed Schouten <ed@fxq.nl>
 *
 *   This program is free software; you can redistribute it and/or
 *   modify it under the terms of the GNU General Public License
 *   version 2
 *
 */

#include "config.h"
#include "libopenbios/bindings.h"
#include "kernel/kernel.h"
#include "libc/byteorder.h"
#include "libc/vsprintf.h"

#include "drivers/drivers.h"
#include "arch/common/nvram.h"
#include "libopenbios/ofmem.h"
#include "obio.h"
#include "escc.h"

#define	PROMDEV_KBD	0		/* input from keyboard */
#define	PROMDEV_SCREEN	0		/* output to screen */
#define	PROMDEV_TTYA	1		/* in/out to ttya */

/* DECLARE data structures for the nodes.  */
DECLARE_UNNAMED_NODE( ob_obio, INSTALL_OPEN, sizeof(int) );

void
ob_new_obio_device(const char *name, const char *type)
{
    push_str("/obio");
    fword("find-device");
    fword("new-device");

    push_str(name);
    fword("device-name");

    if (type) {
        push_str(type);
        fword("device-type");
    }
}

static unsigned long
map_reg(uint64_t base, uint64_t offset, unsigned long size, int map,
        int phys_hi)
{
    PUSH(phys_hi);
    fword("encode-int");
    PUSH(offset);
    fword("encode-int");
    fword("encode+");
    PUSH(size);
    fword("encode-int");
    fword("encode+");
    push_str("reg");
    fword("property");

    if (map) {
        unsigned long addr;

        addr = (unsigned long)ofmem_map_io(base + offset, size);

        PUSH(addr);
        fword("encode-int");
        push_str("address");
        fword("property");
        return addr;
    }
    return 0;
}

unsigned long
ob_reg(uint64_t base, uint64_t offset, unsigned long size, int map)
{
    return map_reg(base, offset, size, map, 0);
}

void
ob_intr(int intr)
{
    PUSH(intr);
    fword("encode-int");
    PUSH(0);
    fword("encode-int");
    fword("encode+");
    push_str("intr");
    fword("property");
}

void
ob_eccmemctl_init(uint64_t base)
{
    uint32_t version, *regs;
    const char *mc_type;

    push_str("/");
    fword("find-device");
    fword("new-device");

    push_str("eccmemctl");
    fword("device-name");

    PUSH(0x20);
    fword("encode-int");
    push_str("width");
    fword("property");

    regs = (uint32_t *)map_reg(ECC_BASE, 0, ECC_SIZE, 1, ECC_BASE >> 32);

    version = regs[0];
    switch (version) {
    case 0x00000000:
        mc_type = "MCC";
        break;
    case 0x10000000:
        mc_type = "EMC";
        break;
    default:
    case 0x20000000:
        mc_type = "SMC";
        break;
    }
    push_str(mc_type);
    fword("encode-string");
    push_str("mc-type");
    fword("property");

    fword("finish-device");
}

static unsigned char *nvram;
static uint64_t nvram_phys;      /* physical base of the NVRAM (base + offset) */

#define NVRAM_OB_START   (0)

/* One-shot "reboot boot-command" scratch.
 *
 * obp_reboot() (e.g. the Solaris installer's "reboot disk:b") leaves the boot
 * string here so the next boot can honour it exactly once.  It sits just below
 * the idprom, inside the old FREE partition that OpenBIOS no longer walks (see
 * NVRAM_OB_SIZE below), so the config machinery never touches it.  It survives
 * a warm reset because the M48T08 NVRAM is on-chip RAM that the core reset does
 * not clear.
 *
 * Access is by PHYSICAL address via ASI 0x20 (ASI_M_BYPASS), NOT the nvram[]
 * virtual pointer: obp_reboot() runs in the client OS's MMU context, where the
 * PROM's NVRAM virtual mapping has been reclaimed -- a plain nvram[] store
 * there faults and the reset never fires.  The bypass hits the same physical
 * cell in any context.
 *
 * Layout at NVRAM_REBOOT_OFF: [4-byte 'RBTC' magic][NUL-terminated string]
 */
/* Size of the OBP config area walked by nvconf_init().  This MUST stop exactly
 * on a partition boundary in the NVRAM image, or the partition walk overshoots
 * and prints "nvram error detected, zapping pram" on every boot.  The image's
 * first partition is the 0x20-byte SYSTEM ("system") partition -- the only one
 * OpenBIOS ever uses for config -- so stop there.  The rest (the old FREE
 * partition up to the idprom) is unused by OpenBIOS and is where the reboot
 * scratch lives, safely outside the walked region.
 */
#define NVRAM_OB_SIZE        0x20

#define NVRAM_REBOOT_OFF     ((NVRAM_IDPROM - 0x80) & ~15)              /* 0x1f50 */
#define NVRAM_REBOOT_STR_MAX (NVRAM_IDPROM - (NVRAM_REBOOT_OFF + 4))    /* string room */

static const unsigned char nvram_reboot_magic[4] = { 'R', 'B', 'T', 'C' };

static inline void nvram_pb_put(unsigned long pa, unsigned char v)
{
    __asm__ __volatile__("stba %0, [%1] 0x20" : : "r"(v), "r"(pa) : "memory");
}

static inline unsigned char nvram_pb_get(unsigned long pa)
{
    unsigned char v;
    __asm__ __volatile__("lduba [%1] 0x20, %0" : "=r"(v) : "r"(pa) : "memory");
    return v;
}

/* True only when the NVRAM physical base is reachable through a 32-bit
   ASI-bypass address.  SS5 (0x71200000) qualifies; SS20 (0xff1200000) does
   not, so the reboot-arg feature is simply skipped there (reset still works). */
static int nvram_reboot_usable(void)
{
    return nvram_phys != 0 && (nvram_phys >> 32) == 0;
}

void
nvram_set_reboot_command(const char *str)
{
    unsigned long base = (unsigned long)nvram_phys + NVRAM_REBOOT_OFF;
    int i;

    if (!nvram_reboot_usable() || !str)
        return;
    for (i = 0; i < NVRAM_REBOOT_STR_MAX - 1 && str[i]; i++)
        nvram_pb_put(base + 4 + i, (unsigned char)str[i]);
    nvram_pb_put(base + 4 + i, 0);
    /* write the magic last so a torn write is never mistaken for valid */
    nvram_pb_put(base + 0, nvram_reboot_magic[0]);
    nvram_pb_put(base + 1, nvram_reboot_magic[1]);
    nvram_pb_put(base + 2, nvram_reboot_magic[2]);
    nvram_pb_put(base + 3, nvram_reboot_magic[3]);
}

int
nvram_get_reboot_command(char *buf, int len)
{
    unsigned long base = (unsigned long)nvram_phys + NVRAM_REBOOT_OFF;
    int i;

    if (!nvram_reboot_usable() || !buf || len <= 0)
        return 0;
    if (nvram_pb_get(base + 0) != nvram_reboot_magic[0] ||
        nvram_pb_get(base + 1) != nvram_reboot_magic[1] ||
        nvram_pb_get(base + 2) != nvram_reboot_magic[2] ||
        nvram_pb_get(base + 3) != nvram_reboot_magic[3])
        return 0;
    for (i = 0; i < len - 1 && i < NVRAM_REBOOT_STR_MAX - 1; i++) {
        unsigned char c = nvram_pb_get(base + 4 + i);
        if (!c)
            break;
        buf[i] = (char)c;
    }
    buf[i] = '\0';
    /* one-shot: clear the magic so subsequent boots use the default */
    nvram_pb_put(base + 0, 0);
    nvram_pb_put(base + 1, 0);
    nvram_pb_put(base + 2, 0);
    nvram_pb_put(base + 3, 0);
    return 1;
}

void
arch_nvram_get(char *data)
{
    memcpy(data, &nvram[NVRAM_OB_START], NVRAM_OB_SIZE);
}

void
arch_nvram_put(char *data)
{
    memcpy(&nvram[NVRAM_OB_START], data, NVRAM_OB_SIZE);
}

int
arch_nvram_size(void)
{
    return NVRAM_OB_SIZE;
}

void
ss5_init(uint64_t base)
{
    ob_new_obio_device("slavioconfig", NULL);

    ob_reg(base, SLAVIO_SCONFIG, SCONFIG_REGS, 0);

    fword("finish-device");
}

#ifdef CONFIG_TACUS

unsigned char tacus_macaddr[6] = { 0x08 ,0x00, 0x20, 0x12, 0x34, 0x56 };

struct Sun_nvram {
    uint8_t type;       /* always 01 */
    uint8_t machine_id; /* first byte of host id (machine type) */
    uint8_t macaddr[6]; /* 6 byte ethernet address (first 3 bytes 08, 00, 20) */
    uint8_t date[4];    /* date of manufacture */
    uint8_t hostid[3];  /* remaining 3 bytes of host id (serial number) */
    uint8_t checksum;   /* bitwise xor of previous bytes */
};

static inline void
Sun_init_header(struct Sun_nvram *header, const uint8_t *macaddr, int machine_id)
{
    uint8_t tmp, *tmpptr;
    unsigned int i;

    header->type = 1;
    header->machine_id = machine_id & 0xff;
    memcpy(&header->macaddr, macaddr, 6);
    memcpy(&header->hostid, &macaddr[3], 3);
    
    /* Calculate checksum */
    tmp = 0;
    tmpptr = (uint8_t *)header;
    for (i = 0; i < 15; i++)
        tmp ^= tmpptr[i];

    header->checksum = tmp;
}

extern uint16_t machine_id;

#endif

static void
ob_nvram_init(uint64_t base, uint64_t offset)
{
    /* Remember the physical base so the reboot scratch can be reached via
       ASI-bypass from the client OS's MMU context (see nvram_*_reboot_command). */
    nvram_phys = base + offset;
#ifdef CONFIG_TACUS
    struct Sun_nvram header;
    
    ob_new_obio_device("eeprom", NULL);
    nvram = (unsigned char *)ob_reg(base, offset, NVRAM_SIZE, 1);

    if (machine_id == 32)
        Sun_init_header(&header, tacus_macaddr, 0x80); // SS5
    else
        Sun_init_header(&header, tacus_macaddr, 0x72); // SS20

    memcpy(&nvram[NVRAM_IDPROM], &header, 32);
#else
    ob_new_obio_device("eeprom", NULL);
    nvram = (unsigned char *)ob_reg(base, offset, NVRAM_SIZE, 1);
#endif

    PUSH((unsigned long)nvram);
    fword("encode-int");
    push_str("address");
    fword("property");

    push_str("mk48t08");
    fword("model");

    fword("finish-device");

    // Add /idprom
    push_str("/");
    fword("find-device");

    PUSH((long)&nvram[NVRAM_IDPROM]);
    PUSH(32);
    fword("encode-bytes");
    push_str("idprom");
    fword("property");
}

static void
ob_fd_init(uint64_t base, uint64_t offset, int intr)
{
    unsigned long addr;

    ob_new_obio_device("SUNW,fdtwo", "block");

    addr = ob_reg(base, offset, FD_REGS, 1);

    ob_intr(intr);

    fword("is-deblocker");

    ob_floppy_init("/obio", "SUNW,fdtwo", 0, addr);

    fword("finish-device");
}

#ifdef CONFIG_TACUS
volatile unsigned int *aux_reg;

unsigned cpumask,ncpus;
#endif

static void
ob_auxio_init(uint64_t base, uint64_t offset)
{
    ob_new_obio_device("auxio", NULL);

    aux_reg = (void *)ob_reg(base, offset, AUXIO_REGS, 1);

    fword("finish-device");
}

volatile unsigned char *power_reg;
volatile unsigned int *reset_reg;

static void
sparc32_reset_all(void)
{
    *reset_reg = 1;
}

// AUX 2 (Software Powerdown Control) and reset
static void
ob_aux2_reset_init(uint64_t base, uint64_t offset, int intr)
{
    ob_new_obio_device("power", NULL);

    power_reg = (void *)ob_reg(base, offset, AUXIO2_REGS, 1);

    // Not in device tree
    reset_reg = (unsigned int *)ofmem_map_io(base + (uint64_t)SLAVIO_RESET, RESET_REGS);

    bind_func("sparc32-reset-all", sparc32_reset_all);
    push_str("' sparc32-reset-all to reset-all");
    fword("eval");

    ob_intr(intr);

    fword("finish-device");
}

volatile struct sun4m_timer_regs *counter_regs;

static void
ob_counter_init(uint64_t base, unsigned long offset, int ncpu)
{
    int i;

    ob_new_obio_device("counter", NULL);

    for (i = 0; i < ncpu; i++) {
        PUSH(0);
        fword("encode-int");
        if (i != 0) fword("encode+");
        PUSH(offset + (i * PAGE_SIZE));
        fword("encode-int");
        fword("encode+");
        PUSH(COUNTER_REGS);
        fword("encode-int");
        fword("encode+");
    }

    PUSH(0);
    fword("encode-int");
    fword("encode+");
    PUSH(offset + 0x10000);
    fword("encode-int");
    fword("encode+");
    PUSH(COUNTER_REGS);
    fword("encode-int");
    fword("encode+");

    push_str("reg");
    fword("property");


    counter_regs = (struct sun4m_timer_regs *)ofmem_map_io(base + (uint64_t)offset, sizeof(*counter_regs));
    counter_regs->cfg = 0xffffffff;

#ifdef CONFIG_TACUS
    cpumask=counter_regs->cfg;
    ncpus=(cpumask & 1) + ((cpumask & 2)>>1) + ((cpumask & 4)>>2) + ((cpumask &8)>>3);
#endif
    
    counter_regs->cfg = 0xfffffffe;
    
    counter_regs->l10_timer_limit = 0;
    counter_regs->cpu_timers[0].l14_timer_limit = 0x9c4000;    /* see comment in obio.h */
    counter_regs->cpu_timers[0].cntrl = 1;

    for (i = 0; i < ncpu; i++) {
        PUSH((unsigned long)&counter_regs->cpu_timers[i]);
        fword("encode-int");
        if (i != 0)
            fword("encode+");
    }
    PUSH((unsigned long)&counter_regs->l10_timer_limit);
    fword("encode-int");
    fword("encode+");
    push_str("address");
    fword("property");

    fword("finish-device");
}

static volatile struct sun4m_intregs *intregs;

static void
ob_interrupt_init(uint64_t base, unsigned long offset, int ncpu)
{
    int i;

    ob_new_obio_device("interrupt", NULL);

    for (i = 0; i < ncpu; i++) {
        PUSH(0);
        fword("encode-int");
        if (i != 0) fword("encode+");
        PUSH(offset + (i * PAGE_SIZE));
        fword("encode-int");
        fword("encode+");
        PUSH(INTERRUPT_REGS);
        fword("encode-int");
        fword("encode+");
    }

    PUSH(0);
    fword("encode-int");
    fword("encode+");
    PUSH(offset + 0x10000);
    fword("encode-int");
    fword("encode+");
    PUSH(INTERRUPT_REGS);
    fword("encode-int");
    fword("encode+");

    push_str("reg");
    fword("property");

    intregs = (struct sun4m_intregs *)ofmem_map_io(base | (uint64_t)offset, sizeof(*intregs));
    intregs->clear = ~SUN4M_INT_MASKALL;
    intregs->cpu_intregs[0].clear = ~0x17fff;

    for (i = 0; i < ncpu; i++) {
        PUSH((unsigned long)&intregs->cpu_intregs[i]);
        fword("encode-int");
        if (i != 0)
            fword("encode+");
    }
    PUSH((unsigned long)&intregs->tbt);
    fword("encode-int");
    fword("encode+");
    push_str("address");
    fword("property");

    fword("finish-device");
}

/* SMP CPU boot structure */
struct smp_cfg {
    uint32_t smp_ctx;
    uint32_t smp_ctxtbl;
    uint32_t smp_entry;
    uint32_t valid;
};

static struct smp_cfg *smp_header;

int
start_cpu(unsigned int pc, unsigned int context_ptr, unsigned int context, int cpu)
{
    if (!cpu)
        return -1;

    cpu &= 7;

    smp_header->smp_entry = pc;
    smp_header->smp_ctxtbl = context_ptr;
    smp_header->smp_ctx = context;
    smp_header->valid = cpu;

    intregs->cpu_intregs[cpu].set = SUN4M_SOFT_INT(14);

    return 0;
}

static void
ob_smp_init(unsigned long mem_size)
{
    // See arch/sparc32/entry.S for memory layout
    smp_header = (struct smp_cfg *)ofmem_map_io((uint64_t)(mem_size - 0x100),
                                          sizeof(struct smp_cfg));
}

static void
ob_obio_open(__attribute__((unused))int *idx)
{
	int ret=1;
	RET ( -ret );
}

static void
ob_obio_close(__attribute__((unused))int *idx)
{
	selfword("close-deblocker");
}

static void
ob_obio_initialize(__attribute__((unused))int *idx)
{
    push_str("/");
    fword("find-device");
    fword("new-device");

    push_str("obio");
    fword("device-name");

    push_str("hierarchical");
    fword("device-type");

    PUSH(2);
    fword("encode-int");
    push_str("#address-cells");
    fword("property");

    PUSH(1);
    fword("encode-int");
    push_str("#size-cells");
    fword("property");

    fword("finish-device");
}

static void
ob_set_obio_ranges(uint64_t base)
{
    push_str("/obio");
    fword("find-device");
    PUSH(0);
    fword("encode-int");
    PUSH(0);
    fword("encode-int");
    fword("encode+");
    PUSH(base >> 32);
    fword("encode-int");
    fword("encode+");
    PUSH(base & 0xffffffff);
    fword("encode-int");
    fword("encode+");
    PUSH(SLAVIO_SIZE);
    fword("encode-int");
    fword("encode+");
    push_str("ranges");
    fword("property");
}

static void
ob_obio_decodeunit(__attribute__((unused)) int *idx)
{
    fword("decode-unit-sbus");
}


static void
ob_obio_encodeunit(__attribute__((unused)) int *idx)
{
    fword("encode-unit-sbus");
}

NODE_METHODS(ob_obio) = {
	{ NULL,			ob_obio_initialize	},
	{ "open",		ob_obio_open		},
	{ "close",		ob_obio_close		},
	{ "encode-unit",	ob_obio_encodeunit	},
	{ "decode-unit",	ob_obio_decodeunit	},
};


int
ob_obio_init(uint64_t slavio_base, unsigned long fd_offset,
             unsigned long counter_offset, unsigned long intr_offset,
             int intr_ncpu, unsigned long aux1_offset, unsigned long aux2_offset,
             unsigned long mem_size)
{

    // All devices were integrated to NCR89C105, see
    // http://www.ibiblio.org/pub/historic-linux/early-ports/Sparc/NCR/NCR89C105.txt

    //printk("Initializing OBIO devices...\n");
#if 0 // XXX
    REGISTER_NAMED_NODE(ob_obio, "/obio");
    device_end();
#endif
    ob_set_obio_ranges(slavio_base);

    // Zilog Z8530 serial ports, see http://www.zilog.com
    // Must be before zs@0,0 or Linux won't boot
    ob_zs_init(slavio_base, SLAVIO_ZS1, ZS_INTR, 0, 0);

    ob_zs_init(slavio_base, SLAVIO_ZS, ZS_INTR, 1, 1);

    // M48T08 NVRAM, see http://www.st.com
    ob_nvram_init(slavio_base, SLAVIO_NVRAM);

    // 82078 FDC
    if (fd_offset != (unsigned long) -1)
        ob_fd_init(slavio_base, fd_offset, FD_INTR);

    ob_auxio_init(slavio_base, aux1_offset);

    if (aux2_offset != (unsigned long) -1)
        ob_aux2_reset_init(slavio_base, aux2_offset, AUXIO2_INTR);

    ob_counter_init(slavio_base, counter_offset, intr_ncpu);

    ob_interrupt_init(slavio_base, intr_offset, intr_ncpu);

    ob_smp_init(mem_size);

    return 0;
}
