{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668549429041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668549429041 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 15 16:57:08 2022 " "Processing started: Tue Nov 15 16:57:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668549429041 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668549429041 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Display -c Display " "Command: quartus_map --read_settings_files=on --write_settings_files=off Display -c Display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668549429042 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668549430084 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668549430084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/prins/desktop/genisama/vhdl course/display/src/vhdl/displayintensitytesting.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/prins/desktop/genisama/vhdl course/display/src/vhdl/displayintensitytesting.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display-rtl " "Found design unit 1: Display-rtl" {  } { { "../Display/src/VHDL/DisplayIntensitytesting.vhd" "" { Text "C:/Users/prins/Desktop/GENISAMA/VHDL Course/Display/src/VHDL/DisplayIntensitytesting.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668549448121 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "../Display/src/VHDL/DisplayIntensitytesting.vhd" "" { Text "C:/Users/prins/Desktop/GENISAMA/VHDL Course/Display/src/VHDL/DisplayIntensitytesting.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668549448121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668549448121 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Display " "Elaborating entity \"Display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668549448200 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Display/src/VHDL/DisplayIntensitytesting.vhd" "" { Text "C:/Users/prins/Desktop/GENISAMA/VHDL Course/Display/src/VHDL/DisplayIntensitytesting.vhd" 196 -1 0 } } { "../Display/src/VHDL/DisplayIntensitytesting.vhd" "" { Text "C:/Users/prins/Desktop/GENISAMA/VHDL Course/Display/src/VHDL/DisplayIntensitytesting.vhd" 34 -1 0 } } { "../Display/src/VHDL/DisplayIntensitytesting.vhd" "" { Text "C:/Users/prins/Desktop/GENISAMA/VHDL Course/Display/src/VHDL/DisplayIntensitytesting.vhd" 40 -1 0 } } { "../Display/src/VHDL/DisplayIntensitytesting.vhd" "" { Text "C:/Users/prins/Desktop/GENISAMA/VHDL Course/Display/src/VHDL/DisplayIntensitytesting.vhd" 32 -1 0 } } { "../Display/src/VHDL/DisplayIntensitytesting.vhd" "" { Text "C:/Users/prins/Desktop/GENISAMA/VHDL Course/Display/src/VHDL/DisplayIntensitytesting.vhd" 61 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1668549449447 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1668549449448 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Dp VCC " "Pin \"Dp\" is stuck at VCC" {  } { { "../Display/src/VHDL/DisplayIntensitytesting.vhd" "" { Text "C:/Users/prins/Desktop/GENISAMA/VHDL Course/Display/src/VHDL/DisplayIntensitytesting.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668549450054 "|Display|Dp"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1668549450054 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668549450247 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Digit3\[0\] Low " "Register Digit3\[0\] will power up to Low" {  } { { "../Display/src/VHDL/DisplayIntensitytesting.vhd" "" { Text "C:/Users/prins/Desktop/GENISAMA/VHDL Course/Display/src/VHDL/DisplayIntensitytesting.vhd" 120 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1668549450465 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Digit2\[0\] Low " "Register Digit2\[0\] will power up to Low" {  } { { "../Display/src/VHDL/DisplayIntensitytesting.vhd" "" { Text "C:/Users/prins/Desktop/GENISAMA/VHDL Course/Display/src/VHDL/DisplayIntensitytesting.vhd" 120 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1668549450465 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Digit1\[0\] Low " "Register Digit1\[0\] will power up to Low" {  } { { "../Display/src/VHDL/DisplayIntensitytesting.vhd" "" { Text "C:/Users/prins/Desktop/GENISAMA/VHDL Course/Display/src/VHDL/DisplayIntensitytesting.vhd" 120 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1668549450465 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Digit4\[0\] Low " "Register Digit4\[0\] will power up to Low" {  } { { "../Display/src/VHDL/DisplayIntensitytesting.vhd" "" { Text "C:/Users/prins/Desktop/GENISAMA/VHDL Course/Display/src/VHDL/DisplayIntensitytesting.vhd" 120 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1668549450465 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Digit2\[31\] Low " "Register Digit2\[31\] will power up to Low" {  } { { "../Display/src/VHDL/DisplayIntensitytesting.vhd" "" { Text "C:/Users/prins/Desktop/GENISAMA/VHDL Course/Display/src/VHDL/DisplayIntensitytesting.vhd" 120 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1668549450465 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Digit3\[31\] Low " "Register Digit3\[31\] will power up to Low" {  } { { "../Display/src/VHDL/DisplayIntensitytesting.vhd" "" { Text "C:/Users/prins/Desktop/GENISAMA/VHDL Course/Display/src/VHDL/DisplayIntensitytesting.vhd" 120 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1668549450465 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Digit1\[31\] Low " "Register Digit1\[31\] will power up to Low" {  } { { "../Display/src/VHDL/DisplayIntensitytesting.vhd" "" { Text "C:/Users/prins/Desktop/GENISAMA/VHDL Course/Display/src/VHDL/DisplayIntensitytesting.vhd" 120 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1668549450465 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Digit4\[31\] Low " "Register Digit4\[31\] will power up to Low" {  } { { "../Display/src/VHDL/DisplayIntensitytesting.vhd" "" { Text "C:/Users/prins/Desktop/GENISAMA/VHDL Course/Display/src/VHDL/DisplayIntensitytesting.vhd" 120 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1668549450465 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PeriodCounter\[31\] Low " "Register PeriodCounter\[31\] will power up to Low" {  } { { "../Display/src/VHDL/DisplayIntensitytesting.vhd" "" { Text "C:/Users/prins/Desktop/GENISAMA/VHDL Course/Display/src/VHDL/DisplayIntensitytesting.vhd" 196 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1668549450465 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PeriodCounter\[0\] Low " "Register PeriodCounter\[0\] will power up to Low" {  } { { "../Display/src/VHDL/DisplayIntensitytesting.vhd" "" { Text "C:/Users/prins/Desktop/GENISAMA/VHDL Course/Display/src/VHDL/DisplayIntensitytesting.vhd" 196 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1668549450465 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "DeBounceCount\[31\] Low " "Register DeBounceCount\[31\] will power up to Low" {  } { { "../Display/src/VHDL/DisplayIntensitytesting.vhd" "" { Text "C:/Users/prins/Desktop/GENISAMA/VHDL Course/Display/src/VHDL/DisplayIntensitytesting.vhd" 72 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1668549450465 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "DeBounceCount\[0\] Low " "Register DeBounceCount\[0\] will power up to Low" {  } { { "../Display/src/VHDL/DisplayIntensitytesting.vhd" "" { Text "C:/Users/prins/Desktop/GENISAMA/VHDL Course/Display/src/VHDL/DisplayIntensitytesting.vhd" 72 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1668549450465 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1668549450465 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668549451519 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668549451519 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "559 " "Implemented 559 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668549451701 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668549451701 ""} { "Info" "ICUT_CUT_TM_LCELLS" "544 " "Implemented 544 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668549451701 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668549451701 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668549451748 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 15 16:57:31 2022 " "Processing ended: Tue Nov 15 16:57:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668549451748 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668549451748 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668549451748 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668549451748 ""}
