

================================================================
== Vitis HLS Report for 'preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS'
================================================================
* Date:           Sat Nov  1 16:09:42 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  9.00 ns|  7.360 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        2|       18|  18.000 ns|  0.162 us|    1|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- LOOP_SHA256_GEN_FULL_BLKS  |        0|       16|        17|         16|         16|  0 ~ 1|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    168|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    144|    -|
|Register         |        -|    -|     559|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     559|    312|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |j_2_fu_130_p2                            |         +|   0|  0|  65|          58|           1|
    |ap_block_pp0_stage0_11001_grp15          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_11001_grp9          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_11001_grp10         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_11001_grp11         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_11001_grp12         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_11001_grp13         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_11001_grp14         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001_grp16          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001_grp1           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001_grp2           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001_grp3           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001_grp4           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001_grp5           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001_grp6           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001_grp7           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_11001_grp8           |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage9_iter0_grp8   |       and|   0|  0|   2|           1|           1|
    |icmp_ln101_fu_125_p2                     |      icmp|   0|  0|  65|          58|          58|
    |ap_block_state18_pp0_stage1_iter1_grp16  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                            |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                    |          |   0|  0| 168|         135|          79|
    +-----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  81|         17|    1|         17|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |blk_strm_blk_n               |   9|          2|    1|          2|
    |j_fu_64                      |   9|          2|   58|        116|
    |mergeKipadStrm_blk_n         |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 144|         31|   65|        145|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |  16|   0|   16|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |empty_49_reg_314                           |   8|   0|    8|          0|
    |empty_50_reg_334                           |   8|   0|    8|          0|
    |empty_51_reg_354                           |   8|   0|    8|          0|
    |empty_52_reg_374                           |   8|   0|    8|          0|
    |empty_53_reg_394                           |   8|   0|    8|          0|
    |empty_54_reg_414                           |   8|   0|    8|          0|
    |empty_55_reg_434                           |   8|   0|    8|          0|
    |empty_56_reg_454                           |   8|   0|    8|          0|
    |empty_57_reg_474                           |   8|   0|    8|          0|
    |empty_58_reg_494                           |   8|   0|    8|          0|
    |empty_59_reg_514                           |   8|   0|    8|          0|
    |empty_60_reg_534                           |   8|   0|    8|          0|
    |empty_61_reg_554                           |   8|   0|    8|          0|
    |empty_62_reg_574                           |   8|   0|    8|          0|
    |empty_reg_294                              |   8|   0|    8|          0|
    |icmp_ln101_reg_290                         |   1|   0|    1|          0|
    |j_fu_64                                    |  58|   0|   58|          0|
    |p_13_reg_324                               |   8|   0|    8|          0|
    |p_17_reg_344                               |   8|   0|    8|          0|
    |p_1_reg_304                                |   8|   0|    8|          0|
    |p_24_reg_329                               |   8|   0|    8|          0|
    |p_25_reg_339                               |   8|   0|    8|          0|
    |p_26_reg_349                               |   8|   0|    8|          0|
    |p_27_reg_359                               |   8|   0|    8|          0|
    |p_28_reg_364                               |   8|   0|    8|          0|
    |p_29_reg_369                               |   8|   0|    8|          0|
    |p_2_reg_309                                |   8|   0|    8|          0|
    |p_30_reg_379                               |   8|   0|    8|          0|
    |p_31_reg_384                               |   8|   0|    8|          0|
    |p_32_reg_389                               |   8|   0|    8|          0|
    |p_33_reg_399                               |   8|   0|    8|          0|
    |p_34_reg_404                               |   8|   0|    8|          0|
    |p_35_reg_409                               |   8|   0|    8|          0|
    |p_36_reg_419                               |   8|   0|    8|          0|
    |p_37_reg_424                               |   8|   0|    8|          0|
    |p_38_reg_429                               |   8|   0|    8|          0|
    |p_39_reg_439                               |   8|   0|    8|          0|
    |p_3_reg_299                                |   8|   0|    8|          0|
    |p_40_reg_444                               |   8|   0|    8|          0|
    |p_41_reg_449                               |   8|   0|    8|          0|
    |p_42_reg_459                               |   8|   0|    8|          0|
    |p_43_reg_464                               |   8|   0|    8|          0|
    |p_44_reg_469                               |   8|   0|    8|          0|
    |p_45_reg_479                               |   8|   0|    8|          0|
    |p_46_reg_484                               |   8|   0|    8|          0|
    |p_47_reg_489                               |   8|   0|    8|          0|
    |p_48_reg_499                               |   8|   0|    8|          0|
    |p_49_reg_504                               |   8|   0|    8|          0|
    |p_50_reg_509                               |   8|   0|    8|          0|
    |p_51_reg_519                               |   8|   0|    8|          0|
    |p_52_reg_524                               |   8|   0|    8|          0|
    |p_53_reg_529                               |   8|   0|    8|          0|
    |p_54_reg_539                               |   8|   0|    8|          0|
    |p_55_reg_544                               |   8|   0|    8|          0|
    |p_56_reg_549                               |   8|   0|    8|          0|
    |p_57_reg_559                               |   8|   0|    8|          0|
    |p_58_reg_564                               |   8|   0|    8|          0|
    |p_59_reg_569                               |   8|   0|    8|          0|
    |p_60_reg_579                               |   8|   0|    8|          0|
    |p_61_reg_584                               |   8|   0|    8|          0|
    |p_62_reg_589                               |   8|   0|    8|          0|
    |p_s_reg_319                                |   8|   0|    8|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 559|   0|  559|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+-------------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS|  return value|
|mergeKipadStrm_dout            |   in|   32|     ap_fifo|                                    mergeKipadStrm|       pointer|
|mergeKipadStrm_empty_n         |   in|    1|     ap_fifo|                                    mergeKipadStrm|       pointer|
|mergeKipadStrm_read            |  out|    1|     ap_fifo|                                    mergeKipadStrm|       pointer|
|mergeKipadStrm_num_data_valid  |   in|    8|     ap_fifo|                                    mergeKipadStrm|       pointer|
|mergeKipadStrm_fifo_cap        |   in|    8|     ap_fifo|                                    mergeKipadStrm|       pointer|
|blk_strm_din                   |  out|  512|     ap_fifo|                                          blk_strm|       pointer|
|blk_strm_full_n                |   in|    1|     ap_fifo|                                          blk_strm|       pointer|
|blk_strm_write                 |  out|    1|     ap_fifo|                                          blk_strm|       pointer|
|blk_strm_num_data_valid        |   in|    6|     ap_fifo|                                          blk_strm|       pointer|
|blk_strm_fifo_cap              |   in|    6|     ap_fifo|                                          blk_strm|       pointer|
|trunc_ln                       |   in|   58|     ap_none|                                          trunc_ln|        scalar|
+-------------------------------+-----+-----+------------+--------------------------------------------------+--------------+

