#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Aug  6 11:04:20 2018
# Process ID: 21698
# Current directory: /home/iavendano/pynq-copter/pynqcopter/iicComm
# Command line: vivado iicComm/iicComm.xpr
# Log file: /home/iavendano/pynq-copter/pynqcopter/iicComm/vivado.log
# Journal file: /home/iavendano/pynq-copter/pynqcopter/iicComm/vivado.jou
#-----------------------------------------------------------
start_gui
open_project iicComm/iicComm.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/iavendano/pynq-copter/pynqcopter/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/opt/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'iicComm.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
iicComm_iiccomm5_0_0

open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:08 . Memory (MB): peak = 6244.156 ; gain = 95.836 ; free physical = 125366 ; free virtual = 504037
update_compile_order -fileset sources_1
open_bd_design {/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/iicComm.bd}
Adding cell -- xilinx.com:ip:axi_iic:2.0 - axi_iic_0
Adding cell -- UCSD:hlsip:iiccomm5:1.0 - iiccomm5_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s01_mmu
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <iicComm> from BD file </home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/iicComm.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 6319.891 ; gain = 41.176 ; free physical = 126415 ; free virtual = 505091
delete_bd_objs [get_bd_intf_nets iiccomm5_0_m_axi_iic] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells iiccomm5_0]
startgroup
create_bd_cell -type ip -vlnv UCSD:hlsip:iiccomm:1.0 iiccomm_0
endgroup
set_property location {3 907 103} [get_bd_cells iiccomm_0]
set_property location {2 952 98} [get_bd_cells iiccomm_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M00_AXI] [get_bd_intf_pins iiccomm_0/s_axi_AXILiteS]
connect_bd_intf_net [get_bd_intf_pins iiccomm_0/m_axi_iic] -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/S01_AXI]
assign_bd_address [get_bd_addr_segs {iiccomm_0/s_axi_AXILiteS/Reg }]
</iiccomm_0/s_axi_AXILiteS/Reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_iiccomm_0_Reg}]
set_property offset 0x40000000 [get_bd_addr_segs {processing_system7_0/Data/SEG_iiccomm_0_Reg}]
assign_bd_address [get_bd_addr_segs {axi_iic_0/S_AXI/Reg }]
</axi_iic_0/S_AXI/Reg> is being mapped into </iiccomm_0/Data_m_axi_iic> at <0x40001000 [ 4K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </axi_iic_0/S_AXI/Reg> does not match the usage <memory> of master </iiccomm_0/Data_m_axi_iic> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </axi_iic_0/S_AXI/Reg> from </iiccomm_0/Data_m_axi_iic>
include_bd_addr_seg [get_bd_addr_segs -excluded iiccomm_0/Data_m_axi_iic/SEG_axi_iic_0_Reg]
Including </axi_iic_0/S_AXI/Reg> into </iiccomm_0/Data_m_axi_iic>
save_bd_design
Wrote  : </home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/iicComm.bd> 
Wrote  : </home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ui/bd_90c83d8f.ui> 
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/iiccomm_0/ap_clk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_net [get_bd_pins iiccomm_0/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins iiccomm_0/ap_rst_n] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
save_bd_design
Wrote  : </home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/iicComm.bd> 
Wrote  : </home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ui/bd_90c83d8f.ui> 
validate_bd_design
save_bd_design
Wrote  : </home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/iicComm.bd> 
write_bd_tcl -force -hier_blks [get_bd_cells /] /home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm.tcl
INFO: [BD 5-148] Tcl file written out </home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm.tcl>.

write_bd_tcl -force -hier_blks [get_bd_cells /] /home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm.tcl
INFO: [BD 5-148] Tcl file written out </home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm.tcl>.

exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug  6 11:08:53 2018...
