// Seed: 4211719495
module module_0 ();
  logic id_1;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1
);
  logic id_3 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd51,
    parameter id_3 = 32'd73
) (
    input  wor   id_0,
    output uwire _id_1,
    input  tri0  id_2,
    input  tri   _id_3
);
  wire [1 : 1 'h0] id_5;
  logic [-1 'd0 : -1  ===  -1] id_6;
  module_0 modCall_1 ();
  logic [id_3  ==  id_1 : 1] id_7;
endmodule
