INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/siqingxu/Desktop/Comp541/Comp541/Lab8/Lab8.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/siqingxu/Desktop/Comp541/Comp541/Lab8/Lab8.srcs/sim_2/new/controller_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_test
INFO: [VRFC 10-311] analyzing module selfcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/siqingxu/Desktop/Comp541/Comp541/Lab8/Lab8.sim/sim_2/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
