###############################################################
#  Generated by:      Cadence Innovus 18.10-p002_1
#  OS:                Linux x86_64(Host ID c125m-16.EECS.Berkeley.EDU)
#  Generated on:      Sun Dec 13 19:51:06 2020
#  Design:            riscv_top
#  Command:           place_opt_design
###############################################################
Path 1: MET (468.301 ps) Clock Gating Setup Check with Pin cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   45.999
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  754.001
       Launch Clock:=    0.000
          Data Path:+  285.700
              Slack:=  468.301
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                 Flags  Arc      Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                                      (ps)      (ps)      (ps)  
#----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                          -      clk      R     (arrival)                 115    0.000     0.000     0.000  
  clk                                                          -      -        R     (net)                     115        -         -         -  
  mem/dcache/STATE_reg[1]/QN                                   -      CLK->QN  R     DFFHQNx1_ASAP7_75t_SL       1    0.100    29.500    29.500  
  mem/dcache/STATE[1]                                          -      -        R     (net)                       1        -         -         -  
  mem/dcache/FE_OFC352_STATE_1/Y                               -      A->Y     R     BUFx2_ASAP7_75t_SL         35   12.600    55.100    84.600  
  mem/dcache/FE_OFN352_STATE_1                                 -      -        R     (net)                      35        -         -         -  
  mem/dcache/g10588/Y                                          -      A->Y     R     OR2x2_ASAP7_75t_SL          4  154.300    29.800   114.400  
  mem/dcache/n_661                                             -      -        R     (net)                       4        -         -         -  
  mem/dcache/g10586/Y                                          -      A->Y     R     OR2x2_ASAP7_75t_SL          3   19.300    17.500   131.900  
  mem/dcache/n_691                                             -      -        R     (net)                       3        -         -         -  
  mem/dcache/g10585/Y                                          -      B->Y     F     NAND2xp5_ASAP7_75t_SL       1   20.300    22.800   154.700  
  mem/d_stall_n                                                -      -        F     (net)                       1        -         -         -  
  mem/g21/Y                                                    -      A->Y     R     NAND2x1_ASAP7_75t_SL       41   46.000   123.400   278.100  
  stall                                                        -      -        R     (net)                      41        -         -         -  
  cpu/s2_to_s3_inst/g191__3680/Y                               -      B->Y     F     NAND2xp5_ASAP7_75t_SL       1  244.000     7.600   285.700  
  cpu/s2_to_s3_inst/n_18                                       -      -        F     (net)                       1        -         -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/ENA  -      ENA      F     ICGx1_ASAP7_75t_R           1   68.100     0.100   285.700  
#----------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                 Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                            (ps)    (ps)      (ps)  
#----------------------------------------------------------------------------------------------------------------------------------
  clk                                                          -      clk  R     (arrival)             115  0.000   0.000   900.000  
  clk                                                          -      -    R     (net)                 115      -       -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R     115  4.000   0.000   900.000  
#----------------------------------------------------------------------------------------------------------------------------------
Path 2: MET (470.766 ps) Clock Gating Setup Check with Pin cpu/s2_to_s3_pc/CLKGATE_RC_CG_HIER_INST7/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/s2_to_s3_pc/CLKGATE_RC_CG_HIER_INST7/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   45.634
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  754.366
       Launch Clock:=    0.000
          Data Path:+  283.600
              Slack:=  470.766
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc      Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                                    (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                        -      clk      R     (arrival)                 115    0.000     0.000     0.000  
  clk                                                        -      -        R     (net)                     115        -         -         -  
  mem/dcache/STATE_reg[1]/QN                                 -      CLK->QN  R     DFFHQNx1_ASAP7_75t_SL       1    0.100    29.500    29.500  
  mem/dcache/STATE[1]                                        -      -        R     (net)                       1        -         -         -  
  mem/dcache/FE_OFC352_STATE_1/Y                             -      A->Y     R     BUFx2_ASAP7_75t_SL         35   12.600    55.100    84.600  
  mem/dcache/FE_OFN352_STATE_1                               -      -        R     (net)                      35        -         -         -  
  mem/dcache/g10588/Y                                        -      A->Y     R     OR2x2_ASAP7_75t_SL          4  154.300    29.800   114.400  
  mem/dcache/n_661                                           -      -        R     (net)                       4        -         -         -  
  mem/dcache/g10586/Y                                        -      A->Y     R     OR2x2_ASAP7_75t_SL          3   19.300    17.500   131.900  
  mem/dcache/n_691                                           -      -        R     (net)                       3        -         -         -  
  mem/dcache/g10585/Y                                        -      B->Y     F     NAND2xp5_ASAP7_75t_SL       1   20.300    22.800   154.700  
  mem/d_stall_n                                              -      -        F     (net)                       1        -         -         -  
  mem/g21/Y                                                  -      A->Y     R     NAND2x1_ASAP7_75t_SL       41   46.000   124.300   279.000  
  stall                                                      -      -        R     (net)                      41        -         -         -  
  cpu/s2_to_s3_pc/g213__4733/Y                               -      B->Y     F     NAND2xp5_ASAP7_75t_SL       1  244.100     4.600   283.600  
  cpu/s2_to_s3_pc/n_34                                       -      -        F     (net)                       1        -         -         -  
  cpu/s2_to_s3_pc/CLKGATE_RC_CG_HIER_INST7/RC_CGIC_INST/ENA  -      ENA      F     ICGx1_ASAP7_75t_R           1   65.400     0.000   283.600  
#--------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                          (ps)    (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  clk                                                        -      clk  R     (arrival)             115  0.000   0.000   900.000  
  clk                                                        -      -    R     (net)                 115      -       -         -  
  cpu/s2_to_s3_pc/CLKGATE_RC_CG_HIER_INST7/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R     115  4.000   0.000   900.000  
#--------------------------------------------------------------------------------------------------------------------------------
Path 3: MET (470.979 ps) Clock Gating Setup Check with Pin cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   45.621
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  754.379
       Launch Clock:=    0.000
          Data Path:+  283.400
              Slack:=  470.979
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc      Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                                     (ps)      (ps)      (ps)  
#---------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                         -      clk      R     (arrival)                 115    0.000     0.000     0.000  
  clk                                                         -      -        R     (net)                     115        -         -         -  
  mem/dcache/STATE_reg[1]/QN                                  -      CLK->QN  R     DFFHQNx1_ASAP7_75t_SL       1    0.100    29.500    29.500  
  mem/dcache/STATE[1]                                         -      -        R     (net)                       1        -         -         -  
  mem/dcache/FE_OFC352_STATE_1/Y                              -      A->Y     R     BUFx2_ASAP7_75t_SL         35   12.600    55.100    84.600  
  mem/dcache/FE_OFN352_STATE_1                                -      -        R     (net)                      35        -         -         -  
  mem/dcache/g10588/Y                                         -      A->Y     R     OR2x2_ASAP7_75t_SL          4  154.300    29.800   114.400  
  mem/dcache/n_661                                            -      -        R     (net)                       4        -         -         -  
  mem/dcache/g10586/Y                                         -      A->Y     R     OR2x2_ASAP7_75t_SL          3   19.300    17.500   131.900  
  mem/dcache/n_691                                            -      -        R     (net)                       3        -         -         -  
  mem/dcache/g10585/Y                                         -      B->Y     F     NAND2xp5_ASAP7_75t_SL       1   20.300    22.800   154.700  
  mem/d_stall_n                                               -      -        F     (net)                       1        -         -         -  
  mem/g21/Y                                                   -      A->Y     R     NAND2x1_ASAP7_75t_SL       41   46.000   124.200   278.900  
  stall                                                       -      -        R     (net)                      41        -         -         -  
  cpu/s2_to_s3_alu/g213__7410/Y                               -      B->Y     F     NAND2xp5_ASAP7_75t_SL       1  244.100     4.500   283.400  
  cpu/s2_to_s3_alu/n_34                                       -      -        F     (net)                       1        -         -         -  
  cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_INST/ENA  -      ENA      F     ICGx1_ASAP7_75t_R           1   65.300     0.000   283.400  
#---------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                           (ps)    (ps)      (ps)  
#---------------------------------------------------------------------------------------------------------------------------------
  clk                                                         -      clk  R     (arrival)             115  0.000   0.000   900.000  
  clk                                                         -      -    R     (net)                 115      -       -         -  
  cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R     115  4.000   0.000   900.000  
#---------------------------------------------------------------------------------------------------------------------------------
Path 4: MET (471.452 ps) Clock Gating Setup Check with Pin cpu/s1_to_s2_inst/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/s1_to_s2_inst/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   45.648
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  754.352
       Launch Clock:=    0.000
          Data Path:+  282.900
              Slack:=  471.452
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                 Flags  Arc      Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                                      (ps)      (ps)      (ps)  
#----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                          -      clk      R     (arrival)                 115    0.000     0.000     0.000  
  clk                                                          -      -        R     (net)                     115        -         -         -  
  mem/dcache/STATE_reg[1]/QN                                   -      CLK->QN  R     DFFHQNx1_ASAP7_75t_SL       1    0.100    29.500    29.500  
  mem/dcache/STATE[1]                                          -      -        R     (net)                       1        -         -         -  
  mem/dcache/FE_OFC352_STATE_1/Y                               -      A->Y     R     BUFx2_ASAP7_75t_SL         35   12.600    55.100    84.600  
  mem/dcache/FE_OFN352_STATE_1                                 -      -        R     (net)                      35        -         -         -  
  mem/dcache/g10588/Y                                          -      A->Y     R     OR2x2_ASAP7_75t_SL          4  154.300    29.800   114.400  
  mem/dcache/n_661                                             -      -        R     (net)                       4        -         -         -  
  mem/dcache/g10586/Y                                          -      A->Y     R     OR2x2_ASAP7_75t_SL          3   19.300    17.500   131.900  
  mem/dcache/n_691                                             -      -        R     (net)                       3        -         -         -  
  mem/dcache/g10585/Y                                          -      B->Y     F     NAND2xp5_ASAP7_75t_SL       1   20.300    22.800   154.700  
  mem/d_stall_n                                                -      -        F     (net)                       1        -         -         -  
  mem/g21/Y                                                    -      A->Y     R     NAND2x1_ASAP7_75t_SL       41   46.000   123.400   278.100  
  stall                                                        -      -        R     (net)                      41        -         -         -  
  cpu/s1_to_s2_inst/g307__1881/Y                               -      B->Y     F     NAND2xp5_ASAP7_75t_SL       1  244.000     4.800   282.900  
  cpu/s1_to_s2_inst/n_34                                       -      -        F     (net)                       1        -         -         -  
  cpu/s1_to_s2_inst/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/ENA  -      ENA      F     ICGx1_ASAP7_75t_R           1   65.500     0.000   282.900  
#----------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                 Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                            (ps)    (ps)      (ps)  
#----------------------------------------------------------------------------------------------------------------------------------
  clk                                                          -      clk  R     (arrival)             115  0.000   0.000   900.000  
  clk                                                          -      -    R     (net)                 115      -       -         -  
  cpu/s1_to_s2_inst/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R     115  4.000   0.000   900.000  
#----------------------------------------------------------------------------------------------------------------------------------
Path 5: MET (471.939 ps) Clock Gating Setup Check with Pin cpu/s1_to_s2_rs1/CLKGATE_RC_CG_HIER_INST3/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/s1_to_s2_rs1/CLKGATE_RC_CG_HIER_INST3/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   45.661
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  754.339
       Launch Clock:=    0.000
          Data Path:+  282.400
              Slack:=  471.939
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc      Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                                     (ps)      (ps)      (ps)  
#---------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                         -      clk      R     (arrival)                 115    0.000     0.000     0.000  
  clk                                                         -      -        R     (net)                     115        -         -         -  
  mem/dcache/STATE_reg[1]/QN                                  -      CLK->QN  R     DFFHQNx1_ASAP7_75t_SL       1    0.100    29.500    29.500  
  mem/dcache/STATE[1]                                         -      -        R     (net)                       1        -         -         -  
  mem/dcache/FE_OFC352_STATE_1/Y                              -      A->Y     R     BUFx2_ASAP7_75t_SL         35   12.600    55.100    84.600  
  mem/dcache/FE_OFN352_STATE_1                                -      -        R     (net)                      35        -         -         -  
  mem/dcache/g10588/Y                                         -      A->Y     R     OR2x2_ASAP7_75t_SL          4  154.300    29.800   114.400  
  mem/dcache/n_661                                            -      -        R     (net)                       4        -         -         -  
  mem/dcache/g10586/Y                                         -      A->Y     R     OR2x2_ASAP7_75t_SL          3   19.300    17.500   131.900  
  mem/dcache/n_691                                            -      -        R     (net)                       3        -         -         -  
  mem/dcache/g10585/Y                                         -      B->Y     F     NAND2xp5_ASAP7_75t_SL       1   20.300    22.800   154.700  
  mem/d_stall_n                                               -      -        F     (net)                       1        -         -         -  
  mem/g21/Y                                                   -      A->Y     R     NAND2x1_ASAP7_75t_SL       41   46.000   122.900   277.600  
  stall                                                       -      -        R     (net)                      41        -         -         -  
  cpu/s1_to_s2_rs1/g213__1881/Y                               -      B->Y     F     NAND2xp5_ASAP7_75t_SL       1  244.000     4.800   282.400  
  cpu/s1_to_s2_rs1/n_34                                       -      -        F     (net)                       1        -         -         -  
  cpu/s1_to_s2_rs1/CLKGATE_RC_CG_HIER_INST3/RC_CGIC_INST/ENA  -      ENA      F     ICGx1_ASAP7_75t_R           1   65.600     0.000   282.400  
#---------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                           (ps)    (ps)      (ps)  
#---------------------------------------------------------------------------------------------------------------------------------
  clk                                                         -      clk  R     (arrival)             115  0.000   0.000   900.000  
  clk                                                         -      -    R     (net)                 115      -       -         -  
  cpu/s1_to_s2_rs1/CLKGATE_RC_CG_HIER_INST3/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R     115  4.000   0.000   900.000  
#---------------------------------------------------------------------------------------------------------------------------------
Path 6: MET (472.352 ps) Clock Gating Setup Check with Pin cpu/s1_to_s2_imm/CLKGATE_RC_CG_HIER_INST0/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/s1_to_s2_imm/CLKGATE_RC_CG_HIER_INST0/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   45.648
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  754.352
       Launch Clock:=    0.000
          Data Path:+  282.000
              Slack:=  472.352
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc      Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                                     (ps)      (ps)      (ps)  
#---------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                         -      clk      R     (arrival)                 115    0.000     0.000     0.000  
  clk                                                         -      -        R     (net)                     115        -         -         -  
  mem/dcache/STATE_reg[1]/QN                                  -      CLK->QN  R     DFFHQNx1_ASAP7_75t_SL       1    0.100    29.500    29.500  
  mem/dcache/STATE[1]                                         -      -        R     (net)                       1        -         -         -  
  mem/dcache/FE_OFC352_STATE_1/Y                              -      A->Y     R     BUFx2_ASAP7_75t_SL         35   12.600    55.100    84.600  
  mem/dcache/FE_OFN352_STATE_1                                -      -        R     (net)                      35        -         -         -  
  mem/dcache/g10588/Y                                         -      A->Y     R     OR2x2_ASAP7_75t_SL          4  154.300    29.800   114.400  
  mem/dcache/n_661                                            -      -        R     (net)                       4        -         -         -  
  mem/dcache/g10586/Y                                         -      A->Y     R     OR2x2_ASAP7_75t_SL          3   19.300    17.500   131.900  
  mem/dcache/n_691                                            -      -        R     (net)                       3        -         -         -  
  mem/dcache/g10585/Y                                         -      B->Y     F     NAND2xp5_ASAP7_75t_SL       1   20.300    22.800   154.700  
  mem/d_stall_n                                               -      -        F     (net)                       1        -         -         -  
  mem/g21/Y                                                   -      A->Y     R     NAND2x1_ASAP7_75t_SL       41   46.000   122.500   277.200  
  stall                                                       -      -        R     (net)                      41        -         -         -  
  cpu/s1_to_s2_imm/g420__5107/Y                               -      B->Y     F     NAND2xp5_ASAP7_75t_SL       1  243.900     4.800   282.000  
  cpu/s1_to_s2_imm/n_33                                       -      -        F     (net)                       1        -         -         -  
  cpu/s1_to_s2_imm/CLKGATE_RC_CG_HIER_INST0/RC_CGIC_INST/ENA  -      ENA      F     ICGx1_ASAP7_75t_R           1   65.500     0.000   282.000  
#---------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                           (ps)    (ps)      (ps)  
#---------------------------------------------------------------------------------------------------------------------------------
  clk                                                         -      clk  R     (arrival)             115  0.000   0.000   900.000  
  clk                                                         -      -    R     (net)                 115      -       -         -  
  cpu/s1_to_s2_imm/CLKGATE_RC_CG_HIER_INST0/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R     115  4.000   0.000   900.000  
#---------------------------------------------------------------------------------------------------------------------------------
Path 7: MET (472.387 ps) Clock Gating Setup Check with Pin cpu/s1_to_s2_pc/CLKGATE_RC_CG_HIER_INST2/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/s1_to_s2_pc/CLKGATE_RC_CG_HIER_INST2/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   45.513
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  754.487
       Launch Clock:=    0.000
          Data Path:+  282.100
              Slack:=  472.387
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc      Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                                    (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                        -      clk      R     (arrival)                 115    0.000     0.000     0.000  
  clk                                                        -      -        R     (net)                     115        -         -         -  
  mem/dcache/STATE_reg[1]/QN                                 -      CLK->QN  R     DFFHQNx1_ASAP7_75t_SL       1    0.100    29.500    29.500  
  mem/dcache/STATE[1]                                        -      -        R     (net)                       1        -         -         -  
  mem/dcache/FE_OFC352_STATE_1/Y                             -      A->Y     R     BUFx2_ASAP7_75t_SL         35   12.600    55.100    84.600  
  mem/dcache/FE_OFN352_STATE_1                               -      -        R     (net)                      35        -         -         -  
  mem/dcache/g10588/Y                                        -      A->Y     R     OR2x2_ASAP7_75t_SL          4  154.300    29.800   114.400  
  mem/dcache/n_661                                           -      -        R     (net)                       4        -         -         -  
  mem/dcache/g10586/Y                                        -      A->Y     R     OR2x2_ASAP7_75t_SL          3   19.300    17.500   131.900  
  mem/dcache/n_691                                           -      -        R     (net)                       3        -         -         -  
  mem/dcache/g10585/Y                                        -      B->Y     F     NAND2xp5_ASAP7_75t_SL       1   20.300    22.800   154.700  
  mem/d_stall_n                                              -      -        F     (net)                       1        -         -         -  
  mem/g21/Y                                                  -      A->Y     R     NAND2x1_ASAP7_75t_SL       41   46.000   123.600   278.300  
  stall                                                      -      -        R     (net)                      41        -         -         -  
  cpu/s1_to_s2_pc/g213__1705/Y                               -      B->Y     F     NAND2xp5_ASAP7_75t_SL       1  244.000     3.800   282.100  
  cpu/s1_to_s2_pc/n_34                                       -      -        F     (net)                       1        -         -         -  
  cpu/s1_to_s2_pc/CLKGATE_RC_CG_HIER_INST2/RC_CGIC_INST/ENA  -      ENA      F     ICGx1_ASAP7_75t_R           1   64.500     0.000   282.100  
#--------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                          (ps)    (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  clk                                                        -      clk  R     (arrival)             115  0.000   0.000   900.000  
  clk                                                        -      -    R     (net)                 115      -       -         -  
  cpu/s1_to_s2_pc/CLKGATE_RC_CG_HIER_INST2/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R     115  4.000   0.000   900.000  
#--------------------------------------------------------------------------------------------------------------------------------
Path 8: MET (474.706 ps) Clock Gating Setup Check with Pin cpu/s1_to_s2_rs2/CLKGATE_RC_CG_HIER_INST4/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/s1_to_s2_rs2/CLKGATE_RC_CG_HIER_INST4/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   45.594
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  754.406
       Launch Clock:=    0.000
          Data Path:+  279.700
              Slack:=  474.706
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc      Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                                     (ps)      (ps)      (ps)  
#---------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                         -      clk      R     (arrival)                 115    0.000     0.000     0.000  
  clk                                                         -      -        R     (net)                     115        -         -         -  
  mem/dcache/STATE_reg[1]/QN                                  -      CLK->QN  R     DFFHQNx1_ASAP7_75t_SL       1    0.100    29.500    29.500  
  mem/dcache/STATE[1]                                         -      -        R     (net)                       1        -         -         -  
  mem/dcache/FE_OFC352_STATE_1/Y                              -      A->Y     R     BUFx2_ASAP7_75t_SL         35   12.600    55.100    84.600  
  mem/dcache/FE_OFN352_STATE_1                                -      -        R     (net)                      35        -         -         -  
  mem/dcache/g10588/Y                                         -      A->Y     R     OR2x2_ASAP7_75t_SL          4  154.300    29.800   114.400  
  mem/dcache/n_661                                            -      -        R     (net)                       4        -         -         -  
  mem/dcache/g10586/Y                                         -      A->Y     R     OR2x2_ASAP7_75t_SL          3   19.300    17.500   131.900  
  mem/dcache/n_691                                            -      -        R     (net)                       3        -         -         -  
  mem/dcache/g10585/Y                                         -      B->Y     F     NAND2xp5_ASAP7_75t_SL       1   20.300    22.800   154.700  
  mem/d_stall_n                                               -      -        F     (net)                       1        -         -         -  
  mem/g21/Y                                                   -      A->Y     R     NAND2x1_ASAP7_75t_SL       41   46.000   120.500   275.200  
  stall                                                       -      -        R     (net)                      41        -         -         -  
  cpu/s1_to_s2_rs2/g432__6161/Y                               -      B->Y     F     NAND2xp5_ASAP7_75t_SL       1  243.600     4.500   279.700  
  cpu/s1_to_s2_rs2/n_34                                       -      -        F     (net)                       1        -         -         -  
  cpu/s1_to_s2_rs2/CLKGATE_RC_CG_HIER_INST4/RC_CGIC_INST/ENA  -      ENA      F     ICGx1_ASAP7_75t_R           1   65.100     0.000   279.700  
#---------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                           (ps)    (ps)      (ps)  
#---------------------------------------------------------------------------------------------------------------------------------
  clk                                                         -      clk  R     (arrival)             115  0.000   0.000   900.000  
  clk                                                         -      -    R     (net)                 115      -       -         -  
  cpu/s1_to_s2_rs2/CLKGATE_RC_CG_HIER_INST4/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R     115  4.000   0.000   900.000  
#---------------------------------------------------------------------------------------------------------------------------------
Path 9: MET (474.831 ps) Clock Gating Setup Check with Pin cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   45.769
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  754.231
       Launch Clock:=    0.000
          Data Path:+  279.400
              Slack:=  474.831
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc      Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                                     (ps)      (ps)      (ps)  
#---------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                         -      clk      R     (arrival)                 115    0.000     0.000     0.000  
  clk                                                         -      -        R     (net)                     115        -         -         -  
  mem/dcache/STATE_reg[1]/QN                                  -      CLK->QN  R     DFFHQNx1_ASAP7_75t_SL       1    0.100    29.500    29.500  
  mem/dcache/STATE[1]                                         -      -        R     (net)                       1        -         -         -  
  mem/dcache/FE_OFC352_STATE_1/Y                              -      A->Y     R     BUFx2_ASAP7_75t_SL         35   12.600    55.100    84.600  
  mem/dcache/FE_OFN352_STATE_1                                -      -        R     (net)                      35        -         -         -  
  mem/dcache/g10588/Y                                         -      A->Y     R     OR2x2_ASAP7_75t_SL          4  154.300    29.800   114.400  
  mem/dcache/n_661                                            -      -        R     (net)                       4        -         -         -  
  mem/dcache/g10586/Y                                         -      A->Y     R     OR2x2_ASAP7_75t_SL          3   19.300    17.500   131.900  
  mem/dcache/n_691                                            -      -        R     (net)                       3        -         -         -  
  mem/dcache/g10585/Y                                         -      B->Y     F     NAND2xp5_ASAP7_75t_SL       1   20.300    22.800   154.700  
  mem/d_stall_n                                               -      -        F     (net)                       1        -         -         -  
  mem/g21/Y                                                   -      A->Y     R     NAND2x1_ASAP7_75t_SL       41   46.000   118.800   273.500  
  stall                                                       -      -        R     (net)                      41        -         -         -  
  cpu/stage1/pcreg/g189__5107/Y                               -      B->Y     F     NAND2xp5_ASAP7_75t_SL       1  243.600     5.900   279.400  
  cpu/stage1/pcreg/n_35                                       -      -        F     (net)                       1        -         -         -  
  cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_INST/ENA  -      ENA      F     ICGx1_ASAP7_75t_R           1   66.400     0.100   279.400  
#---------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                           (ps)    (ps)      (ps)  
#---------------------------------------------------------------------------------------------------------------------------------
  clk                                                         -      clk  R     (arrival)             115  0.000   0.000   900.000  
  clk                                                         -      -    R     (net)                 115      -       -         -  
  cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R     115  4.000   0.000   900.000  
#---------------------------------------------------------------------------------------------------------------------------------
Path 10: MET (547.823 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST9/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST9/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   43.878
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  756.122
       Launch Clock:=    0.000
          Data Path:+  208.300
              Slack:=  547.823
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                  Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                          (ps)     (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                           -      clk        R     (arrival)                  115    0.000    0.000    -0.000  
  clk                                                           -      -          R     (net)                      115        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000    -0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                             -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[1]/QN                          -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L        11    0.100   67.400    67.400  
  cpu/stage3_inst[1]                                            -      -          R     (net)                       11        -        -         -  
  cpu/stage1/regwen/g90/Y                                       -      A->Y       F     NAND5xp2_ASAP7_75t_SL        1   67.800   65.100   132.500  
  cpu/stage1/RegWEnSelect                                       -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/g70946/Y                                   -      B->Y       R     OAI21x1_ASAP7_75t_SL        31  133.000   61.900   194.400  
  cpu/stage1/regfile/n_796                                      -      -          R     (net)                       31        -        -         -  
  cpu/stage1/regfile/g70300/Y                                   -      A1->Y      F     OAI31xp33_ASAP7_75t_SL       1  141.600   13.900   208.300  
  cpu/stage1/regfile/n_1655                                     -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST9/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R            1   52.400    0.200   208.300  
#-------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                  Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                             (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clk                                                           -      clk  R     (arrival)             115  0.000   0.000   900.000  
  clk                                                           -      -    R     (net)                 115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST9/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R     115  4.000   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------
Path 11: MET (548.804 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST14/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST14/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   43.796
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  756.204
       Launch Clock:=    0.000
          Data Path:+  207.400
              Slack:=  548.804
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                  115    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                      115        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[1]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L        11    0.100   67.400    67.400  
  cpu/stage3_inst[1]                                             -      -          R     (net)                       11        -        -         -  
  cpu/stage1/regwen/g90/Y                                        -      A->Y       F     NAND5xp2_ASAP7_75t_SL        1   67.800   65.100   132.500  
  cpu/stage1/RegWEnSelect                                        -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/g70946/Y                                    -      B->Y       R     OAI21x1_ASAP7_75t_SL        31  133.000   61.700   194.200  
  cpu/stage1/regfile/n_796                                       -      -          R     (net)                       31        -        -         -  
  cpu/stage1/regfile/g70301/Y                                    -      A1->Y      F     OAI31xp33_ASAP7_75t_SL       1  141.600   13.200   207.400  
  cpu/stage1/regfile/n_1650                                      -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST14/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R            1   51.800    0.200   207.400  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)             115  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                 115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST14/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R     115  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 12: MET (548.947 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST29/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST29/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   46.053
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  753.947
       Launch Clock:=    0.000
          Data Path:+  205.000
              Slack:=  548.947
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                  115    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                      115        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[1]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L        11    0.100   67.400    67.400  
  cpu/stage3_inst[1]                                             -      -          R     (net)                       11        -        -         -  
  cpu/stage1/regwen/g90/Y                                        -      A->Y       F     NAND5xp2_ASAP7_75t_SL        1   67.800   65.100   132.500  
  cpu/stage1/RegWEnSelect                                        -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/g70946/Y                                    -      B->Y       R     OAI21x1_ASAP7_75t_SL        31  133.000   62.200   194.700  
  cpu/stage1/regfile/n_796                                       -      -          R     (net)                       31        -        -         -  
  cpu/stage1/regfile/g70324/Y                                    -      A1->Y      F     OAI31xp33_ASAP7_75t_SL       1  141.600   10.300   205.000  
  cpu/stage1/regfile/n_1635                                      -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST29/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R            1   68.500    0.100   205.000  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)             115  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                 115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST29/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R     115  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 13: MET (550.249 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST28/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST28/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   45.851
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  754.149
       Launch Clock:=    0.000
          Data Path:+  203.900
              Slack:=  550.249
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                  115    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                      115        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[1]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L        11    0.100   67.400    67.400  
  cpu/stage3_inst[1]                                             -      -          R     (net)                       11        -        -         -  
  cpu/stage1/regwen/g90/Y                                        -      A->Y       F     NAND5xp2_ASAP7_75t_SL        1   67.800   65.100   132.500  
  cpu/stage1/RegWEnSelect                                        -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/g70946/Y                                    -      B->Y       R     OAI21x1_ASAP7_75t_SL        31  133.000   62.400   194.900  
  cpu/stage1/regfile/n_796                                       -      -          R     (net)                       31        -        -         -  
  cpu/stage1/regfile/g70310/Y                                    -      A1->Y      F     OAI31xp33_ASAP7_75t_SL       1  141.600    9.000   203.900  
  cpu/stage1/regfile/n_1636                                      -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST28/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R            1   67.000    0.100   203.900  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)             115  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                 115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST28/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R     115  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 14: MET (550.590 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST39/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST39/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   45.810
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  754.190
       Launch Clock:=    0.000
          Data Path:+  203.600
              Slack:=  550.590
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                  115    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                      115        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[1]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L        11    0.100   67.400    67.400  
  cpu/stage3_inst[1]                                             -      -          R     (net)                       11        -        -         -  
  cpu/stage1/regwen/g90/Y                                        -      A->Y       F     NAND5xp2_ASAP7_75t_SL        1   67.800   65.100   132.500  
  cpu/stage1/RegWEnSelect                                        -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/g70946/Y                                    -      B->Y       R     OAI21x1_ASAP7_75t_SL        31  133.000   62.200   194.700  
  cpu/stage1/regfile/n_796                                       -      -          R     (net)                       31        -        -         -  
  cpu/stage1/regfile/g70321/Y                                    -      A1->Y      F     OAI31xp33_ASAP7_75t_SL       1  141.600    8.900   203.600  
  cpu/stage1/regfile/n_1625                                      -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST39/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R            1   66.700    0.100   203.600  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)             115  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                 115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST39/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R     115  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 15: MET (550.968 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST18/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST18/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   45.932
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  754.068
       Launch Clock:=    0.000
          Data Path:+  203.100
              Slack:=  550.968
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                  115    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                      115        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[1]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L        11    0.100   67.400    67.400  
  cpu/stage3_inst[1]                                             -      -          R     (net)                       11        -        -         -  
  cpu/stage1/regwen/g90/Y                                        -      A->Y       F     NAND5xp2_ASAP7_75t_SL        1   67.800   65.100   132.500  
  cpu/stage1/RegWEnSelect                                        -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/g70946/Y                                    -      B->Y       R     OAI21x1_ASAP7_75t_SL        31  133.000   60.700   193.200  
  cpu/stage1/regfile/n_796                                       -      -          R     (net)                       31        -        -         -  
  cpu/stage1/regfile/g70320/Y                                    -      A1->Y      F     OAI31xp33_ASAP7_75t_SL       1  141.500    9.900   203.100  
  cpu/stage1/regfile/n_1646                                      -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST18/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R            1   67.600    0.100   203.100  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)             115  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                 115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST18/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R     115  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 16: MET (551.557 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   45.742
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  754.258
       Launch Clock:=    0.000
          Data Path:+  202.700
              Slack:=  551.557
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                  115    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                      115        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[1]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L        11    0.100   67.400    67.400  
  cpu/stage3_inst[1]                                             -      -          R     (net)                       11        -        -         -  
  cpu/stage1/regwen/g90/Y                                        -      A->Y       F     NAND5xp2_ASAP7_75t_SL        1   67.800   65.100   132.500  
  cpu/stage1/RegWEnSelect                                        -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/g70946/Y                                    -      B->Y       R     OAI21x1_ASAP7_75t_SL        31  133.000   61.900   194.400  
  cpu/stage1/regfile/n_796                                       -      -          R     (net)                       31        -        -         -  
  cpu/stage1/regfile/g70350/Y                                    -      A1->Y      F     OAI31xp33_ASAP7_75t_SL       1  141.600    8.300   202.700  
  cpu/stage1/regfile/n_1627                                      -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R            1   66.200    0.000   202.700  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)             115  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                 115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R     115  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 17: MET (551.995 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   43.404
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  756.596
       Launch Clock:=    0.000
          Data Path:+  204.600
              Slack:=  551.995
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                  115    0.000    0.000    -0.000  
  clk                                                            -      -          R     (net)                      115        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000    -0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[1]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L        11    0.100   67.400    67.400  
  cpu/stage3_inst[1]                                             -      -          R     (net)                       11        -        -         -  
  cpu/stage1/regwen/g90/Y                                        -      A->Y       F     NAND5xp2_ASAP7_75t_SL        1   67.800   65.100   132.500  
  cpu/stage1/RegWEnSelect                                        -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/g70946/Y                                    -      B->Y       R     OAI21x1_ASAP7_75t_SL        31  133.000   62.100   194.600  
  cpu/stage1/regfile/n_796                                       -      -          R     (net)                       31        -        -         -  
  cpu/stage1/regfile/g70308/Y                                    -      A1->Y      F     OAI31xp33_ASAP7_75t_SL       1  141.600   10.000   204.600  
  cpu/stage1/regfile/n_1631                                      -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R            1   48.900    0.100   204.600  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)             115  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                 115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R     115  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 18: MET (552.079 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST31/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST31/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   45.621
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  754.379
       Launch Clock:=    0.000
          Data Path:+  202.300
              Slack:=  552.079
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                  115    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                      115        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[1]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L        11    0.100   67.400    67.400  
  cpu/stage3_inst[1]                                             -      -          R     (net)                       11        -        -         -  
  cpu/stage1/regwen/g90/Y                                        -      A->Y       F     NAND5xp2_ASAP7_75t_SL        1   67.800   65.100   132.500  
  cpu/stage1/RegWEnSelect                                        -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/g70946/Y                                    -      B->Y       R     OAI21x1_ASAP7_75t_SL        31  133.000   62.400   194.900  
  cpu/stage1/regfile/n_796                                       -      -          R     (net)                       31        -        -         -  
  cpu/stage1/regfile/g70322/Y                                    -      A1->Y      F     OAI31xp33_ASAP7_75t_SL       1  141.600    7.400   202.300  
  cpu/stage1/regfile/n_1633                                      -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST31/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R            1   65.300    0.000   202.300  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)             115  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                 115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST31/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R     115  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 19: MET (552.344 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST22/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST22/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   45.756
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  754.244
       Launch Clock:=    0.000
          Data Path:+  201.900
              Slack:=  552.344
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                  115    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                      115        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[1]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L        11    0.100   67.400    67.400  
  cpu/stage3_inst[1]                                             -      -          R     (net)                       11        -        -         -  
  cpu/stage1/regwen/g90/Y                                        -      A->Y       F     NAND5xp2_ASAP7_75t_SL        1   67.800   65.100   132.500  
  cpu/stage1/RegWEnSelect                                        -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/g70946/Y                                    -      B->Y       R     OAI21x1_ASAP7_75t_SL        31  133.000   60.500   193.000  
  cpu/stage1/regfile/n_796                                       -      -          R     (net)                       31        -        -         -  
  cpu/stage1/regfile/g70318/Y                                    -      A1->Y      F     OAI31xp33_ASAP7_75t_SL       1  141.500    8.900   201.900  
  cpu/stage1/regfile/n_1642                                      -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST22/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R            1   66.300    0.100   201.900  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)             115  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                 115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST22/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R     115  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 20: MET (552.774 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST36/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST36/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   45.526
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  754.474
       Launch Clock:=    0.000
          Data Path:+  201.700
              Slack:=  552.774
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                  115    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                      115        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[1]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L        11    0.100   67.400    67.400  
  cpu/stage3_inst[1]                                             -      -          R     (net)                       11        -        -         -  
  cpu/stage1/regwen/g90/Y                                        -      A->Y       F     NAND5xp2_ASAP7_75t_SL        1   67.800   65.100   132.500  
  cpu/stage1/RegWEnSelect                                        -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/g70946/Y                                    -      B->Y       R     OAI21x1_ASAP7_75t_SL        31  133.000   62.200   194.700  
  cpu/stage1/regfile/n_796                                       -      -          R     (net)                       31        -        -         -  
  cpu/stage1/regfile/g70293/Y                                    -      A1->Y      F     OAI31xp33_ASAP7_75t_SL       1  141.600    7.000   201.700  
  cpu/stage1/regfile/n_1628                                      -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST36/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R            1   64.600    0.000   201.700  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)             115  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                 115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST36/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R     115  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 21: MET (552.890 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST21/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST21/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   43.310
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  756.690
       Launch Clock:=    0.000
          Data Path:+  203.800
              Slack:=  552.890
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                  115    0.000    0.000    -0.000  
  clk                                                            -      -          R     (net)                      115        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000    -0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[1]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L        11    0.100   67.400    67.400  
  cpu/stage3_inst[1]                                             -      -          R     (net)                       11        -        -         -  
  cpu/stage1/regwen/g90/Y                                        -      A->Y       F     NAND5xp2_ASAP7_75t_SL        1   67.800   65.100   132.500  
  cpu/stage1/RegWEnSelect                                        -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/g70946/Y                                    -      B->Y       R     OAI21x1_ASAP7_75t_SL        31  133.000   62.000   194.500  
  cpu/stage1/regfile/n_796                                       -      -          R     (net)                       31        -        -         -  
  cpu/stage1/regfile/g70294/Y                                    -      A1->Y      F     OAI31xp33_ASAP7_75t_SL       1  141.600    9.300   203.800  
  cpu/stage1/regfile/n_1643                                      -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST21/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R            1   48.200    0.100   203.800  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)             115  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                 115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST21/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R     115  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 22: MET (553.131 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST13/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST13/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   43.269
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  756.731
       Launch Clock:=    0.000
          Data Path:+  203.600
              Slack:=  553.131
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                  115    0.000    0.000    -0.000  
  clk                                                            -      -          R     (net)                      115        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000    -0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[1]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L        11    0.100   67.400    67.400  
  cpu/stage3_inst[1]                                             -      -          R     (net)                       11        -        -         -  
  cpu/stage1/regwen/g90/Y                                        -      A->Y       F     NAND5xp2_ASAP7_75t_SL        1   67.800   65.100   132.500  
  cpu/stage1/RegWEnSelect                                        -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/g70946/Y                                    -      B->Y       R     OAI21x1_ASAP7_75t_SL        31  133.000   62.100   194.600  
  cpu/stage1/regfile/n_796                                       -      -          R     (net)                       31        -        -         -  
  cpu/stage1/regfile/g70311/Y                                    -      A1->Y      F     OAI31xp33_ASAP7_75t_SL       1  141.600    9.000   203.600  
  cpu/stage1/regfile/n_1651                                      -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST13/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R            1   47.900    0.100   203.600  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)             115  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                 115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST13/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R     115  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 23: MET (553.231 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   43.269
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  756.731
       Launch Clock:=    0.000
          Data Path:+  203.500
              Slack:=  553.231
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                  115    0.000    0.000    -0.000  
  clk                                                            -      -          R     (net)                      115        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000    -0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[1]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L        11    0.100   67.400    67.400  
  cpu/stage3_inst[1]                                             -      -          R     (net)                       11        -        -         -  
  cpu/stage1/regwen/g90/Y                                        -      A->Y       F     NAND5xp2_ASAP7_75t_SL        1   67.800   65.100   132.500  
  cpu/stage1/RegWEnSelect                                        -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/g70946/Y                                    -      B->Y       R     OAI21x1_ASAP7_75t_SL        31  133.000   62.000   194.500  
  cpu/stage1/regfile/n_796                                       -      -          R     (net)                       31        -        -         -  
  cpu/stage1/regfile/g70325/Y                                    -      A1->Y      F     OAI31xp33_ASAP7_75t_SL       1  141.600    9.000   203.500  
  cpu/stage1/regfile/n_1639                                      -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R            1   47.900    0.100   203.500  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)             115  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                 115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R     115  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 24: MET (553.331 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   43.269
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  756.731
       Launch Clock:=    0.000
          Data Path:+  203.400
              Slack:=  553.331
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                  115    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                      115        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[1]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L        11    0.100   67.400    67.400  
  cpu/stage3_inst[1]                                             -      -          R     (net)                       11        -        -         -  
  cpu/stage1/regwen/g90/Y                                        -      A->Y       F     NAND5xp2_ASAP7_75t_SL        1   67.800   65.100   132.500  
  cpu/stage1/RegWEnSelect                                        -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/g70946/Y                                    -      B->Y       R     OAI21x1_ASAP7_75t_SL        31  133.000   62.000   194.500  
  cpu/stage1/regfile/n_796                                       -      -          R     (net)                       31        -        -         -  
  cpu/stage1/regfile/g70277/Y                                    -      A1->Y      F     OAI31xp33_ASAP7_75t_SL       1  141.600    8.900   203.400  
  cpu/stage1/regfile/n_1647                                      -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R            1   47.900    0.100   203.400  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)             115  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                 115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R     115  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 25: MET (553.393 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST30/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST30/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   45.607
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  754.393
       Launch Clock:=    0.000
          Data Path:+  201.000
              Slack:=  553.393
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                  115    0.000    0.000    -0.000  
  clk                                                            -      -          R     (net)                      115        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000    -0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[1]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L        11    0.100   67.400    67.400  
  cpu/stage3_inst[1]                                             -      -          R     (net)                       11        -        -         -  
  cpu/stage1/regwen/g90/Y                                        -      A->Y       F     NAND5xp2_ASAP7_75t_SL        1   67.800   65.100   132.500  
  cpu/stage1/RegWEnSelect                                        -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/g70946/Y                                    -      B->Y       R     OAI21x1_ASAP7_75t_SL        31  133.000   60.800   193.300  
  cpu/stage1/regfile/n_796                                       -      -          R     (net)                       31        -        -         -  
  cpu/stage1/regfile/g70313/Y                                    -      A1->Y      F     OAI31xp33_ASAP7_75t_SL       1  141.600    7.700   201.000  
  cpu/stage1/regfile/n_1634                                      -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST30/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R            1   65.200    0.000   201.000  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)             115  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                 115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST30/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R     115  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 26: MET (553.485 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST32/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST32/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   43.215
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  756.785
       Launch Clock:=    0.000
          Data Path:+  203.300
              Slack:=  553.485
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                  115    0.000    0.000    -0.000  
  clk                                                            -      -          R     (net)                      115        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000    -0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[1]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L        11    0.100   67.400    67.400  
  cpu/stage3_inst[1]                                             -      -          R     (net)                       11        -        -         -  
  cpu/stage1/regwen/g90/Y                                        -      A->Y       F     NAND5xp2_ASAP7_75t_SL        1   67.800   65.100   132.500  
  cpu/stage1/RegWEnSelect                                        -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/g70946/Y                                    -      B->Y       R     OAI21x1_ASAP7_75t_SL        31  133.000   62.300   194.800  
  cpu/stage1/regfile/n_796                                       -      -          R     (net)                       31        -        -         -  
  cpu/stage1/regfile/g70278/Y                                    -      A1->Y      F     OAI31xp33_ASAP7_75t_SL       1  141.600    8.500   203.300  
  cpu/stage1/regfile/n_1632                                      -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST32/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R            1   47.500    0.000   203.300  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)             115  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                 115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST32/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R     115  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 27: MET (553.658 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST38/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST38/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   43.242
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  756.758
       Launch Clock:=    0.000
          Data Path:+  203.100
              Slack:=  553.658
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                  115    0.000    0.000    -0.000  
  clk                                                            -      -          R     (net)                      115        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000    -0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[1]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L        11    0.100   67.400    67.400  
  cpu/stage3_inst[1]                                             -      -          R     (net)                       11        -        -         -  
  cpu/stage1/regwen/g90/Y                                        -      A->Y       F     NAND5xp2_ASAP7_75t_SL        1   67.800   65.100   132.500  
  cpu/stage1/RegWEnSelect                                        -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/g70946/Y                                    -      B->Y       R     OAI21x1_ASAP7_75t_SL        31  133.000   61.800   194.300  
  cpu/stage1/regfile/n_796                                       -      -          R     (net)                       31        -        -         -  
  cpu/stage1/regfile/g70297/Y                                    -      A1->Y      F     OAI31xp33_ASAP7_75t_SL       1  141.600    8.800   203.100  
  cpu/stage1/regfile/n_1626                                      -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST38/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R            1   47.700    0.100   203.100  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)             115  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                 115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST38/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R     115  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 28: MET (553.847 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST35/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST35/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   45.553
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  754.447
       Launch Clock:=    0.000
          Data Path:+  200.600
              Slack:=  553.847
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                  115    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                      115        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[1]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L        11    0.100   67.400    67.400  
  cpu/stage3_inst[1]                                             -      -          R     (net)                       11        -        -         -  
  cpu/stage1/regwen/g90/Y                                        -      A->Y       F     NAND5xp2_ASAP7_75t_SL        1   67.800   65.100   132.500  
  cpu/stage1/RegWEnSelect                                        -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/g70946/Y                                    -      B->Y       R     OAI21x1_ASAP7_75t_SL        31  133.000   60.700   193.200  
  cpu/stage1/regfile/n_796                                       -      -          R     (net)                       31        -        -         -  
  cpu/stage1/regfile/g70319/Y                                    -      A1->Y      F     OAI31xp33_ASAP7_75t_SL       1  141.500    7.400   200.600  
  cpu/stage1/regfile/n_1629                                      -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST35/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R            1   64.800    0.000   200.600  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)             115  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                 115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST35/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R     115  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 29: MET (554.201 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST10/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST10/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   45.499
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  754.501
       Launch Clock:=    0.000
          Data Path:+  200.300
              Slack:=  554.201
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                  115    0.000    0.000    -0.000  
  clk                                                            -      -          R     (net)                      115        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000    -0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[1]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L        11    0.100   67.400    67.400  
  cpu/stage3_inst[1]                                             -      -          R     (net)                       11        -        -         -  
  cpu/stage1/regwen/g90/Y                                        -      A->Y       F     NAND5xp2_ASAP7_75t_SL        1   67.800   65.100   132.500  
  cpu/stage1/RegWEnSelect                                        -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/g70946/Y                                    -      B->Y       R     OAI21x1_ASAP7_75t_SL        31  133.000   60.700   193.200  
  cpu/stage1/regfile/n_796                                       -      -          R     (net)                       31        -        -         -  
  cpu/stage1/regfile/g70302/Y                                    -      A1->Y      F     OAI31xp33_ASAP7_75t_SL       1  141.500    7.100   200.300  
  cpu/stage1/regfile/n_1654                                      -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST10/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R            1   64.400    0.000   200.300  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)             115  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                 115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST10/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R     115  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 30: MET (554.225 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST26/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST26/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   45.675
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  754.325
       Launch Clock:=    0.000
          Data Path:+  200.100
              Slack:=  554.225
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                  115    0.000    0.000    -0.000  
  clk                                                            -      -          R     (net)                      115        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000    -0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[1]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L        11    0.100   67.400    67.400  
  cpu/stage3_inst[1]                                             -      -          R     (net)                       11        -        -         -  
  cpu/stage1/regwen/g90/Y                                        -      A->Y       F     NAND5xp2_ASAP7_75t_SL        1   67.800   65.100   132.500  
  cpu/stage1/RegWEnSelect                                        -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/g70946/Y                                    -      B->Y       R     OAI21x1_ASAP7_75t_SL        31  133.000   58.800   191.300  
  cpu/stage1/regfile/n_796                                       -      -          R     (net)                       31        -        -         -  
  cpu/stage1/regfile/g70314/Y                                    -      A1->Y      F     OAI31xp33_ASAP7_75t_SL       1  141.400    8.800   200.100  
  cpu/stage1/regfile/n_1638                                      -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST26/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R            1   65.700    0.100   200.100  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)             115  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                 115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST26/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R     115  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 31: MET (554.487 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST34/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST34/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   45.513
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  754.487
       Launch Clock:=    0.000
          Data Path:+  200.000
              Slack:=  554.487
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                  115    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                      115        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[1]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L        11    0.100   67.400    67.400  
  cpu/stage3_inst[1]                                             -      -          R     (net)                       11        -        -         -  
  cpu/stage1/regwen/g90/Y                                        -      A->Y       F     NAND5xp2_ASAP7_75t_SL        1   67.800   65.100   132.500  
  cpu/stage1/RegWEnSelect                                        -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/g70946/Y                                    -      B->Y       R     OAI21x1_ASAP7_75t_SL        31  133.000   59.900   192.400  
  cpu/stage1/regfile/n_796                                       -      -          R     (net)                       31        -        -         -  
  cpu/stage1/regfile/g70296/Y                                    -      A1->Y      F     OAI31xp33_ASAP7_75t_SL       1  141.500    7.600   200.000  
  cpu/stage1/regfile/n_1630                                      -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST34/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R            1   64.500    0.000   200.000  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)             115  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                 115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST34/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R     115  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 32: MET (554.512 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST15/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST15/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   43.188
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  756.812
       Launch Clock:=    0.000
          Data Path:+  202.300
              Slack:=  554.512
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                  115    0.000    0.000    -0.000  
  clk                                                            -      -          R     (net)                      115        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000    -0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[1]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L        11    0.100   67.400    67.400  
  cpu/stage3_inst[1]                                             -      -          R     (net)                       11        -        -         -  
  cpu/stage1/regwen/g90/Y                                        -      A->Y       F     NAND5xp2_ASAP7_75t_SL        1   67.800   65.100   132.500  
  cpu/stage1/RegWEnSelect                                        -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/g70946/Y                                    -      B->Y       R     OAI21x1_ASAP7_75t_SL        31  133.000   61.500   194.000  
  cpu/stage1/regfile/n_796                                       -      -          R     (net)                       31        -        -         -  
  cpu/stage1/regfile/g70298/Y                                    -      A1->Y      F     OAI31xp33_ASAP7_75t_SL       1  141.600    8.300   202.300  
  cpu/stage1/regfile/n_1649                                      -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST15/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R            1   47.300    0.100   202.300  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)             115  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                 115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST15/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R     115  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 33: MET (554.566 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST20/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST20/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   43.134
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  756.866
       Launch Clock:=    0.000
          Data Path:+  202.300
              Slack:=  554.566
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                  115    0.000    0.000    -0.000  
  clk                                                            -      -          R     (net)                      115        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000    -0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[1]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L        11    0.100   67.400    67.400  
  cpu/stage3_inst[1]                                             -      -          R     (net)                       11        -        -         -  
  cpu/stage1/regwen/g90/Y                                        -      A->Y       F     NAND5xp2_ASAP7_75t_SL        1   67.800   65.100   132.500  
  cpu/stage1/RegWEnSelect                                        -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/g70946/Y                                    -      B->Y       R     OAI21x1_ASAP7_75t_SL        31  133.000   62.100   194.600  
  cpu/stage1/regfile/n_796                                       -      -          R     (net)                       31        -        -         -  
  cpu/stage1/regfile/g70315/Y                                    -      A1->Y      F     OAI31xp33_ASAP7_75t_SL       1  141.600    7.700   202.300  
  cpu/stage1/regfile/n_1644                                      -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST20/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R            1   46.900    0.000   202.300  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)             115  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                 115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST20/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R     115  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 34: MET (554.679 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   43.121
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  756.879
       Launch Clock:=    0.000
          Data Path:+  202.200
              Slack:=  554.679
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                  115    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                      115        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[1]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L        11    0.100   67.400    67.400  
  cpu/stage3_inst[1]                                             -      -          R     (net)                       11        -        -         -  
  cpu/stage1/regwen/g90/Y                                        -      A->Y       F     NAND5xp2_ASAP7_75t_SL        1   67.800   65.100   132.500  
  cpu/stage1/RegWEnSelect                                        -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/g70946/Y                                    -      B->Y       R     OAI21x1_ASAP7_75t_SL        31  133.000   62.000   194.500  
  cpu/stage1/regfile/n_796                                       -      -          R     (net)                       31        -        -         -  
  cpu/stage1/regfile/g70312/Y                                    -      A1->Y      F     OAI31xp33_ASAP7_75t_SL       1  141.600    7.700   202.200  
  cpu/stage1/regfile/n_1640                                      -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R            1   46.800    0.000   202.200  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)             115  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                 115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R     115  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 35: MET (554.920 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   43.080
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  756.920
       Launch Clock:=    0.000
          Data Path:+  202.000
              Slack:=  554.920
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                  115    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                      115        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[1]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L        11    0.100   67.400    67.400  
  cpu/stage3_inst[1]                                             -      -          R     (net)                       11        -        -         -  
  cpu/stage1/regwen/g90/Y                                        -      A->Y       F     NAND5xp2_ASAP7_75t_SL        1   67.800   65.100   132.500  
  cpu/stage1/RegWEnSelect                                        -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/g70946/Y                                    -      B->Y       R     OAI21x1_ASAP7_75t_SL        31  133.000   62.100   194.600  
  cpu/stage1/regfile/n_796                                       -      -          R     (net)                       31        -        -         -  
  cpu/stage1/regfile/g70326/Y                                    -      A1->Y      F     OAI31xp33_ASAP7_75t_SL       1  141.600    7.400   202.000  
  cpu/stage1/regfile/n_1652                                      -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R            1   46.500    0.000   202.000  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)             115  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                 115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R     115  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 36: MET (555.212 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   43.188
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  756.812
       Launch Clock:=    0.000
          Data Path:+  201.600
              Slack:=  555.212
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                  115    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                      115        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[1]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L        11    0.100   67.400    67.400  
  cpu/stage3_inst[1]                                             -      -          R     (net)                       11        -        -         -  
  cpu/stage1/regwen/g90/Y                                        -      A->Y       F     NAND5xp2_ASAP7_75t_SL        1   67.800   65.100   132.500  
  cpu/stage1/RegWEnSelect                                        -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/g70946/Y                                    -      B->Y       R     OAI21x1_ASAP7_75t_SL        31  133.000   60.700   193.200  
  cpu/stage1/regfile/n_796                                       -      -          R     (net)                       31        -        -         -  
  cpu/stage1/regfile/g70323/Y                                    -      A1->Y      F     OAI31xp33_ASAP7_75t_SL       1  141.500    8.400   201.600  
  cpu/stage1/regfile/n_1637                                      -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R            1   47.300    0.100   201.600  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)             115  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                 115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R     115  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 37: MET (555.412 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   43.188
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  756.812
       Launch Clock:=    0.000
          Data Path:+  201.400
              Slack:=  555.412
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                  115    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                      115        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[1]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L        11    0.100   67.400    67.400  
  cpu/stage3_inst[1]                                             -      -          R     (net)                       11        -        -         -  
  cpu/stage1/regwen/g90/Y                                        -      A->Y       F     NAND5xp2_ASAP7_75t_SL        1   67.800   65.100   132.500  
  cpu/stage1/RegWEnSelect                                        -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/g70946/Y                                    -      B->Y       R     OAI21x1_ASAP7_75t_SL        31  133.000   60.700   193.200  
  cpu/stage1/regfile/n_796                                       -      -          R     (net)                       31        -        -         -  
  cpu/stage1/regfile/g70316/Y                                    -      A1->Y      F     OAI31xp33_ASAP7_75t_SL       1  141.600    8.200   201.400  
  cpu/stage1/regfile/n_1641                                      -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R            1   47.300    0.000   201.400  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)             115  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                 115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R     115  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 38: MET (555.485 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST19/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST19/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   43.215
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  756.785
       Launch Clock:=    0.000
          Data Path:+  201.300
              Slack:=  555.485
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                  115    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                      115        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[1]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L        11    0.100   67.400    67.400  
  cpu/stage3_inst[1]                                             -      -          R     (net)                       11        -        -         -  
  cpu/stage1/regwen/g90/Y                                        -      A->Y       F     NAND5xp2_ASAP7_75t_SL        1   67.800   65.100   132.500  
  cpu/stage1/RegWEnSelect                                        -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/g70946/Y                                    -      B->Y       R     OAI21x1_ASAP7_75t_SL        31  133.000   60.400   192.900  
  cpu/stage1/regfile/n_796                                       -      -          R     (net)                       31        -        -         -  
  cpu/stage1/regfile/g70317/Y                                    -      A1->Y      F     OAI31xp33_ASAP7_75t_SL       1  141.500    8.400   201.300  
  cpu/stage1/regfile/n_1645                                      -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST19/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R            1   47.500    0.000   201.300  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)             115  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                 115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST19/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R     115  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 39: MET (555.512 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST11/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST11/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   43.188
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  756.812
       Launch Clock:=    0.000
          Data Path:+  201.300
              Slack:=  555.512
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                  115    0.000    0.000    -0.000  
  clk                                                            -      -          R     (net)                      115        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000    -0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[1]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L        11    0.100   67.400    67.400  
  cpu/stage3_inst[1]                                             -      -          R     (net)                       11        -        -         -  
  cpu/stage1/regwen/g90/Y                                        -      A->Y       F     NAND5xp2_ASAP7_75t_SL        1   67.800   65.100   132.500  
  cpu/stage1/RegWEnSelect                                        -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/g70946/Y                                    -      B->Y       R     OAI21x1_ASAP7_75t_SL        31  133.000   60.500   193.000  
  cpu/stage1/regfile/n_796                                       -      -          R     (net)                       31        -        -         -  
  cpu/stage1/regfile/g70299/Y                                    -      A1->Y      F     OAI31xp33_ASAP7_75t_SL       1  141.500    8.300   201.300  
  cpu/stage1/regfile/n_1653                                      -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST11/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R            1   47.300    0.100   201.300  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)             115  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                 115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST11/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R     115  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 40: MET (557.933 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   43.567
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  756.433
       Launch Clock:=    0.000
          Data Path:+  198.500
              Slack:=  557.933
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                  115    0.000    0.000    -0.000  
  clk                                                            -      -          R     (net)                      115        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000    -0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[1]/QN                           -      CLK->QN    R     DFFHQNx1_ASAP7_75t_L        11    0.100   67.400    67.400  
  cpu/stage3_inst[1]                                             -      -          R     (net)                       11        -        -         -  
  cpu/stage1/regwen/g90/Y                                        -      A->Y       F     NAND5xp2_ASAP7_75t_SL        1   67.800   65.100   132.500  
  cpu/stage1/RegWEnSelect                                        -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/g70946/Y                                    -      B->Y       R     OAI21x1_ASAP7_75t_SL        31  133.000   57.800   190.300  
  cpu/stage1/regfile/n_796                                       -      -          R     (net)                       31        -        -         -  
  cpu/stage1/regfile/g70295/Y                                    -      A1->Y      F     OAI31xp33_ASAP7_75t_SL       1  141.400    8.200   198.500  
  cpu/stage1/regfile/n_1648                                      -      -          F     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R            1   50.100    0.000   198.500  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)             115  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                 115      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R     115  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 41: MET (580.328 ps) Clock Gating Setup Check with Pin cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s1_to_s2_inst/register_reg[1]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   38.372
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  761.628
       Launch Clock:=    0.000
          Data Path:+  181.300
              Slack:=  580.328
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                  Flags  Arc        Edge  Cell                  Fanout   Trans    Delay   Arrival  
#                                                                                                                       (ps)     (ps)      (ps)  
#----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                           -      clk        R     (arrival)                115   0.000    0.000     0.000  
  clk                                                           -      -          R     (net)                    115       -        -         -  
  cpu/s1_to_s2_inst/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R         32   4.000    0.000     0.000  
  cpu/s1_to_s2_inst/CLKGATE_rc_gclk                             -      -          R     (net)                     32       -        -         -  
  cpu/s1_to_s2_inst/register_reg[1]/Q                           -      CLK->Q     R     DFFHQx4_ASAP7_75t_SL       7   0.100   44.700    44.700  
  cpu/stage2_inst[1]                                            -      -          R     (net)                      7       -        -         -  
  cpu/FE_OFC679_stage2_inst_1/Y                                 -      A->Y       R     HB1xp67_ASAP7_75t_SL      10  13.400   44.800    89.500  
  cpu/FE_OFN650_stage2_inst_1                                   -      -          R     (net)                     10       -        -         -  
  cpu/stage3/csrsel/g215/Y                                      -      B->Y       R     AND4x1_ASAP7_75t_SL        1  78.200   26.400   115.900  
  cpu/stage3/csrsel/n_3                                         -      -          R     (net)                      1       -        -         -  
  cpu/stage3/csrsel/g212/Y                                      -      A->Y       R     AND5x1_ASAP7_75t_SL        1  13.700   43.600   159.500  
  cpu/stage3/CSRSelect                                          -      -          R     (net)                      1       -        -         -  
  cpu/stage3/csr/g195/Y                                         -      B->Y       R     OR2x2_ASAP7_75t_SL         1  60.300   21.800   181.300  
  cpu/stage3/csr/n_33                                           -      -          R     (net)                      1       -        -         -  
  cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_INST/ENA     -      ENA        R     ICGx1_ASAP7_75t_R          1  14.600    1.500   181.300  
#----------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                          (ps)    (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  clk                                                        -      clk  R     (arrival)             115  0.000   0.000   900.000  
  clk                                                        -      -    R     (net)                 115      -       -         -  
  cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R     115  4.000   0.000   900.000  
#--------------------------------------------------------------------------------------------------------------------------------

