Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 49802899b02543b98085810c60ba3006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sha256_sim_behav xil_defaultlib.sha256_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.sha256_pkg
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(size=7,terminal=0)\]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(size=7,terminal=63)\]
Compiling architecture behavioral of entity xil_defaultlib.sha256 [\sha256(size=24)\]
Compiling architecture behavioral of entity xil_defaultlib.sha256 [\sha256(size=256)\]
Compiling architecture behavioral of entity xil_defaultlib.sha256d [\sha256d(size=24)(23,0)\]
Compiling architecture behavioral of entity xil_defaultlib.sha256_sim
Built simulation snapshot sha256_sim_behav
