
<!DOCTYPE html>
<html>
<head>
    <title>Verification Engineer - San Diego</title>
    <link rel="stylesheet" href="styles.css">
</head>
<body>
    <div class="container">
        <header>
            <h1>Calsoft Labs is looking for Verification Engineer - San Diego!</h1>
            <h2>Full Time, Contract W2, None | San Diego, CA</h2>
            <h2>System Verilog, VERA, SATA,PCIe</h2>
        </header>
        <main>
            <p id="jobDescription"><br>Additional Information:<br>5+ years of experience in digital and mixed signal circuit design verification- Verification of high-speed parallel/serial IO interfaces such as D-PHY, M-PHY, SATA, Display Port, PCIe, USB2.0, USB3.0, HDMI-Test planning, problem solving, debug, adversarial testing.-Strong working knowledge of HVLs: System Verilog, VERA/e-Specman.-Excellent communication and teamwork skills- Extensive block/core level verification experience- So C verification env setup, driving the tapeout, RTL integration experience is added advantage. Preferred Qualifications: Please see minimum qualifications. Educational Requirements: BS/MS/Ph D in Electrical Engineering or Computer Scienc<br>Responsibilities:• <br>Qualifications:• : Please see minimum qualifications<br>• Educational Requirements: BS/MS/Ph D in Electrical Engineering or Computer Science</p>
        </main>
    </div>
    <script src="script.js"></script>
</body>
</html>
    