<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <simLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <simLog>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_MFCC_main_top/AESL_inst_MFCC_main/grp_window_FFT_fu_18/MFCC_main_dmul_64ns_64ns_64_5_max_dsp_1_U1/MFCC_main_ap_dmul_3_max_dsp_64_u/U0/i_synth/mult/OP/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 1 [n/a] @ &quot;125000&quot;&#xA;" projectName="MFCC" solutionName="solution1" date="2019-03-05T18:25:15.892+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_7' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/MFCC_main_ap_sitodp_2_no_dsp_32.vhd:190]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package std.standard&#xA;Compiling package std.textio&#xA;Compiling package ieee.std_logic_1164&#xA;Compiling package ieee.numeric_std&#xA;Compiling package floating_point_v7_1_7.floating_point_v7_1_7_viv_comp&#xA;Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg&#xA;Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg&#xA;Compiling package floating_point_v7_1_7.floating_point_v7_1_7_consts&#xA;Compiling package ieee.math_real&#xA;Compiling package floating_point_v7_1_7.floating_point_v7_1_7_exp_table_...&#xA;Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg&#xA;Compiling package ieee.std_logic_arith&#xA;Compiling package ieee.std_logic_signed&#xA;Compiling package floating_point_v7_1_7.floating_point_v7_1_7_pkg&#xA;Compiling package floating_point_v7_1_7.flt_utils&#xA;Compiling package unisim.vcomponents&#xA;Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp&#xA;Compiling package ieee.vital_timing&#xA;Compiling package ieee.vital_primitives&#xA;Compiling package unisim.vpkg&#xA;Compiling package floating_point_v7_1_7.vt2mutils&#xA;Compiling package floating_point_v7_1_7.vt2mcomps&#xA;Compiling module xil_defaultlib.window_FFT_ref_4oPi_table_256_V_...&#xA;Compiling module xil_defaultlib.window_FFT_ref_4oPi_table_256_V(...&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=3,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=48,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=30,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=18,length=0)\]&#xA;Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=30,b_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=9,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=45,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=26,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=17,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=27,length=0)\]&#xA;Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=34,length=0)\]&#xA;Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]&#xA;Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=17)\]&#xA;Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(adreg=0,alumodereg=0,ca...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [delay_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=38,length=0)\]&#xA;Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]&#xA;Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=2)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=17,length=2)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=9,length=2)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_7.fix_mult_dsp48e2_dbl [\fix_mult_dsp48e2_dbl(mult_usage...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.fix_mult [\fix_mult(c_xdevicefamily=&quot;zynqu...]&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=11,length=0,fast_in...]&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=64,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=0,fast_input=true)...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=2,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=2,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,length=2,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=11,length=2)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=3,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=14,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;z...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=11,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=7,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=25,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=8,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=19,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=28,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=29,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=54,length=0,fast_in...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.flt_round_bit [\flt_round_bit(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity floating_point_v7_1_7.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.flt_mult [\flt_mult(c_xdevicefamily=&quot;zynqu...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7_viv [\floating_point_v7_1_7_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7 [\floating_point_v7_1_7(c_xdevice...]&#xA;Compiling architecture mfcc_main_ap_dmul_3_max_dsp_64_arch of entity xil_defaultlib.MFCC_main_ap_dmul_3_max_dsp_64 [mfcc_main_ap_dmul_3_max_dsp_64_d...]&#xA;Compiling module xil_defaultlib.MFCC_main_dmul_64ns_64ns_64_5_ma...&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=52,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_7.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=55,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=52)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=53,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=54,fast_input=true)...]&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_7.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=55)\]&#xA;Compiling architecture virtex of entity floating_point_v7_1_7.flt_div_mant [\flt_div_mant(c_xdevicefamily=&quot;z...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=13,length=0,fast_in...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=19,fast_input=true...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=11,length=19)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=18,fast_input=true...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=3,length=18,fast_in...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,length=18,fast_in...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.flt_div_exp [\flt_div_exp(c_xdevicefamily=&quot;no...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=26,length=0,fast_in...]&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=27,length=0,fast_in...]&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xA;Compiling architecture synth of entity floating_point_v7_1_7.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xA;Compiling architecture virtex of entity floating_point_v7_1_7.flt_div [\flt_div(c_xdevicefamily=&quot;zynqup...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7_viv [\floating_point_v7_1_7_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7 [\floating_point_v7_1_7(c_xdevice...]&#xA;Compiling architecture mfcc_main_ap_ddiv_20_no_dsp_64_arch of entity xil_defaultlib.MFCC_main_ap_ddiv_20_no_dsp_64 [mfcc_main_ap_ddiv_20_no_dsp_64_d...]&#xA;Compiling module xil_defaultlib.MFCC_main_ddiv_64ns_64ns_64_22_1...&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=32,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.mux4 [\mux4(c_xdevicefamily=&quot;zynquplus...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.mux4 [\mux4(c_xdevicefamily=&quot;zynquplus...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=8,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=32)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.shift_msb_first [\shift_msb_first(a_width=32,dist...]&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=54,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xA;Compiling architecture synth of entity floating_point_v7_1_7.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]&#xA;Compiling architecture synth of entity floating_point_v7_1_7.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture struct of entity floating_point_v7_1_7.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7_viv [\floating_point_v7_1_7_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7 [\floating_point_v7_1_7(c_xdevice...]&#xA;Compiling architecture mfcc_main_ap_sitodp_2_no_dsp_32_arch of entity xil_defaultlib.MFCC_main_ap_sitodp_2_no_dsp_32 [mfcc_main_ap_sitodp_2_no_dsp_32_...]&#xA;Compiling module xil_defaultlib.MFCC_main_sitodp_32ns_64_4_1(ID=...&#xA;Compiling module xil_defaultlib.MFCC_main_mul_170ns_53ns_223_2_1...&#xA;Compiling module xil_defaultlib.MFCC_main_mul_170ns_53ns_223_2_1...&#xA;Compiling module xil_defaultlib.MFCC_main_mux_83_1_1_1(ID=1,din0...&#xA;Compiling module xil_defaultlib.MFCC_main_mux_164_1_1_1(ID=1,din...&#xA;Compiling module xil_defaultlib.window_FFT&#xA;Compiling module xil_defaultlib.MFCC_main&#xA;Compiling module xil_defaultlib.apatb_MFCC_main_top&#xA;Compiling module work.glbl&#xA;Built simulation snapshot MFCC_main&#xA;&#xA;&#xA;****** xsim v2018.3 (64-bit)&#xA;  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018&#xA;  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018&#xA;    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source xsim.dir/MFCC_main/xsim_script.tcl&#xA;# xsim {MFCC_main} -autoloadwcfg -tclbatch {MFCC_main.tcl}&#xA;Vivado Simulator 2018.3&#xA;Time resolution is 1 ps&#xA;source MFCC_main.tcl&#xA;## run all" projectName="MFCC" solutionName="solution1" date="2019-03-05T18:14:51.109+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="MFCC" solutionName="solution1" date="2019-03-05T18:14:30.547+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="MFCC" solutionName="solution1" date="2019-03-05T18:14:30.545+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30530]" projectName="MFCC" solutionName="solution1" date="2019-03-05T18:14:30.517+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="MFCC" solutionName="solution1" date="2019-03-05T18:14:30.513+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90373]" projectName="MFCC" solutionName="solution1" date="2019-03-05T18:14:30.510+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_7' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/MFCC_main_ap_ddiv_20_no_dsp_64.vhd:195]" projectName="MFCC" solutionName="solution1" date="2019-03-05T18:14:30.491+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="MFCC" solutionName="solution1" date="2019-03-05T18:14:30.241+0100" type="Warning"/>
      </simLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
