

================================================================
== Vitis HLS Report for 'rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y'
================================================================
* Date:           Fri Nov 18 11:16:55 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        yuv_filter
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.960 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y  |        ?|        ?|         8|          1|          1|     ?|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    3|       -|      -|    -|
|Expression       |        -|    -|       0|    416|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     82|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     358|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     358|    616|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+----+---+----+-----+
    |       Instance       |       Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+-------------------+---------+----+---+----+-----+
    |mul_8ns_8s_16_1_1_U1  |mul_8ns_8s_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8s_16_1_1_U2  |mul_8ns_8s_16_1_1  |        0|   0|  0|  41|    0|
    +----------------------+-------------------+---------+----+---+----+-----+
    |Total                 |                   |        0|   0|  0|  82|    0|
    +----------------------+-------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_8ns_5ns_9ns_13_4_1_U3   |mac_muladd_8ns_5ns_9ns_13_4_1   |  i0 + i1 * i2|
    |mac_muladd_8ns_7ns_16ns_16_4_1_U5  |mac_muladd_8ns_7ns_16ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_8ns_7s_16s_16_4_1_U4    |mac_muladd_8ns_7s_16s_16_4_1    |  i0 * i1 + i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln52_fu_225_p2       |         +|   0|  0|  39|          32|           1|
    |add_ln57_1_fu_312_p2     |         +|   0|  0|  22|          22|          22|
    |add_ln57_fu_303_p2       |         +|   0|  0|  22|          22|          22|
    |add_ln60_1_fu_468_p2     |         +|   0|  0|  16|          16|          16|
    |add_ln60_2_fu_477_p2     |         +|   0|  0|  16|          16|          16|
    |add_ln60_3_fu_342_p2     |         +|   0|  0|  14|           9|           8|
    |add_ln60_fu_462_p2       |         +|   0|  0|  23|          16|          16|
    |add_ln61_1_fu_493_p2     |         +|   0|  0|  16|          16|           8|
    |add_ln61_2_fu_498_p2     |         +|   0|  0|  16|          16|          16|
    |add_ln62_1_fu_423_p2     |         +|   0|  0|  14|          14|           8|
    |add_ln62_2_fu_516_p2     |         +|   0|  0|  23|          16|          16|
    |out_channels_ch1_d0      |         +|   0|  0|  15|           8|           5|
    |x_5_fu_266_p2            |         +|   0|  0|  23|          16|           1|
    |y_fu_247_p2              |         +|   0|  0|  23|          16|           1|
    |sub_ln61_fu_384_p2       |         -|   0|  0|  23|          16|          16|
    |sub_ln62_1_fu_417_p2     |         -|   0|  0|  14|          14|          14|
    |sub_ln62_fu_396_p2       |         -|   0|  0|  14|           1|          13|
    |icmp_ln52_fu_220_p2      |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln55_fu_234_p2      |      icmp|   0|  0|  13|          16|          16|
    |select_ln37_1_fu_272_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln37_fu_239_p3    |    select|   0|  0|  16|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |out_channels_ch2_d0      |       xor|   0|  0|   9|           8|           9|
    |out_channels_ch3_d0      |       xor|   0|  0|   9|           8|           9|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 416|         333|         284|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |indvar_flatten_fu_108    |   9|          2|   32|         64|
    |x_fu_104                 |   9|          2|   16|         32|
    |y_02_fu_100              |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   67|        134|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |B_reg_655                         |   8|   0|    8|          0|
    |B_reg_655_pp0_iter5_reg           |   8|   0|    8|          0|
    |G_reg_673                         |   8|   0|    8|          0|
    |G_reg_673_pp0_iter6_reg           |   8|   0|    8|          0|
    |R_reg_649                         |   8|   0|    8|          0|
    |add_ln57_1_reg_621                |  22|   0|   22|          0|
    |add_ln62_1_reg_700                |  13|   0|   14|          1|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |icmp_ln55_reg_611                 |   1|   0|    1|          0|
    |indvar_flatten_fu_108             |  32|   0|   32|          0|
    |select_ln37_reg_616               |  16|   0|   16|          0|
    |sub_ln61_reg_690                  |  12|   0|   16|          4|
    |trunc_ln5_reg_710                 |   8|   0|    8|          0|
    |trunc_ln6_reg_715                 |   8|   0|    8|          0|
    |trunc_ln_reg_705                  |   8|   0|    8|          0|
    |x_fu_104                          |  16|   0|   16|          0|
    |y_02_fu_100                       |  16|   0|   16|          0|
    |zext_ln57_1_reg_626               |  22|   0|   64|         42|
    |R_reg_649                         |  64|  32|    8|          0|
    |zext_ln57_1_reg_626               |  64|  32|   64|         42|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 358|  64|  349|         89|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+---------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y|  return value|
|bound                      |   in|   32|     ap_none|                                             bound|        scalar|
|p_read1                    |   in|   16|     ap_none|                                           p_read1|        scalar|
|in_channels_ch1_address0   |  out|   22|   ap_memory|                                   in_channels_ch1|         array|
|in_channels_ch1_ce0        |  out|    1|   ap_memory|                                   in_channels_ch1|         array|
|in_channels_ch1_q0         |   in|    8|   ap_memory|                                   in_channels_ch1|         array|
|in_channels_ch2_address0   |  out|   22|   ap_memory|                                   in_channels_ch2|         array|
|in_channels_ch2_ce0        |  out|    1|   ap_memory|                                   in_channels_ch2|         array|
|in_channels_ch2_q0         |   in|    8|   ap_memory|                                   in_channels_ch2|         array|
|in_channels_ch3_address0   |  out|   22|   ap_memory|                                   in_channels_ch3|         array|
|in_channels_ch3_ce0        |  out|    1|   ap_memory|                                   in_channels_ch3|         array|
|in_channels_ch3_q0         |   in|    8|   ap_memory|                                   in_channels_ch3|         array|
|out_channels_ch1_address0  |  out|   22|   ap_memory|                                  out_channels_ch1|         array|
|out_channels_ch1_ce0       |  out|    1|   ap_memory|                                  out_channels_ch1|         array|
|out_channels_ch1_we0       |  out|    1|   ap_memory|                                  out_channels_ch1|         array|
|out_channels_ch1_d0        |  out|    8|   ap_memory|                                  out_channels_ch1|         array|
|out_channels_ch2_address0  |  out|   22|   ap_memory|                                  out_channels_ch2|         array|
|out_channels_ch2_ce0       |  out|    1|   ap_memory|                                  out_channels_ch2|         array|
|out_channels_ch2_we0       |  out|    1|   ap_memory|                                  out_channels_ch2|         array|
|out_channels_ch2_d0        |  out|    8|   ap_memory|                                  out_channels_ch2|         array|
|out_channels_ch3_address0  |  out|   22|   ap_memory|                                  out_channels_ch3|         array|
|out_channels_ch3_ce0       |  out|    1|   ap_memory|                                  out_channels_ch3|         array|
|out_channels_ch3_we0       |  out|    1|   ap_memory|                                  out_channels_ch3|         array|
|out_channels_ch3_d0        |  out|    8|   ap_memory|                                  out_channels_ch3|         array|
+---------------------------+-----+-----+------------+--------------------------------------------------+--------------+

