Command: synth_design -mode out_of_context -flatten_hierarchy full -top atahost -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21778 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1048.215 ; gain = 163.137 ; free physical = 3573 ; free virtual = 29749
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'atahost' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost.vhd:140]
	Parameter ARST_LVL bound to: 1'b0 
	Parameter TWIDTH bound to: 8 - type: integer 
	Parameter PIO_mode0_T1 bound to: 6 - type: integer 
	Parameter PIO_mode0_T2 bound to: 28 - type: integer 
	Parameter PIO_mode0_T4 bound to: 2 - type: integer 
	Parameter PIO_mode0_Teoc bound to: 23 - type: integer 
	Parameter DMA_mode0_Tm bound to: 4 - type: integer 
	Parameter DMA_mode0_Td bound to: 21 - type: integer 
	Parameter DMA_mode0_Teoc bound to: 21 - type: integer 
	Parameter DeviceID bound to: 4'b0011 
	Parameter RevisionNo bound to: 4'b0000 
	Parameter PIO_mode0_T1 bound to: 6 - type: integer 
	Parameter PIO_mode0_T2 bound to: 28 - type: integer 
	Parameter PIO_mode0_T4 bound to: 2 - type: integer 
	Parameter PIO_mode0_Teoc bound to: 23 - type: integer 
	Parameter DMA_mode0_Tm bound to: 0 - type: integer 
	Parameter DMA_mode0_Td bound to: 0 - type: integer 
	Parameter DMA_mode0_Teoc bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'atahost_wb_slave' declared at '/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_wb_slave.vhd:56' bound to instance 'u0' of component 'atahost_wb_slave' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost.vhd:394]
INFO: [Synth 8-638] synthesizing module 'atahost_wb_slave' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_wb_slave.vhd:156]
	Parameter DeviceID bound to: 4'b0011 
	Parameter RevisionNo bound to: 4'b0000 
	Parameter PIO_mode0_T1 bound to: 6 - type: integer 
	Parameter PIO_mode0_T2 bound to: 28 - type: integer 
	Parameter PIO_mode0_T4 bound to: 2 - type: integer 
	Parameter PIO_mode0_Teoc bound to: 23 - type: integer 
	Parameter DMA_mode0_Tm bound to: 0 - type: integer 
	Parameter DMA_mode0_Td bound to: 0 - type: integer 
	Parameter DMA_mode0_Teoc bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'atahost_wb_slave' (1#1) [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_wb_slave.vhd:156]
	Parameter TWIDTH bound to: 8 - type: integer 
	Parameter PIO_mode0_T1 bound to: 6 - type: integer 
	Parameter PIO_mode0_T2 bound to: 28 - type: integer 
	Parameter PIO_mode0_T4 bound to: 2 - type: integer 
	Parameter PIO_mode0_Teoc bound to: 23 - type: integer 
	Parameter DMA_mode0_Tm bound to: 4 - type: integer 
	Parameter DMA_mode0_Td bound to: 21 - type: integer 
	Parameter DMA_mode0_Teoc bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'atahost_controller' declared at '/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_controller.vhd:56' bound to instance 'u1' of component 'atahost_controller' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost.vhd:496]
INFO: [Synth 8-638] synthesizing module 'atahost_controller' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_controller.vhd:158]
	Parameter TWIDTH bound to: 8 - type: integer 
	Parameter PIO_mode0_T1 bound to: 6 - type: integer 
	Parameter PIO_mode0_T2 bound to: 28 - type: integer 
	Parameter PIO_mode0_T4 bound to: 2 - type: integer 
	Parameter PIO_mode0_Teoc bound to: 23 - type: integer 
	Parameter DMA_mode0_Tm bound to: 4 - type: integer 
	Parameter DMA_mode0_Td bound to: 21 - type: integer 
	Parameter DMA_mode0_Teoc bound to: 21 - type: integer 
	Parameter TWIDTH bound to: 8 - type: integer 
	Parameter PIO_mode0_T1 bound to: 6 - type: integer 
	Parameter PIO_mode0_T2 bound to: 28 - type: integer 
	Parameter PIO_mode0_T4 bound to: 2 - type: integer 
	Parameter PIO_mode0_Teoc bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'atahost_pio_controller' declared at '/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_pio_controller.vhd:56' bound to instance 'PIO_control' of component 'atahost_pio_controller' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_controller.vhd:480]
INFO: [Synth 8-638] synthesizing module 'atahost_pio_controller' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_pio_controller.vhd:122]
	Parameter TWIDTH bound to: 8 - type: integer 
	Parameter PIO_mode0_T1 bound to: 6 - type: integer 
	Parameter PIO_mode0_T2 bound to: 28 - type: integer 
	Parameter PIO_mode0_T4 bound to: 2 - type: integer 
	Parameter PIO_mode0_Teoc bound to: 23 - type: integer 
	Parameter TWIDTH bound to: 8 - type: integer 
	Parameter PIO_mode0_T1 bound to: 6 - type: integer 
	Parameter PIO_mode0_T2 bound to: 28 - type: integer 
	Parameter PIO_mode0_T4 bound to: 2 - type: integer 
	Parameter PIO_mode0_Teoc bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'atahost_pio_actrl' declared at '/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_pio_actrl.vhd:63' bound to instance 'PIO_access_control' of component 'atahost_pio_actrl' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_pio_controller.vhd:331]
INFO: [Synth 8-638] synthesizing module 'atahost_pio_actrl' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_pio_actrl.vhd:116]
	Parameter TWIDTH bound to: 8 - type: integer 
	Parameter PIO_mode0_T1 bound to: 6 - type: integer 
	Parameter PIO_mode0_T2 bound to: 28 - type: integer 
	Parameter PIO_mode0_T4 bound to: 2 - type: integer 
	Parameter PIO_mode0_Teoc bound to: 23 - type: integer 
	Parameter TWIDTH bound to: 8 - type: integer 
	Parameter PIO_mode0_T1 bound to: 6 - type: integer 
	Parameter PIO_mode0_T2 bound to: 28 - type: integer 
	Parameter PIO_mode0_T4 bound to: 2 - type: integer 
	Parameter PIO_mode0_Teoc bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'atahost_pio_tctrl' declared at '/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_pio_tctrl.vhd:95' bound to instance 'PIO_timing_controller' of component 'atahost_pio_tctrl' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_pio_actrl.vhd:228]
INFO: [Synth 8-638] synthesizing module 'atahost_pio_tctrl' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_pio_tctrl.vhd:133]
	Parameter TWIDTH bound to: 8 - type: integer 
	Parameter PIO_mode0_T1 bound to: 6 - type: integer 
	Parameter PIO_mode0_T2 bound to: 28 - type: integer 
	Parameter PIO_mode0_T4 bound to: 2 - type: integer 
	Parameter PIO_mode0_Teoc bound to: 23 - type: integer 
	Parameter SIZE bound to: 8 - type: integer 
	Parameter UD bound to: 1'b0 
	Parameter ID bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'ro_cnt' declared at '/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ro_cnt.vhd:53' bound to instance 't1_cnt' of component 'ro_cnt' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_pio_tctrl.vhd:176]
INFO: [Synth 8-638] synthesizing module 'ro_cnt' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ro_cnt.vhd:72]
	Parameter SIZE bound to: 8 - type: integer 
	Parameter UD bound to: 1'b0 
	Parameter ID bound to: 6 - type: integer 
	Parameter SIZE bound to: 8 - type: integer 
	Parameter RESD bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'ud_cnt' declared at '/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ud_cnt.vhd:54' bound to instance 'cnt' of component 'ud_cnt' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ro_cnt.vhd:112]
INFO: [Synth 8-638] synthesizing module 'ud_cnt' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ud_cnt.vhd:75]
	Parameter SIZE bound to: 8 - type: integer 
	Parameter RESD bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ud_cnt' (2#1) [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ud_cnt.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'ro_cnt' (3#1) [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ro_cnt.vhd:72]
	Parameter SIZE bound to: 8 - type: integer 
	Parameter UD bound to: 1'b0 
	Parameter ID bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'ro_cnt' declared at '/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ro_cnt.vhd:53' bound to instance 't2_cnt' of component 'ro_cnt' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_pio_tctrl.vhd:212]
INFO: [Synth 8-638] synthesizing module 'ro_cnt__parameterized1' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ro_cnt.vhd:72]
	Parameter SIZE bound to: 8 - type: integer 
	Parameter UD bound to: 1'b0 
	Parameter ID bound to: 28 - type: integer 
	Parameter SIZE bound to: 8 - type: integer 
	Parameter RESD bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'ud_cnt' declared at '/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ud_cnt.vhd:54' bound to instance 'cnt' of component 'ud_cnt' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ro_cnt.vhd:112]
INFO: [Synth 8-638] synthesizing module 'ud_cnt__parameterized1' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ud_cnt.vhd:75]
	Parameter SIZE bound to: 8 - type: integer 
	Parameter RESD bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ud_cnt__parameterized1' (3#1) [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ud_cnt.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'ro_cnt__parameterized1' (3#1) [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ro_cnt.vhd:72]
	Parameter SIZE bound to: 8 - type: integer 
	Parameter UD bound to: 1'b0 
	Parameter ID bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'ro_cnt' declared at '/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ro_cnt.vhd:53' bound to instance 'dhold_cnt' of component 'ro_cnt' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_pio_tctrl.vhd:252]
INFO: [Synth 8-638] synthesizing module 'ro_cnt__parameterized3' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ro_cnt.vhd:72]
	Parameter SIZE bound to: 8 - type: integer 
	Parameter UD bound to: 1'b0 
	Parameter ID bound to: 2 - type: integer 
	Parameter SIZE bound to: 8 - type: integer 
	Parameter RESD bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'ud_cnt' declared at '/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ud_cnt.vhd:54' bound to instance 'cnt' of component 'ud_cnt' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ro_cnt.vhd:112]
INFO: [Synth 8-638] synthesizing module 'ud_cnt__parameterized3' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ud_cnt.vhd:75]
	Parameter SIZE bound to: 8 - type: integer 
	Parameter RESD bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ud_cnt__parameterized3' (3#1) [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ud_cnt.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'ro_cnt__parameterized3' (3#1) [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ro_cnt.vhd:72]
	Parameter SIZE bound to: 8 - type: integer 
	Parameter UD bound to: 1'b0 
	Parameter ID bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'ro_cnt' declared at '/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ro_cnt.vhd:53' bound to instance 'eoc_cnt' of component 'ro_cnt' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_pio_tctrl.vhd:270]
INFO: [Synth 8-638] synthesizing module 'ro_cnt__parameterized5' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ro_cnt.vhd:72]
	Parameter SIZE bound to: 8 - type: integer 
	Parameter UD bound to: 1'b0 
	Parameter ID bound to: 23 - type: integer 
	Parameter SIZE bound to: 8 - type: integer 
	Parameter RESD bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'ud_cnt' declared at '/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ud_cnt.vhd:54' bound to instance 'cnt' of component 'ud_cnt' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ro_cnt.vhd:112]
INFO: [Synth 8-638] synthesizing module 'ud_cnt__parameterized5' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ud_cnt.vhd:75]
	Parameter SIZE bound to: 8 - type: integer 
	Parameter RESD bound to: 23 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ud_cnt__parameterized5' (3#1) [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ud_cnt.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'ro_cnt__parameterized5' (3#1) [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ro_cnt.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'atahost_pio_tctrl' (4#1) [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_pio_tctrl.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'atahost_pio_actrl' (5#1) [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_pio_actrl.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'atahost_pio_controller' (6#1) [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_pio_controller.vhd:122]
	Parameter TWIDTH bound to: 8 - type: integer 
	Parameter DMA_mode0_Tm bound to: 4 - type: integer 
	Parameter DMA_mode0_Td bound to: 21 - type: integer 
	Parameter DMA_mode0_Teoc bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'atahost_dma_actrl' declared at '/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_dma_actrl.vhd:66' bound to instance 'DMA_control' of component 'atahost_dma_actrl' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_controller.vhd:534]
INFO: [Synth 8-638] synthesizing module 'atahost_dma_actrl' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_dma_actrl.vhd:121]
	Parameter TWIDTH bound to: 8 - type: integer 
	Parameter DMA_mode0_Tm bound to: 4 - type: integer 
	Parameter DMA_mode0_Td bound to: 21 - type: integer 
	Parameter DMA_mode0_Teoc bound to: 21 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'atahost_reg_buf' declared at '/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_reg_buf.vhd:53' bound to instance 'Txbuf' of component 'atahost_reg_buf' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_dma_actrl.vhd:312]
INFO: [Synth 8-638] synthesizing module 'atahost_reg_buf' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_reg_buf.vhd:70]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'atahost_reg_buf' (7#1) [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_reg_buf.vhd:70]
	Parameter DEPTH bound to: 7 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'atahost_fifo' declared at '/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_fifo.vhd:56' bound to instance 'Rxbuf' of component 'atahost_fifo' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_dma_actrl.vhd:325]
INFO: [Synth 8-638] synthesizing module 'atahost_fifo' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_fifo.vhd:78]
	Parameter DEPTH bound to: 7 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
	Parameter TAPS bound to: 3 - type: integer 
	Parameter OFFSET bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'atahost_lfsr' declared at '/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_lfsr.vhd:56' bound to instance 'wr_ptr_lfsr' of component 'atahost_lfsr' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_fifo.vhd:127]
INFO: [Synth 8-638] synthesizing module 'atahost_lfsr' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_lfsr.vhd:72]
	Parameter TAPS bound to: 3 - type: integer 
	Parameter OFFSET bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'atahost_lfsr' (8#1) [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_lfsr.vhd:72]
	Parameter TAPS bound to: 3 - type: integer 
	Parameter OFFSET bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'atahost_lfsr' declared at '/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_lfsr.vhd:56' bound to instance 'rd_ptr_lfsr' of component 'atahost_lfsr' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_fifo.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'atahost_fifo' (9#1) [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_fifo.vhd:78]
	Parameter TWIDTH bound to: 8 - type: integer 
	Parameter DMA_mode0_Tm bound to: 4 - type: integer 
	Parameter DMA_mode0_Td bound to: 21 - type: integer 
	Parameter DMA_mode0_Teoc bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'atahost_dma_tctrl' declared at '/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_dma_tctrl.vhd:93' bound to instance 'DMA_timing_ctrl' of component 'atahost_dma_tctrl' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_dma_actrl.vhd:437]
INFO: [Synth 8-638] synthesizing module 'atahost_dma_tctrl' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_dma_tctrl.vhd:126]
	Parameter TWIDTH bound to: 8 - type: integer 
	Parameter DMA_mode0_Tm bound to: 4 - type: integer 
	Parameter DMA_mode0_Td bound to: 21 - type: integer 
	Parameter DMA_mode0_Teoc bound to: 21 - type: integer 
	Parameter SIZE bound to: 8 - type: integer 
	Parameter UD bound to: 1'b0 
	Parameter ID bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ro_cnt' declared at '/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ro_cnt.vhd:53' bound to instance 'tm_cnt' of component 'ro_cnt' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_dma_tctrl.vhd:150]
INFO: [Synth 8-638] synthesizing module 'ro_cnt__parameterized7' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ro_cnt.vhd:72]
	Parameter SIZE bound to: 8 - type: integer 
	Parameter UD bound to: 1'b0 
	Parameter ID bound to: 4 - type: integer 
	Parameter SIZE bound to: 8 - type: integer 
	Parameter RESD bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ud_cnt' declared at '/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ud_cnt.vhd:54' bound to instance 'cnt' of component 'ud_cnt' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ro_cnt.vhd:112]
INFO: [Synth 8-638] synthesizing module 'ud_cnt__parameterized7' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ud_cnt.vhd:75]
	Parameter SIZE bound to: 8 - type: integer 
	Parameter RESD bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ud_cnt__parameterized7' (9#1) [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ud_cnt.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'ro_cnt__parameterized7' (9#1) [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ro_cnt.vhd:72]
	Parameter SIZE bound to: 8 - type: integer 
	Parameter UD bound to: 1'b0 
	Parameter ID bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'ro_cnt' declared at '/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ro_cnt.vhd:53' bound to instance 'td_cnt' of component 'ro_cnt' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_dma_tctrl.vhd:183]
INFO: [Synth 8-638] synthesizing module 'ro_cnt__parameterized9' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ro_cnt.vhd:72]
	Parameter SIZE bound to: 8 - type: integer 
	Parameter UD bound to: 1'b0 
	Parameter ID bound to: 21 - type: integer 
	Parameter SIZE bound to: 8 - type: integer 
	Parameter RESD bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'ud_cnt' declared at '/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ud_cnt.vhd:54' bound to instance 'cnt' of component 'ud_cnt' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ro_cnt.vhd:112]
INFO: [Synth 8-638] synthesizing module 'ud_cnt__parameterized9' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ud_cnt.vhd:75]
	Parameter SIZE bound to: 8 - type: integer 
	Parameter RESD bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ud_cnt__parameterized9' (9#1) [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ud_cnt.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'ro_cnt__parameterized9' (9#1) [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ro_cnt.vhd:72]
	Parameter SIZE bound to: 8 - type: integer 
	Parameter UD bound to: 1'b0 
	Parameter ID bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'ro_cnt' declared at '/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ro_cnt.vhd:53' bound to instance 'eoc_cnt' of component 'ro_cnt' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_dma_tctrl.vhd:208]
INFO: [Synth 8-638] synthesizing module 'ro_cnt__parameterized11' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ro_cnt.vhd:72]
	Parameter SIZE bound to: 8 - type: integer 
	Parameter UD bound to: 1'b0 
	Parameter ID bound to: 21 - type: integer 
	Parameter SIZE bound to: 8 - type: integer 
	Parameter RESD bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'ud_cnt' declared at '/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ud_cnt.vhd:54' bound to instance 'cnt' of component 'ud_cnt' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ro_cnt.vhd:112]
INFO: [Synth 8-638] synthesizing module 'ud_cnt__parameterized11' [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ud_cnt.vhd:75]
	Parameter SIZE bound to: 8 - type: integer 
	Parameter RESD bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ud_cnt__parameterized11' (9#1) [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ud_cnt.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'ro_cnt__parameterized11' (9#1) [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ro_cnt.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'atahost_dma_tctrl' (10#1) [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_dma_tctrl.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'atahost_dma_actrl' (11#1) [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_dma_actrl.vhd:121]
INFO: [Synth 8-256] done synthesizing module 'atahost_controller' (12#1) [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost_controller.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'atahost' (13#1) [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/atahost.vhd:140]
WARNING: [Synth 8-3331] design atahost_wb_slave has unconnected port DMAack
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1089.652 ; gain = 204.574 ; free physical = 3523 ; free virtual = 29699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1089.652 ; gain = 204.574 ; free physical = 3523 ; free virtual = 29699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1097.656 ; gain = 212.578 ; free physical = 3523 ; free virtual = 29699
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ud_cnt.vhd:79]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ud_cnt.vhd:79]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ud_cnt.vhd:79]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ud_cnt.vhd:79]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ud_cnt.vhd:79]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ud_cnt.vhd:79]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sean/vivado_workspace/ooc_atahost/Sources/hdl/atahost/ud_cnt.vhd:79]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1123.117 ; gain = 238.039 ; free physical = 3505 ; free virtual = 29680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 7     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 32    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 59    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input      9 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 33    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 48    
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module atahost_wb_slave 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 18    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
Module ud_cnt 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ro_cnt 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ud_cnt__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ro_cnt__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ud_cnt__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ro_cnt__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ud_cnt__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ro_cnt__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module atahost_pio_tctrl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module atahost_pio_actrl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 3     
Module atahost_pio_controller 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module atahost_reg_buf 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module atahost_lfsr 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ud_cnt__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ro_cnt__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ud_cnt__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ro_cnt__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ud_cnt__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ro_cnt__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module atahost_dma_tctrl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module atahost_dma_actrl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module atahost_controller 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1189.125 ; gain = 304.047 ; free physical = 3445 ; free virtual = 29621
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1197.133 ; gain = 312.055 ; free physical = 3438 ; free virtual = 29614
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1197.133 ; gain = 312.055 ; free physical = 3438 ; free virtual = 29614

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                              | Inference | Size (Depth x Width) | Primitives   | 
+------------+-----------------------------------------+-----------+----------------------+--------------+
|atahost     | u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg | Implied   | 8 x 32               | RAM32M x 6   | 
+------------+-----------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1245.172 ; gain = 360.094 ; free physical = 3388 ; free virtual = 29564
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1245.172 ; gain = 360.094 ; free physical = 3388 ; free virtual = 29564

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1245.172 ; gain = 360.094 ; free physical = 3388 ; free virtual = 29564
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1253.180 ; gain = 368.102 ; free physical = 3383 ; free virtual = 29559
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1253.180 ; gain = 368.102 ; free physical = 3383 ; free virtual = 29559

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1253.180 ; gain = 368.102 ; free physical = 3383 ; free virtual = 29559
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1253.180 ; gain = 368.102 ; free physical = 3382 ; free virtual = 29558
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1253.180 ; gain = 368.102 ; free physical = 3382 ; free virtual = 29558
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1253.180 ; gain = 368.102 ; free physical = 3381 ; free virtual = 29558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     5|
|2     |LUT2   |    54|
|3     |LUT3   |   156|
|4     |LUT4   |    51|
|5     |LUT5   |   159|
|6     |LUT6   |   129|
|7     |MUXF7  |    23|
|8     |RAM32M |     6|
|9     |FDCE   |   281|
|10    |FDPE   |    54|
|11    |FDRE   |   190|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1108|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1253.180 ; gain = 368.102 ; free physical = 3381 ; free virtual = 29558
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1253.180 ; gain = 278.961 ; free physical = 3381 ; free virtual = 29558
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1253.188 ; gain = 368.109 ; free physical = 3381 ; free virtual = 29558
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'atahost' is not ideal for floorplanning, since the cellview 'atahost' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
91 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1396.051 ; gain = 434.418 ; free physical = 3329 ; free virtual = 29505
