module alu_8bit(
    input [7:0] a,
    input [7:0] b,
    input [2:0] sel,
    output reg [7:0] result
);

always @(*)
begin
    case(sel)
        3'b000: result = a + b;
        3'b001: result = a - b;
        3'b010: result = a & b;
        3'b011: result = a | b;
        3'b100: result = a ^ b;
        default: result = 8'b00000000;
    endcase
end

endmodule
