<pre>name: asicworld_code_verilog_tutorial_first_counter
description: Tests imported from yosys
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_first_counter.v
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: 0

module first_counter (
	clock,
	reset,
	enable,
	counter_out
);
	input clock;
	input reset;
	input enable;
	output [3:0] counter_out;
	wire clock;
	wire reset;
	wire enable;
	reg [3:0] counter_out;
	always @(posedge clock) begin : COUNTER
		if ((reset == 1'b1)) begin
			counter_out <= 4'b0000;
		end
		else if ((enable == 1'b1)) begin
			counter_out <= (counter_out + 1);
		end
	end
endmodule
</pre>