#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x558a6a9bf4c0 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
P_0x558a6a996fd0 .param/l "num_cycles" 0 2 10, +C4<00000000000000000000000001000000>;
v0x558a6aa12e90_0 .var "Clk", 0 0;
v0x558a6aa13040_0 .var "Reset", 0 0;
v0x558a6aa13150_0 .var "Start", 0 0;
v0x558a6aa131f0_0 .var/i "counter", 31 0;
v0x558a6aa13290_0 .var/i "flush", 31 0;
v0x558a6aa133c0_0 .var/i "i", 31 0;
v0x558a6aa134a0_0 .var/i "outfile", 31 0;
v0x558a6aa13580_0 .var/i "stall", 31 0;
S_0x558a6a9c6030 .scope module, "CPU" "CPU" 2 14, 3 1 0, S_0x558a6a9bf4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
L_0x558a6a9e1840 .functor AND 1, L_0x558a6aa13660, L_0x558a6aa26ac0, C4<1>, C4<1>;
v0x558a6aa12840_0 .net "Flush", 0 0, L_0x558a6a9e1840;  1 drivers
v0x558a6aa12950_0 .net *"_s0", 0 0, L_0x558a6aa13660;  1 drivers
v0x558a6aa12a10_0 .net *"_s11", 6 0, L_0x558a6aa27a10;  1 drivers
v0x558a6aa12ad0_0 .net *"_s12", 2 0, L_0x558a6aa27af0;  1 drivers
v0x558a6aa12bb0_0 .net "clk_i", 0 0, v0x558a6aa12e90_0;  1 drivers
v0x558a6aa12ca0_0 .net "rst_i", 0 0, v0x558a6aa13040_0;  1 drivers
v0x558a6aa12d40_0 .net "start_i", 0 0, v0x558a6aa13150_0;  1 drivers
L_0x558a6aa13660 .cmp/eq 32, L_0x558a6aa27290, L_0x558a6aa27740;
L_0x558a6aa27ca0 .concat [ 3 7 0 0], L_0x558a6aa27af0, L_0x558a6aa27a10;
S_0x558a6a9c4970 .scope module, "ALU" "ALU" 3 157, 4 1 0, S_0x558a6a9c6030;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
    .port_info 4 /OUTPUT 1 "Zero_o"
v0x558a6a9eb820_0 .net "ALUCtrl_i", 2 0, v0x558a6a9d68a0_0;  1 drivers
o0x7efed75ba048 .functor BUFZ 1, C4<z>; HiZ drive
v0x558a6a9c6a90_0 .net "Zero_o", 0 0, o0x7efed75ba048;  0 drivers
v0x558a6a9d93b0_0 .net/s "data1_i", 31 0, L_0x558a6aa287c0;  1 drivers
v0x558a6a9b4160_0 .net/s "data2_i", 31 0, L_0x558a6aa29530;  1 drivers
v0x558a6a9c8390_0 .var/s "data_o", 31 0;
E_0x558a6a961660 .event edge, v0x558a6a9eb820_0, v0x558a6a9b4160_0, v0x558a6a9d93b0_0;
S_0x558a6aa022b0 .scope module, "ALU_Control" "ALU_Control" 3 167, 5 1 0, S_0x558a6a9c6030;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 3 "ALUCtrl_o"
v0x558a6a9d68a0_0 .var "ALUCtrl_o", 2 0;
v0x558a6aa02570_0 .net "ALUOp_i", 1 0, v0x558a6aa0bbb0_0;  1 drivers
v0x558a6aa02630_0 .net "funct_i", 9 0, v0x558a6aa0cef0_0;  1 drivers
E_0x558a6a960f60 .event edge, v0x558a6aa02570_0, v0x558a6aa02630_0;
S_0x558a6aa02770 .scope module, "Control" "Control" 3 55, 6 1 0, S_0x558a6a9c6030;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i"
    .port_info 1 /INPUT 1 "NoOp_i"
    .port_info 2 /OUTPUT 1 "RegWrite_o"
    .port_info 3 /OUTPUT 1 "MemtoReg_o"
    .port_info 4 /OUTPUT 1 "MemRead_o"
    .port_info 5 /OUTPUT 1 "MemWrite_o"
    .port_info 6 /OUTPUT 2 "ALUOp_o"
    .port_info 7 /OUTPUT 1 "ALUSrc_o"
    .port_info 8 /OUTPUT 1 "Branch_o"
    .port_info 9 /NODIR 0 ""
L_0x558a6aa23f50 .functor OR 1, L_0x558a6aa23e60, v0x558a6aa0b020_0, C4<0>, C4<0>;
L_0x558a6aa24400 .functor OR 1, L_0x558a6aa24150, L_0x558a6aa24310, C4<0>, C4<0>;
L_0x558a6aa24510 .functor AND 1, L_0x558a6aa24060, L_0x558a6aa24400, C4<1>, C4<1>;
L_0x558a6aa249c0 .functor AND 1, L_0x558a6aa24670, L_0x558a6aa24880, C4<1>, C4<1>;
L_0x558a6aa24e40 .functor AND 1, L_0x558a6aa24b20, L_0x558a6aa24d50, C4<1>, C4<1>;
L_0x558a6aa25040 .functor AND 1, L_0x558a6aa24fa0, L_0x558a6aa25150, C4<1>, C4<1>;
L_0x558a6aa25720 .functor AND 1, L_0x558a6aa25440, L_0x558a6aa254e0, C4<1>, C4<1>;
L_0x558a6aa258d0 .functor AND 1, L_0x558a6aa25720, L_0x558a6aa25830, C4<1>, C4<1>;
L_0x558a6aa25c10 .functor AND 1, L_0x558a6aa25a30, L_0x558a6aa25b70, C4<1>, C4<1>;
L_0x558a6aa25e70 .functor AND 1, L_0x558a6aa25c10, L_0x558a6aa25d20, C4<1>, C4<1>;
L_0x558a6aa26500 .functor AND 1, L_0x558a6aa262f0, L_0x558a6aa26390, C4<1>, C4<1>;
L_0x558a6aa26610 .functor NOT 1, L_0x558a6aa26500, C4<0>, C4<0>, C4<0>;
L_0x558a6aa26740 .functor AND 1, L_0x558a6aa26080, L_0x558a6aa26610, C4<1>, C4<1>;
L_0x558a6aa26ac0 .functor AND 1, L_0x558a6aa268a0, L_0x558a6aa26940, C4<1>, C4<1>;
v0x558a6aa02a90_0 .net "ALUOp_o", 1 0, L_0x558a6aa25ad0;  1 drivers
v0x558a6aa02b50_0 .net "ALUSrc_o", 0 0, L_0x558a6aa26740;  1 drivers
v0x558a6aa02c10_0 .net "Branch_o", 0 0, L_0x558a6aa26ac0;  1 drivers
v0x558a6aa02ce0_0 .net "MemRead_o", 0 0, L_0x558a6aa24e40;  1 drivers
v0x558a6aa02da0_0 .net "MemWrite_o", 0 0, L_0x558a6aa25040;  1 drivers
v0x558a6aa02eb0_0 .net "MemtoReg_o", 0 0, L_0x558a6aa249c0;  1 drivers
v0x558a6aa02f70_0 .net "NoOp_i", 0 0, v0x558a6aa0b020_0;  1 drivers
v0x558a6aa03030_0 .net "Op_i", 6 0, L_0x558a6aa26ca0;  1 drivers
v0x558a6aa03110_0 .net "RegWrite_o", 0 0, L_0x558a6aa24510;  1 drivers
v0x558a6aa031d0_0 .net "ZERO", 0 0, L_0x558a6aa23f50;  1 drivers
L_0x7efed75710a8 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x558a6aa03290_0 .net/2u *"_s0", 6 0, L_0x7efed75710a8;  1 drivers
v0x558a6aa03370_0 .net *"_s11", 0 0, L_0x558a6aa24240;  1 drivers
v0x558a6aa03450_0 .net *"_s13", 0 0, L_0x558a6aa24310;  1 drivers
v0x558a6aa03510_0 .net *"_s14", 0 0, L_0x558a6aa24400;  1 drivers
v0x558a6aa035d0_0 .net *"_s19", 0 0, L_0x558a6aa24670;  1 drivers
v0x558a6aa03690_0 .net *"_s2", 0 0, L_0x558a6aa23e60;  1 drivers
v0x558a6aa03750_0 .net *"_s21", 2 0, L_0x558a6aa24750;  1 drivers
L_0x7efed75710f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x558a6aa03830_0 .net/2u *"_s22", 2 0, L_0x7efed75710f0;  1 drivers
v0x558a6aa03910_0 .net *"_s24", 0 0, L_0x558a6aa24880;  1 drivers
v0x558a6aa039d0_0 .net *"_s29", 0 0, L_0x558a6aa24b20;  1 drivers
v0x558a6aa03a90_0 .net *"_s31", 2 0, L_0x558a6aa24c50;  1 drivers
L_0x7efed7571138 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x558a6aa03b70_0 .net/2u *"_s32", 2 0, L_0x7efed7571138;  1 drivers
v0x558a6aa03c50_0 .net *"_s34", 0 0, L_0x558a6aa24d50;  1 drivers
v0x558a6aa03d10_0 .net *"_s39", 0 0, L_0x558a6aa24fa0;  1 drivers
v0x558a6aa03dd0_0 .net *"_s41", 2 0, L_0x558a6aa250b0;  1 drivers
L_0x7efed7571180 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x558a6aa03eb0_0 .net/2u *"_s42", 2 0, L_0x7efed7571180;  1 drivers
v0x558a6aa03f90_0 .net *"_s44", 0 0, L_0x558a6aa25150;  1 drivers
v0x558a6aa04050_0 .net *"_s49", 0 0, L_0x558a6aa25440;  1 drivers
v0x558a6aa04130_0 .net *"_s51", 0 0, L_0x558a6aa254e0;  1 drivers
v0x558a6aa04210_0 .net *"_s52", 0 0, L_0x558a6aa25720;  1 drivers
v0x558a6aa042d0_0 .net *"_s55", 0 0, L_0x558a6aa25830;  1 drivers
v0x558a6aa04390_0 .net *"_s56", 0 0, L_0x558a6aa258d0;  1 drivers
v0x558a6aa04450_0 .net *"_s59", 0 0, L_0x558a6aa25a30;  1 drivers
v0x558a6aa04530_0 .net *"_s61", 0 0, L_0x558a6aa25b70;  1 drivers
v0x558a6aa04610_0 .net *"_s62", 0 0, L_0x558a6aa25c10;  1 drivers
v0x558a6aa046d0_0 .net *"_s65", 0 0, L_0x558a6aa25d20;  1 drivers
v0x558a6aa04790_0 .net *"_s66", 0 0, L_0x558a6aa25e70;  1 drivers
v0x558a6aa04850_0 .net *"_s7", 0 0, L_0x558a6aa24060;  1 drivers
v0x558a6aa04910_0 .net *"_s71", 0 0, L_0x558a6aa26080;  1 drivers
v0x558a6aa049d0_0 .net *"_s73", 0 0, L_0x558a6aa262f0;  1 drivers
v0x558a6aa04ab0_0 .net *"_s75", 0 0, L_0x558a6aa26390;  1 drivers
v0x558a6aa04b90_0 .net *"_s76", 0 0, L_0x558a6aa26500;  1 drivers
v0x558a6aa04c50_0 .net *"_s78", 0 0, L_0x558a6aa26610;  1 drivers
v0x558a6aa04d30_0 .net *"_s83", 0 0, L_0x558a6aa268a0;  1 drivers
v0x558a6aa04df0_0 .net *"_s85", 0 0, L_0x558a6aa26940;  1 drivers
v0x558a6aa04ed0_0 .net *"_s9", 0 0, L_0x558a6aa24150;  1 drivers
L_0x558a6aa23e60 .cmp/eq 7, L_0x558a6aa26ca0, L_0x7efed75710a8;
L_0x558a6aa24060 .reduce/nor L_0x558a6aa23f50;
L_0x558a6aa24150 .part L_0x558a6aa26ca0, 4, 1;
L_0x558a6aa24240 .part L_0x558a6aa26ca0, 5, 1;
L_0x558a6aa24310 .reduce/nor L_0x558a6aa24240;
L_0x558a6aa24670 .reduce/nor L_0x558a6aa23f50;
L_0x558a6aa24750 .part L_0x558a6aa26ca0, 4, 3;
L_0x558a6aa24880 .cmp/eq 3, L_0x558a6aa24750, L_0x7efed75710f0;
L_0x558a6aa24b20 .reduce/nor L_0x558a6aa23f50;
L_0x558a6aa24c50 .part L_0x558a6aa26ca0, 4, 3;
L_0x558a6aa24d50 .cmp/eq 3, L_0x558a6aa24c50, L_0x7efed7571138;
L_0x558a6aa24fa0 .reduce/nor L_0x558a6aa23f50;
L_0x558a6aa250b0 .part L_0x558a6aa26ca0, 4, 3;
L_0x558a6aa25150 .cmp/eq 3, L_0x558a6aa250b0, L_0x7efed7571180;
L_0x558a6aa25440 .part L_0x558a6aa26ca0, 5, 1;
L_0x558a6aa254e0 .part L_0x558a6aa26ca0, 4, 1;
L_0x558a6aa25830 .reduce/nor L_0x558a6aa23f50;
L_0x558a6aa25a30 .part L_0x558a6aa26ca0, 6, 1;
L_0x558a6aa25b70 .part L_0x558a6aa26ca0, 5, 1;
L_0x558a6aa25d20 .reduce/nor L_0x558a6aa23f50;
L_0x558a6aa25ad0 .concat [ 1 1 0 0], L_0x558a6aa25e70, L_0x558a6aa258d0;
L_0x558a6aa26080 .reduce/nor L_0x558a6aa23f50;
L_0x558a6aa262f0 .part L_0x558a6aa26ca0, 5, 1;
L_0x558a6aa26390 .part L_0x558a6aa26ca0, 4, 1;
L_0x558a6aa268a0 .reduce/nor L_0x558a6aa23f50;
L_0x558a6aa26940 .part L_0x558a6aa26ca0, 6, 1;
S_0x558a6aa050d0 .scope module, "Data_Memory" "Data_Memory" 3 203, 7 1 0, S_0x558a6a9c6030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "addr_i"
    .port_info 2 /INPUT 1 "MemRead_i"
    .port_info 3 /INPUT 1 "MemWrite_i"
    .port_info 4 /INPUT 32 "data_i"
    .port_info 5 /OUTPUT 32 "data_o"
v0x558a6aa05330_0 .net "MemRead_i", 0 0, v0x558a6aa06be0_0;  1 drivers
v0x558a6aa05410_0 .net "MemWrite_i", 0 0, v0x558a6aa06d20_0;  1 drivers
v0x558a6aa054d0_0 .net *"_s0", 31 0, L_0x558a6aa29670;  1 drivers
v0x558a6aa05590_0 .net *"_s2", 31 0, L_0x558a6aa297b0;  1 drivers
v0x558a6aa05670_0 .net *"_s4", 29 0, L_0x558a6aa29710;  1 drivers
L_0x7efed7571528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558a6aa057a0_0 .net *"_s6", 1 0, L_0x7efed7571528;  1 drivers
L_0x7efed7571570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558a6aa05880_0 .net/2s *"_s8", 31 0, L_0x7efed7571570;  1 drivers
v0x558a6aa05960_0 .net "addr_i", 31 0, v0x558a6aa06850_0;  1 drivers
v0x558a6aa05a40_0 .net "clk_i", 0 0, v0x558a6aa12e90_0;  alias, 1 drivers
v0x558a6aa05b00_0 .net "data_i", 31 0, v0x558a6aa06a20_0;  1 drivers
v0x558a6aa05be0_0 .net "data_o", 31 0, L_0x558a6aa29940;  1 drivers
v0x558a6aa05cc0 .array/s "memory", 1023 0, 31 0;
E_0x558a6a961550 .event posedge, v0x558a6aa05a40_0;
L_0x558a6aa29670 .array/port v0x558a6aa05cc0, L_0x558a6aa297b0;
L_0x558a6aa29710 .part v0x558a6aa06850_0, 2, 30;
L_0x558a6aa297b0 .concat [ 30 2 0 0], L_0x558a6aa29710, L_0x7efed7571528;
L_0x558a6aa29940 .functor MUXZ 32, L_0x7efed7571570, L_0x558a6aa29670, v0x558a6aa06be0_0, C4<>;
S_0x558a6aa05e40 .scope module, "EX_ALUMUX" "MUX32" 3 149, 8 1 0, S_0x558a6a9c6030;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x558a6aa06010_0 .net "data1_i", 31 0, L_0x558a6aa29350;  1 drivers
v0x558a6aa06110_0 .net "data2_i", 31 0, v0x558a6aa0d0b0_0;  1 drivers
v0x558a6aa061f0_0 .net "data_o", 31 0, L_0x558a6aa29530;  alias, 1 drivers
v0x558a6aa062c0_0 .net "select_i", 0 0, v0x558a6aa0bd80_0;  1 drivers
L_0x558a6aa29530 .functor MUXZ 32, L_0x558a6aa29350, v0x558a6aa0d0b0_0, v0x558a6aa0bd80_0, C4<>;
S_0x558a6aa06410 .scope module, "EX_MEM" "EX_MEM" 3 185, 9 1 0, S_0x558a6a9c6030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "RegWrite_i"
    .port_info 2 /INPUT 1 "MemtoReg_i"
    .port_info 3 /INPUT 1 "MemRead_i"
    .port_info 4 /INPUT 1 "MemWrite_i"
    .port_info 5 /INPUT 32 "ALUres_i"
    .port_info 6 /INPUT 32 "MEMWriteData_i"
    .port_info 7 /INPUT 5 "RDaddr_i"
    .port_info 8 /OUTPUT 1 "RegWrite_o"
    .port_info 9 /OUTPUT 1 "MemtoReg_o"
    .port_info 10 /OUTPUT 1 "MemRead_o"
    .port_info 11 /OUTPUT 1 "MemWrite_o"
    .port_info 12 /OUTPUT 32 "ALUres_o"
    .port_info 13 /OUTPUT 32 "MEMWriteData_o"
    .port_info 14 /OUTPUT 5 "RDaddr_o"
    .port_info 15 /NODIR 0 ""
v0x558a6aa06770_0 .net "ALUres_i", 31 0, v0x558a6a9c8390_0;  1 drivers
v0x558a6aa06850_0 .var "ALUres_o", 31 0;
v0x558a6aa06920_0 .net "MEMWriteData_i", 31 0, L_0x558a6aa29350;  alias, 1 drivers
v0x558a6aa06a20_0 .var "MEMWriteData_o", 31 0;
v0x558a6aa06af0_0 .net "MemRead_i", 0 0, v0x558a6aa0bf40_0;  1 drivers
v0x558a6aa06be0_0 .var "MemRead_o", 0 0;
v0x558a6aa06c80_0 .net "MemWrite_i", 0 0, v0x558a6aa0c0d0_0;  1 drivers
v0x558a6aa06d20_0 .var "MemWrite_o", 0 0;
v0x558a6aa06df0_0 .net "MemtoReg_i", 0 0, v0x558a6aa0c300_0;  1 drivers
v0x558a6aa06e90_0 .var "MemtoReg_o", 0 0;
v0x558a6aa06f30_0 .net "RDaddr_i", 4 0, v0x558a6aa0c470_0;  1 drivers
v0x558a6aa07010_0 .var "RDaddr_o", 4 0;
v0x558a6aa070f0_0 .net "RegWrite_i", 0 0, v0x558a6aa0c9a0_0;  1 drivers
v0x558a6aa071b0_0 .var "RegWrite_o", 0 0;
v0x558a6aa07270_0 .net "clk_i", 0 0, v0x558a6aa12e90_0;  alias, 1 drivers
S_0x558a6aa07580 .scope module, "EX_MUXA" "MUX32_4" 3 131, 10 1 0, S_0x558a6a9c6030;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 32 "data3_i"
    .port_info 3 /INPUT 32 "data4_i"
    .port_info 4 /INPUT 2 "select_i"
    .port_info 5 /OUTPUT 32 "data_o"
L_0x7efed7571258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558a6aa077a0_0 .net/2u *"_s0", 1 0, L_0x7efed7571258;  1 drivers
v0x558a6aa078a0_0 .net *"_s10", 0 0, L_0x558a6aa281a0;  1 drivers
L_0x7efed7571330 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x558a6aa07960_0 .net/2u *"_s12", 1 0, L_0x7efed7571330;  1 drivers
v0x558a6aa07a50_0 .net *"_s14", 0 0, L_0x558a6aa282d0;  1 drivers
L_0x7efed7571378 .functor BUFT 1, C4<0000000000000000000000000000xxxx>, C4<0>, C4<0>, C4<0>;
v0x558a6aa07b10_0 .net *"_s16", 31 0, L_0x7efed7571378;  1 drivers
v0x558a6aa07c40_0 .net *"_s18", 31 0, L_0x558a6aa283c0;  1 drivers
v0x558a6aa07d20_0 .net *"_s2", 0 0, L_0x558a6aa28010;  1 drivers
v0x558a6aa07de0_0 .net *"_s20", 31 0, L_0x558a6aa28500;  1 drivers
v0x558a6aa07ec0_0 .net *"_s22", 31 0, L_0x558a6aa28680;  1 drivers
L_0x7efed75712a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x558a6aa08030_0 .net/2u *"_s4", 1 0, L_0x7efed75712a0;  1 drivers
v0x558a6aa08110_0 .net *"_s6", 0 0, L_0x558a6aa280b0;  1 drivers
L_0x7efed75712e8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x558a6aa081d0_0 .net/2u *"_s8", 1 0, L_0x7efed75712e8;  1 drivers
v0x558a6aa082b0_0 .net "data1_i", 31 0, v0x558a6aa0cc00_0;  1 drivers
v0x558a6aa08390_0 .net "data2_i", 31 0, L_0x558a6aa29b20;  1 drivers
v0x558a6aa08470_0 .net "data3_i", 31 0, v0x558a6aa06850_0;  alias, 1 drivers
o0x7efed75bb8a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x558a6aa08530_0 .net "data4_i", 31 0, o0x7efed75bb8a8;  0 drivers
v0x558a6aa08610_0 .net "data_o", 31 0, L_0x558a6aa287c0;  alias, 1 drivers
v0x558a6aa086d0_0 .net "select_i", 1 0, v0x558a6aa09fc0_0;  1 drivers
L_0x558a6aa28010 .cmp/eq 2, v0x558a6aa09fc0_0, L_0x7efed7571258;
L_0x558a6aa280b0 .cmp/eq 2, v0x558a6aa09fc0_0, L_0x7efed75712a0;
L_0x558a6aa281a0 .cmp/eq 2, v0x558a6aa09fc0_0, L_0x7efed75712e8;
L_0x558a6aa282d0 .cmp/eq 2, v0x558a6aa09fc0_0, L_0x7efed7571330;
L_0x558a6aa283c0 .functor MUXZ 32, L_0x7efed7571378, o0x7efed75bb8a8, L_0x558a6aa282d0, C4<>;
L_0x558a6aa28500 .functor MUXZ 32, L_0x558a6aa283c0, v0x558a6aa06850_0, L_0x558a6aa281a0, C4<>;
L_0x558a6aa28680 .functor MUXZ 32, L_0x558a6aa28500, L_0x558a6aa29b20, L_0x558a6aa280b0, C4<>;
L_0x558a6aa287c0 .functor MUXZ 32, L_0x558a6aa28680, v0x558a6aa0cc00_0, L_0x558a6aa28010, C4<>;
S_0x558a6aa08850 .scope module, "EX_MUXB" "MUX32_4" 3 140, 10 1 0, S_0x558a6a9c6030;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 32 "data3_i"
    .port_info 3 /INPUT 32 "data4_i"
    .port_info 4 /INPUT 2 "select_i"
    .port_info 5 /OUTPUT 32 "data_o"
L_0x7efed75713c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558a6aa08ac0_0 .net/2u *"_s0", 1 0, L_0x7efed75713c0;  1 drivers
v0x558a6aa08bc0_0 .net *"_s10", 0 0, L_0x558a6aa28c20;  1 drivers
L_0x7efed7571498 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x558a6aa08c80_0 .net/2u *"_s12", 1 0, L_0x7efed7571498;  1 drivers
v0x558a6aa08d40_0 .net *"_s14", 0 0, L_0x558a6aa28e60;  1 drivers
L_0x7efed75714e0 .functor BUFT 1, C4<0000000000000000000000000000xxxx>, C4<0>, C4<0>, C4<0>;
v0x558a6aa08e00_0 .net *"_s16", 31 0, L_0x7efed75714e0;  1 drivers
v0x558a6aa08f30_0 .net *"_s18", 31 0, L_0x558a6aa28f50;  1 drivers
v0x558a6aa09010_0 .net *"_s2", 0 0, L_0x558a6aa289f0;  1 drivers
v0x558a6aa090d0_0 .net *"_s20", 31 0, L_0x558a6aa29090;  1 drivers
v0x558a6aa091b0_0 .net *"_s22", 31 0, L_0x558a6aa29210;  1 drivers
L_0x7efed7571408 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x558a6aa09290_0 .net/2u *"_s4", 1 0, L_0x7efed7571408;  1 drivers
v0x558a6aa09370_0 .net *"_s6", 0 0, L_0x558a6aa28b30;  1 drivers
L_0x7efed7571450 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x558a6aa09430_0 .net/2u *"_s8", 1 0, L_0x7efed7571450;  1 drivers
v0x558a6aa09510_0 .net "data1_i", 31 0, v0x558a6aa0cd40_0;  1 drivers
v0x558a6aa095f0_0 .net "data2_i", 31 0, L_0x558a6aa29b20;  alias, 1 drivers
v0x558a6aa096b0_0 .net "data3_i", 31 0, v0x558a6aa06850_0;  alias, 1 drivers
o0x7efed75bbc98 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x558a6aa09750_0 .net "data4_i", 31 0, o0x7efed75bbc98;  0 drivers
v0x558a6aa09830_0 .net "data_o", 31 0, L_0x558a6aa29350;  alias, 1 drivers
v0x558a6aa098f0_0 .net "select_i", 1 0, v0x558a6aa0a090_0;  1 drivers
L_0x558a6aa289f0 .cmp/eq 2, v0x558a6aa0a090_0, L_0x7efed75713c0;
L_0x558a6aa28b30 .cmp/eq 2, v0x558a6aa0a090_0, L_0x7efed7571408;
L_0x558a6aa28c20 .cmp/eq 2, v0x558a6aa0a090_0, L_0x7efed7571450;
L_0x558a6aa28e60 .cmp/eq 2, v0x558a6aa0a090_0, L_0x7efed7571498;
L_0x558a6aa28f50 .functor MUXZ 32, L_0x7efed75714e0, o0x7efed75bbc98, L_0x558a6aa28e60, C4<>;
L_0x558a6aa29090 .functor MUXZ 32, L_0x558a6aa28f50, v0x558a6aa06850_0, L_0x558a6aa28c20, C4<>;
L_0x558a6aa29210 .functor MUXZ 32, L_0x558a6aa29090, L_0x558a6aa29b20, L_0x558a6aa28b30, C4<>;
L_0x558a6aa29350 .functor MUXZ 32, L_0x558a6aa29210, v0x558a6aa0cd40_0, L_0x558a6aa289f0, C4<>;
S_0x558a6aa09ad0 .scope module, "Forward_Unit" "Forward_Unit" 3 173, 11 1 0, S_0x558a6a9c6030;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "EX_Rs1_i"
    .port_info 1 /INPUT 5 "EX_Rs2_i"
    .port_info 2 /INPUT 1 "WB_RegWrite_i"
    .port_info 3 /INPUT 5 "WB_Rd_i"
    .port_info 4 /INPUT 1 "MEM_RegWrite_i"
    .port_info 5 /INPUT 5 "MEM_Rd_i"
    .port_info 6 /OUTPUT 2 "ForwardA_o"
    .port_info 7 /OUTPUT 2 "ForwardB_o"
    .port_info 8 /NODIR 0 ""
v0x558a6aa09de0_0 .net "EX_Rs1_i", 4 0, v0x558a6aa0c5b0_0;  1 drivers
v0x558a6aa09ee0_0 .net "EX_Rs2_i", 4 0, v0x558a6aa0c6f0_0;  1 drivers
v0x558a6aa09fc0_0 .var "ForwardA_o", 1 0;
v0x558a6aa0a090_0 .var "ForwardB_o", 1 0;
v0x558a6aa0a160_0 .net "MEM_Rd_i", 4 0, v0x558a6aa07010_0;  1 drivers
v0x558a6aa0a250_0 .net "MEM_RegWrite_i", 0 0, v0x558a6aa071b0_0;  1 drivers
v0x558a6aa0a320_0 .net "WB_Rd_i", 4 0, v0x558a6aa0f410_0;  1 drivers
v0x558a6aa0a3c0_0 .net "WB_RegWrite_i", 0 0, v0x558a6aa0f600_0;  1 drivers
E_0x558a6a9610a0/0 .event edge, v0x558a6aa071b0_0, v0x558a6aa07010_0, v0x558a6aa09de0_0, v0x558a6aa0a3c0_0;
E_0x558a6a9610a0/1 .event edge, v0x558a6aa0a320_0, v0x558a6aa09ee0_0;
E_0x558a6a9610a0 .event/or E_0x558a6a9610a0/0, E_0x558a6a9610a0/1;
S_0x558a6aa0a5d0 .scope module, "Hazard_Adder" "Adder" 3 67, 12 1 0, S_0x558a6a9c6030;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /OUTPUT 32 "data_o"
v0x558a6aa0a7c0_0 .net "data1_i", 31 0, v0x558a6aa0e2d0_0;  1 drivers
v0x558a6aa0a8c0_0 .net "data2_i", 31 0, v0x558a6aa0dcf0_0;  1 drivers
v0x558a6aa0a9a0_0 .net "data_o", 31 0, L_0x558a6aa26d90;  1 drivers
L_0x558a6aa26d90 .arith/sum 32, v0x558a6aa0e2d0_0, v0x558a6aa0dcf0_0;
S_0x558a6aa0ab10 .scope module, "Hazard_Detection" "Hazard_Unit" 3 73, 13 1 0, S_0x558a6a9c6030;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "RS1addr_i"
    .port_info 1 /INPUT 5 "RS2addr_i"
    .port_info 2 /INPUT 5 "EX_Rd_i"
    .port_info 3 /INPUT 1 "EX_MemRead_i"
    .port_info 4 /OUTPUT 1 "PCWrite_o"
    .port_info 5 /OUTPUT 1 "Stall_o"
    .port_info 6 /OUTPUT 1 "NoOp_o"
    .port_info 7 /NODIR 0 ""
v0x558a6aa0ae60_0 .net "EX_MemRead_i", 0 0, v0x558a6aa0bf40_0;  alias, 1 drivers
v0x558a6aa0af50_0 .net "EX_Rd_i", 4 0, v0x558a6aa0c470_0;  alias, 1 drivers
v0x558a6aa0b020_0 .var "NoOp_o", 0 0;
v0x558a6aa0b120_0 .var "PCWrite_o", 0 0;
v0x558a6aa0b1c0_0 .net "RS1addr_i", 4 0, L_0x558a6aa26e80;  1 drivers
v0x558a6aa0b2b0_0 .net "RS2addr_i", 4 0, L_0x558a6aa26f20;  1 drivers
v0x558a6aa0b390_0 .var "Stall_o", 0 0;
E_0x558a6aa0adf0 .event edge, v0x558a6aa06f30_0, v0x558a6aa06af0_0, v0x558a6aa0b1c0_0, v0x558a6aa0b2b0_0;
S_0x558a6aa0b570 .scope module, "ID_EX" "ID_EX" 3 101, 14 1 0, S_0x558a6a9c6030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "RegWrite_i"
    .port_info 2 /INPUT 1 "MemtoReg_i"
    .port_info 3 /INPUT 1 "MemRead_i"
    .port_info 4 /INPUT 1 "MemWrite_i"
    .port_info 5 /INPUT 2 "ALUOp_i"
    .port_info 6 /INPUT 1 "ALUSrc_i"
    .port_info 7 /INPUT 32 "data1_i"
    .port_info 8 /INPUT 32 "data2_i"
    .port_info 9 /INPUT 32 "imm_i"
    .port_info 10 /INPUT 10 "funct_i"
    .port_info 11 /INPUT 5 "RS1addr_i"
    .port_info 12 /INPUT 5 "RS2addr_i"
    .port_info 13 /INPUT 5 "RDaddr_i"
    .port_info 14 /OUTPUT 1 "RegWrite_o"
    .port_info 15 /OUTPUT 1 "MemtoReg_o"
    .port_info 16 /OUTPUT 1 "MemRead_o"
    .port_info 17 /OUTPUT 1 "MemWrite_o"
    .port_info 18 /OUTPUT 2 "ALUOp_o"
    .port_info 19 /OUTPUT 1 "ALUSrc_o"
    .port_info 20 /OUTPUT 32 "data1_o"
    .port_info 21 /OUTPUT 32 "data2_o"
    .port_info 22 /OUTPUT 32 "imm_o"
    .port_info 23 /OUTPUT 10 "funct_o"
    .port_info 24 /OUTPUT 5 "RS1addr_o"
    .port_info 25 /OUTPUT 5 "RS2addr_o"
    .port_info 26 /OUTPUT 5 "RDaddr_o"
    .port_info 27 /NODIR 0 ""
v0x558a6aa0bad0_0 .net "ALUOp_i", 1 0, L_0x558a6aa25ad0;  alias, 1 drivers
v0x558a6aa0bbb0_0 .var "ALUOp_o", 1 0;
v0x558a6aa0bc80_0 .net "ALUSrc_i", 0 0, L_0x558a6aa26740;  alias, 1 drivers
v0x558a6aa0bd80_0 .var "ALUSrc_o", 0 0;
v0x558a6aa0be50_0 .net "MemRead_i", 0 0, L_0x558a6aa24e40;  alias, 1 drivers
v0x558a6aa0bf40_0 .var "MemRead_o", 0 0;
v0x558a6aa0c030_0 .net "MemWrite_i", 0 0, L_0x558a6aa25040;  alias, 1 drivers
v0x558a6aa0c0d0_0 .var "MemWrite_o", 0 0;
v0x558a6aa0c1a0_0 .net "MemtoReg_i", 0 0, L_0x558a6aa249c0;  alias, 1 drivers
v0x558a6aa0c300_0 .var "MemtoReg_o", 0 0;
v0x558a6aa0c3d0_0 .net "RDaddr_i", 4 0, L_0x558a6aa27f70;  1 drivers
v0x558a6aa0c470_0 .var "RDaddr_o", 4 0;
v0x558a6aa0c510_0 .net "RS1addr_i", 4 0, L_0x558a6aa27de0;  1 drivers
v0x558a6aa0c5b0_0 .var "RS1addr_o", 4 0;
v0x558a6aa0c650_0 .net "RS2addr_i", 4 0, L_0x558a6aa27ed0;  1 drivers
v0x558a6aa0c6f0_0 .var "RS2addr_o", 4 0;
v0x558a6aa0c7c0_0 .net "RegWrite_i", 0 0, L_0x558a6aa24510;  alias, 1 drivers
v0x558a6aa0c9a0_0 .var "RegWrite_o", 0 0;
v0x558a6aa0ca70_0 .net "clk_i", 0 0, v0x558a6aa12e90_0;  alias, 1 drivers
v0x558a6aa0cb60_0 .net "data1_i", 31 0, L_0x558a6aa27290;  1 drivers
v0x558a6aa0cc00_0 .var "data1_o", 31 0;
v0x558a6aa0cca0_0 .net "data2_i", 31 0, L_0x558a6aa27740;  1 drivers
v0x558a6aa0cd40_0 .var "data2_o", 31 0;
v0x558a6aa0ce30_0 .net "funct_i", 9 0, L_0x558a6aa27ca0;  1 drivers
v0x558a6aa0cef0_0 .var "funct_o", 9 0;
v0x558a6aa0cfe0_0 .net "imm_i", 31 0, v0x558a6aa0e2d0_0;  alias, 1 drivers
v0x558a6aa0d0b0_0 .var "imm_o", 31 0;
S_0x558a6aa0d5a0 .scope module, "IF_ID" "IF_ID" 3 44, 15 1 0, S_0x558a6a9c6030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "Stall_i"
    .port_info 2 /INPUT 1 "Flush_i"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /INPUT 32 "instr_i"
    .port_info 5 /INPUT 1 "start_i"
    .port_info 6 /OUTPUT 32 "instr_o"
    .port_info 7 /OUTPUT 32 "pc_o"
    .port_info 8 /NODIR 0 ""
v0x558a6aa0d7c0_0 .net "Flush_i", 0 0, L_0x558a6a9e1840;  alias, 1 drivers
v0x558a6aa0d8a0_0 .net "Stall_i", 0 0, v0x558a6aa0b390_0;  1 drivers
v0x558a6aa0d990_0 .net "clk_i", 0 0, v0x558a6aa12e90_0;  alias, 1 drivers
v0x558a6aa0da60_0 .net "instr_i", 31 0, L_0x558a6aa13a30;  1 drivers
v0x558a6aa0db00_0 .var "instr_o", 31 0;
v0x558a6aa0dc10_0 .net "pc_i", 31 0, v0x558a6aa0ff40_0;  1 drivers
v0x558a6aa0dcf0_0 .var "pc_o", 31 0;
v0x558a6aa0ddb0_0 .net "start_i", 0 0, v0x558a6aa13150_0;  alias, 1 drivers
L_0x558a6aa26ca0 .part v0x558a6aa0db00_0, 0, 7;
L_0x558a6aa26e80 .part v0x558a6aa0db00_0, 15, 5;
L_0x558a6aa26f20 .part v0x558a6aa0db00_0, 20, 5;
L_0x558a6aa278d0 .part v0x558a6aa0db00_0, 15, 5;
L_0x558a6aa27970 .part v0x558a6aa0db00_0, 20, 5;
L_0x558a6aa27a10 .part v0x558a6aa0db00_0, 25, 7;
L_0x558a6aa27af0 .part v0x558a6aa0db00_0, 12, 3;
L_0x558a6aa27de0 .part v0x558a6aa0db00_0, 15, 5;
L_0x558a6aa27ed0 .part v0x558a6aa0db00_0, 20, 5;
L_0x558a6aa27f70 .part v0x558a6aa0db00_0, 7, 5;
S_0x558a6aa0dfa0 .scope module, "Imm_Gen" "Imm_Gen" 3 83, 16 1 0, S_0x558a6a9c6030;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x558a6aa0e1c0_0 .net "data_i", 31 0, v0x558a6aa0db00_0;  1 drivers
v0x558a6aa0e2d0_0 .var "data_o", 31 0;
E_0x558a6aa0e140 .event edge, v0x558a6aa0db00_0;
S_0x558a6aa0e420 .scope module, "Instruction_Memory" "Instruction_Memory" 3 38, 17 1 0, S_0x558a6a9c6030;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x558a6aa13a30 .functor BUFZ 32, L_0x558a6aa23ad0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x558a6aa0e630_0 .net *"_s0", 31 0, L_0x558a6aa23ad0;  1 drivers
v0x558a6aa0e730_0 .net *"_s2", 31 0, L_0x558a6aa23c30;  1 drivers
v0x558a6aa0e810_0 .net *"_s4", 29 0, L_0x558a6aa23b90;  1 drivers
L_0x7efed7571060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558a6aa0e8d0_0 .net *"_s6", 1 0, L_0x7efed7571060;  1 drivers
v0x558a6aa0e9b0_0 .net "addr_i", 31 0, v0x558a6aa0ff40_0;  alias, 1 drivers
v0x558a6aa0eac0_0 .net "instr_o", 31 0, L_0x558a6aa13a30;  alias, 1 drivers
v0x558a6aa0eb90 .array "memory", 255 0, 31 0;
L_0x558a6aa23ad0 .array/port v0x558a6aa0eb90, L_0x558a6aa23c30;
L_0x558a6aa23b90 .part v0x558a6aa0ff40_0, 2, 30;
L_0x558a6aa23c30 .concat [ 30 2 0 0], L_0x558a6aa23b90, L_0x7efed7571060;
S_0x558a6aa0ec90 .scope module, "MEM_WB" "MEM_WB" 3 214, 18 1 0, S_0x558a6a9c6030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "RegWrite_i"
    .port_info 2 /INPUT 1 "MemtoReg_i"
    .port_info 3 /INPUT 32 "ALUres_i"
    .port_info 4 /INPUT 32 "MEMReadData_i"
    .port_info 5 /INPUT 5 "RDaddr_i"
    .port_info 6 /OUTPUT 1 "RegWrite_o"
    .port_info 7 /OUTPUT 1 "MemtoReg_o"
    .port_info 8 /OUTPUT 32 "ALUres_o"
    .port_info 9 /OUTPUT 32 "MEMReadData_o"
    .port_info 10 /OUTPUT 5 "RDaddr_o"
    .port_info 11 /NODIR 0 ""
v0x558a6aa0ee60_0 .net "ALUres_i", 31 0, v0x558a6aa06850_0;  alias, 1 drivers
v0x558a6aa0ef20_0 .var "ALUres_o", 31 0;
v0x558a6aa0f000_0 .net "MEMReadData_i", 31 0, L_0x558a6aa29940;  alias, 1 drivers
v0x558a6aa0f100_0 .var "MEMReadData_o", 31 0;
v0x558a6aa0f1c0_0 .net "MemtoReg_i", 0 0, v0x558a6aa06e90_0;  1 drivers
v0x558a6aa0f260_0 .var "MemtoReg_o", 0 0;
v0x558a6aa0f300_0 .net "RDaddr_i", 4 0, v0x558a6aa07010_0;  alias, 1 drivers
v0x558a6aa0f410_0 .var "RDaddr_o", 4 0;
v0x558a6aa0f4d0_0 .net "RegWrite_i", 0 0, v0x558a6aa071b0_0;  alias, 1 drivers
v0x558a6aa0f600_0 .var "RegWrite_o", 0 0;
v0x558a6aa0f6a0_0 .net "clk_i", 0 0, v0x558a6aa12e90_0;  alias, 1 drivers
S_0x558a6aa0f8f0 .scope module, "PC" "PC" 3 16, 19 1 0, S_0x558a6a9c6030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 1 "PCWrite_i"
    .port_info 4 /INPUT 32 "pc_i"
    .port_info 5 /OUTPUT 32 "pc_o"
v0x558a6aa0fce0_0 .net "PCWrite_i", 0 0, v0x558a6aa0b120_0;  1 drivers
v0x558a6aa0fdd0_0 .net "clk_i", 0 0, v0x558a6aa12e90_0;  alias, 1 drivers
v0x558a6aa0fe70_0 .net "pc_i", 31 0, L_0x558a6aa13810;  1 drivers
v0x558a6aa0ff40_0 .var "pc_o", 31 0;
v0x558a6aa10050_0 .net "rst_i", 0 0, v0x558a6aa13040_0;  alias, 1 drivers
v0x558a6aa10160_0 .net "start_i", 0 0, v0x558a6aa13150_0;  alias, 1 drivers
E_0x558a6aa0fc60 .event posedge, v0x558a6aa10050_0, v0x558a6aa05a40_0;
S_0x558a6aa102e0 .scope module, "PC_Adder" "Adder" 3 32, 12 1 0, S_0x558a6a9c6030;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /OUTPUT 32 "data_o"
v0x558a6aa10520_0 .net "data1_i", 31 0, v0x558a6aa0ff40_0;  alias, 1 drivers
L_0x7efed7571018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x558a6aa10600_0 .net "data2_i", 31 0, L_0x7efed7571018;  1 drivers
v0x558a6aa106e0_0 .net "data_o", 31 0, L_0x558a6aa13990;  1 drivers
L_0x558a6aa13990 .arith/sum 32, v0x558a6aa0ff40_0, L_0x7efed7571018;
S_0x558a6aa10820 .scope module, "PC_MUX" "MUX32" 3 25, 8 1 0, S_0x558a6a9c6030;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x558a6aa10a20_0 .net "data1_i", 31 0, L_0x558a6aa13990;  alias, 1 drivers
v0x558a6aa10b10_0 .net "data2_i", 31 0, L_0x558a6aa26d90;  alias, 1 drivers
v0x558a6aa10be0_0 .net "data_o", 31 0, L_0x558a6aa13810;  alias, 1 drivers
v0x558a6aa10ce0_0 .net "select_i", 0 0, L_0x558a6a9e1840;  alias, 1 drivers
L_0x558a6aa13810 .functor MUXZ 32, L_0x558a6aa13990, L_0x558a6aa26d90, L_0x558a6a9e1840, C4<>;
S_0x558a6aa10e00 .scope module, "Registers" "Registers" 3 88, 20 1 0, S_0x558a6a9c6030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RS1addr_i"
    .port_info 2 /INPUT 5 "RS2addr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RS1data_o"
    .port_info 7 /OUTPUT 32 "RS2data_o"
L_0x558a6aa266d0 .functor AND 1, L_0x558a6aa26fc0, v0x558a6aa0f600_0, C4<1>, C4<1>;
L_0x558a6aa27470 .functor AND 1, L_0x558a6aa273d0, v0x558a6aa0f600_0, C4<1>, C4<1>;
v0x558a6aa110f0_0 .net "RDaddr_i", 4 0, v0x558a6aa0f410_0;  alias, 1 drivers
v0x558a6aa11220_0 .net "RDdata_i", 31 0, L_0x558a6aa29b20;  alias, 1 drivers
v0x558a6aa11330_0 .net "RS1addr_i", 4 0, L_0x558a6aa278d0;  1 drivers
v0x558a6aa113f0_0 .net "RS1data_o", 31 0, L_0x558a6aa27290;  alias, 1 drivers
v0x558a6aa114b0_0 .net "RS2addr_i", 4 0, L_0x558a6aa27970;  1 drivers
v0x558a6aa115c0_0 .net "RS2data_o", 31 0, L_0x558a6aa27740;  alias, 1 drivers
v0x558a6aa11680_0 .net "RegWrite_i", 0 0, v0x558a6aa0f600_0;  alias, 1 drivers
v0x558a6aa11770_0 .net *"_s0", 0 0, L_0x558a6aa26fc0;  1 drivers
v0x558a6aa11810_0 .net *"_s12", 0 0, L_0x558a6aa273d0;  1 drivers
v0x558a6aa118d0_0 .net *"_s14", 0 0, L_0x558a6aa27470;  1 drivers
v0x558a6aa11990_0 .net *"_s16", 31 0, L_0x558a6aa27570;  1 drivers
v0x558a6aa11a70_0 .net *"_s18", 6 0, L_0x558a6aa27650;  1 drivers
v0x558a6aa11b50_0 .net *"_s2", 0 0, L_0x558a6aa266d0;  1 drivers
L_0x7efed7571210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558a6aa11c10_0 .net *"_s21", 1 0, L_0x7efed7571210;  1 drivers
v0x558a6aa11cf0_0 .net *"_s4", 31 0, L_0x558a6aa27060;  1 drivers
v0x558a6aa11dd0_0 .net *"_s6", 6 0, L_0x558a6aa27100;  1 drivers
L_0x7efed75711c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558a6aa11eb0_0 .net *"_s9", 1 0, L_0x7efed75711c8;  1 drivers
v0x558a6aa120a0_0 .net "clk_i", 0 0, v0x558a6aa12e90_0;  alias, 1 drivers
v0x558a6aa12140 .array/s "register", 31 0, 31 0;
L_0x558a6aa26fc0 .cmp/eq 5, L_0x558a6aa278d0, v0x558a6aa0f410_0;
L_0x558a6aa27060 .array/port v0x558a6aa12140, L_0x558a6aa27100;
L_0x558a6aa27100 .concat [ 5 2 0 0], L_0x558a6aa278d0, L_0x7efed75711c8;
L_0x558a6aa27290 .functor MUXZ 32, L_0x558a6aa27060, L_0x558a6aa29b20, L_0x558a6aa266d0, C4<>;
L_0x558a6aa273d0 .cmp/eq 5, L_0x558a6aa27970, v0x558a6aa0f410_0;
L_0x558a6aa27570 .array/port v0x558a6aa12140, L_0x558a6aa27650;
L_0x558a6aa27650 .concat [ 5 2 0 0], L_0x558a6aa27970, L_0x7efed7571210;
L_0x558a6aa27740 .functor MUXZ 32, L_0x558a6aa27570, L_0x558a6aa29b20, L_0x558a6aa27470, C4<>;
S_0x558a6aa12300 .scope module, "WB_MUX" "MUX32" 3 228, 8 1 0, S_0x558a6a9c6030;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x558a6aa12480_0 .net "data1_i", 31 0, v0x558a6aa0ef20_0;  1 drivers
v0x558a6aa12560_0 .net "data2_i", 31 0, v0x558a6aa0f100_0;  1 drivers
v0x558a6aa12630_0 .net "data_o", 31 0, L_0x558a6aa29b20;  alias, 1 drivers
v0x558a6aa12700_0 .net "select_i", 0 0, v0x558a6aa0f260_0;  1 drivers
L_0x558a6aa29b20 .functor MUXZ 32, v0x558a6aa0ef20_0, v0x558a6aa0f100_0, v0x558a6aa0f260_0, C4<>;
    .scope S_0x558a6aa0f8f0;
T_0 ;
    %wait E_0x558a6aa0fc60;
    %load/vec4 v0x558a6aa10050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558a6aa0ff40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x558a6aa0fce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x558a6aa10160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x558a6aa0fe70_0;
    %assign/vec4 v0x558a6aa0ff40_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x558a6aa0ff40_0;
    %assign/vec4 v0x558a6aa0ff40_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x558a6aa0d5a0;
T_1 ;
    %wait E_0x558a6a961550;
    %load/vec4 v0x558a6aa0d8a0_0;
    %nor/r;
    %load/vec4 v0x558a6aa0ddb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x558a6aa0dc10_0;
    %assign/vec4 v0x558a6aa0dcf0_0, 0;
    %load/vec4 v0x558a6aa0da60_0;
    %assign/vec4 v0x558a6aa0db00_0, 0;
T_1.0 ;
    %load/vec4 v0x558a6aa0d7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558a6aa0db00_0, 0;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x558a6aa0ab10;
T_2 ;
    %wait E_0x558a6aa0adf0;
    %load/vec4 v0x558a6aa0af50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x558a6aa0ae60_0;
    %and;
    %load/vec4 v0x558a6aa0af50_0;
    %load/vec4 v0x558a6aa0b1c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558a6aa0af50_0;
    %load/vec4 v0x558a6aa0b2b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a6aa0b120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558a6aa0b390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558a6aa0b020_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558a6aa0b120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a6aa0b390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a6aa0b020_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x558a6aa0dfa0;
T_3 ;
    %wait E_0x558a6aa0e140;
    %load/vec4 v0x558a6aa0e1c0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x558a6aa0e1c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x558a6aa0e1c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558a6aa0e1c0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558a6aa0e1c0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x558a6aa0e2d0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x558a6aa0e1c0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x558a6aa0e1c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x558a6aa0e1c0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558a6aa0e1c0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558a6aa0e2d0_0, 0, 32;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x558a6aa0e1c0_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558a6aa0e1c0_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x558a6aa0e1c0_0;
    %parti/s 1, 24, 6;
    %replicate 27;
    %load/vec4 v0x558a6aa0e1c0_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558a6aa0e2d0_0, 0, 32;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x558a6aa0e1c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x558a6aa0e1c0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558a6aa0e2d0_0, 0, 32;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x558a6aa10e00;
T_4 ;
    %wait E_0x558a6a961550;
    %load/vec4 v0x558a6aa11680_0;
    %load/vec4 v0x558a6aa110f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x558a6aa11220_0;
    %load/vec4 v0x558a6aa110f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a6aa12140, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x558a6aa0b570;
T_5 ;
    %wait E_0x558a6a961550;
    %load/vec4 v0x558a6aa0c1a0_0;
    %assign/vec4 v0x558a6aa0c300_0, 0;
    %load/vec4 v0x558a6aa0be50_0;
    %assign/vec4 v0x558a6aa0bf40_0, 0;
    %load/vec4 v0x558a6aa0c030_0;
    %assign/vec4 v0x558a6aa0c0d0_0, 0;
    %load/vec4 v0x558a6aa0bad0_0;
    %assign/vec4 v0x558a6aa0bbb0_0, 0;
    %load/vec4 v0x558a6aa0bc80_0;
    %assign/vec4 v0x558a6aa0bd80_0, 0;
    %load/vec4 v0x558a6aa0cb60_0;
    %assign/vec4 v0x558a6aa0cc00_0, 0;
    %load/vec4 v0x558a6aa0cca0_0;
    %assign/vec4 v0x558a6aa0cd40_0, 0;
    %load/vec4 v0x558a6aa0cfe0_0;
    %assign/vec4 v0x558a6aa0d0b0_0, 0;
    %load/vec4 v0x558a6aa0ce30_0;
    %assign/vec4 v0x558a6aa0cef0_0, 0;
    %load/vec4 v0x558a6aa0c510_0;
    %assign/vec4 v0x558a6aa0c5b0_0, 0;
    %load/vec4 v0x558a6aa0c650_0;
    %assign/vec4 v0x558a6aa0c6f0_0, 0;
    %load/vec4 v0x558a6aa0c3d0_0;
    %assign/vec4 v0x558a6aa0c470_0, 0;
    %load/vec4 v0x558a6aa0c7c0_0;
    %assign/vec4 v0x558a6aa0c9a0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x558a6a9c4970;
T_6 ;
    %wait E_0x558a6a961660;
    %load/vec4 v0x558a6a9eb820_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558a6a9c8390_0, 0, 32;
    %jmp T_6.8;
T_6.0 ;
    %load/vec4 v0x558a6a9d93b0_0;
    %load/vec4 v0x558a6a9b4160_0;
    %and;
    %store/vec4 v0x558a6a9c8390_0, 0, 32;
    %jmp T_6.8;
T_6.1 ;
    %load/vec4 v0x558a6a9d93b0_0;
    %load/vec4 v0x558a6a9b4160_0;
    %xor;
    %store/vec4 v0x558a6a9c8390_0, 0, 32;
    %jmp T_6.8;
T_6.2 ;
    %load/vec4 v0x558a6a9d93b0_0;
    %load/vec4 v0x558a6a9b4160_0;
    %add;
    %store/vec4 v0x558a6a9c8390_0, 0, 32;
    %jmp T_6.8;
T_6.3 ;
    %load/vec4 v0x558a6a9d93b0_0;
    %load/vec4 v0x558a6a9b4160_0;
    %sub;
    %store/vec4 v0x558a6a9c8390_0, 0, 32;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x558a6a9d93b0_0;
    %load/vec4 v0x558a6a9b4160_0;
    %mul;
    %store/vec4 v0x558a6a9c8390_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x558a6a9d93b0_0;
    %load/vec4 v0x558a6a9b4160_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x558a6a9c8390_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x558a6a9d93b0_0;
    %load/vec4 v0x558a6a9b4160_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x558a6a9c8390_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x558a6aa022b0;
T_7 ;
    %wait E_0x558a6a960f60;
    %load/vec4 v0x558a6aa02570_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558a6aa02630_0;
    %parti/s 3, 0, 2;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x558a6aa02570_0;
    %parti/s 1, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x558a6a9d68a0_0, 0, 3;
    %jmp T_7.4;
T_7.3 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x558a6a9d68a0_0, 0, 3;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x558a6aa02630_0;
    %parti/s 3, 0, 2;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558a6aa02570_0;
    %parti/s 1, 1, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0x558a6aa02630_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x558a6aa02630_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %jmp T_7.10;
T_7.7 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x558a6a9d68a0_0, 0, 3;
    %jmp T_7.10;
T_7.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x558a6a9d68a0_0, 0, 3;
    %jmp T_7.10;
T_7.9 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x558a6a9d68a0_0, 0, 3;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x558a6aa02630_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x558a6a9d68a0_0, 0, 3;
T_7.6 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x558a6aa09ad0;
T_8 ;
    %wait E_0x558a6a9610a0;
    %load/vec4 v0x558a6aa0a250_0;
    %load/vec4 v0x558a6aa0a160_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x558a6aa0a160_0;
    %load/vec4 v0x558a6aa09de0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x558a6aa09fc0_0, 0, 2;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x558a6aa0a3c0_0;
    %load/vec4 v0x558a6aa0a320_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x558a6aa0a320_0;
    %load/vec4 v0x558a6aa09de0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x558a6aa09fc0_0, 0, 2;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558a6aa09fc0_0, 0, 2;
T_8.3 ;
T_8.1 ;
    %load/vec4 v0x558a6aa0a250_0;
    %load/vec4 v0x558a6aa0a160_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x558a6aa0a160_0;
    %load/vec4 v0x558a6aa09ee0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x558a6aa0a090_0, 0, 2;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x558a6aa0a3c0_0;
    %load/vec4 v0x558a6aa0a320_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x558a6aa0a320_0;
    %load/vec4 v0x558a6aa09ee0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x558a6aa0a090_0, 0, 2;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558a6aa0a090_0, 0, 2;
T_8.7 ;
T_8.5 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x558a6aa06410;
T_9 ;
    %wait E_0x558a6a961550;
    %load/vec4 v0x558a6aa070f0_0;
    %assign/vec4 v0x558a6aa071b0_0, 0;
    %load/vec4 v0x558a6aa06df0_0;
    %assign/vec4 v0x558a6aa06e90_0, 0;
    %load/vec4 v0x558a6aa06af0_0;
    %assign/vec4 v0x558a6aa06be0_0, 0;
    %load/vec4 v0x558a6aa06c80_0;
    %assign/vec4 v0x558a6aa06d20_0, 0;
    %load/vec4 v0x558a6aa06770_0;
    %assign/vec4 v0x558a6aa06850_0, 0;
    %load/vec4 v0x558a6aa06920_0;
    %assign/vec4 v0x558a6aa06a20_0, 0;
    %load/vec4 v0x558a6aa06f30_0;
    %assign/vec4 v0x558a6aa07010_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x558a6aa050d0;
T_10 ;
    %wait E_0x558a6a961550;
    %load/vec4 v0x558a6aa05410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x558a6aa05b00_0;
    %load/vec4 v0x558a6aa05960_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558a6aa05cc0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x558a6aa0ec90;
T_11 ;
    %wait E_0x558a6a961550;
    %load/vec4 v0x558a6aa0f4d0_0;
    %assign/vec4 v0x558a6aa0f600_0, 0;
    %load/vec4 v0x558a6aa0f1c0_0;
    %assign/vec4 v0x558a6aa0f260_0, 0;
    %load/vec4 v0x558a6aa0ee60_0;
    %assign/vec4 v0x558a6aa0ef20_0, 0;
    %load/vec4 v0x558a6aa0f000_0;
    %assign/vec4 v0x558a6aa0f100_0, 0;
    %load/vec4 v0x558a6aa0f300_0;
    %assign/vec4 v0x558a6aa0f410_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x558a6a9bf4c0;
T_12 ;
    %delay 25, 0;
    %load/vec4 v0x558a6aa12e90_0;
    %inv;
    %store/vec4 v0x558a6aa12e90_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x558a6a9bf4c0;
T_13 ;
    %vpi_call 2 21 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558a6aa131f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558a6aa13580_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558a6aa13290_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558a6aa133c0_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x558a6aa133c0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x558a6aa133c0_0;
    %store/vec4a v0x558a6aa0eb90, 4, 0;
    %load/vec4 v0x558a6aa133c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558a6aa133c0_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558a6aa133c0_0, 0, 32;
T_13.2 ;
    %load/vec4 v0x558a6aa133c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x558a6aa133c0_0;
    %store/vec4a v0x558a6aa05cc0, 4, 0;
    %load/vec4 v0x558a6aa133c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558a6aa133c0_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a6aa05cc0, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a6aa05cc0, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a6aa05cc0, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a6aa05cc0, 4, 0;
    %pushi/vec4 29, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a6aa05cc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558a6aa133c0_0, 0, 32;
T_13.4 ;
    %load/vec4 v0x558a6aa133c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x558a6aa133c0_0;
    %store/vec4a v0x558a6aa12140, 4, 0;
    %load/vec4 v0x558a6aa133c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558a6aa133c0_0, 0, 32;
    %jmp T_13.4;
T_13.5 ;
    %pushi/vec4 4294967272, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a6aa12140, 4, 0;
    %pushi/vec4 4294967271, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a6aa12140, 4, 0;
    %pushi/vec4 4294967270, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a6aa12140, 4, 0;
    %pushi/vec4 4294967269, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a6aa12140, 4, 0;
    %pushi/vec4 56, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a6aa12140, 4, 0;
    %pushi/vec4 58, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a6aa12140, 4, 0;
    %pushi/vec4 60, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a6aa12140, 4, 0;
    %pushi/vec4 62, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x558a6aa12140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558a6aa0db00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558a6aa0b020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558a6aa0b390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a6aa0b120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a6aa0c9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a6aa0c0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a6aa071b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a6aa06d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a6aa0f600_0, 0, 1;
    %vpi_call 2 72 "$readmemb", "../testdata/instruction_4.txt", v0x558a6aa0eb90 {0 0 0};
    %vpi_func 2 76 "$fopen" 32, "../testdata/output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x558a6aa134a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558a6aa12e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558a6aa13040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a6aa13150_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558a6aa13040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558a6aa13150_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x558a6a9bf4c0;
T_14 ;
    %wait E_0x558a6a961550;
    %load/vec4 v0x558a6aa131f0_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %vpi_call 2 91 "$finish" {0 0 0};
T_14.0 ;
    %load/vec4 v0x558a6aa0b390_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558a6aa02c10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x558a6aa13580_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558a6aa13580_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x558a6aa12840_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0x558a6aa13290_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558a6aa13290_0, 0, 32;
T_14.4 ;
    %vpi_call 2 99 "$fdisplay", v0x558a6aa134a0_0, "cycle = %d, Start = %0d, Stall = %0d, Flush = %0d\012PC = %d", v0x558a6aa131f0_0, v0x558a6aa13150_0, v0x558a6aa13580_0, v0x558a6aa13290_0, v0x558a6aa0ff40_0 {0 0 0};
    %vpi_call 2 103 "$fdisplay", v0x558a6aa134a0_0, "Registers" {0 0 0};
    %vpi_call 2 104 "$fdisplay", v0x558a6aa134a0_0, "x0 = %d, x8  = %d, x16 = %d, x24 = %d", &A<v0x558a6aa12140, 0>, &A<v0x558a6aa12140, 8>, &A<v0x558a6aa12140, 16>, &A<v0x558a6aa12140, 24> {0 0 0};
    %vpi_call 2 105 "$fdisplay", v0x558a6aa134a0_0, "x1 = %d, x9  = %d, x17 = %d, x25 = %d", &A<v0x558a6aa12140, 1>, &A<v0x558a6aa12140, 9>, &A<v0x558a6aa12140, 17>, &A<v0x558a6aa12140, 25> {0 0 0};
    %vpi_call 2 106 "$fdisplay", v0x558a6aa134a0_0, "x2 = %d, x10 = %d, x18 = %d, x26 = %d", &A<v0x558a6aa12140, 2>, &A<v0x558a6aa12140, 10>, &A<v0x558a6aa12140, 18>, &A<v0x558a6aa12140, 26> {0 0 0};
    %vpi_call 2 107 "$fdisplay", v0x558a6aa134a0_0, "x3 = %d, x11 = %d, x19 = %d, x27 = %d", &A<v0x558a6aa12140, 3>, &A<v0x558a6aa12140, 11>, &A<v0x558a6aa12140, 19>, &A<v0x558a6aa12140, 27> {0 0 0};
    %vpi_call 2 108 "$fdisplay", v0x558a6aa134a0_0, "x4 = %d, x12 = %d, x20 = %d, x28 = %d", &A<v0x558a6aa12140, 4>, &A<v0x558a6aa12140, 12>, &A<v0x558a6aa12140, 20>, &A<v0x558a6aa12140, 28> {0 0 0};
    %vpi_call 2 109 "$fdisplay", v0x558a6aa134a0_0, "x5 = %d, x13 = %d, x21 = %d, x29 = %d", &A<v0x558a6aa12140, 5>, &A<v0x558a6aa12140, 13>, &A<v0x558a6aa12140, 21>, &A<v0x558a6aa12140, 29> {0 0 0};
    %vpi_call 2 110 "$fdisplay", v0x558a6aa134a0_0, "x6 = %d, x14 = %d, x22 = %d, x30 = %d", &A<v0x558a6aa12140, 6>, &A<v0x558a6aa12140, 14>, &A<v0x558a6aa12140, 22>, &A<v0x558a6aa12140, 30> {0 0 0};
    %vpi_call 2 111 "$fdisplay", v0x558a6aa134a0_0, "x7 = %d, x15 = %d, x23 = %d, x31 = %d", &A<v0x558a6aa12140, 7>, &A<v0x558a6aa12140, 15>, &A<v0x558a6aa12140, 23>, &A<v0x558a6aa12140, 31> {0 0 0};
    %vpi_call 2 115 "$fdisplay", v0x558a6aa134a0_0, "Data Memory: 0x00 = %10d", &A<v0x558a6aa05cc0, 0> {0 0 0};
    %vpi_call 2 116 "$fdisplay", v0x558a6aa134a0_0, "Data Memory: 0x04 = %10d", &A<v0x558a6aa05cc0, 1> {0 0 0};
    %vpi_call 2 117 "$fdisplay", v0x558a6aa134a0_0, "Data Memory: 0x08 = %10d", &A<v0x558a6aa05cc0, 2> {0 0 0};
    %vpi_call 2 118 "$fdisplay", v0x558a6aa134a0_0, "Data Memory: 0x0C = %10d", &A<v0x558a6aa05cc0, 3> {0 0 0};
    %vpi_call 2 119 "$fdisplay", v0x558a6aa134a0_0, "Data Memory: 0x10 = %10d", &A<v0x558a6aa05cc0, 4> {0 0 0};
    %vpi_call 2 120 "$fdisplay", v0x558a6aa134a0_0, "Data Memory: 0x14 = %10d", &A<v0x558a6aa05cc0, 5> {0 0 0};
    %vpi_call 2 121 "$fdisplay", v0x558a6aa134a0_0, "Data Memory: 0x18 = %10d", &A<v0x558a6aa05cc0, 6> {0 0 0};
    %vpi_call 2 122 "$fdisplay", v0x558a6aa134a0_0, "Data Memory: 0x1C = %10d", &A<v0x558a6aa05cc0, 7> {0 0 0};
    %vpi_call 2 124 "$fdisplay", v0x558a6aa134a0_0, "\012" {0 0 0};
    %load/vec4 v0x558a6aa131f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558a6aa131f0_0, 0, 32;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Control.v";
    "Data_Memory.v";
    "MUX32.v";
    "EX_MEM.v";
    "MUX32_4.v";
    "Forward_Unit.v";
    "Adder.v";
    "Hazard_Unit.v";
    "ID_EX.v";
    "IF_ID.v";
    "Imm_Gen.v";
    "Instruction_Memory.v";
    "MEM_WB.v";
    "PC.v";
    "Registers.v";
