Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Andre/Documents/GitHub/Lab3/test_mips_isim_beh.exe -prj C:/Users/Andre/Documents/GitHub/Lab3/test_mips_beh.prj work.test_mips 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Andre/Documents/GitHub/Lab3/Sign_extension.vhd" into library work
Parsing VHDL file "C:/Users/Andre/Documents/GitHub/Lab3/RegFile.vhd" into library work
Parsing VHDL file "C:/Users/Andre/Documents/GitHub/Lab3/PC.vhd" into library work
Parsing VHDL file "C:/Users/Andre/Documents/GitHub/Lab3/ControlUnit.vhd" into library work
Parsing VHDL file "C:/Users/Andre/Documents/GitHub/Lab3/ALU.vhd" into library work
Parsing VHDL file "C:/Users/Andre/Documents/GitHub/Lab3/MIPS.vhd" into library work
Parsing VHDL file "C:/Users/Andre/Documents/GitHub/Lab3/test_mips.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture arch_pc of entity PC [pc_default]
Compiling architecture arch_alu of entity ALU [alu_default]
Compiling architecture arch_controlunit of entity ControlUnit [controlunit_default]
Compiling architecture arch_regfile of entity RegFile [regfile_default]
Compiling architecture behavioral of entity Sign_extension [sign_extension_default]
Compiling architecture arch_mips of entity MIPS [mips_default]
Compiling architecture behavior of entity test_mips
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 17 VHDL Units
Built simulation executable C:/Users/Andre/Documents/GitHub/Lab3/test_mips_isim_beh.exe
Fuse Memory Usage: 33452 KB
Fuse CPU Usage: 592 ms
