Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Tue Mar 16 16:47:42 2021
| Host             : LAPTOP-0HOK14LD running 64-bit major release  (build 9200)
| Command          : report_power -file Exp1_GPIO_wrapper_power_routed.rpt -pb Exp1_GPIO_wrapper_power_summary_routed.pb -rpx Exp1_GPIO_wrapper_power_routed.rpx
| Design           : Exp1_GPIO_wrapper
| Device           : xc7k160tffg676-2L
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 39.452 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 38.449                           |
| Device Static (W)        | 1.003                            |
| Effective TJA (C/W)      | 1.9                              |
| Max Ambient (C)          | 24.1                             |
| Junction Temperature (C) | 100.9                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     2.309 |     1142 |       --- |             --- |
|   LUT as Logic |     2.127 |      522 |    101400 |            0.51 |
|   Register     |     0.098 |      450 |    202800 |            0.22 |
|   CARRY4       |     0.048 |       30 |     25350 |            0.12 |
|   F7/F8 Muxes  |     0.031 |       56 |    101400 |            0.06 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |       20 |       --- |             --- |
| Signals        |     3.612 |      888 |       --- |             --- |
| Block RAM      |     0.149 |        1 |       325 |            0.31 |
| I/O            |    32.379 |       58 |       400 |           14.50 |
| Static Power   |     1.003 |          |           |                 |
| Total          |    39.452 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     6.977 |       6.149 |      0.829 |
| Vccaux    |       1.800 |     1.297 |       1.239 |      0.059 |
| Vcco33    |       3.300 |     8.769 |       8.768 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.611 |       0.610 |      0.001 |
| Vcco15    |       1.500 |     0.020 |       0.019 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.036 |       0.010 |      0.027 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| Exp1_GPIO_wrapper                                |    38.449 |
|   Exp1_GPIO_i                                    |     5.684 |
|     Display                                      |     3.846 |
|       U5                                         |     1.135 |
|         inst                                     |     1.135 |
|       U6                                         |     2.295 |
|         inst                                     |     2.295 |
|           PT7SEG                                 |     2.234 |
|       U61                                        |     0.416 |
|         inst                                     |     0.416 |
|     GPIO                                         |     0.324 |
|       U7                                         |     0.270 |
|         inst                                     |     0.270 |
|           PTLED                                  |     0.252 |
|       U71                                        |     0.054 |
|         inst                                     |     0.054 |
|     M4                                           |     0.039 |
|       inst                                       |     0.039 |
|     RAM                                          |     0.618 |
|       RAM_B                                      |     0.618 |
|         U0                                       |     0.618 |
|           inst_blk_mem_gen                       |     0.618 |
|             gnbram.gnativebmg.native_blk_mem_gen |     0.618 |
|               valid.cstr                         |     0.618 |
|                 ramloop[0].ram.r                 |     0.618 |
|                   prim_noinit.ram                |     0.618 |
|       util_vector_logic_0                        |     0.000 |
|     ROM_D                                        |     0.248 |
|       U0                                         |     0.248 |
|         synth_options.dist_mem_inst              |     0.248 |
|           gen_rom.rom_inst                       |     0.248 |
|     SWTap                                        |     0.000 |
|     U9                                           |     0.324 |
|       inst                                       |     0.324 |
|     clk                                          |     0.285 |
|       DIVTap                                     |     0.000 |
|       U8                                         |     0.285 |
|         inst                                     |     0.285 |
+--------------------------------------------------+-----------+


