Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Dec 24 22:27:34 2020
| Host         : OZLEMVURAL_LT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file user_Interface_control_sets_placed.rpt
| Design       : user_Interface
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    41 |
|    Minimum number of control sets                        |    41 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    54 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    41 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    32 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              33 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             141 |           41 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             128 |           52 |
| Yes          | Yes                   | No                     |             132 |           47 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+-----------------------------+------------------+----------------+--------------+
|  Clock Signal  |             Enable Signal            |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------+-----------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | db2/E[0]                             | db1/reset                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                      | db1/reset                   |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | db4/rf[15][7]_i_6_1[0]               | db1/reset                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | db4/rf[15][7]_i_6_3[0]               | db1/reset                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | db4/rf[15][7]_i_6_0[0]               | db1/reset                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | db4/FSM_sequential_state_reg[1]_4[0] | db1/reset                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | db4/rf[15][7]_i_4_0[0]               | db1/reset                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | db4/rf[15][7]_i_7_0[0]               | db1/reset                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | db4/pc_reg[1]_30                     | db4/pc_reg[1]_31            |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | db4/pc_reg[1]_6                      | db4/pc_reg[1]_7             |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | db4/pc_reg[1]_8                      | db4/pc_reg[1]_9             |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | db4/pc_reg[1]_2                      | db4/pc_reg[1]_3             |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | db4/pc_reg[1]_13                     | db4/pc_reg[1]_12            |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | db4/pc_reg[1]_26                     | db4/pc_reg[1]_27            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | db4/pc_reg[1]_24                     | db4/pc_reg[1]_25            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | db4/pc_reg[1]_28                     | db4/pc_reg[1]_29            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | db4/pc_reg[1]_4                      | db4/pc_reg[1]_5             |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | db4/pc_reg[1]_11                     | db4/pc_reg[1]_10            |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | db4/pc_reg[1]_0                      | db4/pc_reg[1]_1             |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | db4/pc_reg[1]_15                     | db4/pc_reg[1]_14            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | db4/pc_reg[1]_18                     | db4/pc_reg[1]_19            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | db4/pc_reg[1]_20                     | db4/pc_reg[1]_21            |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG | db4/pc_reg[1]_17                     | db4/pc_reg[1]_16            |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | db4/pc_reg[1]_22                     | db4/pc_reg[1]_23            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | db4/E[0]                             | db1/reset                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | db4/FSM_sequential_state_reg[1]_0[0] | db1/reset                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | db4/FSM_sequential_state_reg[1]_1[0] | db1/reset                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | db4/FSM_sequential_state_reg[1]_2[0] | db1/reset                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | db4/FSM_sequential_state_reg[1]_5[0] | db1/reset                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | db4/FSM_sequential_state_reg[1]_3[0] | db1/reset                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | db4/FSM_sequential_state_reg[1]_6[0] | db1/reset                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | db4/rf[15][7]_i_5_0[0]               | db1/reset                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | db4/rf[15][7]_i_5_1[0]               | db1/reset                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | db4/rf[15][7]_i_6_2[0]               | db1/reset                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG |                                      | nextInstruction[15]_i_1_n_0 |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG |                                      | db4/gotInput                |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG |                                      | db5/gotInput                |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG |                                      | db1/gotInput                |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG |                                      | db2/gotInput                |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG |                                      | db3/gotInput                |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG |                                      |                             |               13 |             33 |         2.54 |
+----------------+--------------------------------------+-----------------------------+------------------+----------------+--------------+


