[Inputs]
clk
resetn
wreg
=raddr1[4:0]=
=raddr2[4:0]=
=waddr[4:0]=
=wdata[31:0]=
[Outputs]
=rdata1[31:0]=
=rdata2[31:0]=
[BiDir]
[ATTRIBUTES]
VeriModel REG

