WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2561209 heartbeat IPC: 3.90441 cumulative IPC: 3.90441 (Simulation time: 0 hr 0 min 23 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2561210 cumulative IPC: 3.90441 (Simulation time: 0 hr 0 min 23 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2561210 (Simulation time: 0 hr 0 min 23 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 12059471 heartbeat IPC: 1.05283 cumulative IPC: 1.05283 (Simulation time: 0 hr 1 min 21 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 23057330 heartbeat IPC: 0.909268 cumulative IPC: 0.975795 (Simulation time: 0 hr 2 min 25 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 34502176 heartbeat IPC: 0.873756 cumulative IPC: 0.939233 (Simulation time: 0 hr 3 min 31 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 45950948 heartbeat IPC: 0.873456 cumulative IPC: 0.921877 (Simulation time: 0 hr 4 min 31 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 57542110 heartbeat IPC: 0.862727 cumulative IPC: 0.909407 (Simulation time: 0 hr 5 min 31 sec) 
Simulation finished CPU 0 instructions: 50000002 cycles: 54980901 cumulative IPC: 0.909407 (Simulation time: 0 hr 5 min 31 sec) 

Simulation complete CPU 0 instructions: 50000002 cycles: 54980901 (Simulation time: 0 hr 5 min 31 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/for_measure/628.pop2_s-17B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.909407 instructions: 50000002 cycles: 54980901
CPU 0 Branch Prediction Accuracy: 96.528% MPKI: 3.97792 Average ROB Occupancy at Mispredict: 156.625
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.05126
BRANCH_INDIRECT: 0.00164
BRANCH_CONDITIONAL: 3.92502
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:    1478236  HIT:     475004  MISS:    1003232
LLC LOAD         ACCESS:     874778  HIT:     247179  MISS:     627599
LLC RFO          ACCESS:     296685  HIT:      72990  MISS:     223695
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     274714  HIT:     151619  MISS:     123095
LLC TRANSLATION  ACCESS:      32059  HIT:       3216  MISS:      28843
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 309.716 cycles
cpu0_DTLB TOTAL       ACCESS:   10948128  HIT:    9426419  MISS:    1521709
cpu0_DTLB LOAD         ACCESS:   10948128  HIT:    9426419  MISS:    1521709
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.2101 cycles
cpu0_ITLB TOTAL       ACCESS:     195676  HIT:     186393  MISS:       9283
cpu0_ITLB LOAD         ACCESS:     195676  HIT:     186393  MISS:       9283
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 60.2111 cycles
cpu0_L1D TOTAL       ACCESS:   17121721  HIT:    6029171  MISS:   11092550
cpu0_L1D LOAD         ACCESS:   11683245  HIT:    4227724  MISS:    7455521
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    5317954  HIT:    1801173  MISS:    3516781
cpu0_L1D TRANSLATION  ACCESS:     120522  HIT:        274  MISS:     120248
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 31.054 cycles
cpu0_L1I TOTAL       ACCESS:     256559  HIT:     109743  MISS:     146816
cpu0_L1I LOAD         ACCESS:     256559  HIT:     109743  MISS:     146816
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 118.471 cycles
cpu0_L2C TOTAL       ACCESS:    3105446  HIT:    1869340  MISS:    1236106
cpu0_L2C LOAD         ACCESS:    1886025  HIT:    1011237  MISS:     874788
cpu0_L2C RFO          ACCESS:     518900  HIT:     222212  MISS:     296688
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     658379  HIT:     625808  MISS:      32571
cpu0_L2C TRANSLATION  ACCESS:      42142  HIT:      10083  MISS:      32059
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 271.567 cycles
cpu0_STLB TOTAL       ACCESS:     838438  HIT:     799887  MISS:      38551
cpu0_STLB LOAD         ACCESS:     838438  HIT:     799887  MISS:      38551
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 360.331 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     238443
  ROW_BUFFER_MISS:     635140
 AVG DBUS CONGESTED CYCLE:    3.92071
 WQ ROW_BUFFER_HIT:      24588
  ROW_BUFFER_MISS:     131522  FULL:        709

