##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for LED_Driver_Gear_ClkInternal
		4.2::Critical Path Report for LED_Driver_LRBWS_ClkInternal
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (LED_Driver_LRBWS_ClkInternal:R vs. LED_Driver_LRBWS_ClkInternal:R)
		5.2::Critical Path Report for (LED_Driver_Gear_ClkInternal:R vs. LED_Driver_Gear_ClkInternal:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: CyBUS_CLK                     | N/A                   | Target: 48.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)     | N/A                   | Target: 48.00 MHz  | 
Clock: CyILO                         | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                         | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                  | N/A                   | Target: 48.00 MHz  | 
Clock: CyPLL_OUT                     | N/A                   | Target: 48.00 MHz  | 
Clock: LED_Driver_Gear_ClkInternal   | Frequency: 80.30 MHz  | Target: 0.03 MHz   | 
Clock: LED_Driver_LRBWS_ClkInternal  | Frequency: 77.96 MHz  | Target: 0.15 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                  Capture Clock                 Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------------------  ----------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
LED_Driver_Gear_ClkInternal   LED_Driver_Gear_ClkInternal   3.25625e+007     32550047    N/A              N/A         N/A              N/A         N/A              N/A         
LED_Driver_LRBWS_ClkInternal  LED_Driver_LRBWS_ClkInternal  6.52083e+006     6508006     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name     Clock to Out  Clock Name:Phase             
------------  ------------  ---------------------------  
Com(0)_PAD    25012         CyBUS_CLK:R                  
Com(1)_PAD    23735         CyBUS_CLK:R                  
Com(2)_PAD    24464         CyBUS_CLK:R                  
Com(3)_PAD    24855         CyBUS_CLK:R                  
Com(4)_PAD    24233         CyBUS_CLK:R                  
Com_1(0)_PAD  25020         CyBUS_CLK:R                  
Seg(0)_PAD    25461         CyBUS_CLK:R                  
Seg(1)_PAD    25555         CyBUS_CLK:R                  
Seg(10)_PAD   23944         CyBUS_CLK:R                  
Seg(11)_PAD   23914         CyBUS_CLK:R                  
Seg(12)_PAD   23427         CyBUS_CLK:R                  
Seg(13)_PAD   22687         CyBUS_CLK:R                  
Seg(14)_PAD   23275         CyBUS_CLK:R                  
Seg(15)_PAD   23895         CyBUS_CLK:R                  
Seg(16)_PAD   24982         CyBUS_CLK:R                  
Seg(17)_PAD   23313         CyBUS_CLK:R                  
Seg(18)_PAD   22601         CyBUS_CLK:R                  
Seg(19)_PAD   27034         CyBUS_CLK:R                  
Seg(2)_PAD    25128         CyBUS_CLK:R                  
Seg(20)_PAD   25517         CyBUS_CLK:R                  
Seg(21)_PAD   25676         CyBUS_CLK:R                  
Seg(22)_PAD   23797         CyBUS_CLK:R                  
Seg(23)_PAD   22725         CyBUS_CLK:R                  
Seg(3)_PAD    25722         CyBUS_CLK:R                  
Seg(4)_PAD    25390         CyBUS_CLK:R                  
Seg(5)_PAD    23952         CyBUS_CLK:R                  
Seg(6)_PAD    24942         CyBUS_CLK:R                  
Seg(7)_PAD    23956         CyBUS_CLK:R                  
Seg(8)_PAD    25892         CyBUS_CLK:R                  
Seg(9)_PAD    23905         CyBUS_CLK:R                  
Seg_1(0)_PAD  24438         CyBUS_CLK:R                  
Seg_1(1)_PAD  24318         CyBUS_CLK:R                  
Seg_1(2)_PAD  24068         CyBUS_CLK:R                  
Seg_1(3)_PAD  24785         CyBUS_CLK:R                  
Seg_1(4)_PAD  24203         CyBUS_CLK:R                  
Seg_1(5)_PAD  24460         CyBUS_CLK:R                  
Seg_1(6)_PAD  24331         CyBUS_CLK:R                  
Tx_En(0)_PAD  26812         CyBUS_CLK(fixed-function):R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for LED_Driver_Gear_ClkInternal
*********************************************************
Clock: LED_Driver_Gear_ClkInternal
Frequency: 80.30 MHz | Target: 0.03 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:tc\/q
Path End       : \LED_Driver_Gear:bLED_PWM:PwmDP:u0\/cs_addr_1
Capture Clock  : \LED_Driver_Gear:bLED_PWM:PwmDP:u0\/clock
Path slack     : 32550047p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -8670
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32553830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:tc\/clock_0                               macrocell5          0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:tc\/q                         macrocell5      1250   1250  32550047  RISE       1
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/cs_addr_1  datapathcell1   2533   3783  32550047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/clock                  datapathcell1       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for LED_Driver_LRBWS_ClkInternal
**********************************************************
Clock: LED_Driver_LRBWS_ClkInternal
Frequency: 77.96 MHz | Target: 0.15 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:tc\/q
Path End       : \LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/cs_addr_1
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/clock
Path slack     : 6508006p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -8670
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6512163

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:tc\/clock_0                              macrocell11         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:tc\/q                         macrocell11     1250   1250  6508006  RISE       1
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/cs_addr_1  datapathcell2   2908   4158  6508006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/clock                 datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (LED_Driver_LRBWS_ClkInternal:R vs. LED_Driver_LRBWS_ClkInternal:R)
*************************************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:tc\/q
Path End       : \LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/cs_addr_1
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/clock
Path slack     : 6508006p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -8670
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6512163

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:tc\/clock_0                              macrocell11         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:tc\/q                         macrocell11     1250   1250  6508006  RISE       1
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/cs_addr_1  datapathcell2   2908   4158  6508006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/clock                 datapathcell2       0      0  RISE       1


5.2::Critical Path Report for (LED_Driver_Gear_ClkInternal:R vs. LED_Driver_Gear_ClkInternal:R)
***********************************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:tc\/q
Path End       : \LED_Driver_Gear:bLED_PWM:PwmDP:u0\/cs_addr_1
Capture Clock  : \LED_Driver_Gear:bLED_PWM:PwmDP:u0\/clock
Path slack     : 32550047p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -8670
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32553830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:tc\/clock_0                               macrocell5          0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:tc\/q                         macrocell5      1250   1250  32550047  RISE       1
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/cs_addr_1  datapathcell1   2533   3783  32550047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/clock                  datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:tc\/q
Path End       : \LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/cs_addr_1
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/clock
Path slack     : 6508006p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -8670
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6512163

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:tc\/clock_0                              macrocell11         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:tc\/q                         macrocell11     1250   1250  6508006  RISE       1
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/cs_addr_1  datapathcell2   2908   4158  6508006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/clock                 datapathcell2       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:cnt_state_0\/q
Path End       : \LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/cs_addr_0
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/clock
Path slack     : 6508619p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -8670
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6512163

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:cnt_state_0\/clock_0            macrocell14         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:cnt_state_0\/q       macrocell14     1250   1250  6508619  RISE       1
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/cs_addr_0  datapathcell2   2294   3544  6508619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/clock                 datapathcell2       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/z1_comb
Path End       : \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/main_1
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/clock_0
Path slack     : 6510911p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6412
-------------------------------------   ---- 
End-of-path arrival time (ps)           6412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/z1_comb   datapathcell2   2220   2220  6510911  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/main_1  macrocell13     4192   6412  6510911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/clock_0             macrocell13         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/z1_comb
Path End       : \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/main_1
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/clock_0
Path slack     : 6510917p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6406
-------------------------------------   ---- 
End-of-path arrival time (ps)           6406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/z1_comb   datapathcell2   2220   2220  6510911  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/main_1  macrocell12     4186   6406  6510917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/clock_0             macrocell12         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:CtlReg\/control_0
Path End       : \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/main_0
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/clock_0
Path slack     : 6511568p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5756
-------------------------------------   ---- 
End-of-path arrival time (ps)           5756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:CtlReg\/clock                   controlcell4        0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:CtlReg\/control_0   controlcell4   1210   1210  6511568  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/main_0  macrocell12    4546   5756  6511568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/clock_0             macrocell12         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:CtlReg\/control_0
Path End       : \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/main_0
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/clock_0
Path slack     : 6511581p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5743
-------------------------------------   ---- 
End-of-path arrival time (ps)           5743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:CtlReg\/clock                   controlcell4        0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:CtlReg\/control_0   controlcell4   1210   1210  6511568  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/main_0  macrocell13    4533   5743  6511581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/clock_0             macrocell13         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/z1_comb
Path End       : \LED_Driver_LRBWS:tc\/main_1
Capture Clock  : \LED_Driver_LRBWS:tc\/clock_0
Path slack     : 6511825p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5499
-------------------------------------   ---- 
End-of-path arrival time (ps)           5499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/z1_comb  datapathcell2   2220   2220  6510911  RISE       1
\LED_Driver_LRBWS:tc\/main_1                  macrocell11     3279   5499  6511825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:tc\/clock_0                              macrocell11         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/z1_comb
Path End       : \LED_Driver_LRBWS:bLED_PWM:initialization\/main_2
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:initialization\/clock_0
Path slack     : 6511839p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5484
-------------------------------------   ---- 
End-of-path arrival time (ps)           5484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/z1_comb       datapathcell2   2220   2220  6510911  RISE       1
\LED_Driver_LRBWS:bLED_PWM:initialization\/main_2  macrocell10     3264   5484  6511839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:initialization\/clock_0         macrocell10         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/z1_comb
Path End       : \LED_Driver_LRBWS:Net_856\/main_2
Capture Clock  : \LED_Driver_LRBWS:Net_856\/clock_0
Path slack     : 6511842p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5482
-------------------------------------   ---- 
End-of-path arrival time (ps)           5482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/z1_comb  datapathcell2   2220   2220  6510911  RISE       1
\LED_Driver_LRBWS:Net_856\/main_2             macrocell9      3262   5482  6511842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:Net_856\/clock_0                         macrocell9          0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/z1_comb
Path End       : \LED_Driver_LRBWS:bLED_PWM:cnt_state_0\/main_1
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:cnt_state_0\/clock_0
Path slack     : 6511853p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5470
-------------------------------------   ---- 
End-of-path arrival time (ps)           5470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/z1_comb    datapathcell2   2220   2220  6510911  RISE       1
\LED_Driver_LRBWS:bLED_PWM:cnt_state_0\/main_1  macrocell14     3250   5470  6511853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:cnt_state_0\/clock_0            macrocell14         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/q
Path End       : \LED_Driver_LRBWS:bLED_PWM:initialization\/main_3
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:initialization\/clock_0
Path slack     : 6512396p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4927
-------------------------------------   ---- 
End-of-path arrival time (ps)           4927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/q           macrocell12   1250   1250  6512396  RISE       1
\LED_Driver_LRBWS:bLED_PWM:initialization\/main_3  macrocell10   3677   4927  6512396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:initialization\/clock_0         macrocell10         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:CtlReg\/control_0
Path End       : \LED_Driver_LRBWS:tc\/main_0
Capture Clock  : \LED_Driver_LRBWS:tc\/clock_0
Path slack     : 6512667p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:CtlReg\/clock                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:CtlReg\/control_0  controlcell4   1210   1210  6511568  RISE       1
\LED_Driver_LRBWS:tc\/main_0                  macrocell11    3447   4657  6512667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:tc\/clock_0                              macrocell11         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:CtlReg\/control_0
Path End       : \LED_Driver_LRBWS:Net_856\/main_0
Capture Clock  : \LED_Driver_LRBWS:Net_856\/clock_0
Path slack     : 6512667p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:CtlReg\/clock                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:CtlReg\/control_0  controlcell4   1210   1210  6511568  RISE       1
\LED_Driver_LRBWS:Net_856\/main_0             macrocell9     3446   4656  6512667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:Net_856\/clock_0                         macrocell9          0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:CtlReg\/control_0
Path End       : \LED_Driver_LRBWS:bLED_PWM:initialization\/main_0
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:initialization\/clock_0
Path slack     : 6512687p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:CtlReg\/clock                   controlcell4        0      0  RISE       1

Data path
pin name                                           model name    delay     AT    slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:CtlReg\/control_0       controlcell4   1210   1210  6511568  RISE       1
\LED_Driver_LRBWS:bLED_PWM:initialization\/main_0  macrocell10    3427   4637  6512687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:initialization\/clock_0         macrocell10         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:CtlReg\/control_0
Path End       : \LED_Driver_LRBWS:bLED_PWM:cnt_state_0\/main_0
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:cnt_state_0\/clock_0
Path slack     : 6512990p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:CtlReg\/clock                   controlcell4        0      0  RISE       1

Data path
pin name                                        model name    delay     AT    slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:CtlReg\/control_0    controlcell4   1210   1210  6511568  RISE       1
\LED_Driver_LRBWS:bLED_PWM:cnt_state_0\/main_0  macrocell14    3123   4333  6512990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:cnt_state_0\/clock_0            macrocell14         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/q
Path End       : \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/main_2
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/clock_0
Path slack     : 6513297p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/q       macrocell12   1250   1250  6512396  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/main_2  macrocell12   2777   4027  6513297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/clock_0             macrocell12         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/q
Path End       : \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/main_2
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/clock_0
Path slack     : 6513311p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4013
-------------------------------------   ---- 
End-of-path arrival time (ps)           4013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/q       macrocell12   1250   1250  6512396  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/main_2  macrocell13   2763   4013  6513311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/clock_0             macrocell13         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:initialization\/q
Path End       : \LED_Driver_LRBWS:bLED_PWM:initialization\/main_1
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:initialization\/clock_0
Path slack     : 6513490p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:initialization\/clock_0         macrocell10         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:initialization\/q       macrocell10   1250   1250  6513490  RISE       1
\LED_Driver_LRBWS:bLED_PWM:initialization\/main_1  macrocell10   2584   3834  6513490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:initialization\/clock_0         macrocell10         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/q
Path End       : \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/main_3
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/clock_0
Path slack     : 6513490p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/clock_0             macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/q       macrocell13   1250   1250  6513490  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/main_3  macrocell13   2584   3834  6513490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/clock_0             macrocell13         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:initialization\/q
Path End       : \LED_Driver_LRBWS:Net_856\/main_1
Capture Clock  : \LED_Driver_LRBWS:Net_856\/clock_0
Path slack     : 6513492p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:initialization\/clock_0         macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:initialization\/q  macrocell10   1250   1250  6513490  RISE       1
\LED_Driver_LRBWS:Net_856\/main_1             macrocell9    2581   3831  6513492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:Net_856\/clock_0                         macrocell9          0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/q
Path End       : \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/main_3
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/clock_0
Path slack     : 6513492p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/clock_0             macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/q       macrocell13   1250   1250  6513490  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/main_3  macrocell12   2581   3831  6513492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/clock_0             macrocell12         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:tc\/q
Path End       : \LED_Driver_Gear:bLED_PWM:PwmDP:u0\/cs_addr_1
Capture Clock  : \LED_Driver_Gear:bLED_PWM:PwmDP:u0\/clock
Path slack     : 32550047p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -8670
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32553830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:tc\/clock_0                               macrocell5          0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:tc\/q                         macrocell5      1250   1250  32550047  RISE       1
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/cs_addr_1  datapathcell1   2533   3783  32550047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:cnt_state_0\/q
Path End       : \LED_Driver_Gear:bLED_PWM:PwmDP:u0\/cs_addr_0
Capture Clock  : \LED_Driver_Gear:bLED_PWM:PwmDP:u0\/clock
Path slack     : 32550345p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -8670
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32553830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:cnt_state_0\/clock_0             macrocell8          0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:cnt_state_0\/q       macrocell8      1250   1250  32550345  RISE       1
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/cs_addr_0  datapathcell1   2235   3485  32550345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:PwmDP:u0\/z1_comb
Path End       : \LED_Driver_Gear:bLED_PWM:init_cnt_1\/main_1
Capture Clock  : \LED_Driver_Gear:bLED_PWM:init_cnt_1\/clock_0
Path slack     : 32552593p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6397
-------------------------------------   ---- 
End-of-path arrival time (ps)           6397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/z1_comb   datapathcell1   2220   2220  32552593  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_1\/main_1  macrocell6      4177   6397  32552593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_1\/clock_0              macrocell6          0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:PwmDP:u0\/z1_comb
Path End       : \LED_Driver_Gear:bLED_PWM:init_cnt_0\/main_1
Capture Clock  : \LED_Driver_Gear:bLED_PWM:init_cnt_0\/clock_0
Path slack     : 32552606p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6384
-------------------------------------   ---- 
End-of-path arrival time (ps)           6384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/z1_comb   datapathcell1   2220   2220  32552593  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_0\/main_1  macrocell7      4164   6384  32552606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_0\/clock_0              macrocell7          0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:CtlReg\/control_0
Path End       : \LED_Driver_Gear:bLED_PWM:init_cnt_1\/main_0
Capture Clock  : \LED_Driver_Gear:bLED_PWM:init_cnt_1\/clock_0
Path slack     : 32553542p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5448
-------------------------------------   ---- 
End-of-path arrival time (ps)           5448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:CtlReg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:CtlReg\/control_0   controlcell1   1210   1210  32553542  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_1\/main_0  macrocell6     4238   5448  32553542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_1\/clock_0              macrocell6          0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:CtlReg\/control_0
Path End       : \LED_Driver_Gear:bLED_PWM:init_cnt_0\/main_0
Capture Clock  : \LED_Driver_Gear:bLED_PWM:init_cnt_0\/clock_0
Path slack     : 32553559p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5431
-------------------------------------   ---- 
End-of-path arrival time (ps)           5431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:CtlReg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:CtlReg\/control_0   controlcell1   1210   1210  32553542  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_0\/main_0  macrocell7     4221   5431  32553559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_0\/clock_0              macrocell7          0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:PwmDP:u0\/z1_comb
Path End       : \LED_Driver_Gear:Net_856\/main_2
Capture Clock  : \LED_Driver_Gear:Net_856\/clock_0
Path slack     : 32553621p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5369
-------------------------------------   ---- 
End-of-path arrival time (ps)           5369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/z1_comb  datapathcell1   2220   2220  32552593  RISE       1
\LED_Driver_Gear:Net_856\/main_2             macrocell3      3149   5369  32553621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:Net_856\/clock_0                          macrocell3          0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:PwmDP:u0\/z1_comb
Path End       : \LED_Driver_Gear:tc\/main_1
Capture Clock  : \LED_Driver_Gear:tc\/clock_0
Path slack     : 32553626p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/z1_comb  datapathcell1   2220   2220  32552593  RISE       1
\LED_Driver_Gear:tc\/main_1                  macrocell5      3144   5364  32553626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:tc\/clock_0                               macrocell5          0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:PwmDP:u0\/z1_comb
Path End       : \LED_Driver_Gear:bLED_PWM:initialization\/main_2
Capture Clock  : \LED_Driver_Gear:bLED_PWM:initialization\/clock_0
Path slack     : 32553632p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5358
-------------------------------------   ---- 
End-of-path arrival time (ps)           5358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/z1_comb       datapathcell1   2220   2220  32552593  RISE       1
\LED_Driver_Gear:bLED_PWM:initialization\/main_2  macrocell4      3138   5358  32553632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:initialization\/clock_0          macrocell4          0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:PwmDP:u0\/z1_comb
Path End       : \LED_Driver_Gear:bLED_PWM:cnt_state_0\/main_1
Capture Clock  : \LED_Driver_Gear:bLED_PWM:cnt_state_0\/clock_0
Path slack     : 32553641p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5349
-------------------------------------   ---- 
End-of-path arrival time (ps)           5349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/z1_comb    datapathcell1   2220   2220  32552593  RISE       1
\LED_Driver_Gear:bLED_PWM:cnt_state_0\/main_1  macrocell8      3129   5349  32553641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:cnt_state_0\/clock_0             macrocell8          0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:init_cnt_1\/q
Path End       : \LED_Driver_Gear:bLED_PWM:initialization\/main_3
Capture Clock  : \LED_Driver_Gear:bLED_PWM:initialization\/clock_0
Path slack     : 32554249p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_1\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:init_cnt_1\/q           macrocell6    1250   1250  32554249  RISE       1
\LED_Driver_Gear:bLED_PWM:initialization\/main_3  macrocell4    3491   4741  32554249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:initialization\/clock_0          macrocell4          0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:CtlReg\/control_0
Path End       : \LED_Driver_Gear:tc\/main_0
Capture Clock  : \LED_Driver_Gear:tc\/clock_0
Path slack     : 32554574p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4416
-------------------------------------   ---- 
End-of-path arrival time (ps)           4416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:CtlReg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:CtlReg\/control_0  controlcell1   1210   1210  32553542  RISE       1
\LED_Driver_Gear:tc\/main_0                  macrocell5     3206   4416  32554574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:tc\/clock_0                               macrocell5          0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:CtlReg\/control_0
Path End       : \LED_Driver_Gear:Net_856\/main_0
Capture Clock  : \LED_Driver_Gear:Net_856\/clock_0
Path slack     : 32554575p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4415
-------------------------------------   ---- 
End-of-path arrival time (ps)           4415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:CtlReg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:CtlReg\/control_0  controlcell1   1210   1210  32553542  RISE       1
\LED_Driver_Gear:Net_856\/main_0             macrocell3     3205   4415  32554575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:Net_856\/clock_0                          macrocell3          0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:CtlReg\/control_0
Path End       : \LED_Driver_Gear:bLED_PWM:cnt_state_0\/main_0
Capture Clock  : \LED_Driver_Gear:bLED_PWM:cnt_state_0\/clock_0
Path slack     : 32554583p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4407
-------------------------------------   ---- 
End-of-path arrival time (ps)           4407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:CtlReg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:CtlReg\/control_0    controlcell1   1210   1210  32553542  RISE       1
\LED_Driver_Gear:bLED_PWM:cnt_state_0\/main_0  macrocell8     3197   4407  32554583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:cnt_state_0\/clock_0             macrocell8          0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:CtlReg\/control_0
Path End       : \LED_Driver_Gear:bLED_PWM:initialization\/main_0
Capture Clock  : \LED_Driver_Gear:bLED_PWM:initialization\/clock_0
Path slack     : 32554586p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4404
-------------------------------------   ---- 
End-of-path arrival time (ps)           4404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:CtlReg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:CtlReg\/control_0       controlcell1   1210   1210  32553542  RISE       1
\LED_Driver_Gear:bLED_PWM:initialization\/main_0  macrocell4     3194   4404  32554586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:initialization\/clock_0          macrocell4          0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:init_cnt_0\/q
Path End       : \LED_Driver_Gear:bLED_PWM:init_cnt_1\/main_3
Capture Clock  : \LED_Driver_Gear:bLED_PWM:init_cnt_1\/clock_0
Path slack     : 32554962p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_0\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:init_cnt_0\/q       macrocell7    1250   1250  32554962  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_1\/main_3  macrocell6    2778   4028  32554962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_1\/clock_0              macrocell6          0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:init_cnt_0\/q
Path End       : \LED_Driver_Gear:bLED_PWM:init_cnt_0\/main_3
Capture Clock  : \LED_Driver_Gear:bLED_PWM:init_cnt_0\/clock_0
Path slack     : 32554972p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_0\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:init_cnt_0\/q       macrocell7    1250   1250  32554962  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_0\/main_3  macrocell7    2768   4018  32554972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_0\/clock_0              macrocell7          0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:init_cnt_1\/q
Path End       : \LED_Driver_Gear:bLED_PWM:init_cnt_1\/main_2
Capture Clock  : \LED_Driver_Gear:bLED_PWM:init_cnt_1\/clock_0
Path slack     : 32555122p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_1\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:init_cnt_1\/q       macrocell6    1250   1250  32554249  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_1\/main_2  macrocell6    2618   3868  32555122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_1\/clock_0              macrocell6          0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:init_cnt_1\/q
Path End       : \LED_Driver_Gear:bLED_PWM:init_cnt_0\/main_2
Capture Clock  : \LED_Driver_Gear:bLED_PWM:init_cnt_0\/clock_0
Path slack     : 32555124p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_1\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:init_cnt_1\/q       macrocell6    1250   1250  32554249  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_0\/main_2  macrocell7    2616   3866  32555124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_0\/clock_0              macrocell7          0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:initialization\/q
Path End       : \LED_Driver_Gear:Net_856\/main_1
Capture Clock  : \LED_Driver_Gear:Net_856\/clock_0
Path slack     : 32555219p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3771
-------------------------------------   ---- 
End-of-path arrival time (ps)           3771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:initialization\/clock_0          macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:initialization\/q  macrocell4    1250   1250  32555219  RISE       1
\LED_Driver_Gear:Net_856\/main_1             macrocell3    2521   3771  32555219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:Net_856\/clock_0                          macrocell3          0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:initialization\/q
Path End       : \LED_Driver_Gear:bLED_PWM:initialization\/main_1
Capture Clock  : \LED_Driver_Gear:bLED_PWM:initialization\/clock_0
Path slack     : 32555223p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3767
-------------------------------------   ---- 
End-of-path arrival time (ps)           3767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:initialization\/clock_0          macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:initialization\/q       macrocell4    1250   1250  32555219  RISE       1
\LED_Driver_Gear:bLED_PWM:initialization\/main_1  macrocell4    2517   3767  32555223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:initialization\/clock_0          macrocell4          0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

