OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.

==========================================================================
resizer pre check_setup
--------------------------------------------------------------------------
Warning: There is 1 input port missing set_input_delay.
Warning: There are 1065 unconstrained endpoints.

==========================================================================
resizer pre report_tns
--------------------------------------------------------------------------
tns -50313.91

==========================================================================
resizer pre report_wns
--------------------------------------------------------------------------
wns -21.61

==========================================================================
resizer pre report_worst_slack
--------------------------------------------------------------------------
worst slack -21.61

==========================================================================
resizer pre report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: icache_1/lce/_18909_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: icache_1/lce/_18909_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ icache_1/lce/_18909_/CK (DFF_X1)
     1    1.68    0.01    0.06    0.06 v icache_1/lce/_18909_/QN (DFF_X1)
                                         icache_1/lce/lce_cmd.N668 (net)
                  0.01    0.00    0.06 v icache_1/lce/_15241_/A1 (NAND2_X1)
     1    1.69    0.01    0.02    0.08 ^ icache_1/lce/_15241_/ZN (NAND2_X1)
                                         icache_1/lce/_05075_ (net)
                  0.01    0.00    0.08 ^ icache_1/lce/_15242_/B1 (OAI21_X1)
     1    1.36    0.01    0.01    0.09 v icache_1/lce/_15242_/ZN (OAI21_X1)
                                         icache_1/lce/_00089_ (net)
                  0.01    0.00    0.09 v icache_1/lce/_18909_/D (DFF_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ icache_1/lce/_18909_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
resizer pre report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: reset_i (input port clocked by CLK)
Endpoint: icache_1/_22845_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.08    1.08 v input external delay
   698 1466.36    0.00    0.00    1.08 v reset_i (in)
                                         reset_i (net)
                  1.03    0.85    1.93 v icache_1/_21653_/A2 (NOR3_X1)
   683 1466.36    9.81   22.64   24.56 ^ icache_1/_21653_/ZN (NOR3_X1)
                                         icache_1/_04072_ (net)
                  9.97    1.46   26.02 ^ icache_1/_22845_/D (DFF_X1)
                                 26.02   data arrival time

                  0.00    5.40    5.40   clock CLK (rise edge)
                          0.00    5.40   clock network delay (ideal)
                          0.00    5.40   clock reconvergence pessimism
                                  5.40 ^ icache_1/_22845_/CK (DFF_X1)
                         -0.99    4.41   library setup time
                                  4.41   data required time
-----------------------------------------------------------------------------
                                  4.41   data required time
                                -26.02   data arrival time
-----------------------------------------------------------------------------
                                -21.61   slack (VIOLATED)



==========================================================================
resizer pre report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: reset_i (input port clocked by CLK)
Endpoint: icache_1/_22845_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.08    1.08 v input external delay
   698 1466.36    0.00    0.00    1.08 v reset_i (in)
                                         reset_i (net)
                  1.03    0.85    1.93 v icache_1/_21653_/A2 (NOR3_X1)
   683 1466.36    9.81   22.64   24.56 ^ icache_1/_21653_/ZN (NOR3_X1)
                                         icache_1/_04072_ (net)
                  9.97    1.46   26.02 ^ icache_1/_22845_/D (DFF_X1)
                                 26.02   data arrival time

                  0.00    5.40    5.40   clock CLK (rise edge)
                          0.00    5.40   clock network delay (ideal)
                          0.00    5.40   clock reconvergence pessimism
                                  5.40 ^ icache_1/_22845_/CK (DFF_X1)
                         -0.99    4.41   library setup time
                                  4.41   data required time
-----------------------------------------------------------------------------
                                  4.41   data required time
                                -26.02   data arrival time
-----------------------------------------------------------------------------
                                -21.61   slack (VIOLATED)



==========================================================================
resizer pre report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.47e-03   8.02e-04   3.41e-04   7.61e-03  12.9%
Combinational          1.55e-02   5.44e-03   6.01e-04   2.15e-02  36.4%
Macro                  2.21e-02   2.79e-04   7.60e-03   2.99e-02  50.7%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.40e-02   6.52e-03   8.54e-03   5.91e-02 100.0%
                          74.5%      11.0%      14.5%

==========================================================================
resizer pre report_design_area
--------------------------------------------------------------------------
Design area 207263 u^2 46% utilization.


==========================================================================
instance_count
--------------------------------------------------------------------------
29150

==========================================================================
pin_count
--------------------------------------------------------------------------
102313

Perform port buffering...
[INFO RSZ-0027] Inserted 1194 input buffers.
[INFO RSZ-0028] Inserted 735 output buffers.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 661um.
[INFO RSZ-0034] Found 12749 slew violations.
[INFO RSZ-0036] Found 81 capacitance violations.
[INFO RSZ-0037] Found 53 long wires.
[INFO RSZ-0038] Inserted 771 buffers in 12789 nets.
[INFO RSZ-0039] Resized 6211 instances.
Repair tie lo fanout...
[INFO RSZ-0042] Inserted 540 tie LOGIC0_X1 instances.
Repair tie hi fanout...
[INFO RSZ-0042] Inserted 525 tie LOGIC1_X1 instances.

==========================================================================
report_floating_nets
--------------------------------------------------------------------------

==========================================================================
resizer check_setup
--------------------------------------------------------------------------
Warning: There is 1 input port missing set_input_delay.
Warning: There are 1065 unconstrained endpoints.

==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns -0.02

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 2.34

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: icache_1/lce/_18909_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: icache_1/lce/_18909_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ icache_1/lce/_18909_/CK (DFF_X1)
     1    1.68    0.01    0.06    0.06 v icache_1/lce/_18909_/QN (DFF_X1)
                                         icache_1/lce/lce_cmd.N668 (net)
                  0.01    0.00    0.06 v icache_1/lce/_15241_/A1 (NAND2_X1)
     1    1.69    0.01    0.02    0.08 ^ icache_1/lce/_15241_/ZN (NAND2_X1)
                                         icache_1/lce/_05075_ (net)
                  0.01    0.00    0.08 ^ icache_1/lce/_15242_/B1 (OAI21_X1)
     1    1.36    0.01    0.01    0.09 v icache_1/lce/_15242_/ZN (OAI21_X1)
                                         icache_1/lce/_00089_ (net)
                  0.01    0.00    0.09 v icache_1/lce/_18909_/D (DFF_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ icache_1/lce/_18909_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: reset_i (input port clocked by CLK)
Endpoint: lce_cce_resp_v_o (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.08    1.08 v input external delay
     1   24.77    0.00    0.00    1.08 v reset_i (in)
                                         reset_i (net)
                  0.00    0.00    1.08 v input1194/A (BUF_X32)
    46  175.46    0.01    0.02    1.10 v input1194/Z (BUF_X32)
                                         net1194 (net)
                  0.10    0.08    1.18 v max_length2699/A (BUF_X32)
    79  193.36    0.01    0.06    1.23 v max_length2699/Z (BUF_X32)
                                         net2699 (net)
                  0.08    0.07    1.30 v bp_fe_pc_gen_1/_2213_/A1 (NOR3_X2)
     3   11.46    0.06    0.10    1.40 ^ bp_fe_pc_gen_1/_2213_/ZN (NOR3_X2)
                                         pc_gen_icache_v (net)
                  0.06    0.00    1.40 ^ icache_1/_21625_/A2 (NAND3_X4)
    68  194.12    0.12    0.16    1.56 v icache_1/_21625_/ZN (NAND3_X4)
                                         icache_1/_04056_ (net)
                  0.14    0.05    1.61 v icache_1/_21638_/A2 (AND2_X2)
     6   18.33    0.02    0.09    1.70 v icache_1/_21638_/ZN (AND2_X2)
                                         icache_1/tag_mem.macro_mem.w_i (net)
                  0.02    0.00    1.70 v icache_1/lce/_14944_/A2 (NOR2_X1)
     2    3.52    0.02    0.04    1.74 ^ icache_1/lce/_14944_/ZN (NOR2_X1)
                                         icache_1/lce/_04910_ (net)
                  0.02    0.00    1.74 ^ icache_1/lce/_14945_/B1 (OAI33_X1)
     1    1.70    0.01    0.03    1.77 v icache_1/lce/_14945_/ZN (OAI33_X1)
                                         icache_1/metadata_mem_pkt_v_lo (net)
                  0.01    0.00    1.77 v icache_1/_21639_/A (INV_X1)
     2    8.36    0.02    0.03    1.80 ^ icache_1/_21639_/ZN (INV_X1)
                                         icache_1/_04065_ (net)
                  0.02    0.00    1.80 ^ icache_1/_21640_/A2 (NOR2_X1)
     3    6.63    0.03    0.02    1.82 v icache_1/_21640_/ZN (NOR2_X1)
                                         icache_1/metadata_mem_pkt_yumi_li (net)
                  0.03    0.00    1.82 v icache_1/lce/_15026_/A2 (NOR2_X1)
     1    1.81    0.02    0.04    1.85 ^ icache_1/lce/_15026_/ZN (NOR2_X1)
                                         icache_1/lce/_04932_ (net)
                  0.02    0.00    1.85 ^ icache_1/lce/_15027_/B2 (OAI33_X1)
     1    7.71    0.03    0.04    1.89 v icache_1/lce/_15027_/ZN (OAI33_X1)
                                         icache_1/lce/_04933_ (net)
                  0.03    0.00    1.89 v icache_1/lce/_15028_/A2 (OR2_X1)
     1    1.42    0.01    0.06    1.95 v icache_1/lce/_15028_/ZN (OR2_X1)
                                         net1388 (net)
                  0.01    0.00    1.95 v output1388/A (BUF_X1)
     1    0.99    0.00    0.03    1.98 v output1388/Z (BUF_X1)
                                         lce_cce_resp_v_o (net)
                  0.00    0.00    1.98 v lce_cce_resp_v_o (out)
                                  1.98   data arrival time

                  0.00    5.40    5.40   clock CLK (rise edge)
                          0.00    5.40   clock network delay (ideal)
                          0.00    5.40   clock reconvergence pessimism
                         -1.08    4.32   output external delay
                                  4.32   data required time
-----------------------------------------------------------------------------
                                  4.32   data required time
                                 -1.98   data arrival time
-----------------------------------------------------------------------------
                                  2.34   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: reset_i (input port clocked by CLK)
Endpoint: lce_cce_resp_v_o (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.08    1.08 v input external delay
     1   24.77    0.00    0.00    1.08 v reset_i (in)
                                         reset_i (net)
                  0.00    0.00    1.08 v input1194/A (BUF_X32)
    46  175.46    0.01    0.02    1.10 v input1194/Z (BUF_X32)
                                         net1194 (net)
                  0.10    0.08    1.18 v max_length2699/A (BUF_X32)
    79  193.36    0.01    0.06    1.23 v max_length2699/Z (BUF_X32)
                                         net2699 (net)
                  0.08    0.07    1.30 v bp_fe_pc_gen_1/_2213_/A1 (NOR3_X2)
     3   11.46    0.06    0.10    1.40 ^ bp_fe_pc_gen_1/_2213_/ZN (NOR3_X2)
                                         pc_gen_icache_v (net)
                  0.06    0.00    1.40 ^ icache_1/_21625_/A2 (NAND3_X4)
    68  194.12    0.12    0.16    1.56 v icache_1/_21625_/ZN (NAND3_X4)
                                         icache_1/_04056_ (net)
                  0.14    0.05    1.61 v icache_1/_21638_/A2 (AND2_X2)
     6   18.33    0.02    0.09    1.70 v icache_1/_21638_/ZN (AND2_X2)
                                         icache_1/tag_mem.macro_mem.w_i (net)
                  0.02    0.00    1.70 v icache_1/lce/_14944_/A2 (NOR2_X1)
     2    3.52    0.02    0.04    1.74 ^ icache_1/lce/_14944_/ZN (NOR2_X1)
                                         icache_1/lce/_04910_ (net)
                  0.02    0.00    1.74 ^ icache_1/lce/_14945_/B1 (OAI33_X1)
     1    1.70    0.01    0.03    1.77 v icache_1/lce/_14945_/ZN (OAI33_X1)
                                         icache_1/metadata_mem_pkt_v_lo (net)
                  0.01    0.00    1.77 v icache_1/_21639_/A (INV_X1)
     2    8.36    0.02    0.03    1.80 ^ icache_1/_21639_/ZN (INV_X1)
                                         icache_1/_04065_ (net)
                  0.02    0.00    1.80 ^ icache_1/_21640_/A2 (NOR2_X1)
     3    6.63    0.03    0.02    1.82 v icache_1/_21640_/ZN (NOR2_X1)
                                         icache_1/metadata_mem_pkt_yumi_li (net)
                  0.03    0.00    1.82 v icache_1/lce/_15026_/A2 (NOR2_X1)
     1    1.81    0.02    0.04    1.85 ^ icache_1/lce/_15026_/ZN (NOR2_X1)
                                         icache_1/lce/_04932_ (net)
                  0.02    0.00    1.85 ^ icache_1/lce/_15027_/B2 (OAI33_X1)
     1    7.71    0.03    0.04    1.89 v icache_1/lce/_15027_/ZN (OAI33_X1)
                                         icache_1/lce/_04933_ (net)
                  0.03    0.00    1.89 v icache_1/lce/_15028_/A2 (OR2_X1)
     1    1.42    0.01    0.06    1.95 v icache_1/lce/_15028_/ZN (OR2_X1)
                                         net1388 (net)
                  0.01    0.00    1.95 v output1388/A (BUF_X1)
     1    0.99    0.00    0.03    1.98 v output1388/Z (BUF_X1)
                                         lce_cce_resp_v_o (net)
                  0.00    0.00    1.98 v lce_cce_resp_v_o (out)
                                  1.98   data arrival time

                  0.00    5.40    5.40   clock CLK (rise edge)
                          0.00    5.40   clock network delay (ideal)
                          0.00    5.40   clock reconvergence pessimism
                         -1.08    4.32   output external delay
                                  4.32   data required time
-----------------------------------------------------------------------------
                                  4.32   data required time
                                 -1.98   data arrival time
-----------------------------------------------------------------------------
                                  2.34   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
icache_1/lce/_10241_/ZN               237.43  244.53   -7.10 (VIOLATED)


==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.06944532692432404

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3498

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
-7.098840713500977

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
237.42698669433594

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0299

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 1

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
1.9757

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
2.3443

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
118.656679

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.46e-03   5.71e-04   3.49e-04   7.38e-03  14.9%
Combinational          5.07e-03   6.12e-03   1.11e-03   1.23e-02  24.8%
Macro                  2.21e-02   2.73e-04   7.60e-03   2.99e-02  60.3%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.36e-02   6.96e-03   9.06e-03   4.96e-02 100.0%
                          67.7%      14.0%      18.3%

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 222024 u^2 49% utilization.


==========================================================================
instance_count
--------------------------------------------------------------------------
32900

==========================================================================
pin_count
--------------------------------------------------------------------------
108763

Elapsed time: 0:09.74[h:]min:sec. CPU time: user 9.68 sys 0.05 (100%). Peak memory: 279764KB.
