$date
	Fri Apr 22 07:56:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 8 ! ans [7:0] $end
$var reg 1 " clk $end
$scope module test $end
$var wire 8 # ans [7:0] $end
$var wire 1 " clk $end
$var reg 5 $ cnt [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b0 #
0"
b0 !
$end
#10000
b1 !
b1 #
b1 $
1"
#20000
0"
#30000
b10 !
b10 #
b10 $
1"
#40000
0"
#50000
b11 !
b11 #
b11 $
1"
#60000
0"
#70000
b100 !
b100 #
b100 $
1"
#80000
0"
#90000
b101 !
b101 #
b101 $
1"
#100000
0"
#110000
b110 !
b110 #
b110 $
1"
#120000
0"
#130000
b111 !
b111 #
b111 $
1"
#140000
0"
#150000
b1000 !
b1000 #
b1000 $
1"
#160000
0"
#170000
b1001 !
b1001 #
b1001 $
1"
#180000
0"
#190000
b1010 !
b1010 #
b1010 $
1"
#200000
0"
