read_file -format verilog  ./source/FP32Adder_CLA.v
analyze  -format verilog {./source/FP32Adder_CLA.v}
elaborate FP32Adder2_CLA
current_design FP32Adder2_CLA
link
check_design

# Set input delay to 1ns
set_input_delay 1 [get_ports {a b}]

# Set load to 10
set_load 10 [get_ports {Overflow S}] 

# Set output load to 0.5ns
set_output_delay 0.5 [get_ports {Overflow S}]

compile -exact_map > ./results/compile.log
report_area > ./results/FP32Adder2_CLA_synth_area.rpt
report_cell > ./results/FP32Adder2_CLA_synth_cells.rpt
report_qor  > ./results/FP32Adder2_CLA_synth_qor.rpt
report_resources > ./results/FP32Adder2_CLA_synth_resources.rpt
report_timing -max_paths 100 > ./results/FP32Adder2_CLA_synth_timing.rpt 
report_power > ./results/FP32Adder2_CLA_synth_power.rpt
write -format verilog -output ./results/Synth_FP32Adder2_CLA.v
# Generate SDF file
set sdf_file_path "./results/FP32Adder2_CLA.sdf"
report_timing -delay_type max -max_paths 100 -from [all_inputs] -to [all_outputs] > $sdf_file_path