{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1594957145922 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1594957145923 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 16 23:39:05 2020 " "Processing started: Thu Jul 16 23:39:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1594957145923 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1594957145923 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off V09_SEGMENT_MULTI -c V09_SEGMENT_MULTI " "Command: quartus_map --read_settings_files=on --write_settings_files=off V09_SEGMENT_MULTI -c V09_SEGMENT_MULTI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1594957145923 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1594957147063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_sseg.v 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_sseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_sseg " "Found entity 1: bin_to_sseg" {  } { { "bin_to_sseg.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/bin_to_sseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1594957147135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1594957147135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v09_segment_multi.v 1 1 " "Found 1 design units, including 1 entities, in source file v09_segment_multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 V09_SEGMENT_MULTI " "Found entity 1: V09_SEGMENT_MULTI" {  } { { "V09_SEGMENT_MULTI.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/V09_SEGMENT_MULTI.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1594957147138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1594957147138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stop_watch_if.v 1 1 " "Found 1 design units, including 1 entities, in source file stop_watch_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 stop_watch_if " "Found entity 1: stop_watch_if" {  } { { "stop_watch_if.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/stop_watch_if.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1594957147141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1594957147141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "go V09_SEGMENT_MULTI.v(12) " "Verilog HDL Implicit Net warning at V09_SEGMENT_MULTI.v(12): created implicit net for \"go\"" {  } { { "V09_SEGMENT_MULTI.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/V09_SEGMENT_MULTI.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594957147141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clr V09_SEGMENT_MULTI.v(13) " "Verilog HDL Implicit Net warning at V09_SEGMENT_MULTI.v(13): created implicit net for \"clr\"" {  } { { "V09_SEGMENT_MULTI.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/V09_SEGMENT_MULTI.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594957147141 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "V09_SEGMENT_MULTI " "Elaborating entity \"V09_SEGMENT_MULTI\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1594957147171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stop_watch_if stop_watch_if:counter_unit " "Elaborating entity \"stop_watch_if\" for hierarchy \"stop_watch_if:counter_unit\"" {  } { { "V09_SEGMENT_MULTI.v" "counter_unit" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/V09_SEGMENT_MULTI.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1594957147195 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 stop_watch_if.v(28) " "Verilog HDL assignment warning at stop_watch_if.v(28): truncated value with size 32 to match size of target (23)" {  } { { "stop_watch_if.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/stop_watch_if.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1594957147197 "|stop_watch_if"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stop_watch_if.v(49) " "Verilog HDL assignment warning at stop_watch_if.v(49): truncated value with size 32 to match size of target (4)" {  } { { "stop_watch_if.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/stop_watch_if.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1594957147197 "|stop_watch_if"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stop_watch_if.v(56) " "Verilog HDL assignment warning at stop_watch_if.v(56): truncated value with size 32 to match size of target (4)" {  } { { "stop_watch_if.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/stop_watch_if.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1594957147197 "|stop_watch_if"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stop_watch_if.v(63) " "Verilog HDL assignment warning at stop_watch_if.v(63): truncated value with size 32 to match size of target (4)" {  } { { "stop_watch_if.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/stop_watch_if.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1594957147198 "|stop_watch_if"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_sseg bin_to_sseg:disp_unit_0 " "Elaborating entity \"bin_to_sseg\" for hierarchy \"bin_to_sseg:disp_unit_0\"" {  } { { "V09_SEGMENT_MULTI.v" "disp_unit_0" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/V09_SEGMENT_MULTI.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1594957147201 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "bin_to_sseg.v(12) " "Verilog HDL Case Statement warning at bin_to_sseg.v(12): case item expression covers a value already covered by a previous case item" {  } { { "bin_to_sseg.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/bin_to_sseg.v" 12 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1594957147202 "|V09_SEGMENT_MULTI|bin_to_sseg:disp_unit_0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "bin_to_sseg.v(13) " "Verilog HDL Case Statement warning at bin_to_sseg.v(13): case item expression covers a value already covered by a previous case item" {  } { { "bin_to_sseg.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/bin_to_sseg.v" 13 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1594957147202 "|V09_SEGMENT_MULTI|bin_to_sseg:disp_unit_0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "bin_to_sseg.v(14) " "Verilog HDL Case Statement warning at bin_to_sseg.v(14): case item expression covers a value already covered by a previous case item" {  } { { "bin_to_sseg.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/bin_to_sseg.v" 14 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1594957147202 "|V09_SEGMENT_MULTI|bin_to_sseg:disp_unit_0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "bin_to_sseg.v(15) " "Verilog HDL Case Statement warning at bin_to_sseg.v(15): case item expression covers a value already covered by a previous case item" {  } { { "bin_to_sseg.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/bin_to_sseg.v" 15 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1594957147202 "|V09_SEGMENT_MULTI|bin_to_sseg:disp_unit_0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "bin_to_sseg.v(16) " "Verilog HDL Case Statement warning at bin_to_sseg.v(16): case item expression covers a value already covered by a previous case item" {  } { { "bin_to_sseg.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/bin_to_sseg.v" 16 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1594957147202 "|V09_SEGMENT_MULTI|bin_to_sseg:disp_unit_0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "bin_to_sseg.v(17) " "Verilog HDL Case Statement warning at bin_to_sseg.v(17): case item expression covers a value already covered by a previous case item" {  } { { "bin_to_sseg.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/bin_to_sseg.v" 17 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1594957147203 "|V09_SEGMENT_MULTI|bin_to_sseg:disp_unit_0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "bin_to_sseg.v(18) " "Verilog HDL Case Statement warning at bin_to_sseg.v(18): case item expression covers a value already covered by a previous case item" {  } { { "bin_to_sseg.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/bin_to_sseg.v" 18 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1594957147203 "|V09_SEGMENT_MULTI|bin_to_sseg:disp_unit_0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "bin_to_sseg.v(19) " "Verilog HDL Case Statement warning at bin_to_sseg.v(19): case item expression covers a value already covered by a previous case item" {  } { { "bin_to_sseg.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/bin_to_sseg.v" 19 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1594957147203 "|V09_SEGMENT_MULTI|bin_to_sseg:disp_unit_0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "bin_to_sseg.v(20) " "Verilog HDL Case Statement warning at bin_to_sseg.v(20): case item expression covers a value already covered by a previous case item" {  } { { "bin_to_sseg.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/bin_to_sseg.v" 20 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1594957147203 "|V09_SEGMENT_MULTI|bin_to_sseg:disp_unit_0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "bin_to_sseg.v(21) " "Verilog HDL Case Statement warning at bin_to_sseg.v(21): case item expression covers a value already covered by a previous case item" {  } { { "bin_to_sseg.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/bin_to_sseg.v" 21 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1594957147203 "|V09_SEGMENT_MULTI|bin_to_sseg:disp_unit_0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "bin_to_sseg.v(22) " "Verilog HDL Case Statement warning at bin_to_sseg.v(22): case item expression covers a value already covered by a previous case item" {  } { { "bin_to_sseg.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/bin_to_sseg.v" 22 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1594957147204 "|V09_SEGMENT_MULTI|bin_to_sseg:disp_unit_0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "bin_to_sseg.v(23) " "Verilog HDL Case Statement warning at bin_to_sseg.v(23): case item expression covers a value already covered by a previous case item" {  } { { "bin_to_sseg.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/bin_to_sseg.v" 23 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1594957147204 "|V09_SEGMENT_MULTI|bin_to_sseg:disp_unit_0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "bin_to_sseg.v(24) " "Verilog HDL Case Statement warning at bin_to_sseg.v(24): case item expression covers a value already covered by a previous case item" {  } { { "bin_to_sseg.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/bin_to_sseg.v" 24 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1594957147204 "|V09_SEGMENT_MULTI|bin_to_sseg:disp_unit_0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "bin_to_sseg.v(25) " "Verilog HDL Case Statement warning at bin_to_sseg.v(25): case item expression covers a value already covered by a previous case item" {  } { { "bin_to_sseg.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/bin_to_sseg.v" 25 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1594957147204 "|V09_SEGMENT_MULTI|bin_to_sseg:disp_unit_0"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1594957147710 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[0\] VCC " "Pin \"hex3\[0\]\" is stuck at VCC" {  } { { "V09_SEGMENT_MULTI.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/V09_SEGMENT_MULTI.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1594957147802 "|V09_SEGMENT_MULTI|hex3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[1\] VCC " "Pin \"hex3\[1\]\" is stuck at VCC" {  } { { "V09_SEGMENT_MULTI.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/V09_SEGMENT_MULTI.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1594957147802 "|V09_SEGMENT_MULTI|hex3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[2\] VCC " "Pin \"hex3\[2\]\" is stuck at VCC" {  } { { "V09_SEGMENT_MULTI.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/V09_SEGMENT_MULTI.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1594957147802 "|V09_SEGMENT_MULTI|hex3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[3\] VCC " "Pin \"hex3\[3\]\" is stuck at VCC" {  } { { "V09_SEGMENT_MULTI.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/V09_SEGMENT_MULTI.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1594957147802 "|V09_SEGMENT_MULTI|hex3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[4\] VCC " "Pin \"hex3\[4\]\" is stuck at VCC" {  } { { "V09_SEGMENT_MULTI.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/V09_SEGMENT_MULTI.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1594957147802 "|V09_SEGMENT_MULTI|hex3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[5\] VCC " "Pin \"hex3\[5\]\" is stuck at VCC" {  } { { "V09_SEGMENT_MULTI.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/V09_SEGMENT_MULTI.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1594957147802 "|V09_SEGMENT_MULTI|hex3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[6\] GND " "Pin \"hex3\[6\]\" is stuck at GND" {  } { { "V09_SEGMENT_MULTI.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/V09_SEGMENT_MULTI.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1594957147802 "|V09_SEGMENT_MULTI|hex3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[7\] GND " "Pin \"hex3\[7\]\" is stuck at GND" {  } { { "V09_SEGMENT_MULTI.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/V09_SEGMENT_MULTI.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1594957147802 "|V09_SEGMENT_MULTI|hex3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[0\] VCC " "Pin \"hex2\[0\]\" is stuck at VCC" {  } { { "V09_SEGMENT_MULTI.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/V09_SEGMENT_MULTI.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1594957147802 "|V09_SEGMENT_MULTI|hex2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[4\] VCC " "Pin \"hex2\[4\]\" is stuck at VCC" {  } { { "V09_SEGMENT_MULTI.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/V09_SEGMENT_MULTI.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1594957147802 "|V09_SEGMENT_MULTI|hex2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[5\] VCC " "Pin \"hex2\[5\]\" is stuck at VCC" {  } { { "V09_SEGMENT_MULTI.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/V09_SEGMENT_MULTI.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1594957147802 "|V09_SEGMENT_MULTI|hex2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[7\] GND " "Pin \"hex2\[7\]\" is stuck at GND" {  } { { "V09_SEGMENT_MULTI.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/V09_SEGMENT_MULTI.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1594957147802 "|V09_SEGMENT_MULTI|hex2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[0\] VCC " "Pin \"hex1\[0\]\" is stuck at VCC" {  } { { "V09_SEGMENT_MULTI.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/V09_SEGMENT_MULTI.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1594957147802 "|V09_SEGMENT_MULTI|hex1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[4\] VCC " "Pin \"hex1\[4\]\" is stuck at VCC" {  } { { "V09_SEGMENT_MULTI.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/V09_SEGMENT_MULTI.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1594957147802 "|V09_SEGMENT_MULTI|hex1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[5\] VCC " "Pin \"hex1\[5\]\" is stuck at VCC" {  } { { "V09_SEGMENT_MULTI.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/V09_SEGMENT_MULTI.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1594957147802 "|V09_SEGMENT_MULTI|hex1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[7\] GND " "Pin \"hex1\[7\]\" is stuck at GND" {  } { { "V09_SEGMENT_MULTI.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/V09_SEGMENT_MULTI.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1594957147802 "|V09_SEGMENT_MULTI|hex1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[0\] VCC " "Pin \"hex0\[0\]\" is stuck at VCC" {  } { { "V09_SEGMENT_MULTI.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/V09_SEGMENT_MULTI.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1594957147802 "|V09_SEGMENT_MULTI|hex0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[4\] VCC " "Pin \"hex0\[4\]\" is stuck at VCC" {  } { { "V09_SEGMENT_MULTI.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/V09_SEGMENT_MULTI.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1594957147802 "|V09_SEGMENT_MULTI|hex0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[5\] VCC " "Pin \"hex0\[5\]\" is stuck at VCC" {  } { { "V09_SEGMENT_MULTI.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/V09_SEGMENT_MULTI.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1594957147802 "|V09_SEGMENT_MULTI|hex0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[7\] GND " "Pin \"hex0\[7\]\" is stuck at GND" {  } { { "V09_SEGMENT_MULTI.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/V09_SEGMENT_MULTI.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1594957147802 "|V09_SEGMENT_MULTI|hex0[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1594957147802 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1594957147939 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1594957148219 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594957148219 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "120 " "Implemented 120 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1594957148282 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1594957148282 ""} { "Info" "ICUT_CUT_TM_LCELLS" "85 " "Implemented 85 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1594957148282 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1594957148282 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4636 " "Peak virtual memory: 4636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1594957148309 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 16 23:39:08 2020 " "Processing ended: Thu Jul 16 23:39:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1594957148309 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1594957148309 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1594957148309 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1594957148309 ""}
