Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Wed Mar 25 21:40:20 2015
| Host              : 0602-PC running 64-bit major release  (build 9200)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design            : top
| Device            : 7vx690t-ffg1761
| Speed File        : -2  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 35 register/latch pins with no clock driven by root clock pin: slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/datain_io/FSM_sequential_state_reg[0]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/datain_io/FSM_sequential_state_reg[1]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/datain_io/FSM_sequential_state_reg[2]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/datain_io/FSM_sequential_state_reg[0]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/datain_io/FSM_sequential_state_reg[1]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/datain_io/FSM_sequential_state_reg[2]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.816        0.000                      0                22963        0.052        0.000                      0                22963        1.100        0.000                       0                 10074  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                 ------------         ----------      --------------
clk200                                                                                                                                                                                {0.000 2.500}        5.000           200.000         
  clkfbout_trigger_clock_synth                                                                                                                                                        {0.000 2.500}        5.000           200.000         
  cross_clk_trigger_clock_synth                                                                                                                                                       {0.000 50.000}       100.000         10.000          
  proc_clk_trigger_clock_synth                                                                                                                                                        {0.000 5.000}        10.000          100.000         
eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXOUTCLK                                                                           {0.000 8.000}        16.000          62.500          
eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK                                                                           {0.000 8.000}        16.000          62.500          
  clkfbout                                                                                                                                                                            {0.000 8.000}        16.000          62.500          
  clkout0                                                                                                                                                                             {0.000 4.000}        8.000           125.000         
  clkout1                                                                                                                                                                             {0.000 8.000}        16.000          62.500          
gt_clk                                                                                                                                                                                {0.000 4.000}        8.000           125.000         
  I                                                                                                                                                                                   {0.000 16.000}       32.000          31.250          
  clkfb                                                                                                                                                                               {0.000 4.000}        8.000           125.000         
prog_clk                                                                                                                                                                              {0.000 3.200}        6.400           156.250         
  clk125_ub                                                                                                                                                                           {0.000 4.000}        8.000           125.000         
  clkdiv_fb                                                                                                                                                                           {0.000 16.000}       32.000          31.250          
slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {0.000 3.200}        6.400           156.250         
slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK   {0.000 3.200}        6.400           156.250         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk200                                                                                                                                                                                      0.816        0.000                      0                  613        0.108        0.000                      0                  613        1.100        0.000                       0                   323  
  clkfbout_trigger_clock_synth                                                                                                                                                                                                                                                                                                          3.929        0.000                       0                     2  
  cross_clk_trigger_clock_synth                                                                                                                                                                                                                                                                                                        98.929        0.000                       0                     1  
  proc_clk_trigger_clock_synth                                                                                                                                                              1.663        0.000                      0                 5245        0.071        0.000                      0                 5245        4.358        0.000                       0                  1317  
eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXOUTCLK                                                                                                                                                                                                                            13.580        0.000                       0                     1  
eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK                                                                                                                                                                                                                             5.000        0.000                       0                     3  
  clkfbout                                                                                                                                                                                                                                                                                                                             14.929        0.000                       0                     2  
  clkout0                                                                                                                                                                                   2.298        0.000                      0                 9184        0.070        0.000                      0                 9184        2.286        0.000                       0                  4121  
  clkout1                                                                                                                                                                                  13.242        0.000                      0                  164        0.105        0.000                      0                  164        7.600        0.000                       0                   134  
gt_clk                                                                                                                                                                                      4.936        0.000                      0                   71        0.140        0.000                      0                   71        2.000        0.000                       0                    89  
  I                                                                                                                                                                                        24.368        0.000                      0                 4327        0.052        0.000                      0                 4327       15.600        0.000                       0                  2077  
  clkfb                                                                                                                                                                                                                                                                                                                                 6.929        0.000                       0                     2  
prog_clk                                                                                                                                                                                                                                                                                                                                1.700        0.000                       0                     1  
  clk125_ub                                                                                                                                                                                                                                                                                                                             6.591        0.000                       0                     3  
  clkdiv_fb                                                                                                                                                                                                                                                                                                                            30.929        0.000                       0                     2  
slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK        3.404        0.000                      0                 1561        0.058        0.000                      0                 1561        2.558        0.000                       0                   998  
slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK         3.640        0.000                      0                 1561        0.085        0.000                      0                 1561        2.558        0.000                       0                   998  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout1       clkout0             5.749        0.000                      0                   28        0.140        0.000                      0                   28  
clkout0       clkout1             6.063        0.000                      0                   24        0.135        0.000                      0                   24  
I             gt_clk              2.930        0.000                      0                    1        1.859        0.000                      0                    1  
gt_clk        I                   5.236        0.000                      0                    1        0.608        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                                                                            From Clock                                                                                                                                                                            To Clock                                                                                                                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                                            ----------                                                                                                                                                                            --------                                                                                                                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                                                                                     I                                                                                                                                                                                     I                                                                                                                                                                                          27.179        0.000                      0                   76        0.336        0.000                      0                   76  
**async_default**                                                                                                                                                                     clk200                                                                                                                                                                                clk200                                                                                                                                                                                      2.312        0.000                      0                   18        0.158        0.000                      0                   18  
**async_default**                                                                                                                                                                     clkout0                                                                                                                                                                               clkout0                                                                                                                                                                                     5.798        0.000                      0                   62        0.296        0.000                      0                   62  
**async_default**                                                                                                                                                                     slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK        4.827        0.000                      0                   14        0.300        0.000                      0                   14  
**async_default**                                                                                                                                                                     slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK   slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK         4.723        0.000                      0                   14        0.312        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk200
  To Clock:  clk200

Setup :            0  Failing Endpoints,  Worst Slack        0.816ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.816ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.352ns (11.072%)  route 2.827ns (88.928%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 9.849 - 5.000 ) 
    Source Clock Delay      (SCD):    5.817ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.994     5.817    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X218Y151                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y151       FDSE (Prop_fdse_C_Q)         0.223     6.040 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[4]/Q
                         net (fo=2, routed)           1.004     7.044    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[4]
    SLICE_X219Y151       LUT6 (Prop_lut6_I3_O)        0.043     7.087 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_9/O
                         net (fo=1, routed)           0.328     7.416    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_FSM_sequential_tx_state[3]_i_9
    SLICE_X219Y152       LUT6 (Prop_lut6_I4_O)        0.043     7.459 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_4/O
                         net (fo=17, routed)          0.502     7.961    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/wait_time_done
    SLICE_X220Y150       LUT6 (Prop_lut6_I1_O)        0.043     8.004 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.993     8.996    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_1_sync_cplllock
    SLICE_X220Y149       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.122     9.849    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X220Y149                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/C
                         clock pessimism              0.177    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X220Y149       FDRE (Setup_fdre_C_CE)      -0.178     9.813    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.813    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.388ns (14.272%)  route 2.331ns (85.728%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.707ns = ( 9.707 - 5.000 ) 
    Source Clock Delay      (SCD):    5.863ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         5.039     5.863    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X220Y153                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y153       FDRE (Prop_fdre_C_Q)         0.259     6.122 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/Q
                         net (fo=2, routed)           0.880     7.001    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]
    SLICE_X221Y155       LUT6 (Prop_lut6_I3_O)        0.043     7.044 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_5/O
                         net (fo=1, routed)           0.325     7.369    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_reset_i_5
    SLICE_X218Y155       LUT6 (Prop_lut6_I5_O)        0.043     7.412 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.360     7.772    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_reset_i_2
    SLICE_X216Y155       LUT3 (Prop_lut3_I1_O)        0.043     7.815 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.766     8.581    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_counter_stg1[5]_i_1
    SLICE_X219Y155       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.979     9.707    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X219Y155                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]/C
                         clock pessimism              0.177     9.884    
                         clock uncertainty           -0.035     9.848    
    SLICE_X219Y155       FDRE (Setup_fdre_C_R)       -0.304     9.544    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]
  -------------------------------------------------------------------
                         required time                          9.544    
                         arrival time                          -8.581    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.388ns (14.272%)  route 2.331ns (85.728%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.707ns = ( 9.707 - 5.000 ) 
    Source Clock Delay      (SCD):    5.863ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         5.039     5.863    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X220Y153                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y153       FDRE (Prop_fdre_C_Q)         0.259     6.122 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/Q
                         net (fo=2, routed)           0.880     7.001    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]
    SLICE_X221Y155       LUT6 (Prop_lut6_I3_O)        0.043     7.044 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_5/O
                         net (fo=1, routed)           0.325     7.369    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_reset_i_5
    SLICE_X218Y155       LUT6 (Prop_lut6_I5_O)        0.043     7.412 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.360     7.772    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_reset_i_2
    SLICE_X216Y155       LUT3 (Prop_lut3_I1_O)        0.043     7.815 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.766     8.581    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_counter_stg1[5]_i_1
    SLICE_X219Y155       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.979     9.707    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X219Y155                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/C
                         clock pessimism              0.177     9.884    
                         clock uncertainty           -0.035     9.848    
    SLICE_X219Y155       FDRE (Setup_fdre_C_R)       -0.304     9.544    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]
  -------------------------------------------------------------------
                         required time                          9.544    
                         arrival time                          -8.581    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.388ns (14.272%)  route 2.331ns (85.728%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.707ns = ( 9.707 - 5.000 ) 
    Source Clock Delay      (SCD):    5.863ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         5.039     5.863    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X220Y153                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y153       FDRE (Prop_fdre_C_Q)         0.259     6.122 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/Q
                         net (fo=2, routed)           0.880     7.001    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]
    SLICE_X221Y155       LUT6 (Prop_lut6_I3_O)        0.043     7.044 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_5/O
                         net (fo=1, routed)           0.325     7.369    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_reset_i_5
    SLICE_X218Y155       LUT6 (Prop_lut6_I5_O)        0.043     7.412 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.360     7.772    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_reset_i_2
    SLICE_X216Y155       LUT3 (Prop_lut3_I1_O)        0.043     7.815 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.766     8.581    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_counter_stg1[5]_i_1
    SLICE_X219Y155       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.979     9.707    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X219Y155                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]/C
                         clock pessimism              0.177     9.884    
                         clock uncertainty           -0.035     9.848    
    SLICE_X219Y155       FDRE (Setup_fdre_C_R)       -0.304     9.544    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]
  -------------------------------------------------------------------
                         required time                          9.544    
                         arrival time                          -8.581    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.388ns (14.272%)  route 2.331ns (85.728%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.707ns = ( 9.707 - 5.000 ) 
    Source Clock Delay      (SCD):    5.863ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         5.039     5.863    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X220Y153                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y153       FDRE (Prop_fdre_C_Q)         0.259     6.122 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/Q
                         net (fo=2, routed)           0.880     7.001    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]
    SLICE_X221Y155       LUT6 (Prop_lut6_I3_O)        0.043     7.044 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_5/O
                         net (fo=1, routed)           0.325     7.369    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_reset_i_5
    SLICE_X218Y155       LUT6 (Prop_lut6_I5_O)        0.043     7.412 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.360     7.772    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_reset_i_2
    SLICE_X216Y155       LUT3 (Prop_lut3_I1_O)        0.043     7.815 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.766     8.581    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_counter_stg1[5]_i_1
    SLICE_X219Y155       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.979     9.707    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X219Y155                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[3]/C
                         clock pessimism              0.177     9.884    
                         clock uncertainty           -0.035     9.848    
    SLICE_X219Y155       FDRE (Setup_fdre_C_R)       -0.304     9.544    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[3]
  -------------------------------------------------------------------
                         required time                          9.544    
                         arrival time                          -8.581    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.388ns (14.288%)  route 2.328ns (85.712%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns = ( 9.688 - 5.000 ) 
    Source Clock Delay      (SCD):    5.863ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         5.039     5.863    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X220Y153                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y153       FDRE (Prop_fdre_C_Q)         0.259     6.122 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/Q
                         net (fo=2, routed)           0.880     7.001    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]
    SLICE_X221Y155       LUT6 (Prop_lut6_I3_O)        0.043     7.044 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_5/O
                         net (fo=1, routed)           0.325     7.369    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_reset_i_5
    SLICE_X218Y155       LUT6 (Prop_lut6_I5_O)        0.043     7.412 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.360     7.772    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_reset_i_2
    SLICE_X216Y155       LUT3 (Prop_lut3_I1_O)        0.043     7.815 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.763     8.578    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_counter_stg1[5]_i_1
    SLICE_X220Y155       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.961     9.688    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X220Y155                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[10]/C
                         clock pessimism              0.177     9.865    
                         clock uncertainty           -0.035     9.830    
    SLICE_X220Y155       FDRE (Setup_fdre_C_R)       -0.281     9.549    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[10]
  -------------------------------------------------------------------
                         required time                          9.549    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.388ns (14.288%)  route 2.328ns (85.712%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns = ( 9.688 - 5.000 ) 
    Source Clock Delay      (SCD):    5.863ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         5.039     5.863    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X220Y153                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y153       FDRE (Prop_fdre_C_Q)         0.259     6.122 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/Q
                         net (fo=2, routed)           0.880     7.001    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]
    SLICE_X221Y155       LUT6 (Prop_lut6_I3_O)        0.043     7.044 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_5/O
                         net (fo=1, routed)           0.325     7.369    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_reset_i_5
    SLICE_X218Y155       LUT6 (Prop_lut6_I5_O)        0.043     7.412 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.360     7.772    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_reset_i_2
    SLICE_X216Y155       LUT3 (Prop_lut3_I1_O)        0.043     7.815 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.763     8.578    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_counter_stg1[5]_i_1
    SLICE_X220Y155       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.961     9.688    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X220Y155                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[11]/C
                         clock pessimism              0.177     9.865    
                         clock uncertainty           -0.035     9.830    
    SLICE_X220Y155       FDRE (Setup_fdre_C_R)       -0.281     9.549    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[11]
  -------------------------------------------------------------------
                         required time                          9.549    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.388ns (14.288%)  route 2.328ns (85.712%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns = ( 9.688 - 5.000 ) 
    Source Clock Delay      (SCD):    5.863ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         5.039     5.863    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X220Y153                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y153       FDRE (Prop_fdre_C_Q)         0.259     6.122 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/Q
                         net (fo=2, routed)           0.880     7.001    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]
    SLICE_X221Y155       LUT6 (Prop_lut6_I3_O)        0.043     7.044 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_5/O
                         net (fo=1, routed)           0.325     7.369    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_reset_i_5
    SLICE_X218Y155       LUT6 (Prop_lut6_I5_O)        0.043     7.412 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.360     7.772    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_reset_i_2
    SLICE_X216Y155       LUT3 (Prop_lut3_I1_O)        0.043     7.815 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.763     8.578    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_counter_stg1[5]_i_1
    SLICE_X220Y155       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.961     9.688    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X220Y155                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[8]/C
                         clock pessimism              0.177     9.865    
                         clock uncertainty           -0.035     9.830    
    SLICE_X220Y155       FDRE (Setup_fdre_C_R)       -0.281     9.549    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[8]
  -------------------------------------------------------------------
                         required time                          9.549    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.388ns (14.288%)  route 2.328ns (85.712%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns = ( 9.688 - 5.000 ) 
    Source Clock Delay      (SCD):    5.863ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         5.039     5.863    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X220Y153                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y153       FDRE (Prop_fdre_C_Q)         0.259     6.122 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/Q
                         net (fo=2, routed)           0.880     7.001    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]
    SLICE_X221Y155       LUT6 (Prop_lut6_I3_O)        0.043     7.044 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_5/O
                         net (fo=1, routed)           0.325     7.369    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_reset_i_5
    SLICE_X218Y155       LUT6 (Prop_lut6_I5_O)        0.043     7.412 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.360     7.772    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_reset_i_2
    SLICE_X216Y155       LUT3 (Prop_lut3_I1_O)        0.043     7.815 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.763     8.578    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_counter_stg1[5]_i_1
    SLICE_X220Y155       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.961     9.688    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X220Y155                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/C
                         clock pessimism              0.177     9.865    
                         clock uncertainty           -0.035     9.830    
    SLICE_X220Y155       FDRE (Setup_fdre_C_R)       -0.281     9.549    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]
  -------------------------------------------------------------------
                         required time                          9.549    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.388ns (14.410%)  route 2.305ns (85.590%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.716ns = ( 9.716 - 5.000 ) 
    Source Clock Delay      (SCD):    5.863ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         5.039     5.863    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X220Y153                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y153       FDRE (Prop_fdre_C_Q)         0.259     6.122 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/Q
                         net (fo=2, routed)           0.880     7.001    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]
    SLICE_X221Y155       LUT6 (Prop_lut6_I3_O)        0.043     7.044 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_5/O
                         net (fo=1, routed)           0.325     7.369    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_reset_i_5
    SLICE_X218Y155       LUT6 (Prop_lut6_I5_O)        0.043     7.412 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.360     7.772    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_reset_i_2
    SLICE_X216Y155       LUT3 (Prop_lut3_I1_O)        0.043     7.815 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.740     8.555    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/n_0_counter_stg1[5]_i_1
    SLICE_X219Y158       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.988     9.716    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X219Y158                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[0]/C
                         clock pessimism              0.177     9.893    
                         clock uncertainty           -0.035     9.857    
    SLICE_X219Y158       FDRE (Setup_fdre_C_R)       -0.304     9.553    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.553    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                  0.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/gttxreset_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.146ns (17.876%)  route 0.671ns (82.124%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.609     2.968    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X220Y148                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y148       FDRE (Prop_fdre_C_Q)         0.118     3.086 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/Q
                         net (fo=18, routed)          0.671     3.757    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/tx_state[2]
    SLICE_X217Y152       LUT5 (Prop_lut5_I3_O)        0.028     3.785 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/gttxreset_i_i_1/O
                         net (fo=1, routed)           0.000     3.785    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_gttxreset_i_i_1
    SLICE_X217Y152       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/gttxreset_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.303     3.740    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X217Y152                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/gttxreset_i_reg/C
                         clock pessimism             -0.123     3.617    
    SLICE_X217Y152       FDRE (Hold_fdre_C_D)         0.060     3.677    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/gttxreset_i_reg
  -------------------------------------------------------------------
                         required time                         -3.677    
                         arrival time                           3.785    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.100ns (15.300%)  route 0.554ns (84.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.778ns
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.738     3.097    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X221Y149                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y149       FDRE (Prop_fdre_C_Q)         0.100     3.197 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out_reg/Q
                         net (fo=29, routed)          0.554     3.751    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out
    SLICE_X219Y144       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.340     3.778    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X219Y144                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[4]/C
                         clock pessimism             -0.123     3.655    
    SLICE_X219Y144       FDRE (Hold_fdre_C_R)        -0.014     3.641    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.641    
                         arrival time                           3.751    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.100ns (15.300%)  route 0.554ns (84.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.778ns
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.738     3.097    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X221Y149                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y149       FDRE (Prop_fdre_C_Q)         0.100     3.197 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out_reg/Q
                         net (fo=29, routed)          0.554     3.751    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out
    SLICE_X219Y144       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.340     3.778    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X219Y144                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[5]/C
                         clock pessimism             -0.123     3.655    
    SLICE_X219Y144       FDRE (Hold_fdre_C_R)        -0.014     3.641    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.641    
                         arrival time                           3.751    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.100ns (15.300%)  route 0.554ns (84.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.778ns
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.738     3.097    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X221Y149                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y149       FDRE (Prop_fdre_C_Q)         0.100     3.197 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out_reg/Q
                         net (fo=29, routed)          0.554     3.751    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out
    SLICE_X219Y144       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.340     3.778    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X219Y144                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[6]/C
                         clock pessimism             -0.123     3.655    
    SLICE_X219Y144       FDRE (Hold_fdre_C_R)        -0.014     3.641    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.641    
                         arrival time                           3.751    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.100ns (15.300%)  route 0.554ns (84.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.778ns
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.738     3.097    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X221Y149                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y149       FDRE (Prop_fdre_C_Q)         0.100     3.197 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out_reg/Q
                         net (fo=29, routed)          0.554     3.751    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out
    SLICE_X219Y144       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.340     3.778    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X219Y144                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[7]/C
                         clock pessimism             -0.123     3.655    
    SLICE_X219Y144       FDRE (Hold_fdre_C_R)        -0.014     3.641    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.641    
                         arrival time                           3.751    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_1us_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.156ns (17.804%)  route 0.720ns (82.196%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.588     2.947    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X214Y153                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_1us_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y153       FDRE (Prop_fdre_C_Q)         0.100     3.047 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_1us_reg/Q
                         net (fo=3, routed)           0.468     3.515    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_data_valid/I4
    SLICE_X216Y152       LUT5 (Prop_lut5_I3_O)        0.028     3.543 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_data_valid/rx_fsm_reset_done_int_i_2/O
                         net (fo=1, routed)           0.252     3.795    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_data_valid/rx_fsm_reset_done_int
    SLICE_X216Y152       LUT5 (Prop_lut5_I0_O)        0.028     3.823 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_data_valid/rx_fsm_reset_done_int_i_1/O
                         net (fo=1, routed)           0.000     3.823    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_1_sync_data_valid
    SLICE_X216Y152       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.303     3.740    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X216Y152                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/C
                         clock pessimism             -0.123     3.617    
    SLICE_X216Y152       FDRE (Hold_fdre_C_D)         0.087     3.704    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg
  -------------------------------------------------------------------
                         required time                         -3.704    
                         arrival time                           3.823    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.291ns (32.175%)  route 0.613ns (67.825%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.669ns
    Source Clock Delay      (SCD):    2.855ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.496     2.855    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X210Y153                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y153       FDRE (Prop_fdre_C_Q)         0.118     2.973 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[3]/Q
                         net (fo=2, routed)           0.613     3.587    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[3]
    SLICE_X210Y153       LUT1 (Prop_lut1_I0_O)        0.028     3.615 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_6__0/O
                         net (fo=1, routed)           0.000     3.615    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_wait_time_cnt[0]_i_6__0
    SLICE_X210Y153       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077     3.692 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     3.692    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_wait_time_cnt_reg[0]_i_3__0
    SLICE_X210Y154       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.719 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.719    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_wait_time_cnt_reg[4]_i_1__0
    SLICE_X210Y155       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.760 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.760    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_7_wait_time_cnt_reg[8]_i_1__0
    SLICE_X210Y155       FDSE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.232     3.669    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X210Y155                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[8]/C
                         clock pessimism             -0.123     3.546    
    SLICE_X210Y155       FDSE (Hold_fdse_C_D)         0.092     3.638    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.638    
                         arrival time                           3.760    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.303ns (33.063%)  route 0.613ns (66.937%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.669ns
    Source Clock Delay      (SCD):    2.855ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.496     2.855    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X210Y153                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y153       FDRE (Prop_fdre_C_Q)         0.118     2.973 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[3]/Q
                         net (fo=2, routed)           0.613     3.587    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[3]
    SLICE_X210Y153       LUT1 (Prop_lut1_I0_O)        0.028     3.615 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_6__0/O
                         net (fo=1, routed)           0.000     3.615    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_wait_time_cnt[0]_i_6__0
    SLICE_X210Y153       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077     3.692 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     3.692    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_wait_time_cnt_reg[0]_i_3__0
    SLICE_X210Y154       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.719 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.719    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_wait_time_cnt_reg[4]_i_1__0
    SLICE_X210Y155       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     3.772 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     3.772    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_5_wait_time_cnt_reg[8]_i_1__0
    SLICE_X210Y155       FDSE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.232     3.669    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X210Y155                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[10]/C
                         clock pessimism             -0.123     3.546    
    SLICE_X210Y155       FDSE (Hold_fdse_C_D)         0.092     3.638    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.638    
                         arrival time                           3.772    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/R
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.118ns (12.703%)  route 0.811ns (87.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.784ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.833ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.473     2.833    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X196Y155                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y155       FDPE (Prop_fdpe_C_Q)         0.118     2.951 r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          0.811     3.761    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X216Y152       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.303     3.740    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X216Y152                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/C
                         clock pessimism             -0.123     3.617    
    SLICE_X216Y152       FDRE (Hold_fdre_C_R)         0.006     3.623    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg
  -------------------------------------------------------------------
                         required time                         -3.623    
                         arrival time                           3.761    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.310ns (33.570%)  route 0.613ns (66.430%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.669ns
    Source Clock Delay      (SCD):    2.855ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.496     2.855    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X210Y153                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y153       FDRE (Prop_fdre_C_Q)         0.118     2.973 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[3]/Q
                         net (fo=2, routed)           0.613     3.587    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[3]
    SLICE_X210Y153       LUT1 (Prop_lut1_I0_O)        0.028     3.615 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_6__0/O
                         net (fo=1, routed)           0.000     3.615    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_wait_time_cnt[0]_i_6__0
    SLICE_X210Y153       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077     3.692 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     3.692    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_wait_time_cnt_reg[0]_i_3__0
    SLICE_X210Y154       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.719 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.719    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_wait_time_cnt_reg[4]_i_1__0
    SLICE_X210Y155       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     3.779 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     3.779    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_6_wait_time_cnt_reg[8]_i_1__0
    SLICE_X210Y155       FDSE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.232     3.669    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X210Y155                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[9]/C
                         clock pessimism             -0.123     3.546    
    SLICE_X210Y155       FDSE (Hold_fdse_C_D)         0.092     3.638    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.638    
                         arrival time                           3.779    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk200
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { clk200_p }

Check Type        Corner  Lib Pin                       Reference Pin  Required  Actual  Slack   Location             Pin                                                                                                                 
Min Period        n/a     BUFG/I                        n/a            1.408     5.000   3.592   BUFGCTRL_X0Y18       slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/I                                                    
Min Period        n/a     GTHE2_COMMON/QPLLLOCKDETCLK   n/a            1.408     5.000   3.592   GTHE2_COMMON_X1Y3    eth/phy/inst/core_gt_common_i/gthe2_common_i/QPLLLOCKDETCLK                                                         
Min Period        n/a     GTHE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.408     5.000   3.592   GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/CPLLLOCKDETCLK   
Min Period        n/a     MMCME2_ADV/CLKIN1             n/a            1.071     5.000   3.929   MMCME2_ADV_X0Y9      slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKIN1                                             
Min Period        n/a     FDPE/C                        n/a            0.750     5.000   4.250   SLICE_X196Y155       eth/phy/inst/core_resets_i/pma_reset_pipe_reg[0]/C                                                                  
Min Period        n/a     FDPE/C                        n/a            0.750     5.000   4.250   SLICE_X196Y155       eth/phy/inst/core_resets_i/pma_reset_pipe_reg[2]/C                                                                  
Min Period        n/a     FDRE/C                        n/a            0.750     5.000   4.250   SLICE_X215Y158       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[11]/C                   
Min Period        n/a     FDRE/C                        n/a            0.750     5.000   4.250   SLICE_X215Y158       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[13]/C                   
Min Period        n/a     FDRE/C                        n/a            0.750     5.000   4.250   SLICE_X215Y159       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[15]/C                   
Min Period        n/a     FDRE/C                        n/a            0.750     5.000   4.250   SLICE_X215Y160       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[17]/C                   
Max Period        n/a     MMCME2_ADV/CLKIN1             n/a            100.000   5.000   95.000  MMCME2_ADV_X0Y9      slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKIN1                                             
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1             n/a            1.400     2.500   1.100   MMCME2_ADV_X0Y9      slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKIN1                                             
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1             n/a            1.400     2.500   1.100   MMCME2_ADV_X0Y9      slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKIN1                                             
Low Pulse Width   Slow    FDRE/C                        n/a            0.400     2.500   2.100   SLICE_X212Y151       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/C  
Low Pulse Width   Slow    FDRE/C                        n/a            0.400     2.500   2.100   SLICE_X216Y158       eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[2]/C                                 
Low Pulse Width   Slow    FDRE/C                        n/a            0.400     2.500   2.100   SLICE_X216Y158       eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[4]/C                                 
Low Pulse Width   Slow    FDRE/C                        n/a            0.400     2.500   2.100   SLICE_X212Y151       eth/phy/inst/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg1/C                                
Low Pulse Width   Slow    FDRE/C                        n/a            0.400     2.500   2.100   SLICE_X212Y151       eth/phy/inst/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg3/C                                
Low Pulse Width   Slow    FDRE/C                        n/a            0.400     2.500   2.100   SLICE_X212Y151       eth/phy/inst/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg5/C                                
Low Pulse Width   Slow    FDPE/C                        n/a            0.400     2.500   2.100   SLICE_X196Y155       eth/phy/inst/core_resets_i/pma_reset_pipe_reg[0]/C                                                                  
Low Pulse Width   Slow    FDPE/C                        n/a            0.400     2.500   2.100   SLICE_X196Y155       eth/phy/inst/core_resets_i/pma_reset_pipe_reg[2]/C                                                                  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1             n/a            1.400     2.500   1.100   MMCME2_ADV_X0Y9      slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKIN1                                             
High Pulse Width  Fast    MMCME2_ADV/CLKIN1             n/a            1.400     2.500   1.100   MMCME2_ADV_X0Y9      slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKIN1                                             
High Pulse Width  Slow    FDRE/C                        n/a            0.350     2.500   2.150   SLICE_X219Y146       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[12]/C        
High Pulse Width  Slow    FDRE/C                        n/a            0.350     2.500   2.150   SLICE_X219Y146       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[13]/C        
High Pulse Width  Slow    FDRE/C                        n/a            0.350     2.500   2.150   SLICE_X219Y146       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[14]/C        
High Pulse Width  Slow    FDRE/C                        n/a            0.350     2.500   2.150   SLICE_X219Y146       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[15]/C        
High Pulse Width  Fast    FDRE/C                        n/a            0.350     2.500   2.150   SLICE_X220Y153       eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/C                                 
High Pulse Width  Fast    FDRE/C                        n/a            0.350     2.500   2.150   SLICE_X220Y153       eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[1]/C                                 
High Pulse Width  Fast    FDRE/C                        n/a            0.350     2.500   2.150   SLICE_X220Y153       eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[2]/C                                 
High Pulse Width  Fast    FDRE/C                        n/a            0.350     2.500   2.150   SLICE_X220Y153       eth/phy/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/C                                 



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_trigger_clock_synth
  To Clock:  clkfbout_trigger_clock_synth

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_trigger_clock_synth
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                                                        
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071     5.000   3.929    MMCME2_ADV_X0Y9  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     5.000   3.929    MMCME2_ADV_X0Y9  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   5.000   95.000   MMCME2_ADV_X0Y9  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   5.000   208.360  MMCME2_ADV_X0Y9  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  cross_clk_trigger_clock_synth
  To Clock:  cross_clk_trigger_clock_synth

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       98.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cross_clk_trigger_clock_synth
Waveform:           { 0 50 }
Period:             100.000
Sources:            { slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual   Slack    Location         Pin                                                                       
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071     100.000  98.929   MMCME2_ADV_X0Y9  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT0  
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   100.000  113.360  MMCME2_ADV_X0Y9  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT0  



---------------------------------------------------------------------------------------------------
From Clock:  proc_clk_trigger_clock_synth
  To Clock:  proc_clk_trigger_clock_synth

Setup :            0  Failing Endpoints,  Worst Slack        1.663ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_2/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_2_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk_trigger_clock_synth rise@10.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        6.558ns  (logic 4.537ns (69.177%)  route 2.021ns (30.823%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.994ns = ( 17.994 - 10.000 ) 
    Source Clock Delay      (SCD):    9.080ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.487     9.080    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_2/proc_clk
    RAMB36_X8Y36                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_2/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.800    10.880 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_2/RAM_reg/DOADO[29]
                         net (fo=16, routed)          1.289    12.169    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m22[14]
    DSP48_X9Y82          DSP48E1 (Prop_dsp48e1_A[16]_P[17])
                                                      2.737    14.906 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_21/P[17]
                         net (fo=31, routed)          0.732    15.638    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_92_it_corr_21
    DSP48_X9Y84          DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_2_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                     10.000    10.000 r  
    H19                                               0.000    10.000 r  clk200_p
                         net (fo=0)                   0.000    10.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950    12.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    12.760 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    14.506    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.579 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    16.754    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.837 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.157    17.994    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X9Y84                                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_2_reg/CLK
                         clock pessimism              0.769    18.763    
                         clock uncertainty           -0.066    18.697    
    DSP48_X9Y84          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -1.395    17.302    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_2_reg
  -------------------------------------------------------------------
                         required time                         17.302    
                         arrival time                         -15.638    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.742ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk_trigger_clock_synth rise@10.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        6.461ns  (logic 4.537ns (70.217%)  route 1.924ns (29.783%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.994ns = ( 17.994 - 10.000 ) 
    Source Clock Delay      (SCD):    9.099ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.506     9.099    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/proc_clk
    RAMB36_X9Y39                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y39         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.800    10.899 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/DOADO[29]
                         net (fo=16, routed)          1.091    11.990    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m23[14]
    DSP48_X10Y84         DSP48E1 (Prop_dsp48e1_A[22]_P[17])
                                                      2.737    14.727 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_31/P[17]
                         net (fo=31, routed)          0.833    15.560    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_92_it_corr_31
    DSP48_X9Y85          DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                     10.000    10.000 r  
    H19                                               0.000    10.000 r  clk200_p
                         net (fo=0)                   0.000    10.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950    12.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    12.760 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    14.506    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.579 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    16.754    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.837 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.157    17.994    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X9Y85                                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/CLK
                         clock pessimism              0.769    18.763    
                         clock uncertainty           -0.066    18.697    
    DSP48_X9Y85          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -1.395    17.302    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg
  -------------------------------------------------------------------
                         required time                         17.302    
                         arrival time                         -15.560    
  -------------------------------------------------------------------
                         slack                                  1.742    

Slack (MET) :             1.742ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk_trigger_clock_synth rise@10.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        6.461ns  (logic 4.537ns (70.217%)  route 1.924ns (29.783%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.994ns = ( 17.994 - 10.000 ) 
    Source Clock Delay      (SCD):    9.099ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.506     9.099    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/proc_clk
    RAMB36_X9Y39                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y39         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.800    10.899 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/DOADO[29]
                         net (fo=16, routed)          1.091    11.990    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m23[14]
    DSP48_X10Y84         DSP48E1 (Prop_dsp48e1_A[22]_P[17])
                                                      2.737    14.727 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_31/P[17]
                         net (fo=31, routed)          0.833    15.560    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_92_it_corr_31
    DSP48_X9Y85          DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                     10.000    10.000 r  
    H19                                               0.000    10.000 r  clk200_p
                         net (fo=0)                   0.000    10.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950    12.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    12.760 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    14.506    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.579 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    16.754    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.837 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.157    17.994    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X9Y85                                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/CLK
                         clock pessimism              0.769    18.763    
                         clock uncertainty           -0.066    18.697    
    DSP48_X9Y85          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -1.395    17.302    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg
  -------------------------------------------------------------------
                         required time                         17.302    
                         arrival time                         -15.560    
  -------------------------------------------------------------------
                         slack                                  1.742    

Slack (MET) :             1.742ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk_trigger_clock_synth rise@10.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        6.461ns  (logic 4.537ns (70.217%)  route 1.924ns (29.783%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.994ns = ( 17.994 - 10.000 ) 
    Source Clock Delay      (SCD):    9.099ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.506     9.099    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/proc_clk
    RAMB36_X9Y39                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y39         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.800    10.899 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/DOADO[29]
                         net (fo=16, routed)          1.091    11.990    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m23[14]
    DSP48_X10Y84         DSP48E1 (Prop_dsp48e1_A[22]_P[17])
                                                      2.737    14.727 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_31/P[17]
                         net (fo=31, routed)          0.833    15.560    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_92_it_corr_31
    DSP48_X9Y85          DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                     10.000    10.000 r  
    H19                                               0.000    10.000 r  clk200_p
                         net (fo=0)                   0.000    10.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950    12.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    12.760 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    14.506    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.579 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    16.754    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.837 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.157    17.994    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X9Y85                                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/CLK
                         clock pessimism              0.769    18.763    
                         clock uncertainty           -0.066    18.697    
    DSP48_X9Y85          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -1.395    17.302    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg
  -------------------------------------------------------------------
                         required time                         17.302    
                         arrival time                         -15.560    
  -------------------------------------------------------------------
                         slack                                  1.742    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk_trigger_clock_synth rise@10.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 4.537ns (70.235%)  route 1.923ns (29.765%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.994ns = ( 17.994 - 10.000 ) 
    Source Clock Delay      (SCD):    9.099ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.506     9.099    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/proc_clk
    RAMB36_X9Y39                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y39         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.800    10.899 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/DOADO[29]
                         net (fo=16, routed)          1.091    11.990    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m23[14]
    DSP48_X10Y84         DSP48E1 (Prop_dsp48e1_A[22]_P[17])
                                                      2.737    14.727 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_31/P[17]
                         net (fo=31, routed)          0.831    15.559    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_92_it_corr_31
    DSP48_X9Y85          DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                     10.000    10.000 r  
    H19                                               0.000    10.000 r  clk200_p
                         net (fo=0)                   0.000    10.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950    12.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    12.760 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    14.506    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.579 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    16.754    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.837 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.157    17.994    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X9Y85                                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/CLK
                         clock pessimism              0.769    18.763    
                         clock uncertainty           -0.066    18.697    
    DSP48_X9Y85          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -1.395    17.302    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg
  -------------------------------------------------------------------
                         required time                         17.302    
                         arrival time                         -15.559    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk_trigger_clock_synth rise@10.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 4.537ns (70.235%)  route 1.923ns (29.765%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.994ns = ( 17.994 - 10.000 ) 
    Source Clock Delay      (SCD):    9.099ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.506     9.099    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/proc_clk
    RAMB36_X9Y39                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y39         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.800    10.899 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/DOADO[29]
                         net (fo=16, routed)          1.091    11.990    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m23[14]
    DSP48_X10Y84         DSP48E1 (Prop_dsp48e1_A[22]_P[17])
                                                      2.737    14.727 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_31/P[17]
                         net (fo=31, routed)          0.831    15.559    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_92_it_corr_31
    DSP48_X9Y85          DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                     10.000    10.000 r  
    H19                                               0.000    10.000 r  clk200_p
                         net (fo=0)                   0.000    10.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950    12.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    12.760 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    14.506    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.579 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    16.754    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.837 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.157    17.994    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X9Y85                                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/CLK
                         clock pessimism              0.769    18.763    
                         clock uncertainty           -0.066    18.697    
    DSP48_X9Y85          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -1.395    17.302    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg
  -------------------------------------------------------------------
                         required time                         17.302    
                         arrival time                         -15.559    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk_trigger_clock_synth rise@10.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 4.537ns (70.235%)  route 1.923ns (29.765%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.994ns = ( 17.994 - 10.000 ) 
    Source Clock Delay      (SCD):    9.099ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.506     9.099    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/proc_clk
    RAMB36_X9Y39                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y39         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.800    10.899 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/DOADO[29]
                         net (fo=16, routed)          1.091    11.990    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m23[14]
    DSP48_X10Y84         DSP48E1 (Prop_dsp48e1_A[22]_P[17])
                                                      2.737    14.727 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_31/P[17]
                         net (fo=31, routed)          0.831    15.559    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_92_it_corr_31
    DSP48_X9Y85          DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                     10.000    10.000 r  
    H19                                               0.000    10.000 r  clk200_p
                         net (fo=0)                   0.000    10.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950    12.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    12.760 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    14.506    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.579 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    16.754    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.837 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.157    17.994    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X9Y85                                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/CLK
                         clock pessimism              0.769    18.763    
                         clock uncertainty           -0.066    18.697    
    DSP48_X9Y85          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -1.395    17.302    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg
  -------------------------------------------------------------------
                         required time                         17.302    
                         arrival time                         -15.559    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.748ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_2/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_2_reg/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk_trigger_clock_synth rise@10.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        6.474ns  (logic 4.537ns (70.084%)  route 1.937ns (29.916%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.994ns = ( 17.994 - 10.000 ) 
    Source Clock Delay      (SCD):    9.080ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.487     9.080    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_2/proc_clk
    RAMB36_X8Y36                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_2/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.800    10.880 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_2/RAM_reg/DOADO[29]
                         net (fo=16, routed)          1.289    12.169    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m22[14]
    DSP48_X9Y82          DSP48E1 (Prop_dsp48e1_A[16]_P[17])
                                                      2.737    14.906 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_21/P[17]
                         net (fo=31, routed)          0.648    15.554    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_92_it_corr_21
    DSP48_X9Y84          DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_2_reg/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                     10.000    10.000 r  
    H19                                               0.000    10.000 r  clk200_p
                         net (fo=0)                   0.000    10.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950    12.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    12.760 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    14.506    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.579 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    16.754    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.837 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.157    17.994    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X9Y84                                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_2_reg/CLK
                         clock pessimism              0.769    18.763    
                         clock uncertainty           -0.066    18.697    
    DSP48_X9Y84          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -1.395    17.302    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_2_reg
  -------------------------------------------------------------------
                         required time                         17.302    
                         arrival time                         -15.554    
  -------------------------------------------------------------------
                         slack                                  1.748    

Slack (MET) :             1.748ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_2/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_2_reg/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk_trigger_clock_synth rise@10.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        6.474ns  (logic 4.537ns (70.084%)  route 1.937ns (29.916%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.994ns = ( 17.994 - 10.000 ) 
    Source Clock Delay      (SCD):    9.080ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.487     9.080    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_2/proc_clk
    RAMB36_X8Y36                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_2/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.800    10.880 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_2/RAM_reg/DOADO[29]
                         net (fo=16, routed)          1.289    12.169    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m22[14]
    DSP48_X9Y82          DSP48E1 (Prop_dsp48e1_A[16]_P[17])
                                                      2.737    14.906 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_21/P[17]
                         net (fo=31, routed)          0.648    15.554    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_92_it_corr_21
    DSP48_X9Y84          DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_2_reg/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                     10.000    10.000 r  
    H19                                               0.000    10.000 r  clk200_p
                         net (fo=0)                   0.000    10.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950    12.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    12.760 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    14.506    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.579 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    16.754    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.837 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.157    17.994    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X9Y84                                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_2_reg/CLK
                         clock pessimism              0.769    18.763    
                         clock uncertainty           -0.066    18.697    
    DSP48_X9Y84          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -1.395    17.302    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_2_reg
  -------------------------------------------------------------------
                         required time                         17.302    
                         arrival time                         -15.554    
  -------------------------------------------------------------------
                         slack                                  1.748    

Slack (MET) :             1.748ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_2/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_2_reg/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk_trigger_clock_synth rise@10.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        6.474ns  (logic 4.537ns (70.084%)  route 1.937ns (29.916%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.994ns = ( 17.994 - 10.000 ) 
    Source Clock Delay      (SCD):    9.080ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.487     9.080    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_2/proc_clk
    RAMB36_X8Y36                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_2/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.800    10.880 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_2/RAM_reg/DOADO[29]
                         net (fo=16, routed)          1.289    12.169    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m22[14]
    DSP48_X9Y82          DSP48E1 (Prop_dsp48e1_A[16]_P[17])
                                                      2.737    14.906 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_21/P[17]
                         net (fo=31, routed)          0.648    15.554    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_92_it_corr_21
    DSP48_X9Y84          DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_2_reg/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                     10.000    10.000 r  
    H19                                               0.000    10.000 r  clk200_p
                         net (fo=0)                   0.000    10.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950    12.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    12.760 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    14.506    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.579 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    16.754    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.837 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.157    17.994    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X9Y84                                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_2_reg/CLK
                         clock pessimism              0.769    18.763    
                         clock uncertainty           -0.066    18.697    
    DSP48_X9Y84          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -1.395    17.302    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_2_reg
  -------------------------------------------------------------------
                         required time                         17.302    
                         arrival time                         -15.554    
  -------------------------------------------------------------------
                         slack                                  1.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/phi_A_1_reg[16]__0/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/phi_A_12_reg[16]_srl11/D
                            (rising edge-triggered cell SRL16E clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.065%)  route 0.053ns (36.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.357ns
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.751ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.720     4.595    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/proc_clk
    SLICE_X163Y129                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/phi_A_1_reg[16]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y129       FDRE (Prop_fdre_C_Q)         0.091     4.686 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/phi_A_1_reg[16]__0/Q
                         net (fo=1, routed)           0.053     4.739    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/n_4_phi_A_1_reg[16]__0
    SLICE_X162Y129       SRL16E                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/phi_A_12_reg[16]_srl11/D
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.961     5.357    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/proc_clk
    SLICE_X162Y129                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/phi_A_12_reg[16]_srl11/CLK
                         clock pessimism             -0.751     4.606    
    SLICE_X162Y129       SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     4.668    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/phi_A_12_reg[16]_srl11
  -------------------------------------------------------------------
                         required time                         -4.668    
                         arrival time                           4.739    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/phi_A_1_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/phi_A_12_reg[15]_srl11/D
                            (rising edge-triggered cell SRL16E clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.357ns
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.751ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.720     4.595    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/proc_clk
    SLICE_X163Y129                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/phi_A_1_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y129       FDRE (Prop_fdre_C_Q)         0.091     4.686 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/phi_A_1_reg[15]__0/Q
                         net (fo=1, routed)           0.054     4.740    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/n_4_phi_A_1_reg[15]__0
    SLICE_X162Y129       SRL16E                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/phi_A_12_reg[15]_srl11/D
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.961     5.357    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/proc_clk
    SLICE_X162Y129                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/phi_A_12_reg[15]_srl11/CLK
                         clock pessimism             -0.751     4.606    
    SLICE_X162Y129       SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     4.662    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/phi_A_12_reg[15]_srl11
  -------------------------------------------------------------------
                         required time                         -4.662    
                         arrival time                           4.740    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/Proj_L1L2_L3/data_in_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/Proj_L1L2_L3/Projection/RAM_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.634%)  route 0.151ns (62.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.432ns
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.751ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.763     4.638    slaves/slave6/trigger_top/tracklet_processing_phi0/Proj_L1L2_L3/proc_clk
    SLICE_X175Y130                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/Proj_L1L2_L3/data_in_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y130       FDRE (Prop_fdre_C_Q)         0.091     4.729 r  slaves/slave6/trigger_top/tracklet_processing_phi0/Proj_L1L2_L3/data_in_dly_reg[2]/Q
                         net (fo=2, routed)           0.151     4.880    slaves/slave6/trigger_top/tracklet_processing_phi0/Proj_L1L2_L3/Projection/Q[2]
    RAMB36_X11Y26        RAMB36E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/Proj_L1L2_L3/Projection/RAM_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.036     5.432    slaves/slave6/trigger_top/tracklet_processing_phi0/Proj_L1L2_L3/Projection/proc_clk
    RAMB36_X11Y26                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/Proj_L1L2_L3/Projection/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.751     4.681    
    RAMB36_X11Y26        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[2])
                                                      0.119     4.800    slaves/slave6/trigger_top/tracklet_processing_phi0/Proj_L1L2_L3/Projection/RAM_reg
  -------------------------------------------------------------------
                         required time                         -4.800    
                         arrival time                           4.880    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_1_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[12]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.360ns
    Source Clock Delay      (SCD):    4.597ns
    Clock Pessimism Removal (CPR):    0.750ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.722     4.597    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/proc_clk
    SLICE_X163Y131                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_1_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDRE (Prop_fdre_C_Q)         0.100     4.697 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_1_reg[12]__0/Q
                         net (fo=1, routed)           0.096     4.793    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/n_4_idelta_z_1_reg[12]__0
    SLICE_X162Y132       SRL16E                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[12]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.964     5.360    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/proc_clk
    SLICE_X162Y132                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[12]_srl5/CLK
                         clock pessimism             -0.750     4.610    
    SLICE_X162Y132       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     4.712    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[12]_srl5
  -------------------------------------------------------------------
                         required time                         -4.712    
                         arrival time                           4.793    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/data_in_dly_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/RAM_reg/DIBDI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.091ns (37.716%)  route 0.150ns (62.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.436ns
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.751ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.768     4.643    slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/proc_clk
    SLICE_X175Y137                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/data_in_dly_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y137       FDRE (Prop_fdre_C_Q)         0.091     4.734 r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/data_in_dly_reg[50]/Q
                         net (fo=2, routed)           0.150     4.884    slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/Q[50]
    RAMB36_X11Y27        RAMB36E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/RAM_reg/DIBDI[18]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.040     5.436    slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/proc_clk
    RAMB36_X11Y27                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.751     4.685    
    RAMB36_X11Y27        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[18])
                                                      0.117     4.802    slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/RAM_reg
  -------------------------------------------------------------------
                         required time                         -4.802    
                         arrival time                           4.884    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_1_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[9]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.388%)  route 0.102ns (50.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.360ns
    Source Clock Delay      (SCD):    4.596ns
    Clock Pessimism Removal (CPR):    0.750ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.721     4.596    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/proc_clk
    SLICE_X163Y130                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_1_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y130       FDRE (Prop_fdre_C_Q)         0.100     4.696 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_1_reg[9]__0/Q
                         net (fo=1, routed)           0.102     4.799    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/n_4_idelta_z_1_reg[9]__0
    SLICE_X162Y132       SRL16E                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[9]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.964     5.360    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/proc_clk
    SLICE_X162Y132                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[9]_srl5/CLK
                         clock pessimism             -0.750     4.610    
    SLICE_X162Y132       SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     4.708    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[9]_srl5
  -------------------------------------------------------------------
                         required time                         -4.708    
                         arrival time                           4.799    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/read_mem_z_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.118ns (37.046%)  route 0.201ns (62.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.281ns
    Source Clock Delay      (SCD):    4.508ns
    Clock Pessimism Removal (CPR):    0.728ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.633     4.508    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    SLICE_X130Y195                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/read_mem_z_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y195       FDRE (Prop_fdre_C_Q)         0.118     4.626 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/read_mem_z_0_reg[0]/Q
                         net (fo=2, routed)           0.201     4.827    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/ADDRARDADDR[0]
    RAMB36_X8Y39         RAMB36E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.885     5.281    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/proc_clk
    RAMB36_X8Y39                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.728     4.553    
    RAMB36_X8Y39         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     4.736    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -4.736    
                         arrival time                           4.827    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L3n1/data_in_dly_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L3n1/AllStub_MC/RAM_reg/DIPADIP[1]
                            (rising edge-triggered cell RAMB18E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.091ns (36.035%)  route 0.162ns (63.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.468ns
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.752ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.798     4.673    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L3n1/proc_clk
    SLICE_X193Y134                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L3n1/data_in_dly_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y134       FDRE (Prop_fdre_C_Q)         0.091     4.764 r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L3n1/data_in_dly_reg[33]/Q
                         net (fo=2, routed)           0.162     4.926    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L3n1/AllStub_MC/Q[33]
    RAMB18_X12Y54        RAMB18E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L3n1/AllStub_MC/RAM_reg/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.072     5.468    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L3n1/AllStub_MC/proc_clk
    RAMB18_X12Y54                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L3n1/AllStub_MC/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.752     4.716    
    RAMB18_X12Y54        RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIPADIP[1])
                                                      0.119     4.835    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L3n1/AllStub_MC/RAM_reg
  -------------------------------------------------------------------
                         required time                         -4.835    
                         arrival time                           4.926    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L3n1/data_in_dly_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L3n1/AllStub_MC/RAM_reg/DIPBDIP[1]
                            (rising edge-triggered cell RAMB18E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.091ns (35.836%)  route 0.163ns (64.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.468ns
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.752ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.798     4.673    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L3n1/proc_clk
    SLICE_X193Y134                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L3n1/data_in_dly_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y134       FDRE (Prop_fdre_C_Q)         0.091     4.764 r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L3n1/data_in_dly_reg[35]/Q
                         net (fo=2, routed)           0.163     4.927    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L3n1/AllStub_MC/Q[35]
    RAMB18_X12Y54        RAMB18E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L3n1/AllStub_MC/RAM_reg/DIPBDIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.072     5.468    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L3n1/AllStub_MC/proc_clk
    RAMB18_X12Y54                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L3n1/AllStub_MC/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.752     4.716    
    RAMB18_X12Y54        RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIPBDIP[1])
                                                      0.119     4.835    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L3n1/AllStub_MC/RAM_reg
  -------------------------------------------------------------------
                         required time                         -4.835    
                         arrival time                           4.927    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_1_reg[11]__0/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[11]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.360ns
    Source Clock Delay      (SCD):    4.596ns
    Clock Pessimism Removal (CPR):    0.750ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.721     4.596    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/proc_clk
    SLICE_X163Y130                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_1_reg[11]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y130       FDRE (Prop_fdre_C_Q)         0.100     4.696 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_1_reg[11]__0/Q
                         net (fo=1, routed)           0.101     4.798    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/n_4_idelta_z_1_reg[11]__0
    SLICE_X162Y132       SRL16E                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[11]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.964     5.360    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/proc_clk
    SLICE_X162Y132                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[11]_srl5/CLK
                         clock pessimism             -0.750     4.610    
    SLICE_X162Y132       SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     4.705    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[11]_srl5
  -------------------------------------------------------------------
                         required time                         -4.705    
                         arrival time                           4.798    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         proc_clk_trigger_clock_synth
Waveform:           { 0 5 }
Period:             10.000
Sources:            { slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                              
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095     10.000  7.905    RAMB36_X11Y27    slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/RAM_reg/CLKARDCLK    
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095     10.000  7.905    RAMB36_X11Y27    slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/RAM_reg/CLKBWRCLK    
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095     10.000  7.905    RAMB18_X10Y50    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L1n1/AllStub/RAM_reg/CLKARDCLK     
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095     10.000  7.905    RAMB18_X10Y50    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L1n1/AllStub/RAM_reg/CLKBWRCLK     
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095     10.000  7.905    RAMB18_X10Y51    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/AllStub/RAM_reg/CLKARDCLK     
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095     10.000  7.905    RAMB18_X10Y51    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/AllStub/RAM_reg/CLKBWRCLK     
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095     10.000  7.905    RAMB18_X12Y54    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L3n1/AllStub_MC/RAM_reg/CLKARDCLK  
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095     10.000  7.905    RAMB18_X12Y54    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L3n1/AllStub_MC/RAM_reg/CLKBWRCLK  
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095     10.000  7.905    RAMB18_X10Y58    slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/FullMatch/RAM_reg/CLKARDCLK         
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095     10.000  7.905    RAMB18_X10Y58    slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/FullMatch/RAM_reg/CLKBWRCLK         
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   10.000  203.360  MMCME2_ADV_X0Y9  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1                         
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X156Y133   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[11]_srl8/CLK         
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X156Y133   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[12]_srl8/CLK         
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X156Y133   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[13]_srl8/CLK         
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X156Y133   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[14]_srl8/CLK         
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X156Y131   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[10]_srl8/CLK         
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X156Y131   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[3]_srl8/CLK          
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X156Y131   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[4]_srl8/CLK          
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X156Y131   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[5]_srl8/CLK          
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X156Y131   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[6]_srl8/CLK          
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X156Y131   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[7]_srl8/CLK          
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X156Y133   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[11]_srl8/CLK         
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X156Y133   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[12]_srl8/CLK         
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X156Y133   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[13]_srl8/CLK         
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X156Y133   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[14]_srl8/CLK         
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X152Y135   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idr_inv_5_reg[16]_srl3/CLK            
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X152Y135   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idr_inv_5_reg[17]_srl3/CLK            
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X156Y130   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/irinv_12_reg[21]_srl2/CLK             
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X156Y130   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/irinv_12_reg[21]_srl2/CLK             
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X160Y126   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/phi_A_12_reg[10]_srl12/CLK            
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X160Y127   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/phi_A_12_reg[11]_srl12/CLK            



---------------------------------------------------------------------------------------------------
From Clock:  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXOUTCLK
  To Clock:  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.580ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXOUTCLK
Waveform:           { 0 8 }
Period:             16.000
Sources:            { eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin  Required  Actual  Slack   Location             Pin                                                                                                          
Min Period  n/a     GTHE2_CHANNEL/RXOUTCLK  n/a            2.420     16.000  13.580  GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXOUTCLK  



---------------------------------------------------------------------------------------------------
From Clock:  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
  To Clock:  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
Waveform:           { 0 8 }
Period:             16.000
Sources:            { eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required  Actual  Slack   Location             Pin                                                                                                          
Min Period        n/a     GTHE2_CHANNEL/TXOUTCLK  n/a            2.420     16.000  13.580  GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK  
Min Period        n/a     BUFG/I                  n/a            1.408     16.000  14.591  BUFGCTRL_X0Y9        eth/phy/inst/core_clocking_i/bufg_txoutclk/I                                                                 
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071     16.000  14.929  MMCME2_ADV_X0Y0      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKIN1                                                            
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000   16.000  84.000  MMCME2_ADV_X0Y0      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKIN1                                                            
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000     8.000   5.000   MMCME2_ADV_X0Y0      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKIN1                                                            
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            3.000     8.000   5.000   MMCME2_ADV_X0Y0      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKIN1                                                            
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000     8.000   5.000   MMCME2_ADV_X0Y0      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKIN1                                                            
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            3.000     8.000   5.000   MMCME2_ADV_X0Y0      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKIN1                                                            



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform:           { 0 8 }
Period:             16.000
Sources:            { eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                                  
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071     16.000  14.929   MMCME2_ADV_X0Y0  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     16.000  14.929   MMCME2_ADV_X0Y0  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   16.000  84.000   MMCME2_ADV_X0Y0  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   16.000  197.360  MMCME2_ADV_X0Y0  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.298ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/status_buffer/ipbus_in_reg[39]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.433ns  (logic 0.302ns (5.558%)  route 5.131ns (94.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.261ns = ( 16.261 - 8.000 ) 
    Source Clock Delay      (SCD):    8.632ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089     4.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.781     7.064    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.157 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.475     8.632    clocks/clk125
    SLICE_X156Y163                                                    r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y163       FDRE (Prop_fdre_C_Q)         0.259     8.891 r  clocks/rst_125_reg/Q
                         net (fo=850, routed)         2.897    11.788    clocks/rsto_125
    SLICE_X180Y152       LUT2 (Prop_lut2_I0_O)        0.043    11.831 r  clocks/ipbus_in[127]_i_1/O
                         net (fo=128, routed)         2.235    14.065    ipbus/udp_if/status_buffer/I164
    SLICE_X169Y149       FDRE                                         r  ipbus/udp_if/status_buffer/ipbus_in_reg[39]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    11.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639    14.606    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.689 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.572    16.261    ipbus/udp_if/status_buffer/clk125
    SLICE_X169Y149                                                    r  ipbus/udp_if/status_buffer/ipbus_in_reg[39]/C
                         clock pessimism              0.483    16.744    
                         clock uncertainty           -0.077    16.667    
    SLICE_X169Y149       FDRE (Setup_fdre_C_R)       -0.304    16.363    ipbus/udp_if/status_buffer/ipbus_in_reg[39]
  -------------------------------------------------------------------
                         required time                         16.363    
                         arrival time                         -14.065    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/status_buffer/ipbus_in_reg[47]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.433ns  (logic 0.302ns (5.558%)  route 5.131ns (94.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.261ns = ( 16.261 - 8.000 ) 
    Source Clock Delay      (SCD):    8.632ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089     4.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.781     7.064    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.157 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.475     8.632    clocks/clk125
    SLICE_X156Y163                                                    r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y163       FDRE (Prop_fdre_C_Q)         0.259     8.891 r  clocks/rst_125_reg/Q
                         net (fo=850, routed)         2.897    11.788    clocks/rsto_125
    SLICE_X180Y152       LUT2 (Prop_lut2_I0_O)        0.043    11.831 r  clocks/ipbus_in[127]_i_1/O
                         net (fo=128, routed)         2.235    14.065    ipbus/udp_if/status_buffer/I164
    SLICE_X169Y149       FDRE                                         r  ipbus/udp_if/status_buffer/ipbus_in_reg[47]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    11.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639    14.606    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.689 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.572    16.261    ipbus/udp_if/status_buffer/clk125
    SLICE_X169Y149                                                    r  ipbus/udp_if/status_buffer/ipbus_in_reg[47]/C
                         clock pessimism              0.483    16.744    
                         clock uncertainty           -0.077    16.667    
    SLICE_X169Y149       FDRE (Setup_fdre_C_R)       -0.304    16.363    ipbus/udp_if/status_buffer/ipbus_in_reg[47]
  -------------------------------------------------------------------
                         required time                         16.363    
                         arrival time                         -14.065    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.388ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/status_buffer/ipbus_in_reg[105]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 0.302ns (5.652%)  route 5.042ns (94.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.261ns = ( 16.261 - 8.000 ) 
    Source Clock Delay      (SCD):    8.632ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089     4.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.781     7.064    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.157 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.475     8.632    clocks/clk125
    SLICE_X156Y163                                                    r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y163       FDRE (Prop_fdre_C_Q)         0.259     8.891 r  clocks/rst_125_reg/Q
                         net (fo=850, routed)         2.897    11.788    clocks/rsto_125
    SLICE_X180Y152       LUT2 (Prop_lut2_I0_O)        0.043    11.831 r  clocks/ipbus_in[127]_i_1/O
                         net (fo=128, routed)         2.145    13.976    ipbus/udp_if/status_buffer/I164
    SLICE_X167Y148       FDRE                                         r  ipbus/udp_if/status_buffer/ipbus_in_reg[105]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    11.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639    14.606    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.689 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.572    16.261    ipbus/udp_if/status_buffer/clk125
    SLICE_X167Y148                                                    r  ipbus/udp_if/status_buffer/ipbus_in_reg[105]/C
                         clock pessimism              0.483    16.744    
                         clock uncertainty           -0.077    16.667    
    SLICE_X167Y148       FDRE (Setup_fdre_C_R)       -0.304    16.363    ipbus/udp_if/status_buffer/ipbus_in_reg[105]
  -------------------------------------------------------------------
                         required time                         16.363    
                         arrival time                         -13.976    
  -------------------------------------------------------------------
                         slack                                  2.388    

Slack (MET) :             2.388ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/status_buffer/ipbus_in_reg[113]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 0.302ns (5.652%)  route 5.042ns (94.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.261ns = ( 16.261 - 8.000 ) 
    Source Clock Delay      (SCD):    8.632ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089     4.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.781     7.064    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.157 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.475     8.632    clocks/clk125
    SLICE_X156Y163                                                    r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y163       FDRE (Prop_fdre_C_Q)         0.259     8.891 r  clocks/rst_125_reg/Q
                         net (fo=850, routed)         2.897    11.788    clocks/rsto_125
    SLICE_X180Y152       LUT2 (Prop_lut2_I0_O)        0.043    11.831 r  clocks/ipbus_in[127]_i_1/O
                         net (fo=128, routed)         2.145    13.976    ipbus/udp_if/status_buffer/I164
    SLICE_X167Y148       FDRE                                         r  ipbus/udp_if/status_buffer/ipbus_in_reg[113]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    11.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639    14.606    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.689 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.572    16.261    ipbus/udp_if/status_buffer/clk125
    SLICE_X167Y148                                                    r  ipbus/udp_if/status_buffer/ipbus_in_reg[113]/C
                         clock pessimism              0.483    16.744    
                         clock uncertainty           -0.077    16.667    
    SLICE_X167Y148       FDRE (Setup_fdre_C_R)       -0.304    16.363    ipbus/udp_if/status_buffer/ipbus_in_reg[113]
  -------------------------------------------------------------------
                         required time                         16.363    
                         arrival time                         -13.976    
  -------------------------------------------------------------------
                         slack                                  2.388    

Slack (MET) :             2.388ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/status_buffer/ipbus_in_reg[63]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 0.302ns (5.652%)  route 5.042ns (94.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.261ns = ( 16.261 - 8.000 ) 
    Source Clock Delay      (SCD):    8.632ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089     4.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.781     7.064    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.157 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.475     8.632    clocks/clk125
    SLICE_X156Y163                                                    r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y163       FDRE (Prop_fdre_C_Q)         0.259     8.891 r  clocks/rst_125_reg/Q
                         net (fo=850, routed)         2.897    11.788    clocks/rsto_125
    SLICE_X180Y152       LUT2 (Prop_lut2_I0_O)        0.043    11.831 r  clocks/ipbus_in[127]_i_1/O
                         net (fo=128, routed)         2.145    13.976    ipbus/udp_if/status_buffer/I164
    SLICE_X167Y148       FDRE                                         r  ipbus/udp_if/status_buffer/ipbus_in_reg[63]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    11.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639    14.606    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.689 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.572    16.261    ipbus/udp_if/status_buffer/clk125
    SLICE_X167Y148                                                    r  ipbus/udp_if/status_buffer/ipbus_in_reg[63]/C
                         clock pessimism              0.483    16.744    
                         clock uncertainty           -0.077    16.667    
    SLICE_X167Y148       FDRE (Setup_fdre_C_R)       -0.304    16.363    ipbus/udp_if/status_buffer/ipbus_in_reg[63]
  -------------------------------------------------------------------
                         required time                         16.363    
                         arrival time                         -13.976    
  -------------------------------------------------------------------
                         slack                                  2.388    

Slack (MET) :             2.388ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/status_buffer/ipbus_in_reg[65]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 0.302ns (5.652%)  route 5.042ns (94.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.261ns = ( 16.261 - 8.000 ) 
    Source Clock Delay      (SCD):    8.632ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089     4.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.781     7.064    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.157 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.475     8.632    clocks/clk125
    SLICE_X156Y163                                                    r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y163       FDRE (Prop_fdre_C_Q)         0.259     8.891 r  clocks/rst_125_reg/Q
                         net (fo=850, routed)         2.897    11.788    clocks/rsto_125
    SLICE_X180Y152       LUT2 (Prop_lut2_I0_O)        0.043    11.831 r  clocks/ipbus_in[127]_i_1/O
                         net (fo=128, routed)         2.145    13.976    ipbus/udp_if/status_buffer/I164
    SLICE_X167Y148       FDRE                                         r  ipbus/udp_if/status_buffer/ipbus_in_reg[65]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    11.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639    14.606    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.689 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.572    16.261    ipbus/udp_if/status_buffer/clk125
    SLICE_X167Y148                                                    r  ipbus/udp_if/status_buffer/ipbus_in_reg[65]/C
                         clock pessimism              0.483    16.744    
                         clock uncertainty           -0.077    16.667    
    SLICE_X167Y148       FDRE (Setup_fdre_C_R)       -0.304    16.363    ipbus/udp_if/status_buffer/ipbus_in_reg[65]
  -------------------------------------------------------------------
                         required time                         16.363    
                         arrival time                         -13.976    
  -------------------------------------------------------------------
                         slack                                  2.388    

Slack (MET) :             2.388ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/status_buffer/ipbus_in_reg[71]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 0.302ns (5.652%)  route 5.042ns (94.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.261ns = ( 16.261 - 8.000 ) 
    Source Clock Delay      (SCD):    8.632ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089     4.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.781     7.064    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.157 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.475     8.632    clocks/clk125
    SLICE_X156Y163                                                    r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y163       FDRE (Prop_fdre_C_Q)         0.259     8.891 r  clocks/rst_125_reg/Q
                         net (fo=850, routed)         2.897    11.788    clocks/rsto_125
    SLICE_X180Y152       LUT2 (Prop_lut2_I0_O)        0.043    11.831 r  clocks/ipbus_in[127]_i_1/O
                         net (fo=128, routed)         2.145    13.976    ipbus/udp_if/status_buffer/I164
    SLICE_X167Y148       FDRE                                         r  ipbus/udp_if/status_buffer/ipbus_in_reg[71]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    11.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639    14.606    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.689 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.572    16.261    ipbus/udp_if/status_buffer/clk125
    SLICE_X167Y148                                                    r  ipbus/udp_if/status_buffer/ipbus_in_reg[71]/C
                         clock pessimism              0.483    16.744    
                         clock uncertainty           -0.077    16.667    
    SLICE_X167Y148       FDRE (Setup_fdre_C_R)       -0.304    16.363    ipbus/udp_if/status_buffer/ipbus_in_reg[71]
  -------------------------------------------------------------------
                         required time                         16.363    
                         arrival time                         -13.976    
  -------------------------------------------------------------------
                         slack                                  2.388    

Slack (MET) :             2.388ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/status_buffer/ipbus_in_reg[73]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 0.302ns (5.652%)  route 5.042ns (94.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.261ns = ( 16.261 - 8.000 ) 
    Source Clock Delay      (SCD):    8.632ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089     4.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.781     7.064    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.157 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.475     8.632    clocks/clk125
    SLICE_X156Y163                                                    r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y163       FDRE (Prop_fdre_C_Q)         0.259     8.891 r  clocks/rst_125_reg/Q
                         net (fo=850, routed)         2.897    11.788    clocks/rsto_125
    SLICE_X180Y152       LUT2 (Prop_lut2_I0_O)        0.043    11.831 r  clocks/ipbus_in[127]_i_1/O
                         net (fo=128, routed)         2.145    13.976    ipbus/udp_if/status_buffer/I164
    SLICE_X167Y148       FDRE                                         r  ipbus/udp_if/status_buffer/ipbus_in_reg[73]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    11.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639    14.606    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.689 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.572    16.261    ipbus/udp_if/status_buffer/clk125
    SLICE_X167Y148                                                    r  ipbus/udp_if/status_buffer/ipbus_in_reg[73]/C
                         clock pessimism              0.483    16.744    
                         clock uncertainty           -0.077    16.667    
    SLICE_X167Y148       FDRE (Setup_fdre_C_R)       -0.304    16.363    ipbus/udp_if/status_buffer/ipbus_in_reg[73]
  -------------------------------------------------------------------
                         required time                         16.363    
                         arrival time                         -13.976    
  -------------------------------------------------------------------
                         slack                                  2.388    

Slack (MET) :             2.388ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/status_buffer/ipbus_in_reg[79]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 0.302ns (5.652%)  route 5.042ns (94.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.261ns = ( 16.261 - 8.000 ) 
    Source Clock Delay      (SCD):    8.632ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089     4.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.781     7.064    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.157 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.475     8.632    clocks/clk125
    SLICE_X156Y163                                                    r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y163       FDRE (Prop_fdre_C_Q)         0.259     8.891 r  clocks/rst_125_reg/Q
                         net (fo=850, routed)         2.897    11.788    clocks/rsto_125
    SLICE_X180Y152       LUT2 (Prop_lut2_I0_O)        0.043    11.831 r  clocks/ipbus_in[127]_i_1/O
                         net (fo=128, routed)         2.145    13.976    ipbus/udp_if/status_buffer/I164
    SLICE_X167Y148       FDRE                                         r  ipbus/udp_if/status_buffer/ipbus_in_reg[79]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    11.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639    14.606    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.689 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.572    16.261    ipbus/udp_if/status_buffer/clk125
    SLICE_X167Y148                                                    r  ipbus/udp_if/status_buffer/ipbus_in_reg[79]/C
                         clock pessimism              0.483    16.744    
                         clock uncertainty           -0.077    16.667    
    SLICE_X167Y148       FDRE (Setup_fdre_C_R)       -0.304    16.363    ipbus/udp_if/status_buffer/ipbus_in_reg[79]
  -------------------------------------------------------------------
                         required time                         16.363    
                         arrival time                         -13.976    
  -------------------------------------------------------------------
                         slack                                  2.388    

Slack (MET) :             2.388ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/status_buffer/ipbus_in_reg[81]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 0.302ns (5.652%)  route 5.042ns (94.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.261ns = ( 16.261 - 8.000 ) 
    Source Clock Delay      (SCD):    8.632ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089     4.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.781     7.064    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.157 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.475     8.632    clocks/clk125
    SLICE_X156Y163                                                    r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y163       FDRE (Prop_fdre_C_Q)         0.259     8.891 r  clocks/rst_125_reg/Q
                         net (fo=850, routed)         2.897    11.788    clocks/rsto_125
    SLICE_X180Y152       LUT2 (Prop_lut2_I0_O)        0.043    11.831 r  clocks/ipbus_in[127]_i_1/O
                         net (fo=128, routed)         2.145    13.976    ipbus/udp_if/status_buffer/I164
    SLICE_X167Y148       FDRE                                         r  ipbus/udp_if/status_buffer/ipbus_in_reg[81]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    11.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639    14.606    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.689 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.572    16.261    ipbus/udp_if/status_buffer/clk125
    SLICE_X167Y148                                                    r  ipbus/udp_if/status_buffer/ipbus_in_reg[81]/C
                         clock pessimism              0.483    16.744    
                         clock uncertainty           -0.077    16.667    
    SLICE_X167Y148       FDRE (Setup_fdre_C_R)       -0.304    16.363    ipbus/udp_if/status_buffer/ipbus_in_reg[81]
  -------------------------------------------------------------------
                         required time                         16.363    
                         arrival time                         -13.976    
  -------------------------------------------------------------------
                         slack                                  2.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_hotplug_i/link_reset_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.733%)  route 0.172ns (57.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.466ns
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.753     3.853    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_hotplug_i/init_clk_in
    SLICE_X198Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y199       FDRE (Prop_fdre_C_Q)         0.100     3.953 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_reg[1]/Q
                         net (fo=2, routed)           0.172     4.125    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_reg[1]
    SLICE_X200Y200       LUT6 (Prop_lut6_I3_O)        0.028     4.153 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_hotplug_i/link_reset_0_i_1/O
                         net (fo=1, routed)           0.000     4.153    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_hotplug_i/n_0_link_reset_0_i_1
    SLICE_X200Y200       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_hotplug_i/link_reset_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.904     4.466    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_hotplug_i/init_clk_in
    SLICE_X200Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_hotplug_i/link_reset_0_reg/C
                         clock pessimism             -0.470     3.996    
    SLICE_X200Y200       FDRE (Hold_fdre_C_D)         0.087     4.083    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_hotplug_i/link_reset_0_reg
  -------------------------------------------------------------------
                         required time                         -4.083    
                         arrival time                           4.153    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_data_reg[74]__1/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_data_reg[90]__1_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_84/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.207%)  route 0.137ns (57.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.501ns
    Source Clock Delay      (SCD):    3.816ns
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.716     3.816    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X189Y166                                                    r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[74]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y166       FDSE (Prop_fdse_C_Q)         0.100     3.916 r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[74]__1/Q
                         net (fo=1, routed)           0.137     4.053    ipbus/udp_if/rx_packet_parser/n_4_pkt_data_reg[74]__1
    SLICE_X190Y165       SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[90]__1_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_84/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.939     4.501    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X190Y165                                                    r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[90]__1_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_84/CLK
                         clock pessimism             -0.672     3.829    
    SLICE_X190Y165       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     3.983    ipbus/udp_if/rx_packet_parser/pkt_data_reg[90]__1_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_84
  -------------------------------------------------------------------
                         required time                         -3.983    
                         arrival time                           4.053    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_mask_reg[12]__3/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_mask_reg[33]__3_srl21____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_19/D
                            (rising edge-triggered cell SRLC32E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.500ns
    Source Clock Delay      (SCD):    3.815ns
    Clock Pessimism Removal (CPR):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.715     3.815    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X181Y163                                                    r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[12]__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y163       FDRE (Prop_fdre_C_Q)         0.091     3.906 r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[12]__3/Q
                         net (fo=1, routed)           0.106     4.012    ipbus/udp_if/rx_packet_parser/n_4_pkt_mask_reg[12]__3
    SLICE_X180Y163       SRLC32E                                      r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[33]__3_srl21____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_19/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.938     4.500    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X180Y163                                                    r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[33]__3_srl21____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_19/CLK
                         clock pessimism             -0.674     3.826    
    SLICE_X180Y163       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.116     3.942    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[33]__3_srl21____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_19
  -------------------------------------------------------------------
                         required time                         -3.942    
                         arrival time                           4.012    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ipbus/udp_if/RARP_block/data_buffer_reg[211]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/RARP_block/data_buffer_reg[227]_srl2___ipbus_udp_if_RARP_block_data_buffer_reg_r_48/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.663%)  route 0.101ns (50.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.455ns
    Source Clock Delay      (SCD):    3.773ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.673     3.773    ipbus/udp_if/RARP_block/clk125
    SLICE_X165Y186                                                    r  ipbus/udp_if/RARP_block/data_buffer_reg[211]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y186       FDSE (Prop_fdse_C_Q)         0.100     3.873 r  ipbus/udp_if/RARP_block/data_buffer_reg[211]/Q
                         net (fo=1, routed)           0.101     3.974    ipbus/udp_if/RARP_block/data_buffer[211]
    SLICE_X162Y186       SRL16E                                       r  ipbus/udp_if/RARP_block/data_buffer_reg[227]_srl2___ipbus_udp_if_RARP_block_data_buffer_reg_r_48/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.893     4.455    ipbus/udp_if/RARP_block/clk125
    SLICE_X162Y186                                                    r  ipbus/udp_if/RARP_block/data_buffer_reg[227]_srl2___ipbus_udp_if_RARP_block_data_buffer_reg_r_48/CLK
                         clock pessimism             -0.650     3.805    
    SLICE_X162Y186       SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     3.904    ipbus/udp_if/RARP_block/data_buffer_reg[227]_srl2___ipbus_udp_if_RARP_block_data_buffer_reg_r_48
  -------------------------------------------------------------------
                         required time                         -3.904    
                         arrival time                           3.974    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_data_reg[31]__0/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_data_reg[95]__0_srl8___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_81/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.118ns (46.839%)  route 0.134ns (53.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.456ns
    Source Clock Delay      (SCD):    3.772ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.672     3.772    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X166Y169                                                    r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[31]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y169       FDRE (Prop_fdre_C_Q)         0.118     3.890 r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[31]__0/Q
                         net (fo=1, routed)           0.134     4.024    ipbus/udp_if/rx_packet_parser/n_4_pkt_data_reg[31]__0
    SLICE_X168Y167       SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[95]__0_srl8___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_81/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.894     4.456    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X168Y167                                                    r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[95]__0_srl8___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_81/CLK
                         clock pessimism             -0.670     3.786    
    SLICE_X168Y167       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     3.940    ipbus/udp_if/rx_packet_parser/pkt_data_reg[95]__0_srl8___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_81
  -------------------------------------------------------------------
                         required time                         -3.940    
                         arrival time                           4.024    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ipbus/udp_if/RARP_block/data_buffer_reg[164]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/RARP_block/data_buffer_reg[212]_srl6___ipbus_udp_if_RARP_block_data_buffer_reg_r_52/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.626%)  route 0.114ns (53.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.457ns
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.671     3.771    ipbus/udp_if/RARP_block/clk125
    SLICE_X163Y185                                                    r  ipbus/udp_if/RARP_block/data_buffer_reg[164]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y185       FDRE (Prop_fdre_C_Q)         0.100     3.871 r  ipbus/udp_if/RARP_block/data_buffer_reg[164]/Q
                         net (fo=2, routed)           0.114     3.985    ipbus/udp_if/RARP_block/data_buffer[164]
    SLICE_X164Y185       SRL16E                                       r  ipbus/udp_if/RARP_block/data_buffer_reg[212]_srl6___ipbus_udp_if_RARP_block_data_buffer_reg_r_52/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.895     4.457    ipbus/udp_if/RARP_block/clk125
    SLICE_X164Y185                                                    r  ipbus/udp_if/RARP_block/data_buffer_reg[212]_srl6___ipbus_udp_if_RARP_block_data_buffer_reg_r_52/CLK
                         clock pessimism             -0.650     3.807    
    SLICE_X164Y185       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     3.901    ipbus/udp_if/RARP_block/data_buffer_reg[212]_srl6___ipbus_udp_if_RARP_block_data_buffer_reg_r_52
  -------------------------------------------------------------------
                         required time                         -3.901    
                         arrival time                           3.985    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_RESTART_AN_SET_REG2_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_RESTART_AN_INT_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.537ns
    Source Clock Delay      (SCD):    3.851ns
    Clock Pessimism Removal (CPR):    0.675ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.751     3.851    eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/userclk2
    SLICE_X205Y158                                                    r  eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_RESTART_AN_SET_REG2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y158       FDRE (Prop_fdre_C_Q)         0.100     3.951 r  eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_RESTART_AN_SET_REG2_reg/Q
                         net (fo=1, routed)           0.055     4.006    eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_RESTART_AN_SET_REG2
    SLICE_X204Y158       LUT6 (Prop_lut6_I4_O)        0.028     4.034 r  eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_RESTART_AN_INT_i_1/O
                         net (fo=1, routed)           0.000     4.034    eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/n_0_MR_RESTART_AN_INT_i_1
    SLICE_X204Y158       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_RESTART_AN_INT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.975     4.537    eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/userclk2
    SLICE_X204Y158                                                    r  eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_RESTART_AN_INT_reg/C
                         clock pessimism             -0.675     3.862    
    SLICE_X204Y158       FDRE (Hold_fdre_C_D)         0.087     3.949    eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_RESTART_AN_INT_reg
  -------------------------------------------------------------------
                         required time                         -3.949    
                         arrival time                           4.034    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gtrxreset_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gtrxreset_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.466ns
    Source Clock Delay      (SCD):    3.801ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.701     3.801    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/init_clk_in
    SLICE_X201Y202                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gtrxreset_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y202       FDRE (Prop_fdre_C_Q)         0.100     3.901 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gtrxreset_r3_reg/Q
                         net (fo=1, routed)           0.055     3.956    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gtrxreset_r3
    SLICE_X200Y202       LUT2 (Prop_lut2_I1_O)        0.028     3.984 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gtrxreset_pulse_i_1/O
                         net (fo=1, routed)           0.000     3.984    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/n_0_gtrxreset_pulse_i_1
    SLICE_X200Y202       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gtrxreset_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.904     4.466    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/init_clk_in
    SLICE_X200Y202                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gtrxreset_pulse_reg/C
                         clock pessimism             -0.654     3.812    
    SLICE_X200Y202       FDRE (Hold_fdre_C_D)         0.087     3.899    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gtrxreset_pulse_reg
  -------------------------------------------------------------------
                         required time                         -3.899    
                         arrival time                           3.984    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_int_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/IPADDR/My_IP_addr_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.744%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.448ns
    Source Clock Delay      (SCD):    3.767ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.667     3.767    ipbus/udp_if/IPADDR/clk125
    SLICE_X169Y174                                                    r  ipbus/udp_if/IPADDR/My_IP_addr_int_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y174       FDRE (Prop_fdre_C_Q)         0.100     3.867 r  ipbus/udp_if/IPADDR/My_IP_addr_int_reg[23]/Q
                         net (fo=1, routed)           0.056     3.923    ipbus/udp_if/IPADDR/My_IP_addr_int[23]
    SLICE_X168Y174       LUT5 (Prop_lut5_I2_O)        0.028     3.951 r  ipbus/udp_if/IPADDR/My_IP_addr[23]_i_1/O
                         net (fo=1, routed)           0.000     3.951    ipbus/udp_if/IPADDR/n_4_My_IP_addr[23]_i_1
    SLICE_X168Y174       FDSE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.886     4.448    ipbus/udp_if/IPADDR/clk125
    SLICE_X168Y174                                                    r  ipbus/udp_if/IPADDR/My_IP_addr_reg[23]/C
                         clock pessimism             -0.670     3.778    
    SLICE_X168Y174       FDSE (Hold_fdse_C_D)         0.087     3.865    ipbus/udp_if/IPADDR/My_IP_addr_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.865    
                         arrival time                           3.951    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ipbus/udp_if/RARP_block/data_buffer_reg[263]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/RARP_block/data_buffer_reg[279]_srl2___ipbus_udp_if_RARP_block_data_buffer_reg_r_48/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.118ns (46.839%)  route 0.134ns (53.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.457ns
    Source Clock Delay      (SCD):    3.776ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.676     3.776    ipbus/udp_if/RARP_block/clk125
    SLICE_X168Y185                                                    r  ipbus/udp_if/RARP_block/data_buffer_reg[263]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y185       FDSE (Prop_fdse_C_Q)         0.118     3.894 r  ipbus/udp_if/RARP_block/data_buffer_reg[263]/Q
                         net (fo=1, routed)           0.134     4.028    ipbus/udp_if/RARP_block/data_buffer[263]
    SLICE_X166Y183       SRL16E                                       r  ipbus/udp_if/RARP_block/data_buffer_reg[279]_srl2___ipbus_udp_if_RARP_block_data_buffer_reg_r_48/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.895     4.457    ipbus/udp_if/RARP_block/clk125
    SLICE_X166Y183                                                    r  ipbus/udp_if/RARP_block/data_buffer_reg[279]_srl2___ipbus_udp_if_RARP_block_data_buffer_reg_r_48/CLK
                         clock pessimism             -0.670     3.787    
    SLICE_X166Y183       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     3.941    ipbus/udp_if/RARP_block/data_buffer_reg[279]_srl2___ipbus_udp_if_RARP_block_data_buffer_reg_r_48
  -------------------------------------------------------------------
                         required time                         -3.941    
                         arrival time                           4.028    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform:           { 0 4 }
Period:             8.000
Sources:            { eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required  Actual  Slack    Location             Pin                                                                                                                                                                                 
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/DRPCLK                                                                           
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTHE2_CHANNEL_X1Y15  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/DRPCLK  
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTHE2_CHANNEL_X1Y14  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/DRPCLK   
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839     8.000   6.161    RAMB36_X11Y32        ipbus/udp_if/internal_ram/ram_reg/CLKARDCLK                                                                                                                                         
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            1.839     8.000   6.161    RAMB36_X11Y32        ipbus/udp_if/internal_ram/ram_reg/CLKBWRCLK                                                                                                                                         
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839     8.000   6.161    RAMB36_X13Y32        ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKARDCLK                                                                                                                                      
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839     8.000   6.161    RAMB36_X12Y32        ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKARDCLK                                                                                                                                      
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839     8.000   6.161    RAMB36_X13Y31        ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/CLKARDCLK                                                                                                                                      
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839     8.000   6.161    RAMB36_X12Y31        ipbus/udp_if/ipbus_rx_ram/ram2_reg_1/CLKARDCLK                                                                                                                                      
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839     8.000   6.161    RAMB36_X12Y30        ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/CLKARDCLK                                                                                                                                      
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360   8.000   205.360  MMCME2_ADV_X0Y0      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0                                                                                                                                  
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X192Y161       eth/mac/i_ce_rx_crc_dl/CLK                                                                                                                                                          
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X166Y183       ipbus/udp_if/RARP_block/data_buffer_reg[210]_srl2___ipbus_udp_if_RARP_block_data_buffer_reg_r_48/CLK                                                                                
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X166Y183       ipbus/udp_if/RARP_block/data_buffer_reg[253]_srl2___ipbus_udp_if_RARP_block_data_buffer_reg_r_48/CLK                                                                                
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X166Y183       ipbus/udp_if/RARP_block/data_buffer_reg[278]_srl2___ipbus_udp_if_RARP_block_data_buffer_reg_r_48/CLK                                                                                
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X166Y183       ipbus/udp_if/RARP_block/data_buffer_reg[279]_srl2___ipbus_udp_if_RARP_block_data_buffer_reg_r_48/CLK                                                                                
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X168Y166       ipbus/udp_if/rx_packet_parser/pkt_data_reg[92]__0_srl8___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_81/CLK                                                                        
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X168Y166       ipbus/udp_if/rx_packet_parser/pkt_data_reg[94]__0_srl8___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_81/CLK                                                                        
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X164Y185       ipbus/udp_if/RARP_block/data_buffer_reg[103]_srl4___ipbus_udp_if_RARP_block_data_buffer_reg_r_50/CLK                                                                                
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X164Y185       ipbus/udp_if/RARP_block/data_buffer_reg[187]_srl4___ipbus_udp_if_RARP_block_data_buffer_reg_r_50/CLK                                                                                
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X164Y185       ipbus/udp_if/RARP_block/data_buffer_reg[212]_srl6___ipbus_udp_if_RARP_block_data_buffer_reg_r_52/CLK                                                                                
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X178Y167       ipbus/udp_if/rx_packet_parser/pkt_data_reg[110]_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_67/CLK                                                                          
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X178Y167       ipbus/udp_if/rx_packet_parser/pkt_data_reg[111]_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_67/CLK                                                                          
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X192Y166       ipbus/udp_if/rx_packet_parser/pkt_data_reg[67]__1_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_86/CLK                                                                        
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X192Y166       ipbus/udp_if/rx_packet_parser/pkt_data_reg[76]__1_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_84/CLK                                                                        
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X192Y164       eth/mac/g_emacclientrxdp[0].SRL16E_inst/CLK                                                                                                                                         
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X192Y164       eth/mac/g_emacclientrxdp[1].SRL16E_inst/CLK                                                                                                                                         
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X192Y164       eth/mac/g_emacclientrxdp[2].SRL16E_inst/CLK                                                                                                                                         
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X192Y164       eth/mac/g_emacclientrxdp[3].SRL16E_inst/CLK                                                                                                                                         
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X192Y164       eth/mac/g_emacclientrxdp[4].SRL16E_inst/CLK                                                                                                                                         
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X192Y164       eth/mac/g_emacclientrxdp[5].SRL16E_inst/CLK                                                                                                                                         



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       13.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.242ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.309ns (14.204%)  route 1.866ns (85.796%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.214ns = ( 24.214 - 16.000 ) 
    Source Clock Delay      (SCD):    8.994ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089     4.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.781     7.064    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.157 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.837     8.994    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X211Y149                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y149       FDRE (Prop_fdre_C_Q)         0.223     9.217 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.553     9.770    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X210Y150       LUT6 (Prop_lut6_I1_O)        0.043     9.813 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6/O
                         net (fo=2, routed)           0.545    10.358    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_6
    SLICE_X210Y149       LUT4 (Prop_lut4_I2_O)        0.043    10.401 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.769    11.169    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X211Y153       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    19.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.639    22.606    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    22.689 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.525    24.214    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X211Y153                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.483    24.697    
                         clock uncertainty           -0.085    24.612    
    SLICE_X211Y153       FDRE (Setup_fdre_C_CE)      -0.201    24.411    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                         24.411    
                         arrival time                         -11.169    
  -------------------------------------------------------------------
                         slack                                 13.242    

Slack (MET) :             13.327ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.309ns (14.783%)  route 1.781ns (85.217%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.214ns = ( 24.214 - 16.000 ) 
    Source Clock Delay      (SCD):    8.994ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089     4.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.781     7.064    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.157 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.837     8.994    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X211Y149                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y149       FDRE (Prop_fdre_C_Q)         0.223     9.217 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.553     9.770    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X210Y150       LUT6 (Prop_lut6_I1_O)        0.043     9.813 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6/O
                         net (fo=2, routed)           0.545    10.358    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_6
    SLICE_X210Y149       LUT4 (Prop_lut4_I2_O)        0.043    10.401 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.684    11.084    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X211Y152       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    19.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.639    22.606    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    22.689 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.525    24.214    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X211Y152                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.483    24.697    
                         clock uncertainty           -0.085    24.612    
    SLICE_X211Y152       FDRE (Setup_fdre_C_CE)      -0.201    24.411    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         24.411    
                         arrival time                         -11.084    
  -------------------------------------------------------------------
                         slack                                 13.327    

Slack (MET) :             13.327ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.309ns (14.783%)  route 1.781ns (85.217%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.214ns = ( 24.214 - 16.000 ) 
    Source Clock Delay      (SCD):    8.994ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089     4.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.781     7.064    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.157 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.837     8.994    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X211Y149                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y149       FDRE (Prop_fdre_C_Q)         0.223     9.217 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.553     9.770    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X210Y150       LUT6 (Prop_lut6_I1_O)        0.043     9.813 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6/O
                         net (fo=2, routed)           0.545    10.358    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_6
    SLICE_X210Y149       LUT4 (Prop_lut4_I2_O)        0.043    10.401 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.684    11.084    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X211Y152       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    19.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.639    22.606    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    22.689 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.525    24.214    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X211Y152                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/C
                         clock pessimism              0.483    24.697    
                         clock uncertainty           -0.085    24.612    
    SLICE_X211Y152       FDRE (Setup_fdre_C_CE)      -0.201    24.411    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]
  -------------------------------------------------------------------
                         required time                         24.411    
                         arrival time                         -11.084    
  -------------------------------------------------------------------
                         slack                                 13.327    

Slack (MET) :             13.327ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.309ns (14.783%)  route 1.781ns (85.217%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.214ns = ( 24.214 - 16.000 ) 
    Source Clock Delay      (SCD):    8.994ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089     4.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.781     7.064    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.157 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.837     8.994    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X211Y149                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y149       FDRE (Prop_fdre_C_Q)         0.223     9.217 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.553     9.770    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X210Y150       LUT6 (Prop_lut6_I1_O)        0.043     9.813 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6/O
                         net (fo=2, routed)           0.545    10.358    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_6
    SLICE_X210Y149       LUT4 (Prop_lut4_I2_O)        0.043    10.401 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.684    11.084    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X211Y152       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    19.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.639    22.606    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    22.689 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.525    24.214    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X211Y152                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                         clock pessimism              0.483    24.697    
                         clock uncertainty           -0.085    24.612    
    SLICE_X211Y152       FDRE (Setup_fdre_C_CE)      -0.201    24.411    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]
  -------------------------------------------------------------------
                         required time                         24.411    
                         arrival time                         -11.084    
  -------------------------------------------------------------------
                         slack                                 13.327    

Slack (MET) :             13.327ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.309ns (14.783%)  route 1.781ns (85.217%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.214ns = ( 24.214 - 16.000 ) 
    Source Clock Delay      (SCD):    8.994ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089     4.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.781     7.064    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.157 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.837     8.994    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X211Y149                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y149       FDRE (Prop_fdre_C_Q)         0.223     9.217 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.553     9.770    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X210Y150       LUT6 (Prop_lut6_I1_O)        0.043     9.813 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6/O
                         net (fo=2, routed)           0.545    10.358    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_6
    SLICE_X210Y149       LUT4 (Prop_lut4_I2_O)        0.043    10.401 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.684    11.084    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X211Y152       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    19.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.639    22.606    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    22.689 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.525    24.214    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X211Y152                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                         clock pessimism              0.483    24.697    
                         clock uncertainty           -0.085    24.612    
    SLICE_X211Y152       FDRE (Setup_fdre_C_CE)      -0.201    24.411    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]
  -------------------------------------------------------------------
                         required time                         24.411    
                         arrival time                         -11.084    
  -------------------------------------------------------------------
                         slack                                 13.327    

Slack (MET) :             13.416ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.309ns (15.443%)  route 1.692ns (84.557%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.214ns = ( 24.214 - 16.000 ) 
    Source Clock Delay      (SCD):    8.994ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089     4.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.781     7.064    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.157 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.837     8.994    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X211Y149                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y149       FDRE (Prop_fdre_C_Q)         0.223     9.217 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.553     9.770    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X210Y150       LUT6 (Prop_lut6_I1_O)        0.043     9.813 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6/O
                         net (fo=2, routed)           0.545    10.358    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_6
    SLICE_X210Y149       LUT4 (Prop_lut4_I2_O)        0.043    10.401 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.594    10.995    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X211Y151       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    19.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.639    22.606    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    22.689 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.525    24.214    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X211Y151                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.483    24.697    
                         clock uncertainty           -0.085    24.612    
    SLICE_X211Y151       FDRE (Setup_fdre_C_CE)      -0.201    24.411    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         24.411    
                         arrival time                         -10.995    
  -------------------------------------------------------------------
                         slack                                 13.416    

Slack (MET) :             13.416ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.309ns (15.443%)  route 1.692ns (84.557%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.214ns = ( 24.214 - 16.000 ) 
    Source Clock Delay      (SCD):    8.994ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089     4.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.781     7.064    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.157 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.837     8.994    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X211Y149                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y149       FDRE (Prop_fdre_C_Q)         0.223     9.217 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.553     9.770    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X210Y150       LUT6 (Prop_lut6_I1_O)        0.043     9.813 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6/O
                         net (fo=2, routed)           0.545    10.358    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_6
    SLICE_X210Y149       LUT4 (Prop_lut4_I2_O)        0.043    10.401 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.594    10.995    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X211Y151       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    19.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.639    22.606    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    22.689 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.525    24.214    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X211Y151                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.483    24.697    
                         clock uncertainty           -0.085    24.612    
    SLICE_X211Y151       FDRE (Setup_fdre_C_CE)      -0.201    24.411    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         24.411    
                         arrival time                         -10.995    
  -------------------------------------------------------------------
                         slack                                 13.416    

Slack (MET) :             13.416ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.309ns (15.443%)  route 1.692ns (84.557%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.214ns = ( 24.214 - 16.000 ) 
    Source Clock Delay      (SCD):    8.994ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089     4.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.781     7.064    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.157 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.837     8.994    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X211Y149                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y149       FDRE (Prop_fdre_C_Q)         0.223     9.217 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.553     9.770    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X210Y150       LUT6 (Prop_lut6_I1_O)        0.043     9.813 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6/O
                         net (fo=2, routed)           0.545    10.358    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_6
    SLICE_X210Y149       LUT4 (Prop_lut4_I2_O)        0.043    10.401 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.594    10.995    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X211Y151       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    19.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.639    22.606    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    22.689 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.525    24.214    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X211Y151                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism              0.483    24.697    
                         clock uncertainty           -0.085    24.612    
    SLICE_X211Y151       FDRE (Setup_fdre_C_CE)      -0.201    24.411    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                         24.411    
                         arrival time                         -10.995    
  -------------------------------------------------------------------
                         slack                                 13.416    

Slack (MET) :             13.416ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.309ns (15.443%)  route 1.692ns (84.557%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.214ns = ( 24.214 - 16.000 ) 
    Source Clock Delay      (SCD):    8.994ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089     4.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.781     7.064    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.157 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.837     8.994    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X211Y149                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y149       FDRE (Prop_fdre_C_Q)         0.223     9.217 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.553     9.770    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X210Y150       LUT6 (Prop_lut6_I1_O)        0.043     9.813 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6/O
                         net (fo=2, routed)           0.545    10.358    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_6
    SLICE_X210Y149       LUT4 (Prop_lut4_I2_O)        0.043    10.401 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.594    10.995    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X211Y151       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    19.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.639    22.606    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    22.689 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.525    24.214    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X211Y151                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[9]/C
                         clock pessimism              0.483    24.697    
                         clock uncertainty           -0.085    24.612    
    SLICE_X211Y151       FDRE (Setup_fdre_C_CE)      -0.201    24.411    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[9]
  -------------------------------------------------------------------
                         required time                         24.411    
                         arrival time                         -10.995    
  -------------------------------------------------------------------
                         slack                                 13.416    

Slack (MET) :             13.701ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.309ns (18.003%)  route 1.407ns (81.997%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.214ns = ( 24.214 - 16.000 ) 
    Source Clock Delay      (SCD):    8.994ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089     4.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.781     7.064    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.157 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.837     8.994    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X211Y149                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y149       FDRE (Prop_fdre_C_Q)         0.223     9.217 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.553     9.770    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X210Y150       LUT6 (Prop_lut6_I1_O)        0.043     9.813 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6/O
                         net (fo=2, routed)           0.545    10.358    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_6
    SLICE_X210Y149       LUT4 (Prop_lut4_I2_O)        0.043    10.401 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.310    10.710    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X211Y150       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    19.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.639    22.606    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    22.689 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.525    24.214    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X211Y150                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.483    24.697    
                         clock uncertainty           -0.085    24.612    
    SLICE_X211Y150       FDRE (Setup_fdre_C_CE)      -0.201    24.411    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         24.411    
                         arrival time                         -10.710    
  -------------------------------------------------------------------
                         slack                                 13.701    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.128ns (27.861%)  route 0.331ns (72.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.617ns
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.760     3.860    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X214Y150                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y150       FDRE (Prop_fdre_C_Q)         0.100     3.960 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/Q
                         net (fo=2, routed)           0.331     4.291    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3
    SLICE_X210Y149       LUT6 (Prop_lut6_I4_O)        0.028     4.319 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_1/O
                         net (fo=1, routed)           0.000     4.319    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_time_out_wait_bypass_i_1
    SLICE_X210Y149       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.055     4.617    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X210Y149                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.490     4.127    
    SLICE_X210Y149       FDRE (Hold_fdre_C_D)         0.087     4.214    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -4.214    
                         arrival time                           4.319    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.253ns (71.333%)  route 0.102ns (28.667%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.545ns
    Source Clock Delay      (SCD):    3.911ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.811     3.911    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X211Y149                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y149       FDRE (Prop_fdre_C_Q)         0.100     4.011 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.101     4.112    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X211Y149       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.224 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     4.225    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count_reg[0]_i_3
    SLICE_X211Y150       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.266 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.266    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_7_wait_bypass_count_reg[4]_i_1
    SLICE_X211Y150       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.983     4.545    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X211Y150                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism             -0.490     4.055    
    SLICE_X211Y150       FDRE (Hold_fdre_C_D)         0.071     4.126    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.126    
                         arrival time                           4.266    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.091ns (63.783%)  route 0.052ns (36.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.543ns
    Source Clock Delay      (SCD):    3.857ns
    Clock Pessimism Removal (CPR):    0.686ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.757     3.857    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/I2
    SLICE_X211Y159                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y159       FDPE (Prop_fdpe_C_Q)         0.091     3.948 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync1/Q
                         net (fo=1, routed)           0.052     4.000    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_stage1
    SLICE_X211Y159       FDPE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.981     4.543    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/I2
    SLICE_X211Y159                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2/C
                         clock pessimism             -0.686     3.857    
    SLICE_X211Y159       FDPE (Hold_fdpe_C_D)        -0.006     3.851    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -3.851    
                         arrival time                           4.000    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.091ns (63.783%)  route 0.052ns (36.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.535ns
    Source Clock Delay      (SCD):    3.851ns
    Clock Pessimism Removal (CPR):    0.684ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.751     3.851    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/I2
    SLICE_X213Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y168       FDPE (Prop_fdpe_C_Q)         0.091     3.942 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/Q
                         net (fo=1, routed)           0.052     3.994    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_stage1
    SLICE_X213Y168       FDPE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.973     4.535    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/I2
    SLICE_X213Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2/C
                         clock pessimism             -0.684     3.851    
    SLICE_X213Y168       FDPE (Hold_fdpe_C_D)        -0.006     3.845    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2
  -------------------------------------------------------------------
                         required time                         -3.845    
                         arrival time                           3.994    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.264ns (72.195%)  route 0.102ns (27.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.545ns
    Source Clock Delay      (SCD):    3.911ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.811     3.911    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X211Y149                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y149       FDRE (Prop_fdre_C_Q)         0.100     4.011 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.101     4.112    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X211Y149       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.224 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     4.225    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count_reg[0]_i_3
    SLICE_X211Y150       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     4.277 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.277    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_5_wait_bypass_count_reg[4]_i_1
    SLICE_X211Y150       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.983     4.545    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X211Y150                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism             -0.490     4.055    
    SLICE_X211Y150       FDRE (Hold_fdre_C_D)         0.071     4.126    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.126    
                         arrival time                           4.277    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.091ns (62.053%)  route 0.056ns (37.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.545ns
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.758     3.858    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/I2
    SLICE_X218Y158                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y158       FDPE (Prop_fdpe_C_Q)         0.091     3.949 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/Q
                         net (fo=1, routed)           0.056     4.005    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_stage1
    SLICE_X218Y158       FDPE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.983     4.545    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/I2
    SLICE_X218Y158                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2/C
                         clock pessimism             -0.687     3.858    
    SLICE_X218Y158       FDPE (Hold_fdpe_C_D)        -0.006     3.852    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -3.852    
                         arrival time                           4.005    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.272ns (72.791%)  route 0.102ns (27.209%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.545ns
    Source Clock Delay      (SCD):    3.911ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.811     3.911    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X211Y149                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y149       FDRE (Prop_fdre_C_Q)         0.100     4.011 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.101     4.112    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X211Y149       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.224 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     4.225    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count_reg[0]_i_3
    SLICE_X211Y150       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     4.285 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.285    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_6_wait_bypass_count_reg[4]_i_1
    SLICE_X211Y150       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.983     4.545    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X211Y150                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism             -0.490     4.055    
    SLICE_X211Y150       FDRE (Hold_fdre_C_D)         0.071     4.126    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.126    
                         arrival time                           4.285    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.949%)  route 0.095ns (51.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.542ns
    Source Clock Delay      (SCD):    3.857ns
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.757     3.857    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/I2
    SLICE_X211Y159                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y159       FDPE (Prop_fdpe_C_Q)         0.091     3.948 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5/Q
                         net (fo=1, routed)           0.095     4.043    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_stage5
    SLICE_X211Y160       FDPE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.980     4.542    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/I2
    SLICE_X211Y160                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C
                         clock pessimism             -0.672     3.870    
    SLICE_X211Y160       FDPE (Hold_fdpe_C_D)         0.011     3.881    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6
  -------------------------------------------------------------------
                         required time                         -3.881    
                         arrival time                           4.043    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.277ns (73.150%)  route 0.102ns (26.850%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.545ns
    Source Clock Delay      (SCD):    3.911ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.811     3.911    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X211Y149                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y149       FDRE (Prop_fdre_C_Q)         0.100     4.011 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.101     4.112    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X211Y149       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.224 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     4.225    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count_reg[0]_i_3
    SLICE_X211Y150       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     4.290 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.290    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_4_wait_bypass_count_reg[4]_i_1
    SLICE_X211Y150       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.983     4.545    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X211Y150                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism             -0.490     4.055    
    SLICE_X211Y150       FDRE (Hold_fdre_C_D)         0.071     4.126    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.126    
                         arrival time                           4.290    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.949%)  route 0.095ns (51.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.534ns
    Source Clock Delay      (SCD):    3.851ns
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.751     3.851    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/I2
    SLICE_X213Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y168       FDPE (Prop_fdpe_C_Q)         0.091     3.942 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/Q
                         net (fo=1, routed)           0.095     4.037    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_stage5
    SLICE_X213Y169       FDPE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.972     4.534    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/I2
    SLICE_X213Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                         clock pessimism             -0.672     3.862    
    SLICE_X213Y169       FDPE (Hold_fdpe_C_D)         0.011     3.873    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6
  -------------------------------------------------------------------
                         required time                         -3.873    
                         arrival time                           4.037    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform:           { 0 8 }
Period:             16.000
Sources:            { eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack    Location             Pin                                                                                                                              
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            3.030     16.000  12.970   GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXUSRCLK                      
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            3.030     16.000  12.970   GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXUSRCLK2                     
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            3.030     16.000  12.970   GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXUSRCLK                      
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            3.030     16.000  12.970   GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXUSRCLK2                     
Min Period        n/a     BUFG/I                   n/a            1.408     16.000  14.591   BUFGCTRL_X0Y3        eth/phy/inst/core_clocking_i/bufg_userclk/I                                                                                      
Min Period        n/a     MMCME2_ADV/CLKOUT1       n/a            1.071     16.000  14.929   MMCME2_ADV_X0Y0      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1                                                                               
Min Period        n/a     FDRE/C                   n/a            0.750     16.000  15.250   SLICE_X212Y153       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C  
Min Period        n/a     FDRE/C                   n/a            0.750     16.000  15.250   SLICE_X212Y153       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C  
Min Period        n/a     FDRE/C                   n/a            0.750     16.000  15.250   SLICE_X212Y153       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C  
Min Period        n/a     FDRE/C                   n/a            0.750     16.000  15.250   SLICE_X210Y152       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C    
Max Period        n/a     MMCME2_ADV/CLKOUT1       n/a            213.360   16.000  197.360  MMCME2_ADV_X0Y0      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1                                                                               
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     8.000   7.600    SLICE_X216Y151       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C    
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     8.000   7.600    SLICE_X216Y151       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/C    
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     8.000   7.600    SLICE_X216Y151       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/C    
Low Pulse Width   Slow    FDPE/C                   n/a            0.400     8.000   7.600    SLICE_X211Y160       eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C                                                      
Low Pulse Width   Slow    FDPE/C                   n/a            0.400     8.000   7.600    SLICE_X218Y158       eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/C                                                      
Low Pulse Width   Slow    FDPE/C                   n/a            0.400     8.000   7.600    SLICE_X218Y158       eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync3/C                                                      
Low Pulse Width   Slow    FDPE/C                   n/a            0.400     8.000   7.600    SLICE_X218Y158       eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync5/C                                                      
Low Pulse Width   Slow    FDPE/C                   n/a            0.400     8.000   7.600    SLICE_X218Y159       eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync6/C                                                      
Low Pulse Width   Fast    FDPE/C                   n/a            0.400     8.000   7.600    SLICE_X213Y169       eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C                                                 
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     8.000   7.600    SLICE_X212Y153       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C  
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X216Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg/C                                                                  
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X212Y153       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C               
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X210Y151       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C                 
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X212Y153       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C  
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X212Y153       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C  
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X212Y153       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C  
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X212Y153       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C  
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X212Y153       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C  
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X212Y153       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C  
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X210Y152       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C    



---------------------------------------------------------------------------------------------------
From Clock:  gt_clk
  To Clock:  gt_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.936ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/rst_eth_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 0.223ns (7.805%)  route 2.634ns (92.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 12.712 - 8.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.507     5.980    clocks/clk125_fr
    SLICE_X53Y195                                                     r  clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y195        FDRE (Prop_fdre_C_Q)         0.223     6.203 r  clocks/rst_reg/Q
                         net (fo=4, routed)           2.634     8.837    clocks/n_4_rst_reg
    SLICE_X130Y163       FDRE                                         r  clocks/rst_eth_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.323    12.712    clocks/clk125_fr
    SLICE_X130Y163                                                    r  clocks/rst_eth_reg/C
                         clock pessimism              1.099    13.811    
                         clock uncertainty           -0.035    13.775    
    SLICE_X130Y163       FDRE (Setup_fdre_C_D)       -0.002    13.773    clocks/rst_eth_reg
  -------------------------------------------------------------------
                         required time                         13.773    
                         arrival time                          -8.837    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             6.333ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.755ns (53.460%)  route 0.657ns (46.540%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 12.588 - 8.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.507     5.980    clocks/clkdiv/clk125_fr
    SLICE_X52Y199                                                     r  clocks/clkdiv/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y199        FDRE (Prop_fdre_C_Q)         0.259     6.239 r  clocks/clkdiv/cnt_reg[15]/Q
                         net (fo=1, routed)           0.657     6.895    clocks/clkdiv/n_4_cnt_reg[15]
    SLICE_X52Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.223     7.118 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.119    clocks/clkdiv/n_4_cnt_reg[12]_i_1
    SLICE_X52Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.173 r  clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.173    clocks/clkdiv/n_4_cnt_reg[16]_i_1
    SLICE_X52Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.227 r  clocks/clkdiv/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.227    clocks/clkdiv/n_4_cnt_reg[20]_i_1
    SLICE_X52Y202        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     7.392 r  clocks/clkdiv/cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.392    clocks/clkdiv/n_10_cnt_reg[24]_i_1
    SLICE_X52Y202        FDRE                                         r  clocks/clkdiv/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.199    12.588    clocks/clkdiv/clk125_fr
    SLICE_X52Y202                                                     r  clocks/clkdiv/cnt_reg[25]/C
                         clock pessimism              1.097    13.685    
                         clock uncertainty           -0.035    13.649    
    SLICE_X52Y202        FDRE (Setup_fdre_C_D)        0.076    13.725    clocks/clkdiv/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         13.725    
                         arrival time                          -7.392    
  -------------------------------------------------------------------
                         slack                                  6.333    

Slack (MET) :             6.348ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.397ns  (logic 0.740ns (52.960%)  route 0.657ns (47.040%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 12.588 - 8.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.507     5.980    clocks/clkdiv/clk125_fr
    SLICE_X52Y199                                                     r  clocks/clkdiv/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y199        FDRE (Prop_fdre_C_Q)         0.259     6.239 r  clocks/clkdiv/cnt_reg[15]/Q
                         net (fo=1, routed)           0.657     6.895    clocks/clkdiv/n_4_cnt_reg[15]
    SLICE_X52Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.223     7.118 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.119    clocks/clkdiv/n_4_cnt_reg[12]_i_1
    SLICE_X52Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.173 r  clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.173    clocks/clkdiv/n_4_cnt_reg[16]_i_1
    SLICE_X52Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.227 r  clocks/clkdiv/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.227    clocks/clkdiv/n_4_cnt_reg[20]_i_1
    SLICE_X52Y202        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.150     7.377 r  clocks/clkdiv/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.377    clocks/clkdiv/n_8_cnt_reg[24]_i_1
    SLICE_X52Y202        FDRE                                         r  clocks/clkdiv/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.199    12.588    clocks/clkdiv/clk125_fr
    SLICE_X52Y202                                                     r  clocks/clkdiv/cnt_reg[27]/C
                         clock pessimism              1.097    13.685    
                         clock uncertainty           -0.035    13.649    
    SLICE_X52Y202        FDRE (Setup_fdre_C_D)        0.076    13.725    clocks/clkdiv/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         13.725    
                         arrival time                          -7.377    
  -------------------------------------------------------------------
                         slack                                  6.348    

Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.702ns (51.645%)  route 0.657ns (48.355%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 12.588 - 8.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.507     5.980    clocks/clkdiv/clk125_fr
    SLICE_X52Y199                                                     r  clocks/clkdiv/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y199        FDRE (Prop_fdre_C_Q)         0.259     6.239 r  clocks/clkdiv/cnt_reg[15]/Q
                         net (fo=1, routed)           0.657     6.895    clocks/clkdiv/n_4_cnt_reg[15]
    SLICE_X52Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.223     7.118 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.119    clocks/clkdiv/n_4_cnt_reg[12]_i_1
    SLICE_X52Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.173 r  clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.173    clocks/clkdiv/n_4_cnt_reg[16]_i_1
    SLICE_X52Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.227 r  clocks/clkdiv/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.227    clocks/clkdiv/n_4_cnt_reg[20]_i_1
    SLICE_X52Y202        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     7.339 r  clocks/clkdiv/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.339    clocks/clkdiv/n_9_cnt_reg[24]_i_1
    SLICE_X52Y202        FDRE                                         r  clocks/clkdiv/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.199    12.588    clocks/clkdiv/clk125_fr
    SLICE_X52Y202                                                     r  clocks/clkdiv/cnt_reg[26]/C
                         clock pessimism              1.097    13.685    
                         clock uncertainty           -0.035    13.649    
    SLICE_X52Y202        FDRE (Setup_fdre_C_D)        0.076    13.725    clocks/clkdiv/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         13.725    
                         arrival time                          -7.339    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.387ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.358ns  (logic 0.701ns (51.610%)  route 0.657ns (48.390%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 12.588 - 8.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.507     5.980    clocks/clkdiv/clk125_fr
    SLICE_X52Y199                                                     r  clocks/clkdiv/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y199        FDRE (Prop_fdre_C_Q)         0.259     6.239 r  clocks/clkdiv/cnt_reg[15]/Q
                         net (fo=1, routed)           0.657     6.895    clocks/clkdiv/n_4_cnt_reg[15]
    SLICE_X52Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.223     7.118 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.119    clocks/clkdiv/n_4_cnt_reg[12]_i_1
    SLICE_X52Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.173 r  clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.173    clocks/clkdiv/n_4_cnt_reg[16]_i_1
    SLICE_X52Y201        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     7.338 r  clocks/clkdiv/cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.338    clocks/clkdiv/n_10_cnt_reg[20]_i_1
    SLICE_X52Y201        FDRE                                         r  clocks/clkdiv/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.199    12.588    clocks/clkdiv/clk125_fr
    SLICE_X52Y201                                                     r  clocks/clkdiv/cnt_reg[21]/C
                         clock pessimism              1.097    13.685    
                         clock uncertainty           -0.035    13.649    
    SLICE_X52Y201        FDRE (Setup_fdre_C_D)        0.076    13.725    clocks/clkdiv/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         13.725    
                         arrival time                          -7.338    
  -------------------------------------------------------------------
                         slack                                  6.387    

Slack (MET) :             6.390ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.698ns (51.503%)  route 0.657ns (48.497%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 12.588 - 8.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.507     5.980    clocks/clkdiv/clk125_fr
    SLICE_X52Y199                                                     r  clocks/clkdiv/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y199        FDRE (Prop_fdre_C_Q)         0.259     6.239 r  clocks/clkdiv/cnt_reg[15]/Q
                         net (fo=1, routed)           0.657     6.895    clocks/clkdiv/n_4_cnt_reg[15]
    SLICE_X52Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.223     7.118 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.119    clocks/clkdiv/n_4_cnt_reg[12]_i_1
    SLICE_X52Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.173 r  clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.173    clocks/clkdiv/n_4_cnt_reg[16]_i_1
    SLICE_X52Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.227 r  clocks/clkdiv/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.227    clocks/clkdiv/n_4_cnt_reg[20]_i_1
    SLICE_X52Y202        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     7.335 r  clocks/clkdiv/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.335    clocks/clkdiv/n_11_cnt_reg[24]_i_1
    SLICE_X52Y202        FDRE                                         r  clocks/clkdiv/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.199    12.588    clocks/clkdiv/clk125_fr
    SLICE_X52Y202                                                     r  clocks/clkdiv/cnt_reg[24]/C
                         clock pessimism              1.097    13.685    
                         clock uncertainty           -0.035    13.649    
    SLICE_X52Y202        FDRE (Setup_fdre_C_D)        0.076    13.725    clocks/clkdiv/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         13.725    
                         arrival time                          -7.335    
  -------------------------------------------------------------------
                         slack                                  6.390    

Slack (MET) :             6.402ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.686ns (51.069%)  route 0.657ns (48.931%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 12.588 - 8.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.507     5.980    clocks/clkdiv/clk125_fr
    SLICE_X52Y199                                                     r  clocks/clkdiv/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y199        FDRE (Prop_fdre_C_Q)         0.259     6.239 r  clocks/clkdiv/cnt_reg[15]/Q
                         net (fo=1, routed)           0.657     6.895    clocks/clkdiv/n_4_cnt_reg[15]
    SLICE_X52Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.223     7.118 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.119    clocks/clkdiv/n_4_cnt_reg[12]_i_1
    SLICE_X52Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.173 r  clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.173    clocks/clkdiv/n_4_cnt_reg[16]_i_1
    SLICE_X52Y201        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.150     7.323 r  clocks/clkdiv/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.323    clocks/clkdiv/n_8_cnt_reg[20]_i_1
    SLICE_X52Y201        FDRE                                         r  clocks/clkdiv/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.199    12.588    clocks/clkdiv/clk125_fr
    SLICE_X52Y201                                                     r  clocks/clkdiv/cnt_reg[23]/C
                         clock pessimism              1.097    13.685    
                         clock uncertainty           -0.035    13.649    
    SLICE_X52Y201        FDRE (Setup_fdre_C_D)        0.076    13.725    clocks/clkdiv/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         13.725    
                         arrival time                          -7.323    
  -------------------------------------------------------------------
                         slack                                  6.402    

Slack (MET) :             6.440ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.648ns (49.645%)  route 0.657ns (50.355%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 12.588 - 8.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.507     5.980    clocks/clkdiv/clk125_fr
    SLICE_X52Y199                                                     r  clocks/clkdiv/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y199        FDRE (Prop_fdre_C_Q)         0.259     6.239 r  clocks/clkdiv/cnt_reg[15]/Q
                         net (fo=1, routed)           0.657     6.895    clocks/clkdiv/n_4_cnt_reg[15]
    SLICE_X52Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.223     7.118 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.119    clocks/clkdiv/n_4_cnt_reg[12]_i_1
    SLICE_X52Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.173 r  clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.173    clocks/clkdiv/n_4_cnt_reg[16]_i_1
    SLICE_X52Y201        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     7.285 r  clocks/clkdiv/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.285    clocks/clkdiv/n_9_cnt_reg[20]_i_1
    SLICE_X52Y201        FDRE                                         r  clocks/clkdiv/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.199    12.588    clocks/clkdiv/clk125_fr
    SLICE_X52Y201                                                     r  clocks/clkdiv/cnt_reg[22]/C
                         clock pessimism              1.097    13.685    
                         clock uncertainty           -0.035    13.649    
    SLICE_X52Y201        FDRE (Setup_fdre_C_D)        0.076    13.725    clocks/clkdiv/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         13.725    
                         arrival time                          -7.285    
  -------------------------------------------------------------------
                         slack                                  6.440    

Slack (MET) :             6.441ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.647ns (49.606%)  route 0.657ns (50.394%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 12.588 - 8.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.507     5.980    clocks/clkdiv/clk125_fr
    SLICE_X52Y199                                                     r  clocks/clkdiv/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y199        FDRE (Prop_fdre_C_Q)         0.259     6.239 r  clocks/clkdiv/cnt_reg[15]/Q
                         net (fo=1, routed)           0.657     6.895    clocks/clkdiv/n_4_cnt_reg[15]
    SLICE_X52Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.223     7.118 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.119    clocks/clkdiv/n_4_cnt_reg[12]_i_1
    SLICE_X52Y200        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     7.284 r  clocks/clkdiv/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.284    clocks/clkdiv/n_10_cnt_reg[16]_i_1
    SLICE_X52Y200        FDRE                                         r  clocks/clkdiv/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.199    12.588    clocks/clkdiv/clk125_fr
    SLICE_X52Y200                                                     r  clocks/clkdiv/cnt_reg[17]/C
                         clock pessimism              1.097    13.685    
                         clock uncertainty           -0.035    13.649    
    SLICE_X52Y200        FDRE (Setup_fdre_C_D)        0.076    13.725    clocks/clkdiv/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         13.725    
                         arrival time                          -7.284    
  -------------------------------------------------------------------
                         slack                                  6.441    

Slack (MET) :             6.444ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.644ns (49.490%)  route 0.657ns (50.510%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 12.588 - 8.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.507     5.980    clocks/clkdiv/clk125_fr
    SLICE_X52Y199                                                     r  clocks/clkdiv/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y199        FDRE (Prop_fdre_C_Q)         0.259     6.239 r  clocks/clkdiv/cnt_reg[15]/Q
                         net (fo=1, routed)           0.657     6.895    clocks/clkdiv/n_4_cnt_reg[15]
    SLICE_X52Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.223     7.118 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.119    clocks/clkdiv/n_4_cnt_reg[12]_i_1
    SLICE_X52Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.173 r  clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.173    clocks/clkdiv/n_4_cnt_reg[16]_i_1
    SLICE_X52Y201        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     7.281 r  clocks/clkdiv/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.281    clocks/clkdiv/n_11_cnt_reg[20]_i_1
    SLICE_X52Y201        FDRE                                         r  clocks/clkdiv/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.199    12.588    clocks/clkdiv/clk125_fr
    SLICE_X52Y201                                                     r  clocks/clkdiv/cnt_reg[20]/C
                         clock pessimism              1.097    13.685    
                         clock uncertainty           -0.035    13.649    
    SLICE_X52Y201        FDRE (Setup_fdre_C_D)        0.076    13.725    clocks/clkdiv/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         13.725    
                         arrival time                          -7.281    
  -------------------------------------------------------------------
                         slack                                  6.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clocks/clkdiv/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.266ns (71.193%)  route 0.108ns (28.807%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.031ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.662     2.031    clocks/clkdiv/clk125_fr
    SLICE_X52Y199                                                     r  clocks/clkdiv/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y199        FDRE (Prop_fdre_C_Q)         0.118     2.149 r  clocks/clkdiv/cnt_reg[14]/Q
                         net (fo=1, routed)           0.107     2.256    clocks/clkdiv/n_4_cnt_reg[14]
    SLICE_X52Y199        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     2.363 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.363    clocks/clkdiv/n_4_cnt_reg[12]_i_1
    SLICE_X52Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.404 r  clocks/clkdiv/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.404    clocks/clkdiv/n_11_cnt_reg[16]_i_1
    SLICE_X52Y200        FDRE                                         r  clocks/clkdiv/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.812     2.563    clocks/clkdiv/clk125_fr
    SLICE_X52Y200                                                     r  clocks/clkdiv/cnt_reg[16]/C
                         clock pessimism             -0.390     2.173    
    SLICE_X52Y200        FDRE (Hold_fdre_C_D)         0.092     2.265    clocks/clkdiv/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 clocks/clkdiv/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/d17_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.118ns (26.052%)  route 0.335ns (73.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.609     1.978    clocks/clkdiv/clk125_fr
    SLICE_X52Y200                                                     r  clocks/clkdiv/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y200        FDRE (Prop_fdre_C_Q)         0.118     2.096 r  clocks/clkdiv/cnt_reg[16]/Q
                         net (fo=2, routed)           0.335     2.431    clocks/clkdiv/p_0_in
    SLICE_X53Y198        FDRE                                         r  clocks/clkdiv/d17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.884     2.635    clocks/clkdiv/clk125_fr
    SLICE_X53Y198                                                     r  clocks/clkdiv/d17_reg/C
                         clock pessimism             -0.390     2.245    
    SLICE_X53Y198        FDRE (Hold_fdre_C_D)         0.040     2.285    clocks/clkdiv/d17_reg
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.091ns (63.783%)  route 0.052ns (36.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.759     2.128    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrefclk0_in_bufg
    SLICE_X217Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y156       FDRE (Prop_fdre_C_Q)         0.091     2.219 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1/Q
                         net (fo=1, routed)           0.052     2.270    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync1
    SLICE_X217Y156       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.984     2.735    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrefclk0_in_bufg
    SLICE_X217Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg2/C
                         clock pessimism             -0.607     2.128    
    SLICE_X217Y156       FDRE (Hold_fdre_C_D)        -0.006     2.122    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 clocks/clkdiv/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.278ns (72.089%)  route 0.108ns (27.911%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.031ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.662     2.031    clocks/clkdiv/clk125_fr
    SLICE_X52Y199                                                     r  clocks/clkdiv/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y199        FDRE (Prop_fdre_C_Q)         0.118     2.149 r  clocks/clkdiv/cnt_reg[14]/Q
                         net (fo=1, routed)           0.107     2.256    clocks/clkdiv/n_4_cnt_reg[14]
    SLICE_X52Y199        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     2.363 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.363    clocks/clkdiv/n_4_cnt_reg[12]_i_1
    SLICE_X52Y200        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     2.416 r  clocks/clkdiv/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.416    clocks/clkdiv/n_9_cnt_reg[16]_i_1
    SLICE_X52Y200        FDRE                                         r  clocks/clkdiv/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.812     2.563    clocks/clkdiv/clk125_fr
    SLICE_X52Y200                                                     r  clocks/clkdiv/cnt_reg[18]/C
                         clock pessimism             -0.390     2.173    
    SLICE_X52Y200        FDRE (Hold_fdre_C_D)         0.092     2.265    clocks/clkdiv/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 clocks/clkdiv/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.285ns (72.587%)  route 0.108ns (27.413%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.031ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.662     2.031    clocks/clkdiv/clk125_fr
    SLICE_X52Y199                                                     r  clocks/clkdiv/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y199        FDRE (Prop_fdre_C_Q)         0.118     2.149 r  clocks/clkdiv/cnt_reg[14]/Q
                         net (fo=1, routed)           0.107     2.256    clocks/clkdiv/n_4_cnt_reg[14]
    SLICE_X52Y199        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     2.363 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.363    clocks/clkdiv/n_4_cnt_reg[12]_i_1
    SLICE_X52Y200        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.423 r  clocks/clkdiv/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.423    clocks/clkdiv/n_10_cnt_reg[16]_i_1
    SLICE_X52Y200        FDRE                                         r  clocks/clkdiv/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.812     2.563    clocks/clkdiv/clk125_fr
    SLICE_X52Y200                                                     r  clocks/clkdiv/cnt_reg[17]/C
                         clock pessimism             -0.390     2.173    
    SLICE_X52Y200        FDRE (Hold_fdre_C_D)         0.092     2.265    clocks/clkdiv/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 clocks/clkdiv/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.292ns (73.067%)  route 0.108ns (26.933%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.031ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.662     2.031    clocks/clkdiv/clk125_fr
    SLICE_X52Y199                                                     r  clocks/clkdiv/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y199        FDRE (Prop_fdre_C_Q)         0.118     2.149 r  clocks/clkdiv/cnt_reg[14]/Q
                         net (fo=1, routed)           0.107     2.256    clocks/clkdiv/n_4_cnt_reg[14]
    SLICE_X52Y199        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     2.363 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.363    clocks/clkdiv/n_4_cnt_reg[12]_i_1
    SLICE_X52Y200        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.067     2.430 r  clocks/clkdiv/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.430    clocks/clkdiv/n_8_cnt_reg[16]_i_1
    SLICE_X52Y200        FDRE                                         r  clocks/clkdiv/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.812     2.563    clocks/clkdiv/clk125_fr
    SLICE_X52Y200                                                     r  clocks/clkdiv/cnt_reg[19]/C
                         clock pessimism             -0.390     2.173    
    SLICE_X52Y200        FDRE (Hold_fdre_C_D)         0.092     2.265    clocks/clkdiv/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.430    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 clocks/clkdiv/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.293ns (73.134%)  route 0.108ns (26.866%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.031ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.662     2.031    clocks/clkdiv/clk125_fr
    SLICE_X52Y199                                                     r  clocks/clkdiv/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y199        FDRE (Prop_fdre_C_Q)         0.118     2.149 r  clocks/clkdiv/cnt_reg[14]/Q
                         net (fo=1, routed)           0.107     2.256    clocks/clkdiv/n_4_cnt_reg[14]
    SLICE_X52Y199        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     2.363 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.363    clocks/clkdiv/n_4_cnt_reg[12]_i_1
    SLICE_X52Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.390 r  clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.390    clocks/clkdiv/n_4_cnt_reg[16]_i_1
    SLICE_X52Y201        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.431 r  clocks/clkdiv/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.431    clocks/clkdiv/n_11_cnt_reg[20]_i_1
    SLICE_X52Y201        FDRE                                         r  clocks/clkdiv/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.812     2.563    clocks/clkdiv/clk125_fr
    SLICE_X52Y201                                                     r  clocks/clkdiv/cnt_reg[20]/C
                         clock pessimism             -0.390     2.173    
    SLICE_X52Y201        FDRE (Hold_fdre_C_D)         0.092     2.265    clocks/clkdiv/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.984     1.425    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X220Y179                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y179       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.696 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.696    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/n_1_cpllreset_wait_reg[63]_srl32
    SLICE_X220Y179       SRLC32E                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.239     1.971    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X220Y179                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.546     1.425    
    SLICE_X220Y179       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.524    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.993     1.434    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gt_refclk1
    SLICE_X220Y194                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y194       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.705 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.705    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/n_1_cpllpd_wait_reg[31]_srl32
    SLICE_X220Y194       SRLC32E                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.250     1.982    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gt_refclk1
    SLICE_X220Y194                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.548     1.434    
    SLICE_X220Y194       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.533    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.993     1.434    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gt_refclk1
    SLICE_X220Y196                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y196       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.705 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.705    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/n_1_cpllreset_wait_reg[63]_srl32
    SLICE_X220Y196       SRLC32E                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.250     1.982    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gt_refclk1
    SLICE_X220Y196                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.548     1.434    
    SLICE_X220Y196       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.533    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gt_clk
Waveform:           { 0 4 }
Period:             8.000
Sources:            { gt_clkp }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack   Location             Pin                                                                                                                                                                                    
Min Period        n/a     BUFG/I                   n/a            1.408     8.000   6.591   BUFGCTRL_X0Y5        eth/bufg_fr/I                                                                                                                                                                          
Min Period        n/a     BUFG/I                   n/a            1.408     8.000   6.591   BUFGCTRL_X0Y8        eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/I                                                                         
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.408     8.000   6.592   IBUFDS_GTE2_X1Y7     eth/phy/inst/core_clocking_i/ibufds_gtrefclk/I                                                                                                                                         
Min Period        n/a     GTHE2_COMMON/GTREFCLK0   n/a            1.408     8.000   6.592   GTHE2_COMMON_X1Y3    eth/phy/inst/core_gt_common_i/gthe2_common_i/GTREFCLK0                                                                                                                                 
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.408     8.000   6.592   GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/GTREFCLK0                                                                           
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.408     8.000   6.592   GTHE2_CHANNEL_X1Y15  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/GTREFCLK0  
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.408     8.000   6.592   GTHE2_CHANNEL_X1Y14  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/GTREFCLK0   
Min Period        n/a     MMCME2_ADV/CLKIN1        n/a            1.071     8.000   6.929   MMCME2_ADV_X0Y8      clocks/mmcm/CLKIN1                                                                                                                                                                     
Min Period        n/a     FDRE/C                   n/a            0.750     8.000   7.250   SLICE_X53Y195        clocks/d17_d_reg/C                                                                                                                                                                     
Min Period        n/a     FDRE/C                   n/a            0.750     8.000   7.250   SLICE_X53Y195        clocks/nuke_d_reg/C                                                                                                                                                                    
Max Period        n/a     MMCME2_ADV/CLKIN1        n/a            100.000   8.000   92.000  MMCME2_ADV_X0Y8      clocks/mmcm/CLKIN1                                                                                                                                                                     
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1        n/a            2.000     4.000   2.000   MMCME2_ADV_X0Y8      clocks/mmcm/CLKIN1                                                                                                                                                                     
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1        n/a            2.000     4.000   2.000   MMCME2_ADV_X0Y8      clocks/mmcm/CLKIN1                                                                                                                                                                     
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[31]_srl32/CLK                                                               
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/CLK                                                               
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31/CLK                                                               
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[31]_srl32/CLK                                                               
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/CLK                                                               
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31/CLK                                                               
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X216Y159       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31/CLK                                                           
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X216Y159       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31/CLK                                                           
High Pulse Width  Fast    MMCME2_ADV/CLKIN1        n/a            2.000     4.000   2.000   MMCME2_ADV_X0Y8      clocks/mmcm/CLKIN1                                                                                                                                                                     
High Pulse Width  Slow    MMCME2_ADV/CLKIN1        n/a            2.000     4.000   2.000   MMCME2_ADV_X0Y8      clocks/mmcm/CLKIN1                                                                                                                                                                     
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[31]_srl32/CLK                                                               
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/CLK                                                               
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31/CLK                                                               
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[31]_srl32/CLK                                                               
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/CLK                                                               
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31/CLK                                                               
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X216Y159       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31/CLK                                                           
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X216Y159       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31/CLK                                                           



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack       24.368ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.368ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/iface/rxf_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        7.311ns  (logic 0.388ns (5.307%)  route 6.923ns (94.693%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.534ns = ( 40.534 - 32.000 ) 
    Source Clock Delay      (SCD):    10.185ns
    Clock Pessimism Removal (CPR):    1.616ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.872     6.345    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.422 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.136     8.558    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.651 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.534    10.185    ipbus/trans/sm/ipb_clk
    SLICE_X168Y183                                                    r  ipbus/trans/sm/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y183       FDRE (Prop_fdre_C_Q)         0.259    10.444 r  ipbus/trans/sm/FSM_onehot_state_reg[4]/Q
                         net (fo=27, routed)          2.621    13.065    ipbus/trans/sm/n_4_FSM_onehot_state_reg[4]
    SLICE_X186Y180       LUT6 (Prop_lut6_I1_O)        0.043    13.108 r  ipbus/trans/sm/rmw_input[31]_i_1/O
                         net (fo=48, routed)          2.277    15.385    ipbus/trans/sm/ack
    SLICE_X168Y181       LUT6 (Prop_lut6_I2_O)        0.043    15.428 r  ipbus/trans/sm/rxf[31]_i_3/O
                         net (fo=1, routed)           0.828    16.256    ipbus/trans/iface/I5
    SLICE_X173Y172       LUT6 (Prop_lut6_I2_O)        0.043    16.299 r  ipbus/trans/iface/rxf[31]_i_1/O
                         net (fo=32, routed)          1.197    17.496    ipbus/trans/iface/rxf0
    SLICE_X173Y182       FDRE                                         r  ipbus/trans/iface/rxf_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.618    37.007    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.080 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.960    39.040    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.123 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.411    40.534    ipbus/trans/iface/ipb_clk
    SLICE_X173Y182                                                    r  ipbus/trans/iface/rxf_reg[31]/C
                         clock pessimism              1.616    42.150    
                         clock uncertainty           -0.085    42.065    
    SLICE_X173Y182       FDRE (Setup_fdre_C_CE)      -0.201    41.864    ipbus/trans/iface/rxf_reg[31]
  -------------------------------------------------------------------
                         required time                         41.864    
                         arrival time                         -17.496    
  -------------------------------------------------------------------
                         slack                                 24.368    

Slack (MET) :             24.368ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/iface/rxf_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        7.311ns  (logic 0.388ns (5.307%)  route 6.923ns (94.693%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.534ns = ( 40.534 - 32.000 ) 
    Source Clock Delay      (SCD):    10.185ns
    Clock Pessimism Removal (CPR):    1.616ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.872     6.345    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.422 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.136     8.558    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.651 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.534    10.185    ipbus/trans/sm/ipb_clk
    SLICE_X168Y183                                                    r  ipbus/trans/sm/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y183       FDRE (Prop_fdre_C_Q)         0.259    10.444 r  ipbus/trans/sm/FSM_onehot_state_reg[4]/Q
                         net (fo=27, routed)          2.621    13.065    ipbus/trans/sm/n_4_FSM_onehot_state_reg[4]
    SLICE_X186Y180       LUT6 (Prop_lut6_I1_O)        0.043    13.108 r  ipbus/trans/sm/rmw_input[31]_i_1/O
                         net (fo=48, routed)          2.277    15.385    ipbus/trans/sm/ack
    SLICE_X168Y181       LUT6 (Prop_lut6_I2_O)        0.043    15.428 r  ipbus/trans/sm/rxf[31]_i_3/O
                         net (fo=1, routed)           0.828    16.256    ipbus/trans/iface/I5
    SLICE_X173Y172       LUT6 (Prop_lut6_I2_O)        0.043    16.299 r  ipbus/trans/iface/rxf[31]_i_1/O
                         net (fo=32, routed)          1.197    17.496    ipbus/trans/iface/rxf0
    SLICE_X173Y182       FDRE                                         r  ipbus/trans/iface/rxf_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.618    37.007    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.080 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.960    39.040    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.123 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.411    40.534    ipbus/trans/iface/ipb_clk
    SLICE_X173Y182                                                    r  ipbus/trans/iface/rxf_reg[8]/C
                         clock pessimism              1.616    42.150    
                         clock uncertainty           -0.085    42.065    
    SLICE_X173Y182       FDRE (Setup_fdre_C_CE)      -0.201    41.864    ipbus/trans/iface/rxf_reg[8]
  -------------------------------------------------------------------
                         required time                         41.864    
                         arrival time                         -17.496    
  -------------------------------------------------------------------
                         slack                                 24.368    

Slack (MET) :             24.439ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        7.059ns  (logic 0.388ns (5.497%)  route 6.671ns (94.503%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.479ns = ( 40.479 - 32.000 ) 
    Source Clock Delay      (SCD):    10.185ns
    Clock Pessimism Removal (CPR):    1.616ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.872     6.345    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.422 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.136     8.558    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.651 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.534    10.185    ipbus/trans/sm/ipb_clk
    SLICE_X168Y183                                                    r  ipbus/trans/sm/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y183       FDRE (Prop_fdre_C_Q)         0.259    10.444 r  ipbus/trans/sm/FSM_onehot_state_reg[4]/Q
                         net (fo=27, routed)          2.621    13.065    ipbus/trans/sm/n_4_FSM_onehot_state_reg[4]
    SLICE_X186Y180       LUT6 (Prop_lut6_I1_O)        0.043    13.108 r  ipbus/trans/sm/rmw_input[31]_i_1/O
                         net (fo=48, routed)          1.944    15.052    ipbus/trans/sm/ack
    SLICE_X169Y177       LUT4 (Prop_lut4_I3_O)        0.043    15.095 f  ipbus/trans/sm/ram_reg_0_i_15/O
                         net (fo=1, routed)           0.150    15.245    ipbus/trans/iface/I3
    SLICE_X169Y177       LUT4 (Prop_lut4_I0_O)        0.043    15.288 r  ipbus/trans/iface/ram_reg_0_i_1/O
                         net (fo=9, routed)           1.956    17.243    ipbus/udp_if/ipbus_tx_ram/I16[0]
    RAMB36_X9Y35         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.618    37.007    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.080 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.960    39.040    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.123 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.357    40.479    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X9Y35                                                      r  ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKARDCLK
                         clock pessimism              1.616    42.095    
                         clock uncertainty           -0.085    42.010    
    RAMB36_X9Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    41.682    ipbus/udp_if/ipbus_tx_ram/ram_reg_5
  -------------------------------------------------------------------
                         required time                         41.682    
                         arrival time                         -17.243    
  -------------------------------------------------------------------
                         slack                                 24.439    

Slack (MET) :             24.503ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        6.992ns  (logic 0.388ns (5.549%)  route 6.604ns (94.451%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.477ns = ( 40.477 - 32.000 ) 
    Source Clock Delay      (SCD):    10.185ns
    Clock Pessimism Removal (CPR):    1.616ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.872     6.345    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.422 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.136     8.558    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.651 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.534    10.185    ipbus/trans/sm/ipb_clk
    SLICE_X168Y183                                                    r  ipbus/trans/sm/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y183       FDRE (Prop_fdre_C_Q)         0.259    10.444 r  ipbus/trans/sm/FSM_onehot_state_reg[4]/Q
                         net (fo=27, routed)          2.621    13.065    ipbus/trans/sm/n_4_FSM_onehot_state_reg[4]
    SLICE_X186Y180       LUT6 (Prop_lut6_I1_O)        0.043    13.108 r  ipbus/trans/sm/rmw_input[31]_i_1/O
                         net (fo=48, routed)          1.944    15.052    ipbus/trans/sm/ack
    SLICE_X169Y177       LUT4 (Prop_lut4_I3_O)        0.043    15.095 f  ipbus/trans/sm/ram_reg_0_i_15/O
                         net (fo=1, routed)           0.150    15.245    ipbus/trans/iface/I3
    SLICE_X169Y177       LUT4 (Prop_lut4_I0_O)        0.043    15.288 r  ipbus/trans/iface/ram_reg_0_i_1/O
                         net (fo=9, routed)           1.889    17.177    ipbus/udp_if/ipbus_tx_ram/I16[0]
    RAMB36_X9Y34         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.618    37.007    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.080 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.960    39.040    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.123 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.355    40.477    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X9Y34                                                      r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKARDCLK
                         clock pessimism              1.616    42.093    
                         clock uncertainty           -0.085    42.008    
    RAMB36_X9Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    41.680    ipbus/udp_if/ipbus_tx_ram/ram_reg_3
  -------------------------------------------------------------------
                         required time                         41.680    
                         arrival time                         -17.177    
  -------------------------------------------------------------------
                         slack                                 24.503    

Slack (MET) :             24.575ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/iface/rxf_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        7.171ns  (logic 0.388ns (5.411%)  route 6.783ns (94.589%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.578ns = ( 40.578 - 32.000 ) 
    Source Clock Delay      (SCD):    10.185ns
    Clock Pessimism Removal (CPR):    1.616ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.872     6.345    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.422 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.136     8.558    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.651 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.534    10.185    ipbus/trans/sm/ipb_clk
    SLICE_X168Y183                                                    r  ipbus/trans/sm/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y183       FDRE (Prop_fdre_C_Q)         0.259    10.444 r  ipbus/trans/sm/FSM_onehot_state_reg[4]/Q
                         net (fo=27, routed)          2.621    13.065    ipbus/trans/sm/n_4_FSM_onehot_state_reg[4]
    SLICE_X186Y180       LUT6 (Prop_lut6_I1_O)        0.043    13.108 r  ipbus/trans/sm/rmw_input[31]_i_1/O
                         net (fo=48, routed)          2.277    15.385    ipbus/trans/sm/ack
    SLICE_X168Y181       LUT6 (Prop_lut6_I2_O)        0.043    15.428 r  ipbus/trans/sm/rxf[31]_i_3/O
                         net (fo=1, routed)           0.828    16.256    ipbus/trans/iface/I5
    SLICE_X173Y172       LUT6 (Prop_lut6_I2_O)        0.043    16.299 r  ipbus/trans/iface/rxf[31]_i_1/O
                         net (fo=32, routed)          1.056    17.355    ipbus/trans/iface/rxf0
    SLICE_X174Y182       FDRE                                         r  ipbus/trans/iface/rxf_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.618    37.007    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.080 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.960    39.040    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.123 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.455    40.578    ipbus/trans/iface/ipb_clk
    SLICE_X174Y182                                                    r  ipbus/trans/iface/rxf_reg[21]/C
                         clock pessimism              1.616    42.194    
                         clock uncertainty           -0.085    42.109    
    SLICE_X174Y182       FDRE (Setup_fdre_C_CE)      -0.178    41.931    ipbus/trans/iface/rxf_reg[21]
  -------------------------------------------------------------------
                         required time                         41.931    
                         arrival time                         -17.355    
  -------------------------------------------------------------------
                         slack                                 24.575    

Slack (MET) :             24.575ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/iface/rxf_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        7.171ns  (logic 0.388ns (5.411%)  route 6.783ns (94.589%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.578ns = ( 40.578 - 32.000 ) 
    Source Clock Delay      (SCD):    10.185ns
    Clock Pessimism Removal (CPR):    1.616ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.872     6.345    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.422 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.136     8.558    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.651 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.534    10.185    ipbus/trans/sm/ipb_clk
    SLICE_X168Y183                                                    r  ipbus/trans/sm/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y183       FDRE (Prop_fdre_C_Q)         0.259    10.444 r  ipbus/trans/sm/FSM_onehot_state_reg[4]/Q
                         net (fo=27, routed)          2.621    13.065    ipbus/trans/sm/n_4_FSM_onehot_state_reg[4]
    SLICE_X186Y180       LUT6 (Prop_lut6_I1_O)        0.043    13.108 r  ipbus/trans/sm/rmw_input[31]_i_1/O
                         net (fo=48, routed)          2.277    15.385    ipbus/trans/sm/ack
    SLICE_X168Y181       LUT6 (Prop_lut6_I2_O)        0.043    15.428 r  ipbus/trans/sm/rxf[31]_i_3/O
                         net (fo=1, routed)           0.828    16.256    ipbus/trans/iface/I5
    SLICE_X173Y172       LUT6 (Prop_lut6_I2_O)        0.043    16.299 r  ipbus/trans/iface/rxf[31]_i_1/O
                         net (fo=32, routed)          1.056    17.355    ipbus/trans/iface/rxf0
    SLICE_X174Y182       FDRE                                         r  ipbus/trans/iface/rxf_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.618    37.007    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.080 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.960    39.040    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.123 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.455    40.578    ipbus/trans/iface/ipb_clk
    SLICE_X174Y182                                                    r  ipbus/trans/iface/rxf_reg[23]/C
                         clock pessimism              1.616    42.194    
                         clock uncertainty           -0.085    42.109    
    SLICE_X174Y182       FDRE (Setup_fdre_C_CE)      -0.178    41.931    ipbus/trans/iface/rxf_reg[23]
  -------------------------------------------------------------------
                         required time                         41.931    
                         arrival time                         -17.355    
  -------------------------------------------------------------------
                         slack                                 24.575    

Slack (MET) :             24.575ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/iface/rxf_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        7.171ns  (logic 0.388ns (5.411%)  route 6.783ns (94.589%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.578ns = ( 40.578 - 32.000 ) 
    Source Clock Delay      (SCD):    10.185ns
    Clock Pessimism Removal (CPR):    1.616ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.872     6.345    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.422 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.136     8.558    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.651 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.534    10.185    ipbus/trans/sm/ipb_clk
    SLICE_X168Y183                                                    r  ipbus/trans/sm/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y183       FDRE (Prop_fdre_C_Q)         0.259    10.444 r  ipbus/trans/sm/FSM_onehot_state_reg[4]/Q
                         net (fo=27, routed)          2.621    13.065    ipbus/trans/sm/n_4_FSM_onehot_state_reg[4]
    SLICE_X186Y180       LUT6 (Prop_lut6_I1_O)        0.043    13.108 r  ipbus/trans/sm/rmw_input[31]_i_1/O
                         net (fo=48, routed)          2.277    15.385    ipbus/trans/sm/ack
    SLICE_X168Y181       LUT6 (Prop_lut6_I2_O)        0.043    15.428 r  ipbus/trans/sm/rxf[31]_i_3/O
                         net (fo=1, routed)           0.828    16.256    ipbus/trans/iface/I5
    SLICE_X173Y172       LUT6 (Prop_lut6_I2_O)        0.043    16.299 r  ipbus/trans/iface/rxf[31]_i_1/O
                         net (fo=32, routed)          1.056    17.355    ipbus/trans/iface/rxf0
    SLICE_X174Y182       FDRE                                         r  ipbus/trans/iface/rxf_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.618    37.007    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.080 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.960    39.040    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.123 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.455    40.578    ipbus/trans/iface/ipb_clk
    SLICE_X174Y182                                                    r  ipbus/trans/iface/rxf_reg[26]/C
                         clock pessimism              1.616    42.194    
                         clock uncertainty           -0.085    42.109    
    SLICE_X174Y182       FDRE (Setup_fdre_C_CE)      -0.178    41.931    ipbus/trans/iface/rxf_reg[26]
  -------------------------------------------------------------------
                         required time                         41.931    
                         arrival time                         -17.355    
  -------------------------------------------------------------------
                         slack                                 24.575    

Slack (MET) :             24.575ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/iface/rxf_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        7.171ns  (logic 0.388ns (5.411%)  route 6.783ns (94.589%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.578ns = ( 40.578 - 32.000 ) 
    Source Clock Delay      (SCD):    10.185ns
    Clock Pessimism Removal (CPR):    1.616ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.872     6.345    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.422 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.136     8.558    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.651 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.534    10.185    ipbus/trans/sm/ipb_clk
    SLICE_X168Y183                                                    r  ipbus/trans/sm/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y183       FDRE (Prop_fdre_C_Q)         0.259    10.444 r  ipbus/trans/sm/FSM_onehot_state_reg[4]/Q
                         net (fo=27, routed)          2.621    13.065    ipbus/trans/sm/n_4_FSM_onehot_state_reg[4]
    SLICE_X186Y180       LUT6 (Prop_lut6_I1_O)        0.043    13.108 r  ipbus/trans/sm/rmw_input[31]_i_1/O
                         net (fo=48, routed)          2.277    15.385    ipbus/trans/sm/ack
    SLICE_X168Y181       LUT6 (Prop_lut6_I2_O)        0.043    15.428 r  ipbus/trans/sm/rxf[31]_i_3/O
                         net (fo=1, routed)           0.828    16.256    ipbus/trans/iface/I5
    SLICE_X173Y172       LUT6 (Prop_lut6_I2_O)        0.043    16.299 r  ipbus/trans/iface/rxf[31]_i_1/O
                         net (fo=32, routed)          1.056    17.355    ipbus/trans/iface/rxf0
    SLICE_X174Y182       FDRE                                         r  ipbus/trans/iface/rxf_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.618    37.007    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.080 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.960    39.040    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.123 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.455    40.578    ipbus/trans/iface/ipb_clk
    SLICE_X174Y182                                                    r  ipbus/trans/iface/rxf_reg[27]/C
                         clock pessimism              1.616    42.194    
                         clock uncertainty           -0.085    42.109    
    SLICE_X174Y182       FDRE (Setup_fdre_C_CE)      -0.178    41.931    ipbus/trans/iface/rxf_reg[27]
  -------------------------------------------------------------------
                         required time                         41.931    
                         arrival time                         -17.355    
  -------------------------------------------------------------------
                         slack                                 24.575    

Slack (MET) :             24.613ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/iface/raddr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        7.113ns  (logic 0.388ns (5.455%)  route 6.725ns (94.545%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.581ns = ( 40.581 - 32.000 ) 
    Source Clock Delay      (SCD):    10.185ns
    Clock Pessimism Removal (CPR):    1.616ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.872     6.345    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.422 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.136     8.558    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.651 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.534    10.185    ipbus/trans/sm/ipb_clk
    SLICE_X168Y183                                                    r  ipbus/trans/sm/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y183       FDRE (Prop_fdre_C_Q)         0.259    10.444 r  ipbus/trans/sm/FSM_onehot_state_reg[4]/Q
                         net (fo=27, routed)          2.621    13.065    ipbus/trans/sm/n_4_FSM_onehot_state_reg[4]
    SLICE_X186Y180       LUT6 (Prop_lut6_I1_O)        0.043    13.108 r  ipbus/trans/sm/rmw_input[31]_i_1/O
                         net (fo=48, routed)          2.377    15.485    ipbus/trans/sm/ack
    SLICE_X168Y181       LUT6 (Prop_lut6_I2_O)        0.043    15.528 f  ipbus/trans/sm/dnext_d_i_2/O
                         net (fo=4, routed)           1.065    16.593    ipbus/trans/iface/I4
    SLICE_X173Y172       LUT6 (Prop_lut6_I1_O)        0.043    16.636 r  ipbus/trans/iface/raddr[0]_i_1/O
                         net (fo=9, routed)           0.662    17.298    ipbus/trans/iface/raddr0
    SLICE_X181Y166       FDRE                                         r  ipbus/trans/iface/raddr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.618    37.007    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.080 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.960    39.040    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.123 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.458    40.581    ipbus/trans/iface/ipb_clk
    SLICE_X181Y166                                                    r  ipbus/trans/iface/raddr_reg[0]/C
                         clock pessimism              1.616    42.197    
                         clock uncertainty           -0.085    42.112    
    SLICE_X181Y166       FDRE (Setup_fdre_C_CE)      -0.201    41.911    ipbus/trans/iface/raddr_reg[0]
  -------------------------------------------------------------------
                         required time                         41.911    
                         arrival time                         -17.298    
  -------------------------------------------------------------------
                         slack                                 24.613    

Slack (MET) :             24.613ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/iface/raddr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        7.113ns  (logic 0.388ns (5.455%)  route 6.725ns (94.545%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.581ns = ( 40.581 - 32.000 ) 
    Source Clock Delay      (SCD):    10.185ns
    Clock Pessimism Removal (CPR):    1.616ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.872     6.345    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.422 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.136     8.558    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.651 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.534    10.185    ipbus/trans/sm/ipb_clk
    SLICE_X168Y183                                                    r  ipbus/trans/sm/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y183       FDRE (Prop_fdre_C_Q)         0.259    10.444 r  ipbus/trans/sm/FSM_onehot_state_reg[4]/Q
                         net (fo=27, routed)          2.621    13.065    ipbus/trans/sm/n_4_FSM_onehot_state_reg[4]
    SLICE_X186Y180       LUT6 (Prop_lut6_I1_O)        0.043    13.108 r  ipbus/trans/sm/rmw_input[31]_i_1/O
                         net (fo=48, routed)          2.377    15.485    ipbus/trans/sm/ack
    SLICE_X168Y181       LUT6 (Prop_lut6_I2_O)        0.043    15.528 f  ipbus/trans/sm/dnext_d_i_2/O
                         net (fo=4, routed)           1.065    16.593    ipbus/trans/iface/I4
    SLICE_X173Y172       LUT6 (Prop_lut6_I1_O)        0.043    16.636 r  ipbus/trans/iface/raddr[0]_i_1/O
                         net (fo=9, routed)           0.662    17.298    ipbus/trans/iface/raddr0
    SLICE_X181Y166       FDRE                                         r  ipbus/trans/iface/raddr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.618    37.007    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.080 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.960    39.040    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.123 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.458    40.581    ipbus/trans/iface/ipb_clk
    SLICE_X181Y166                                                    r  ipbus/trans/iface/raddr_reg[1]/C
                         clock pessimism              1.616    42.197    
                         clock uncertainty           -0.085    42.112    
    SLICE_X181Y166       FDRE (Setup_fdre_C_CE)      -0.201    41.911    ipbus/trans/iface/raddr_reg[1]
  -------------------------------------------------------------------
                         required time                         41.911    
                         arrival time                         -17.298    
  -------------------------------------------------------------------
                         slack                                 24.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.550%)  route 0.151ns (62.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.144ns
    Source Clock Delay      (SCD):    4.151ns
    Clock Pessimism Removal (CPR):    0.950ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.817     2.186    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.236 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.141     3.377    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.403 r  clocks/bufgipb/O
                         net (fo=2075, routed)        0.748     4.151    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X193Y188                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y188       FDCE (Prop_fdce_C_Q)         0.091     4.242 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/Q
                         net (fo=4, routed)           0.151     4.393    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[7]
    RAMB36_X12Y37        RAMB36E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.094     2.845    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.898 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.214     4.112    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.142 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.003     5.144    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X12Y37                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.950     4.194    
    RAMB36_X12Y37        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.147     4.341    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.341    
                         arrival time                           4.393    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/io_rd_data_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.080ns
    Source Clock Delay      (SCD):    4.119ns
    Clock Pessimism Removal (CPR):    0.950ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.817     2.186    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.236 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.141     3.377    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.403 r  clocks/bufgipb/O
                         net (fo=2075, routed)        0.716     4.119    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/ipb_clk
    SLICE_X191Y181                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y181       FDCE (Prop_fdce_C_Q)         0.100     4.219 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[29]/Q
                         net (fo=1, routed)           0.055     4.273    ipbus/trans/sm/I158[20]
    SLICE_X190Y181       LUT6 (Prop_lut6_I0_O)        0.028     4.301 r  ipbus/trans/sm/io_rd_data_reg[29]_i_1__7/O
                         net (fo=1, routed)           0.000     4.301    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/I67[20]
    SLICE_X190Y181       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/io_rd_data_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.094     2.845    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.898 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.214     4.112    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.142 r  clocks/bufgipb/O
                         net (fo=2075, routed)        0.938     5.080    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/ipb_clk
    SLICE_X190Y181                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/io_rd_data_reg_reg[29]/C
                         clock pessimism             -0.950     4.130    
    SLICE_X190Y181       FDRE (Hold_fdre_C_D)         0.087     4.217    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/io_rd_data_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -4.217    
                         arrival time                           4.301    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.091ns (32.440%)  route 0.190ns (67.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.144ns
    Source Clock Delay      (SCD):    4.151ns
    Clock Pessimism Removal (CPR):    0.950ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.817     2.186    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.236 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.141     3.377    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.403 r  clocks/bufgipb/O
                         net (fo=2075, routed)        0.748     4.151    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X193Y188                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y188       FDCE (Prop_fdce_C_Q)         0.091     4.242 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/Q
                         net (fo=4, routed)           0.190     4.431    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[8]
    RAMB36_X12Y37        RAMB36E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.094     2.845    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.898 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.214     4.112    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.142 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.003     5.144    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X12Y37                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.950     4.194    
    RAMB36_X12Y37        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.147     4.341    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.341    
                         arrival time                           4.431    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ipbus/trans/sm/rmw_result_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave4/reg_reg/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.171%)  route 0.162ns (55.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.102ns
    Source Clock Delay      (SCD):    4.111ns
    Clock Pessimism Removal (CPR):    0.949ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.817     2.186    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.236 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.141     3.377    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.403 r  clocks/bufgipb/O
                         net (fo=2075, routed)        0.708     4.111    ipbus/trans/sm/ipb_clk
    SLICE_X175Y177                                                    r  ipbus/trans/sm/rmw_result_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y177       FDRE (Prop_fdre_C_Q)         0.100     4.211 r  ipbus/trans/sm/rmw_result_reg[14]/Q
                         net (fo=1, routed)           0.055     4.265    ipbus/trans/sm/rmw_result[14]
    SLICE_X174Y177       LUT5 (Prop_lut5_I0_O)        0.028     4.293 r  ipbus/trans/sm/reg_reg_i_18/O
                         net (fo=16, routed)          0.107     4.400    slaves/slave4/D[14]
    RAMB36_X11Y35        RAMB36E1                                     r  slaves/slave4/reg_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.094     2.845    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.898 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.214     4.112    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.142 r  clocks/bufgipb/O
                         net (fo=2075, routed)        0.961     5.102    slaves/slave4/ipb_clk
    RAMB36_X11Y35                                                     r  slaves/slave4/reg_reg/CLKARDCLK
                         clock pessimism             -0.949     4.153    
    RAMB36_X11Y35        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.155     4.308    slaves/slave4/reg_reg
  -------------------------------------------------------------------
                         required time                         -4.308    
                         arrival time                           4.400    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.118ns (36.472%)  route 0.206ns (63.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.146ns
    Source Clock Delay      (SCD):    4.151ns
    Clock Pessimism Removal (CPR):    0.950ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.817     2.186    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.236 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.141     3.377    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.403 r  clocks/bufgipb/O
                         net (fo=2075, routed)        0.748     4.151    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X192Y188                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y188       FDCE (Prop_fdce_C_Q)         0.118     4.269 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/Q
                         net (fo=4, routed)           0.206     4.474    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRA[6]
    RAMB18_X12Y76        RAMB18E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.094     2.845    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.898 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.214     4.112    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.142 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.005     5.146    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X12Y76                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.950     4.196    
    RAMB18_X12Y76        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     4.379    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -4.379    
                         arrival time                           4.474    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.118ns (36.288%)  route 0.207ns (63.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.144ns
    Source Clock Delay      (SCD):    4.151ns
    Clock Pessimism Removal (CPR):    0.950ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.817     2.186    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.236 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.141     3.377    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.403 r  clocks/bufgipb/O
                         net (fo=2075, routed)        0.748     4.151    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X192Y188                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y188       FDCE (Prop_fdce_C_Q)         0.118     4.269 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=4, routed)           0.207     4.476    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[2]
    RAMB36_X12Y37        RAMB36E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.094     2.845    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.898 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.214     4.112    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.142 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.003     5.144    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X12Y37                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.950     4.194    
    RAMB36_X12Y37        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     4.377    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.377    
                         arrival time                           4.476    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.118ns (35.651%)  route 0.213ns (64.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.144ns
    Source Clock Delay      (SCD):    4.150ns
    Clock Pessimism Removal (CPR):    0.950ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.817     2.186    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.236 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.141     3.377    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.403 r  clocks/bufgipb/O
                         net (fo=2075, routed)        0.747     4.150    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X192Y187                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y187       FDCE (Prop_fdce_C_Q)         0.118     4.268 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=4, routed)           0.213     4.481    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[1]
    RAMB36_X12Y37        RAMB36E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.094     2.845    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.898 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.214     4.112    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.142 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.003     5.144    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X12Y37                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.950     4.194    
    RAMB36_X12Y37        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     4.377    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.377    
                         arrival time                           4.481    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/data_in0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/io_rd_data_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.355%)  route 0.103ns (44.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.085ns
    Source Clock Delay      (SCD):    4.121ns
    Clock Pessimism Removal (CPR):    0.927ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.817     2.186    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.236 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.141     3.377    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.403 r  clocks/bufgipb/O
                         net (fo=2075, routed)        0.718     4.121    slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/ipb_clk
    SLICE_X175Y190                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/data_in0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y190       FDRE (Prop_fdre_C_Q)         0.100     4.221 r  slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/data_in0_reg[15]/Q
                         net (fo=1, routed)           0.103     4.324    ipbus/trans/sm/I160[35]
    SLICE_X176Y190       LUT6 (Prop_lut6_I5_O)        0.028     4.352 r  ipbus/trans/sm/io_rd_data_reg[15]_i_1__8/O
                         net (fo=1, routed)           0.000     4.352    slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/I62[15]
    SLICE_X176Y190       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/io_rd_data_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.094     2.845    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.898 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.214     4.112    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.142 r  clocks/bufgipb/O
                         net (fo=2075, routed)        0.943     5.085    slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/ipb_clk
    SLICE_X176Y190                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/io_rd_data_reg_reg[15]/C
                         clock pessimism             -0.927     4.158    
    SLICE_X176Y190       FDRE (Hold_fdre_C_D)         0.087     4.245    slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/io_rd_data_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.245    
                         arrival time                           4.352    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.091ns (28.313%)  route 0.230ns (71.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.146ns
    Source Clock Delay      (SCD):    4.155ns
    Clock Pessimism Removal (CPR):    0.927ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.817     2.186    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.236 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.141     3.377    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.403 r  clocks/bufgipb/O
                         net (fo=2075, routed)        0.752     4.155    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X197Y195                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y195       FDCE (Prop_fdce_C_Q)         0.091     4.246 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/Q
                         net (fo=5, routed)           0.230     4.476    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[7]
    RAMB36_X12Y39        RAMB36E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.094     2.845    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.898 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.214     4.112    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.142 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.005     5.146    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X12Y39                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.927     4.219    
    RAMB36_X12Y39        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.147     4.366    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.366    
                         arrival time                           4.476    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/data_in1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/io_rd_data_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.082ns
    Source Clock Delay      (SCD):    4.120ns
    Clock Pessimism Removal (CPR):    0.951ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.817     2.186    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.236 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.141     3.377    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.403 r  clocks/bufgipb/O
                         net (fo=2075, routed)        0.717     4.120    slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/ipb_clk
    SLICE_X177Y187                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/data_in1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y187       FDRE (Prop_fdre_C_Q)         0.100     4.220 r  slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/data_in1_reg[13]/Q
                         net (fo=1, routed)           0.081     4.300    ipbus/trans/sm/I160[13]
    SLICE_X176Y187       LUT6 (Prop_lut6_I4_O)        0.028     4.328 r  ipbus/trans/sm/io_rd_data_reg[13]_i_1__8/O
                         net (fo=1, routed)           0.000     4.328    slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/I62[13]
    SLICE_X176Y187       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/io_rd_data_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.094     2.845    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.898 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.214     4.112    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.142 r  clocks/bufgipb/O
                         net (fo=2075, routed)        0.940     5.082    slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/ipb_clk
    SLICE_X176Y187                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/io_rd_data_reg_reg[13]/C
                         clock pessimism             -0.951     4.131    
    SLICE_X176Y187       FDRE (Hold_fdre_C_D)         0.087     4.218    slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/io_rd_data_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.218    
                         arrival time                           4.328    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform:           { 0 16 }
Period:             32.000
Sources:            { clocks/mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                                                                                                                                                               
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X13Y32    ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK                                                                                                                                                                                                                    
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X12Y32    ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKBWRCLK                                                                                                                                                                                                                    
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X13Y31    ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/CLKBWRCLK                                                                                                                                                                                                                    
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X12Y31    ipbus/udp_if/ipbus_rx_ram/ram2_reg_1/CLKBWRCLK                                                                                                                                                                                                                    
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X12Y30    ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/CLKBWRCLK                                                                                                                                                                                                                    
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X12Y33    ipbus/udp_if/ipbus_rx_ram/ram3_reg_1/CLKBWRCLK                                                                                                                                                                                                                    
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X13Y30    ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKBWRCLK                                                                                                                                                                                                                    
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X12Y34    ipbus/udp_if/ipbus_rx_ram/ram4_reg_1/CLKBWRCLK                                                                                                                                                                                                                    
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     32.000  30.161   RAMB36_X10Y32    ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK                                                                                                                                                                                                                     
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     32.000  30.161   RAMB36_X9Y33     ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKARDCLK                                                                                                                                                                                                                     
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   32.000  181.360  MMCME2_ADV_X0Y8  clocks/mmcm/CLKOUT1                                                                                                                                                                                                                                               
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X184Y175   slaves/slave2/ipbus_out_reg[ipb_rdata][17]/C                                                                                                                                                                                                                      
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X184Y175   slaves/slave2/ipbus_out_reg[ipb_rdata][20]/C                                                                                                                                                                                                                      
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X185Y174   slaves/slave2/reg_reg[0][17]/C                                                                                                                                                                                                                                    
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X185Y174   slaves/slave2/reg_reg[0][20]/C                                                                                                                                                                                                                                    
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X185Y174   slaves/slave2/reg_reg[0][21]/C                                                                                                                                                                                                                                    
Low Pulse Width   Slow    FDCE/C              n/a            0.400     16.000  15.600   SLICE_X209Y175   slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C  
Low Pulse Width   Slow    FDCE/C              n/a            0.400     16.000  15.600   SLICE_X209Y175   slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C  
Low Pulse Width   Slow    FDCE/C              n/a            0.400     16.000  15.600   SLICE_X208Y175   slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C  
Low Pulse Width   Slow    FDCE/C              n/a            0.400     16.000  15.600   SLICE_X208Y175   slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C  
Low Pulse Width   Slow    FDCE/C              n/a            0.400     16.000  15.600   SLICE_X208Y175   slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]/C                       
High Pulse Width  Fast    FDSE/C              n/a            0.350     16.000  15.650   SLICE_X169Y177   ipbus/trans/iface/first_reg/C                                                                                                                                                                                                                                     
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X177Y178   ipbus/trans/sm/addr_reg[14]/C                                                                                                                                                                                                                                     
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X177Y178   ipbus/trans/sm/addr_reg[15]/C                                                                                                                                                                                                                                     
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X177Y178   ipbus/trans/sm/addr_reg[18]/C                                                                                                                                                                                                                                     
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X175Y179   ipbus/trans/sm/hdr_reg[17]/C                                                                                                                                                                                                                                      
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X176Y178   ipbus/trans/sm/hdr_reg[20]/C                                                                                                                                                                                                                                      
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X176Y178   ipbus/trans/sm/hdr_reg[21]/C                                                                                                                                                                                                                                      
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X175Y179   ipbus/trans/sm/hdr_reg[22]/C                                                                                                                                                                                                                                      
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X175Y179   ipbus/trans/sm/hdr_reg[28]/C                                                                                                                                                                                                                                      
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X178Y177   ipbus/trans/sm/rmw_coeff_reg[17]/C                                                                                                                                                                                                                                



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform:           { 0 4 }
Period:             8.000
Sources:            { clocks/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                   
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071     8.000   6.929    MMCME2_ADV_X0Y8  clocks/mmcm/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     8.000   6.929    MMCME2_ADV_X0Y8  clocks/mmcm/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   8.000   92.000   MMCME2_ADV_X0Y8  clocks/mmcm/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   8.000   205.360  MMCME2_ADV_X0Y8  clocks/mmcm/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  prog_clk
  To Clock:  prog_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         prog_clk
Waveform:           { 0 3.2 }
Period:             6.400
Sources:            { prog_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin          
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071     6.400   5.329   MMCME2_ADV_X0Y4  mcmm/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   6.400   93.600  MMCME2_ADV_X0Y4  mcmm/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500     3.200   1.700   MMCME2_ADV_X0Y4  mcmm/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500     3.200   1.700   MMCME2_ADV_X0Y4  mcmm/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500     3.200   1.700   MMCME2_ADV_X0Y4  mcmm/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500     3.200   1.700   MMCME2_ADV_X0Y4  mcmm/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk125_ub
  To Clock:  clk125_ub

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125_ub
Waveform:           { 0 4 }
Period:             8.000
Sources:            { mcmm/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin           
Min Period  n/a     BUFG/I              n/a            1.408     8.000   6.591    BUFGCTRL_X0Y4    BUFG_inst/I   
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071     8.000   6.929    MMCME2_ADV_X0Y4  mcmm/CLKOUT0  
Min Period  n/a     ODDR/C              n/a            1.070     8.000   6.930    OLOGIC_X0Y224    ODDR_inst/C   
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   8.000   205.360  MMCME2_ADV_X0Y4  mcmm/CLKOUT0  



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv_fb
  To Clock:  clkdiv_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdiv_fb
Waveform:           { 0 16 }
Period:             32.000
Sources:            { mcmm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin            
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071     32.000  30.929   MMCME2_ADV_X0Y4  mcmm/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     32.000  30.929   MMCME2_ADV_X0Y4  mcmm/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   32.000  68.000   MMCME2_ADV_X0Y4  mcmm/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   32.000  181.360  MMCME2_ADV_X0Y4  mcmm/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  To Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        3.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.558ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.404ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
                            (rising edge-triggered cell FDSE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@6.400ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.412ns (15.714%)  route 2.210ns (84.286%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns = ( 9.889 - 6.400 ) 
    Source Clock Delay      (SCD):    3.773ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.656     3.773    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X194Y192                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y192       FDSE (Prop_fdse_C_Q)         0.223     3.996 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/Q
                         net (fo=9, routed)           0.533     4.529    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/O2
    SLICE_X197Y191       LUT1 (Prop_lut1_I0_O)        0.051     4.580 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/s_axi_tx_tready_INST_0/O
                         net (fo=7, routed)           0.251     4.831    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_axis_tready
    SLICE_X196Y190       LUT4 (Prop_lut4_I3_O)        0.138     4.969 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i[36]_i_1/O
                         net (fo=37, routed)          1.426     6.395    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/I1[0]
    SLICE_X207Y187       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     6.400 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.370 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.519     9.889    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X207Y187                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[19]/C
                         clock pessimism              0.235    10.124    
                         clock uncertainty           -0.035    10.089    
    SLICE_X207Y187       FDRE (Setup_fdre_C_CE)      -0.290     9.799    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[19]
  -------------------------------------------------------------------
                         required time                          9.799    
                         arrival time                          -6.395    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.404ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
                            (rising edge-triggered cell FDSE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@6.400ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.412ns (15.714%)  route 2.210ns (84.286%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns = ( 9.889 - 6.400 ) 
    Source Clock Delay      (SCD):    3.773ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.656     3.773    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X194Y192                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y192       FDSE (Prop_fdse_C_Q)         0.223     3.996 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/Q
                         net (fo=9, routed)           0.533     4.529    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/O2
    SLICE_X197Y191       LUT1 (Prop_lut1_I0_O)        0.051     4.580 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/s_axi_tx_tready_INST_0/O
                         net (fo=7, routed)           0.251     4.831    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_axis_tready
    SLICE_X196Y190       LUT4 (Prop_lut4_I3_O)        0.138     4.969 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i[36]_i_1/O
                         net (fo=37, routed)          1.426     6.395    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/I1[0]
    SLICE_X207Y187       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     6.400 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.370 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.519     9.889    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X207Y187                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]/C
                         clock pessimism              0.235    10.124    
                         clock uncertainty           -0.035    10.089    
    SLICE_X207Y187       FDRE (Setup_fdre_C_CE)      -0.290     9.799    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]
  -------------------------------------------------------------------
                         required time                          9.799    
                         arrival time                          -6.395    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.404ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
                            (rising edge-triggered cell FDSE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@6.400ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.412ns (15.714%)  route 2.210ns (84.286%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns = ( 9.889 - 6.400 ) 
    Source Clock Delay      (SCD):    3.773ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.656     3.773    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X194Y192                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y192       FDSE (Prop_fdse_C_Q)         0.223     3.996 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/Q
                         net (fo=9, routed)           0.533     4.529    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/O2
    SLICE_X197Y191       LUT1 (Prop_lut1_I0_O)        0.051     4.580 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/s_axi_tx_tready_INST_0/O
                         net (fo=7, routed)           0.251     4.831    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_axis_tready
    SLICE_X196Y190       LUT4 (Prop_lut4_I3_O)        0.138     4.969 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i[36]_i_1/O
                         net (fo=37, routed)          1.426     6.395    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/I1[0]
    SLICE_X207Y187       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     6.400 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.370 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.519     9.889    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X207Y187                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[27]/C
                         clock pessimism              0.235    10.124    
                         clock uncertainty           -0.035    10.089    
    SLICE_X207Y187       FDRE (Setup_fdre_C_CE)      -0.290     9.799    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[27]
  -------------------------------------------------------------------
                         required time                          9.799    
                         arrival time                          -6.395    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.404ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
                            (rising edge-triggered cell FDSE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@6.400ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.412ns (15.714%)  route 2.210ns (84.286%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns = ( 9.889 - 6.400 ) 
    Source Clock Delay      (SCD):    3.773ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.656     3.773    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X194Y192                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y192       FDSE (Prop_fdse_C_Q)         0.223     3.996 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/Q
                         net (fo=9, routed)           0.533     4.529    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/O2
    SLICE_X197Y191       LUT1 (Prop_lut1_I0_O)        0.051     4.580 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/s_axi_tx_tready_INST_0/O
                         net (fo=7, routed)           0.251     4.831    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_axis_tready
    SLICE_X196Y190       LUT4 (Prop_lut4_I3_O)        0.138     4.969 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i[36]_i_1/O
                         net (fo=37, routed)          1.426     6.395    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/I1[0]
    SLICE_X207Y187       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     6.400 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.370 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.519     9.889    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X207Y187                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[29]/C
                         clock pessimism              0.235    10.124    
                         clock uncertainty           -0.035    10.089    
    SLICE_X207Y187       FDRE (Setup_fdre_C_CE)      -0.290     9.799    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[29]
  -------------------------------------------------------------------
                         required time                          9.799    
                         arrival time                          -6.395    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.404ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
                            (rising edge-triggered cell FDSE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@6.400ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.412ns (15.714%)  route 2.210ns (84.286%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns = ( 9.889 - 6.400 ) 
    Source Clock Delay      (SCD):    3.773ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.656     3.773    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X194Y192                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y192       FDSE (Prop_fdse_C_Q)         0.223     3.996 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/Q
                         net (fo=9, routed)           0.533     4.529    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/O2
    SLICE_X197Y191       LUT1 (Prop_lut1_I0_O)        0.051     4.580 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/s_axi_tx_tready_INST_0/O
                         net (fo=7, routed)           0.251     4.831    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_axis_tready
    SLICE_X196Y190       LUT4 (Prop_lut4_I3_O)        0.138     4.969 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i[36]_i_1/O
                         net (fo=37, routed)          1.426     6.395    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/I1[0]
    SLICE_X207Y187       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     6.400 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.370 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.519     9.889    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X207Y187                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[33]/C
                         clock pessimism              0.235    10.124    
                         clock uncertainty           -0.035    10.089    
    SLICE_X207Y187       FDRE (Setup_fdre_C_CE)      -0.290     9.799    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[33]
  -------------------------------------------------------------------
                         required time                          9.799    
                         arrival time                          -6.395    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.404ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
                            (rising edge-triggered cell FDSE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@6.400ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.412ns (15.714%)  route 2.210ns (84.286%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns = ( 9.889 - 6.400 ) 
    Source Clock Delay      (SCD):    3.773ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.656     3.773    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X194Y192                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y192       FDSE (Prop_fdse_C_Q)         0.223     3.996 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/Q
                         net (fo=9, routed)           0.533     4.529    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/O2
    SLICE_X197Y191       LUT1 (Prop_lut1_I0_O)        0.051     4.580 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/s_axi_tx_tready_INST_0/O
                         net (fo=7, routed)           0.251     4.831    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_axis_tready
    SLICE_X196Y190       LUT4 (Prop_lut4_I3_O)        0.138     4.969 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i[36]_i_1/O
                         net (fo=37, routed)          1.426     6.395    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/I1[0]
    SLICE_X207Y187       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     6.400 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.370 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.519     9.889    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X207Y187                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[35]/C
                         clock pessimism              0.235    10.124    
                         clock uncertainty           -0.035    10.089    
    SLICE_X207Y187       FDRE (Setup_fdre_C_CE)      -0.290     9.799    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[35]
  -------------------------------------------------------------------
                         required time                          9.799    
                         arrival time                          -6.395    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.415ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
                            (rising edge-triggered cell FDSE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@6.400ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 0.412ns (15.643%)  route 2.222ns (84.357%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns = ( 9.889 - 6.400 ) 
    Source Clock Delay      (SCD):    3.773ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.656     3.773    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X194Y192                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y192       FDSE (Prop_fdse_C_Q)         0.223     3.996 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/Q
                         net (fo=9, routed)           0.533     4.529    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/O2
    SLICE_X197Y191       LUT1 (Prop_lut1_I0_O)        0.051     4.580 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/s_axi_tx_tready_INST_0/O
                         net (fo=7, routed)           0.251     4.831    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_axis_tready
    SLICE_X196Y190       LUT4 (Prop_lut4_I3_O)        0.138     4.969 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i[36]_i_1/O
                         net (fo=37, routed)          1.438     6.407    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/I1[0]
    SLICE_X206Y186       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     6.400 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.370 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.519     9.889    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X206Y186                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/C
                         clock pessimism              0.235    10.124    
                         clock uncertainty           -0.035    10.089    
    SLICE_X206Y186       FDRE (Setup_fdre_C_CE)      -0.267     9.822    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]
  -------------------------------------------------------------------
                         required time                          9.822    
                         arrival time                          -6.407    
  -------------------------------------------------------------------
                         slack                                  3.415    

Slack (MET) :             3.415ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
                            (rising edge-triggered cell FDSE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@6.400ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 0.412ns (15.643%)  route 2.222ns (84.357%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns = ( 9.889 - 6.400 ) 
    Source Clock Delay      (SCD):    3.773ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.656     3.773    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X194Y192                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y192       FDSE (Prop_fdse_C_Q)         0.223     3.996 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/Q
                         net (fo=9, routed)           0.533     4.529    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/O2
    SLICE_X197Y191       LUT1 (Prop_lut1_I0_O)        0.051     4.580 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/s_axi_tx_tready_INST_0/O
                         net (fo=7, routed)           0.251     4.831    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_axis_tready
    SLICE_X196Y190       LUT4 (Prop_lut4_I3_O)        0.138     4.969 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i[36]_i_1/O
                         net (fo=37, routed)          1.438     6.407    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/I1[0]
    SLICE_X206Y186       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     6.400 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.370 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.519     9.889    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X206Y186                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[22]/C
                         clock pessimism              0.235    10.124    
                         clock uncertainty           -0.035    10.089    
    SLICE_X206Y186       FDRE (Setup_fdre_C_CE)      -0.267     9.822    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[22]
  -------------------------------------------------------------------
                         required time                          9.822    
                         arrival time                          -6.407    
  -------------------------------------------------------------------
                         slack                                  3.415    

Slack (MET) :             3.415ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
                            (rising edge-triggered cell FDSE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@6.400ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 0.412ns (15.643%)  route 2.222ns (84.357%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns = ( 9.889 - 6.400 ) 
    Source Clock Delay      (SCD):    3.773ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.656     3.773    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X194Y192                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y192       FDSE (Prop_fdse_C_Q)         0.223     3.996 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/Q
                         net (fo=9, routed)           0.533     4.529    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/O2
    SLICE_X197Y191       LUT1 (Prop_lut1_I0_O)        0.051     4.580 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/s_axi_tx_tready_INST_0/O
                         net (fo=7, routed)           0.251     4.831    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_axis_tready
    SLICE_X196Y190       LUT4 (Prop_lut4_I3_O)        0.138     4.969 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i[36]_i_1/O
                         net (fo=37, routed)          1.438     6.407    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/I1[0]
    SLICE_X206Y186       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     6.400 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.370 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.519     9.889    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X206Y186                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[28]/C
                         clock pessimism              0.235    10.124    
                         clock uncertainty           -0.035    10.089    
    SLICE_X206Y186       FDRE (Setup_fdre_C_CE)      -0.267     9.822    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[28]
  -------------------------------------------------------------------
                         required time                          9.822    
                         arrival time                          -6.407    
  -------------------------------------------------------------------
                         slack                                  3.415    

Slack (MET) :             3.415ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
                            (rising edge-triggered cell FDSE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@6.400ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 0.412ns (15.643%)  route 2.222ns (84.357%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns = ( 9.889 - 6.400 ) 
    Source Clock Delay      (SCD):    3.773ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.656     3.773    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X194Y192                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y192       FDSE (Prop_fdse_C_Q)         0.223     3.996 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/Q
                         net (fo=9, routed)           0.533     4.529    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/O2
    SLICE_X197Y191       LUT1 (Prop_lut1_I0_O)        0.051     4.580 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/s_axi_tx_tready_INST_0/O
                         net (fo=7, routed)           0.251     4.831    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_axis_tready
    SLICE_X196Y190       LUT4 (Prop_lut4_I3_O)        0.138     4.969 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i[36]_i_1/O
                         net (fo=37, routed)          1.438     6.407    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/I1[0]
    SLICE_X206Y186       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     6.400 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.370 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.519     9.889    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X206Y186                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[30]/C
                         clock pessimism              0.235    10.124    
                         clock uncertainty           -0.035    10.089    
    SLICE_X206Y186       FDRE (Setup_fdre_C_CE)      -0.267     9.822    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[30]
  -------------------------------------------------------------------
                         required time                          9.822    
                         arrival time                          -6.407    
  -------------------------------------------------------------------
                         slack                                  3.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/SYSTEM_RESET_reg/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.864%)  route 0.134ns (51.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.751     1.678    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/user_clk
    SLICE_X195Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y199       FDRE (Prop_fdre_C_Q)         0.100     1.778 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r3_reg/Q
                         net (fo=1, routed)           0.134     1.912    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/link_reset_cdc_sync/gt_rxresetdone_r3
    SLICE_X195Y200       LUT5 (Prop_lut5_I3_O)        0.028     1.940 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/link_reset_cdc_sync/SYSTEM_RESET_i_1/O
                         net (fo=1, routed)           0.000     1.940    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/n_19_link_reset_cdc_sync
    SLICE_X195Y200       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/SYSTEM_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.903     1.921    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/user_clk
    SLICE_X195Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/SYSTEM_RESET_reg/C
                         clock pessimism             -0.099     1.822    
    SLICE_X195Y200       FDRE (Hold_fdre_C_D)         0.060     1.882    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/SYSTEM_RESET_reg
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_end_after_start_r_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/sideband_output_i/FRAME_ERR_RESULT_reg/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.842%)  route 0.140ns (52.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.753     1.680    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/user_clk
    SLICE_X203Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_end_after_start_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y199       FDRE (Prop_fdre_C_Q)         0.100     1.780 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_end_after_start_r_reg/Q
                         net (fo=2, routed)           0.140     1.920    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_valid_data_counter_i/stage_2_end_after_start_r
    SLICE_X203Y200       LUT6 (Prop_lut6_I3_O)        0.028     1.948 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_valid_data_counter_i/FRAME_ERR_RESULT_i_1/O
                         net (fo=1, routed)           0.000     1.948    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/sideband_output_i/FRAME_ERR_RESULT0
    SLICE_X203Y200       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/sideband_output_i/FRAME_ERR_RESULT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.905     1.923    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/sideband_output_i/user_clk
    SLICE_X203Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/sideband_output_i/FRAME_ERR_RESULT_reg/C
                         clock pessimism             -0.099     1.824    
    SLICE_X203Y200       FDRE (Hold_fdre_C_D)         0.061     1.885    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/sideband_output_i/FRAME_ERR_RESULT_reg
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_pad_r_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_pad_r_reg/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.845%)  route 0.157ns (61.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.757     1.684    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/user_clk
    SLICE_X207Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_pad_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y199       FDRE (Prop_fdre_C_Q)         0.100     1.784 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_pad_r_reg/Q
                         net (fo=1, routed)           0.157     1.941    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_pad_r
    SLICE_X206Y200       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_pad_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.909     1.927    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/user_clk
    SLICE_X206Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_pad_r_reg/C
                         clock pessimism             -0.099     1.828    
    SLICE_X206Y200       FDRE (Hold_fdre_C_D)         0.037     1.865    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_pad_r_reg
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.118ns (43.802%)  route 0.151ns (56.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.758     1.685    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/user_clk
    SLICE_X210Y196                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y196       FDRE (Prop_fdre_C_Q)         0.118     1.803 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[7]/Q
                         net (fo=4, routed)           0.151     1.954    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/O12[0]
    SLICE_X208Y196       SRL16E                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.981     1.999    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/user_clk
    SLICE_X208Y196                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[7]_srl3/CLK
                         clock pessimism             -0.279     1.720    
    SLICE_X208Y196       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.874    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[7]_srl3
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/stage_4_storage_mux_i/STORAGE_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/output_mux_i/OUTPUT_DATA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.712%)  route 0.055ns (35.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.753     1.680    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/stage_4_storage_mux_i/user_clk
    SLICE_X201Y197                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/stage_4_storage_mux_i/STORAGE_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y197       FDRE (Prop_fdre_C_Q)         0.100     1.780 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/stage_4_storage_mux_i/STORAGE_DATA_reg[1]/Q
                         net (fo=1, routed)           0.055     1.835    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/output_mux_i/Q[30]
    SLICE_X200Y197       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/output_mux_i/OUTPUT_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.976     1.994    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/output_mux_i/user_clk
    SLICE_X200Y197                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/output_mux_i/OUTPUT_DATA_reg[1]/C
                         clock pessimism             -0.303     1.691    
    SLICE_X200Y197       FDRE (Hold_fdre_C_D)         0.059     1.750    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/output_mux_i/OUTPUT_DATA_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.756     1.683    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/user_clk
    SLICE_X211Y189                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y189       FDRE (Prop_fdre_C_Q)         0.100     1.783 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_reg[25]/Q
                         net (fo=1, routed)           0.056     1.839    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r[25]
    SLICE_X210Y189       LUT5 (Prop_lut5_I1_O)        0.028     1.867 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA[6]_i_1/O
                         net (fo=1, routed)           0.000     1.867    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/n_0_TX_DATA[6]_i_1
    SLICE_X210Y189       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.980     1.998    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/user_clk
    SLICE_X210Y189                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_reg[6]/C
                         clock pessimism             -0.304     1.694    
    SLICE_X210Y189       FDRE (Hold_fdre_C_D)         0.087     1.781    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_hotplug_i/rx_cc_extend_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_hotplug_i/rx_cc_extend_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (67.077%)  route 0.063ns (32.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.701     1.628    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_hotplug_i/user_clk
    SLICE_X205Y202                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_hotplug_i/rx_cc_extend_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y202       FDRE (Prop_fdre_C_Q)         0.100     1.728 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_hotplug_i/rx_cc_extend_r_reg[2]/Q
                         net (fo=2, routed)           0.063     1.791    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_hotplug_i/rx_cc_extend_r[2]
    SLICE_X204Y202       LUT3 (Prop_lut3_I0_O)        0.028     1.819 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_hotplug_i/rx_cc_extend_r2_i_1/O
                         net (fo=1, routed)           0.000     1.819    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_hotplug_i/n_0_rx_cc_extend_r2_i_1
    SLICE_X204Y202       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_hotplug_i/rx_cc_extend_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.905     1.923    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_hotplug_i/user_clk
    SLICE_X204Y202                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_hotplug_i/rx_cc_extend_r2_reg/C
                         clock pessimism             -0.284     1.639    
    SLICE_X204Y202       FDRE (Hold_fdre_C_D)         0.087     1.726    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_hotplug_i/rx_cc_extend_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/gtrxreset_extend_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/GTRXRESET_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (67.077%)  route 0.063ns (32.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.701     1.628    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/user_clk
    SLICE_X201Y201                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/gtrxreset_extend_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y201       FDRE (Prop_fdre_C_Q)         0.100     1.728 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/gtrxreset_extend_r_reg[3]/Q
                         net (fo=2, routed)           0.063     1.791    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/gtrxreset_extend_r[3]
    SLICE_X200Y201       LUT3 (Prop_lut3_I2_O)        0.028     1.819 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/GTRXRESET_OUT_i_1/O
                         net (fo=1, routed)           0.000     1.819    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/n_0_GTRXRESET_OUT_i_1
    SLICE_X200Y201       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/GTRXRESET_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.904     1.922    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/user_clk
    SLICE_X200Y201                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/GTRXRESET_OUT_reg/C
                         clock pessimism             -0.283     1.639    
    SLICE_X200Y201       FDRE (Hold_fdre_C_D)         0.087     1.726    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/GTRXRESET_OUT_reg
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.646%)  route 0.064ns (33.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.758     1.685    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/user_clk
    SLICE_X211Y196                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y196       FDRE (Prop_fdre_C_Q)         0.100     1.785 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_reg[8]/Q
                         net (fo=2, routed)           0.064     1.849    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/p_2_in[0]
    SLICE_X210Y196       LUT6 (Prop_lut6_I3_O)        0.028     1.877 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r[7]_i_1/O
                         net (fo=1, routed)           0.000     1.877    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/n_0_word_aligned_data_r[7]_i_1
    SLICE_X210Y196       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.982     2.000    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/user_clk
    SLICE_X210Y196                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[7]/C
                         clock pessimism             -0.304     1.696    
    SLICE_X210Y196       FDRE (Hold_fdre_C_D)         0.087     1.783    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.301%)  route 0.065ns (33.699%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.758     1.685    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/user_clk
    SLICE_X211Y196                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y196       FDRE (Prop_fdre_C_Q)         0.100     1.785 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_reg[8]/Q
                         net (fo=2, routed)           0.065     1.850    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/p_2_in[0]
    SLICE_X210Y196       LUT6 (Prop_lut6_I1_O)        0.028     1.878 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r[15]_i_1/O
                         net (fo=1, routed)           0.000     1.878    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/n_0_word_aligned_data_r[15]_i_1
    SLICE_X210Y196       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.982     2.000    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/user_clk
    SLICE_X210Y196                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[15]/C
                         clock pessimism             -0.304     1.696    
    SLICE_X210Y196       FDRE (Hold_fdre_C_D)         0.087     1.783    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
Waveform:           { 0 3.2 }
Period:             6.400
Sources:            { slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack  Location             Pin                                                                                                                                                                                                                                                                                                                                                                                                
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            3.539     6.400   2.861  GTHE2_CHANNEL_X1Y15  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/RXUSRCLK                                                                                                                                                                                                               
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            3.539     6.400   2.861  GTHE2_CHANNEL_X1Y15  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/RXUSRCLK2                                                                                                                                                                                                              
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            3.539     6.400   2.861  GTHE2_CHANNEL_X1Y15  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXUSRCLK                                                                                                                                                                                                               
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            3.539     6.400   2.861  GTHE2_CHANNEL_X1Y15  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXUSRCLK2                                                                                                                                                                                                              
Min Period        n/a     GTHE2_CHANNEL/TXOUTCLK   n/a            2.420     6.400   3.980  GTHE2_CHANNEL_X1Y15  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK                                                                                                                                                                                                               
Min Period        n/a     RAMB18E1/CLKARDCLK       n/a            1.839     6.400   4.561  RAMB18_X13Y78        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            1.839     6.400   4.561  RAMB36_X12Y39        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB18E1/CLKBWRCLK       n/a            1.839     6.400   4.561  RAMB18_X12Y76        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            1.839     6.400   4.561  RAMB36_X12Y37        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     BUFG/I                   n/a            1.408     6.400   4.991  BUFGCTRL_X0Y1        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/I                                                                                                                                                                                                                                                                                  
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642     3.200   2.558  SLICE_X190Y202       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/standard_cc_module/count_13d_srl_r_reg[9]_srl11___slaves_slave6_trigger_top_tracklet_processing_phi0_aurora_test_top_LinkProjPhiMinus_standard_cc_module_count_13d_srl_r_reg_r_111/CLK                                                                                                                         
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642     3.200   2.558  SLICE_X190Y202       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/standard_cc_module/prepare_count_r_reg[7]_srl8___slaves_slave6_trigger_top_tracklet_processing_phi0_aurora_test_top_LinkProjPhiMinus_standard_cc_module_count_13d_srl_r_reg_r_108/CLK                                                                                                                          
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     3.200   2.558  SLICE_X206Y193       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/rxver_count_r_reg[1]_srl2/CLK                                                                                                                                                                                                              
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642     3.200   2.558  SLICE_X204Y191       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/txver_count_r_reg[6]_srl7/CLK                                                                                                                                                                                                              
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     3.200   2.558  SLICE_X206Y190       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/v_count_r_reg[14]_srl15/CLK                                                                                                                                                                                                                
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     3.200   2.558  SLICE_X206Y194       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/verify_watchdog_r_reg[14]_srl15/CLK                                                                                                                                                                                                        
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     3.200   2.558  SLICE_X206Y190       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/ver_counter_i/CLK                                                                                                                                                                                                                         
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     3.200   2.558  SLICE_X208Y196       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[0]_srl3/CLK                                                                                                                                                                                                                 
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     3.200   2.558  SLICE_X206Y196       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[10]_srl3/CLK                                                                                                                                                                                                                
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     3.200   2.558  SLICE_X206Y196       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[11]_srl3/CLK                                                                                                                                                                                                                
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     3.200   2.558  SLICE_X206Y193       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/rxver_count_r_reg[1]_srl2/CLK                                                                                                                                                                                                              
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     3.200   2.558  SLICE_X206Y190       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/v_count_r_reg[14]_srl15/CLK                                                                                                                                                                                                                
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     3.200   2.558  SLICE_X206Y194       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/verify_watchdog_r_reg[14]_srl15/CLK                                                                                                                                                                                                        
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     3.200   2.558  SLICE_X206Y190       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/ver_counter_i/CLK                                                                                                                                                                                                                         
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     3.200   2.558  SLICE_X208Y196       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[0]_srl3/CLK                                                                                                                                                                                                                 
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     3.200   2.558  SLICE_X206Y196       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[10]_srl3/CLK                                                                                                                                                                                                                
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     3.200   2.558  SLICE_X206Y196       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[11]_srl3/CLK                                                                                                                                                                                                                
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     3.200   2.558  SLICE_X206Y196       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[12]_srl3/CLK                                                                                                                                                                                                                
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     3.200   2.558  SLICE_X206Y196       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[13]_srl3/CLK                                                                                                                                                                                                                
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     3.200   2.558  SLICE_X206Y196       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[14]_srl3/CLK                                                                                                                                                                                                                



---------------------------------------------------------------------------------------------------
From Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  To Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        3.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.558ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.640ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@6.400ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 0.309ns (12.490%)  route 2.165ns (87.510%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.484ns = ( 9.884 - 6.400 ) 
    Source Clock Delay      (SCD):    3.769ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.652     3.769    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X215Y171                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y171       FDRE (Prop_fdre_C_Q)         0.223     3.992 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/Q
                         net (fo=31, routed)          1.407     5.399    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r
    SLICE_X216Y175       LUT3 (Prop_lut3_I2_O)        0.043     5.442 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_3/O
                         net (fo=6, routed)           0.445     5.887    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[31]_i_3
    SLICE_X220Y176       LUT6 (Prop_lut6_I2_O)        0.043     5.930 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[23]_i_1/O
                         net (fo=8, routed)           0.313     6.243    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[23]_i_1
    SLICE_X221Y177       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     6.400 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.370 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.514     9.884    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X221Y177                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[17]/C
                         clock pessimism              0.235    10.119    
                         clock uncertainty           -0.035    10.084    
    SLICE_X221Y177       FDRE (Setup_fdre_C_CE)      -0.201     9.883    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[17]
  -------------------------------------------------------------------
                         required time                          9.883    
                         arrival time                          -6.243    
  -------------------------------------------------------------------
                         slack                                  3.640    

Slack (MET) :             3.640ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@6.400ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 0.309ns (12.490%)  route 2.165ns (87.510%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.484ns = ( 9.884 - 6.400 ) 
    Source Clock Delay      (SCD):    3.769ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.652     3.769    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X215Y171                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y171       FDRE (Prop_fdre_C_Q)         0.223     3.992 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/Q
                         net (fo=31, routed)          1.407     5.399    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r
    SLICE_X216Y175       LUT3 (Prop_lut3_I2_O)        0.043     5.442 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_3/O
                         net (fo=6, routed)           0.445     5.887    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[31]_i_3
    SLICE_X220Y176       LUT6 (Prop_lut6_I2_O)        0.043     5.930 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[23]_i_1/O
                         net (fo=8, routed)           0.313     6.243    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[23]_i_1
    SLICE_X221Y177       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     6.400 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.370 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.514     9.884    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X221Y177                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[18]/C
                         clock pessimism              0.235    10.119    
                         clock uncertainty           -0.035    10.084    
    SLICE_X221Y177       FDRE (Setup_fdre_C_CE)      -0.201     9.883    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[18]
  -------------------------------------------------------------------
                         required time                          9.883    
                         arrival time                          -6.243    
  -------------------------------------------------------------------
                         slack                                  3.640    

Slack (MET) :             3.699ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@6.400ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 1.800ns (70.195%)  route 0.764ns (29.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.487ns = ( 9.887 - 6.400 ) 
    Source Clock Delay      (SCD):    3.802ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.685     3.802    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X13Y33                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y33        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[27])
                                                      1.800     5.602 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[27]
                         net (fo=1, routed)           0.764     6.366    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[36]
    SLICE_X217Y169       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     6.400 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.370 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.517     9.887    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X217Y169                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[36]/C
                         clock pessimism              0.235    10.122    
                         clock uncertainty           -0.035    10.087    
    SLICE_X217Y169       FDRE (Setup_fdre_C_D)       -0.022    10.065    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[36]
  -------------------------------------------------------------------
                         required time                         10.065    
                         arrival time                          -6.366    
  -------------------------------------------------------------------
                         slack                                  3.699    

Slack (MET) :             3.725ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@6.400ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.309ns (12.942%)  route 2.079ns (87.058%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.483ns = ( 9.883 - 6.400 ) 
    Source Clock Delay      (SCD):    3.769ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.652     3.769    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X215Y171                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y171       FDRE (Prop_fdre_C_Q)         0.223     3.992 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/Q
                         net (fo=31, routed)          1.407     5.399    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r
    SLICE_X216Y175       LUT3 (Prop_lut3_I2_O)        0.043     5.442 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_3/O
                         net (fo=6, routed)           0.445     5.887    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[31]_i_3
    SLICE_X220Y176       LUT6 (Prop_lut6_I2_O)        0.043     5.930 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[23]_i_1/O
                         net (fo=8, routed)           0.227     6.157    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[23]_i_1
    SLICE_X221Y176       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     6.400 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.370 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.513     9.883    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X221Y176                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[16]/C
                         clock pessimism              0.235    10.118    
                         clock uncertainty           -0.035    10.083    
    SLICE_X221Y176       FDRE (Setup_fdre_C_CE)      -0.201     9.882    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[16]
  -------------------------------------------------------------------
                         required time                          9.882    
                         arrival time                          -6.157    
  -------------------------------------------------------------------
                         slack                                  3.725    

Slack (MET) :             3.725ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@6.400ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.309ns (12.942%)  route 2.079ns (87.058%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.483ns = ( 9.883 - 6.400 ) 
    Source Clock Delay      (SCD):    3.769ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.652     3.769    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X215Y171                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y171       FDRE (Prop_fdre_C_Q)         0.223     3.992 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/Q
                         net (fo=31, routed)          1.407     5.399    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r
    SLICE_X216Y175       LUT3 (Prop_lut3_I2_O)        0.043     5.442 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_3/O
                         net (fo=6, routed)           0.445     5.887    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[31]_i_3
    SLICE_X220Y176       LUT6 (Prop_lut6_I2_O)        0.043     5.930 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[23]_i_1/O
                         net (fo=8, routed)           0.227     6.157    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[23]_i_1
    SLICE_X221Y176       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     6.400 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.370 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.513     9.883    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X221Y176                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[22]/C
                         clock pessimism              0.235    10.118    
                         clock uncertainty           -0.035    10.083    
    SLICE_X221Y176       FDRE (Setup_fdre_C_CE)      -0.201     9.882    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[22]
  -------------------------------------------------------------------
                         required time                          9.882    
                         arrival time                          -6.157    
  -------------------------------------------------------------------
                         slack                                  3.725    

Slack (MET) :             3.725ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@6.400ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.309ns (12.942%)  route 2.079ns (87.058%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.483ns = ( 9.883 - 6.400 ) 
    Source Clock Delay      (SCD):    3.769ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.652     3.769    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X215Y171                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y171       FDRE (Prop_fdre_C_Q)         0.223     3.992 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/Q
                         net (fo=31, routed)          1.407     5.399    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r
    SLICE_X216Y175       LUT3 (Prop_lut3_I2_O)        0.043     5.442 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_3/O
                         net (fo=6, routed)           0.445     5.887    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[31]_i_3
    SLICE_X220Y176       LUT6 (Prop_lut6_I2_O)        0.043     5.930 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[23]_i_1/O
                         net (fo=8, routed)           0.227     6.157    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[23]_i_1
    SLICE_X221Y176       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     6.400 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.370 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.513     9.883    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X221Y176                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[23]/C
                         clock pessimism              0.235    10.118    
                         clock uncertainty           -0.035    10.083    
    SLICE_X221Y176       FDRE (Setup_fdre_C_CE)      -0.201     9.882    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[23]
  -------------------------------------------------------------------
                         required time                          9.882    
                         arrival time                          -6.157    
  -------------------------------------------------------------------
                         slack                                  3.725    

Slack (MET) :             3.739ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@6.400ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.525ns  (logic 1.800ns (71.291%)  route 0.725ns (28.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.482ns = ( 9.882 - 6.400 ) 
    Source Clock Delay      (SCD):    3.796ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.679     3.796    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB18_X13Y68                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X13Y68        RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      1.800     5.596 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[10]
                         net (fo=1, routed)           0.725     6.320    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[11]
    SLICE_X213Y172       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     6.400 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.370 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.512     9.882    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X213Y172                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/C
                         clock pessimism              0.235    10.117    
                         clock uncertainty           -0.035    10.082    
    SLICE_X213Y172       FDRE (Setup_fdre_C_D)       -0.022    10.060    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                         10.060    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                  3.739    

Slack (MET) :             3.743ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@6.400ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.309ns (13.044%)  route 2.060ns (86.956%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.482ns = ( 9.882 - 6.400 ) 
    Source Clock Delay      (SCD):    3.769ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.652     3.769    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X215Y171                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y171       FDRE (Prop_fdre_C_Q)         0.223     3.992 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/Q
                         net (fo=31, routed)          1.407     5.399    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r
    SLICE_X216Y175       LUT3 (Prop_lut3_I2_O)        0.043     5.442 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_3/O
                         net (fo=6, routed)           0.337     5.779    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[31]_i_3
    SLICE_X219Y175       LUT6 (Prop_lut6_I2_O)        0.043     5.822 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[15]_i_1/O
                         net (fo=8, routed)           0.316     6.138    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[15]_i_1
    SLICE_X221Y175       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     6.400 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.370 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.512     9.882    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X221Y175                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[15]/C
                         clock pessimism              0.235    10.117    
                         clock uncertainty           -0.035    10.082    
    SLICE_X221Y175       FDRE (Setup_fdre_C_CE)      -0.201     9.881    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[15]
  -------------------------------------------------------------------
                         required time                          9.881    
                         arrival time                          -6.138    
  -------------------------------------------------------------------
                         slack                                  3.743    

Slack (MET) :             3.749ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@6.400ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.309ns (13.084%)  route 2.053ns (86.917%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns = ( 9.881 - 6.400 ) 
    Source Clock Delay      (SCD):    3.769ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.652     3.769    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X215Y171                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y171       FDRE (Prop_fdre_C_Q)         0.223     3.992 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/Q
                         net (fo=31, routed)          1.407     5.399    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r
    SLICE_X216Y175       LUT3 (Prop_lut3_I2_O)        0.043     5.442 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_3/O
                         net (fo=6, routed)           0.337     5.779    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[31]_i_3
    SLICE_X219Y175       LUT6 (Prop_lut6_I2_O)        0.043     5.822 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[15]_i_1/O
                         net (fo=8, routed)           0.309     6.131    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[15]_i_1
    SLICE_X218Y175       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     6.400 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.370 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.511     9.881    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X218Y175                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[10]/C
                         clock pessimism              0.235    10.116    
                         clock uncertainty           -0.035    10.081    
    SLICE_X218Y175       FDRE (Setup_fdre_C_CE)      -0.201     9.880    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[10]
  -------------------------------------------------------------------
                         required time                          9.880    
                         arrival time                          -6.131    
  -------------------------------------------------------------------
                         slack                                  3.749    

Slack (MET) :             3.749ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@6.400ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.309ns (13.084%)  route 2.053ns (86.917%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns = ( 9.881 - 6.400 ) 
    Source Clock Delay      (SCD):    3.769ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.652     3.769    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X215Y171                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y171       FDRE (Prop_fdre_C_Q)         0.223     3.992 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/Q
                         net (fo=31, routed)          1.407     5.399    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r
    SLICE_X216Y175       LUT3 (Prop_lut3_I2_O)        0.043     5.442 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_3/O
                         net (fo=6, routed)           0.337     5.779    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[31]_i_3
    SLICE_X219Y175       LUT6 (Prop_lut6_I2_O)        0.043     5.822 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[15]_i_1/O
                         net (fo=8, routed)           0.309     6.131    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[15]_i_1
    SLICE_X218Y175       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     6.400 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.370 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.511     9.881    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X218Y175                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[14]/C
                         clock pessimism              0.235    10.116    
                         clock uncertainty           -0.035    10.081    
    SLICE_X218Y175       FDRE (Setup_fdre_C_CE)      -0.201     9.880    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[14]
  -------------------------------------------------------------------
                         required time                          9.880    
                         arrival time                          -6.131    
  -------------------------------------------------------------------
                         slack                                  3.749    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_4_storage_mux_i/STORAGE_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/output_mux_i/OUTPUT_DATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.712%)  route 0.055ns (35.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.746     1.673    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_4_storage_mux_i/user_clk
    SLICE_X207Y178                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_4_storage_mux_i/STORAGE_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y178       FDRE (Prop_fdre_C_Q)         0.100     1.773 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_4_storage_mux_i/STORAGE_DATA_reg[2]/Q
                         net (fo=1, routed)           0.055     1.828    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/output_mux_i/Q[29]
    SLICE_X206Y178       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/output_mux_i/OUTPUT_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.968     1.986    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/output_mux_i/user_clk
    SLICE_X206Y178                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/output_mux_i/OUTPUT_DATA_reg[2]/C
                         clock pessimism             -0.302     1.684    
    SLICE_X206Y178       FDRE (Hold_fdre_C_D)         0.059     1.743    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/output_mux_i/OUTPUT_DATA_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_extend_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_extend_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (67.077%)  route 0.063ns (32.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.748     1.675    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/user_clk
    SLICE_X205Y185                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_extend_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y185       FDRE (Prop_fdre_C_Q)         0.100     1.775 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_extend_r_reg[2]/Q
                         net (fo=2, routed)           0.063     1.838    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_extend_r[2]
    SLICE_X204Y185       LUT3 (Prop_lut3_I0_O)        0.028     1.866 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_extend_r2_i_1/O
                         net (fo=1, routed)           0.000     1.866    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/n_0_rx_cc_extend_r2_i_1
    SLICE_X204Y185       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_extend_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.971     1.989    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/user_clk
    SLICE_X204Y185                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_extend_r2_reg/C
                         clock pessimism             -0.303     1.686    
    SLICE_X204Y185       FDRE (Hold_fdre_C_D)         0.087     1.773    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_extend_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_4_storage_mux_i/STORAGE_DATA_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/output_mux_i/OUTPUT_DATA_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.130ns (61.749%)  route 0.081ns (38.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.749     1.676    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_4_storage_mux_i/user_clk
    SLICE_X207Y181                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_4_storage_mux_i/STORAGE_DATA_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y181       FDRE (Prop_fdre_C_Q)         0.100     1.776 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_4_storage_mux_i/STORAGE_DATA_reg[19]/Q
                         net (fo=1, routed)           0.081     1.857    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/output_mux_i/Q[12]
    SLICE_X206Y181       LUT3 (Prop_lut3_I1_O)        0.030     1.887 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/output_mux_i/OUTPUT_DATA[19]_i_1/O
                         net (fo=1, routed)           0.000     1.887    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/output_mux_i/output_data_c[19]
    SLICE_X206Y181       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/output_mux_i/OUTPUT_DATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.971     1.989    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/output_mux_i/user_clk
    SLICE_X206Y181                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/output_mux_i/OUTPUT_DATA_reg[19]/C
                         clock pessimism             -0.302     1.687    
    SLICE_X206Y181       FDRE (Hold_fdre_C_D)         0.096     1.783    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/output_mux_i/OUTPUT_DATA_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/storage_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.745     1.672    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/user_clk
    SLICE_X213Y174                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/storage_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y174       FDRE (Prop_fdre_C_Q)         0.100     1.772 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/storage_r_reg[13]/Q
                         net (fo=1, routed)           0.055     1.827    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/storage_r[13]
    SLICE_X213Y174       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.966     1.984    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/user_clk
    SLICE_X213Y174                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_reg[13]/C
                         clock pessimism             -0.312     1.672    
    SLICE_X213Y174       FDRE (Hold_fdre_C_D)         0.047     1.719    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_err_detect_4byte_i/SOFT_ERR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_err_detect_i/soft_err_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.755     1.682    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_err_detect_4byte_i/user_clk
    SLICE_X217Y184                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_err_detect_4byte_i/SOFT_ERR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y184       FDRE (Prop_fdre_C_Q)         0.100     1.782 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_err_detect_4byte_i/SOFT_ERR_reg[1]/Q
                         net (fo=1, routed)           0.055     1.837    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_err_detect_i/D[0]
    SLICE_X217Y184       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_err_detect_i/soft_err_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.978     1.996    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_err_detect_i/user_clk
    SLICE_X217Y184                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_err_detect_i/soft_err_r_reg[1]/C
                         clock pessimism             -0.314     1.682    
    SLICE_X217Y184       FDRE (Hold_fdre_C_D)         0.047     1.729    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_err_detect_i/soft_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/idle_and_ver_gen_i/gen_k_flop_1_i/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_k_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.747     1.674    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/idle_and_ver_gen_i/user_clk
    SLICE_X219Y176                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/idle_and_ver_gen_i/gen_k_flop_1_i/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y176       FDRE (Prop_fdre_C_Q)         0.100     1.774 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/idle_and_ver_gen_i/gen_k_flop_1_i/Q
                         net (fo=1, routed)           0.055     1.829    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/I9[2]
    SLICE_X219Y176       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_k_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.969     1.987    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X219Y176                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_k_r_reg[1]/C
                         clock pessimism             -0.313     1.674    
    SLICE_X219Y176       FDRE (Hold_fdre_C_D)         0.047     1.721    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_k_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.128ns (62.112%)  route 0.078ns (37.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.741     1.668    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X205Y172                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y172       FDCE (Prop_fdce_C_Q)         0.100     1.768 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/Q
                         net (fo=5, routed)           0.078     1.846    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O1[4]
    SLICE_X204Y172       LUT6 (Prop_lut6_I5_O)        0.028     1.874 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.874    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__1[5]
    SLICE_X204Y172       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.963     1.981    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X204Y172                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/C
                         clock pessimism             -0.302     1.679    
    SLICE_X204Y172       FDCE (Hold_fdce_C_D)         0.087     1.766    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/ready_r_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter4_r_reg[14]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.101%)  route 0.117ns (53.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.753     1.680    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/user_clk
    SLICE_X217Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/ready_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y182       FDRE (Prop_fdre_C_Q)         0.100     1.780 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/ready_r_reg/Q
                         net (fo=9, routed)           0.117     1.897    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/ready_r
    SLICE_X216Y183       SRL16E                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter4_r_reg[14]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.977     1.995    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/user_clk
    SLICE_X216Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter4_r_reg[14]_srl15/CLK
                         clock pessimism             -0.302     1.693    
    SLICE_X216Y183       SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.785    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter4_r_reg[14]_srl15
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/idle_and_ver_gen_i/gen_k_flop_2_i/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_k_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.749     1.676    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/idle_and_ver_gen_i/user_clk
    SLICE_X218Y171                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/idle_and_ver_gen_i/gen_k_flop_2_i/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y171       FDRE (Prop_fdre_C_Q)         0.100     1.776 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/idle_and_ver_gen_i/gen_k_flop_2_i/Q
                         net (fo=1, routed)           0.060     1.836    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/I9[1]
    SLICE_X218Y171       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_k_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.972     1.990    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X218Y171                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_k_r_reg[2]/C
                         clock pessimism             -0.314     1.676    
    SLICE_X218Y171       FDRE (Hold_fdre_C_D)         0.047     1.723    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_k_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.740     1.667    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X205Y173                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y173       FDCE (Prop_fdce_C_Q)         0.100     1.767 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/Q
                         net (fo=2, routed)           0.062     1.829    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O2[5]
    SLICE_X205Y173       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.961     1.979    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X205Y173                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism             -0.312     1.667    
    SLICE_X205Y173       FDCE (Hold_fdce_C_D)         0.047     1.714    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
Waveform:           { 0 3.2 }
Period:             6.400
Sources:            { slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack  Location             Pin                                                                                                                                                                                                                                                                                                                                                                                               
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            3.539     6.400   2.861  GTHE2_CHANNEL_X1Y14  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/RXUSRCLK                                                                                                                                                                                                               
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            3.539     6.400   2.861  GTHE2_CHANNEL_X1Y14  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/RXUSRCLK2                                                                                                                                                                                                              
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            3.539     6.400   2.861  GTHE2_CHANNEL_X1Y14  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXUSRCLK                                                                                                                                                                                                               
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            3.539     6.400   2.861  GTHE2_CHANNEL_X1Y14  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXUSRCLK2                                                                                                                                                                                                              
Min Period        n/a     GTHE2_CHANNEL/TXOUTCLK   n/a            2.420     6.400   3.980  GTHE2_CHANNEL_X1Y14  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK                                                                                                                                                                                                               
Min Period        n/a     RAMB18E1/CLKARDCLK       n/a            1.839     6.400   4.561  RAMB18_X13Y72        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            1.839     6.400   4.561  RAMB36_X13Y35        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB18E1/CLKBWRCLK       n/a            1.839     6.400   4.561  RAMB18_X13Y68        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            1.839     6.400   4.561  RAMB36_X13Y33        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     BUFG/I                   n/a            1.408     6.400   4.991  BUFGCTRL_X0Y2        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/I                                                                                                                                                                                                                                                                                  
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642     3.200   2.558  SLICE_X216Y181       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter3_r_reg[2]_srl3/CLK                                                                                                                                                                                        
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642     3.200   2.558  SLICE_X208Y181       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[10]_srl3/CLK                                                                                                                                                                                                                
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642     3.200   2.558  SLICE_X208Y181       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[11]_srl3/CLK                                                                                                                                                                                                                
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642     3.200   2.558  SLICE_X208Y181       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[12]_srl3/CLK                                                                                                                                                                                                                
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642     3.200   2.558  SLICE_X208Y181       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[13]_srl3/CLK                                                                                                                                                                                                                
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642     3.200   2.558  SLICE_X208Y181       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[14]_srl3/CLK                                                                                                                                                                                                                
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642     3.200   2.558  SLICE_X208Y181       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[15]_srl3/CLK                                                                                                                                                                                                                
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642     3.200   2.558  SLICE_X208Y181       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[8]_srl3/CLK                                                                                                                                                                                                                 
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642     3.200   2.558  SLICE_X208Y181       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[9]_srl3/CLK                                                                                                                                                                                                                 
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642     3.200   2.558  SLICE_X216Y170       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/idle_and_ver_gen_i/ver_counter_i/CLK                                                                                                                                                                                                                         
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     3.200   2.558  SLICE_X216Y181       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter3_r_reg[2]_srl3/CLK                                                                                                                                                                                        
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     3.200   2.558  SLICE_X216Y182       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter5_r_reg[14]_srl15/CLK                                                                                                                                                                                      
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     3.200   2.558  SLICE_X210Y176       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/verify_watchdog_r_reg[14]_srl15/CLK                                                                                                                                                                                                        
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     3.200   2.558  SLICE_X208Y181       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[10]_srl3/CLK                                                                                                                                                                                                                
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     3.200   2.558  SLICE_X208Y181       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[11]_srl3/CLK                                                                                                                                                                                                                
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     3.200   2.558  SLICE_X208Y181       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[12]_srl3/CLK                                                                                                                                                                                                                
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     3.200   2.558  SLICE_X208Y181       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[13]_srl3/CLK                                                                                                                                                                                                                
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     3.200   2.558  SLICE_X208Y181       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[14]_srl3/CLK                                                                                                                                                                                                                
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     3.200   2.558  SLICE_X208Y181       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[15]_srl3/CLK                                                                                                                                                                                                                
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     3.200   2.558  SLICE_X208Y181       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[8]_srl3/CLK                                                                                                                                                                                                                 



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.749ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.582ns  (logic 1.086ns (68.659%)  route 0.496ns (31.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.211ns = ( 16.211 - 8.000 ) 
    Source Clock Delay      (SCD):    8.982ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089     4.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.781     7.064    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.157 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.825     8.982    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I2
    GTHE2_CHANNEL_X1Y13                                               r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXCLKCORCNT[0])
                                                      1.086    10.068 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXCLKCORCNT[0]
                         net (fo=1, routed)           0.496    10.564    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_int[0]
    SLICE_X218Y162       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    11.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639    14.606    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.689 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.522    16.211    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y162                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[0]/C
                         clock pessimism              0.316    16.527    
                         clock uncertainty           -0.205    16.322    
    SLICE_X218Y162       FDRE (Setup_fdre_C_D)       -0.010    16.312    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         16.312    
                         arrival time                         -10.564    
  -------------------------------------------------------------------
                         slack                                  5.749    

Slack (MET) :             5.834ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 1.086ns (73.069%)  route 0.400ns (26.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.210ns = ( 16.210 - 8.000 ) 
    Source Clock Delay      (SCD):    8.982ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089     4.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.781     7.064    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.157 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.825     8.982    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I2
    GTHE2_CHANNEL_X1Y13                                               r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXCLKCORCNT[1])
                                                      1.086    10.068 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXCLKCORCNT[1]
                         net (fo=1, routed)           0.400    10.468    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_int[1]
    SLICE_X218Y164       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    11.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639    14.606    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.689 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.521    16.210    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y164                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[1]/C
                         clock pessimism              0.316    16.526    
                         clock uncertainty           -0.205    16.321    
    SLICE_X218Y164       FDRE (Setup_fdre_C_D)       -0.019    16.302    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         16.302    
                         arrival time                         -10.468    
  -------------------------------------------------------------------
                         slack                                  5.834    

Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.223ns (15.758%)  route 1.192ns (84.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.206ns = ( 16.206 - 8.000 ) 
    Source Clock Delay      (SCD):    8.813ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089     4.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.781     7.064    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.157 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.656     8.813    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y168       FDRE (Prop_fdre_C_Q)         0.223     9.036 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/Q
                         net (fo=1, routed)           1.192    10.228    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg__0[0]
    SLICE_X218Y168       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    11.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639    14.606    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.689 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.517    16.206    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/C
                         clock pessimism              0.316    16.522    
                         clock uncertainty           -0.205    16.317    
    SLICE_X218Y168       FDRE (Setup_fdre_C_D)       -0.031    16.286    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]
  -------------------------------------------------------------------
                         required time                         16.286    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                  6.058    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.410ns  (logic 0.223ns (15.817%)  route 1.187ns (84.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.206ns = ( 16.206 - 8.000 ) 
    Source Clock Delay      (SCD):    8.813ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089     4.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.781     7.064    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.157 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.656     8.813    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y168       FDRE (Prop_fdre_C_Q)         0.223     9.036 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/Q
                         net (fo=1, routed)           1.187    10.223    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[10]
    SLICE_X218Y168       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    11.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639    14.606    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.689 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.517    16.206    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]/C
                         clock pessimism              0.316    16.522    
                         clock uncertainty           -0.205    16.317    
    SLICE_X218Y168       FDRE (Setup_fdre_C_D)       -0.019    16.298    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]
  -------------------------------------------------------------------
                         required time                         16.298    
                         arrival time                         -10.223    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.096ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.259ns (18.181%)  route 1.166ns (81.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.207ns = ( 16.207 - 8.000 ) 
    Source Clock Delay      (SCD):    8.811ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089     4.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.781     7.064    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.157 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.654     8.811    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y170                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y170       FDRE (Prop_fdre_C_Q)         0.259     9.070 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/Q
                         net (fo=1, routed)           1.166    10.236    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg__0[0]
    SLICE_X220Y169       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    11.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639    14.606    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.689 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.518    16.207    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X220Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/C
                         clock pessimism              0.316    16.523    
                         clock uncertainty           -0.205    16.318    
    SLICE_X220Y169       FDRE (Setup_fdre_C_D)        0.013    16.331    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]
  -------------------------------------------------------------------
                         required time                         16.331    
                         arrival time                         -10.236    
  -------------------------------------------------------------------
                         slack                                  6.096    

Slack (MET) :             6.096ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.431ns  (logic 0.223ns (15.584%)  route 1.208ns (84.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.207ns = ( 16.207 - 8.000 ) 
    Source Clock Delay      (SCD):    8.812ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089     4.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.781     7.064    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.157 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.655     8.812    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y169       FDRE (Prop_fdre_C_Q)         0.223     9.035 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/Q
                         net (fo=1, routed)           1.208    10.243    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg__0[1]
    SLICE_X220Y169       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    11.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639    14.606    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.689 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.518    16.207    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X220Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/C
                         clock pessimism              0.316    16.523    
                         clock uncertainty           -0.205    16.318    
    SLICE_X220Y169       FDRE (Setup_fdre_C_D)        0.021    16.339    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]
  -------------------------------------------------------------------
                         required time                         16.339    
                         arrival time                         -10.243    
  -------------------------------------------------------------------
                         slack                                  6.096    

Slack (MET) :             6.097ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.204ns (15.601%)  route 1.104ns (84.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.206ns = ( 16.206 - 8.000 ) 
    Source Clock Delay      (SCD):    8.812ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089     4.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.781     7.064    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.157 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.655     8.812    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y169       FDRE (Prop_fdre_C_Q)         0.204     9.016 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/Q
                         net (fo=1, routed)           1.104    10.120    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg__0[1]
    SLICE_X218Y168       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    11.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639    14.606    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.689 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.517    16.206    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/C
                         clock pessimism              0.316    16.522    
                         clock uncertainty           -0.205    16.317    
    SLICE_X218Y168       FDRE (Setup_fdre_C_D)       -0.101    16.216    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]
  -------------------------------------------------------------------
                         required time                         16.216    
                         arrival time                         -10.120    
  -------------------------------------------------------------------
                         slack                                  6.097    

Slack (MET) :             6.098ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.223ns (16.118%)  route 1.161ns (83.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.213ns = ( 16.213 - 8.000 ) 
    Source Clock Delay      (SCD):    8.821ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089     4.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.781     7.064    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.157 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.664     8.821    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y160                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y160       FDRE (Prop_fdre_C_Q)         0.223     9.044 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/Q
                         net (fo=1, routed)           1.161    10.205    eth/phy/inst/pcs_pma_block_i/transceiver_inst/n_0_txbufstatus_reg_reg[1]
    SLICE_X219Y159       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    11.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639    14.606    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.689 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.524    16.213    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y159                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg/C
                         clock pessimism              0.316    16.529    
                         clock uncertainty           -0.205    16.324    
    SLICE_X219Y159       FDRE (Setup_fdre_C_D)       -0.022    16.302    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg
  -------------------------------------------------------------------
                         required time                         16.302    
                         arrival time                         -10.205    
  -------------------------------------------------------------------
                         slack                                  6.098    

Slack (MET) :             6.100ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.204ns (15.763%)  route 1.090ns (84.237%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.207ns = ( 16.207 - 8.000 ) 
    Source Clock Delay      (SCD):    8.813ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089     4.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.781     7.064    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.157 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.656     8.813    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y168       FDRE (Prop_fdre_C_Q)         0.204     9.017 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/Q
                         net (fo=1, routed)           1.090    10.107    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[13]
    SLICE_X219Y167       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    11.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639    14.606    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.689 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.518    16.207    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/C
                         clock pessimism              0.316    16.523    
                         clock uncertainty           -0.205    16.318    
    SLICE_X219Y167       FDRE (Setup_fdre_C_D)       -0.111    16.207    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]
  -------------------------------------------------------------------
                         required time                         16.207    
                         arrival time                         -10.107    
  -------------------------------------------------------------------
                         slack                                  6.100    

Slack (MET) :             6.109ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.259ns (18.815%)  route 1.118ns (81.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.209ns = ( 16.209 - 8.000 ) 
    Source Clock Delay      (SCD):    8.816ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089     4.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.781     7.064    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.157 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.659     8.816    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y165       FDRE (Prop_fdre_C_Q)         0.259     9.075 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/Q
                         net (fo=1, routed)           1.118    10.193    eth/phy/inst/pcs_pma_block_i/transceiver_inst/p_0_in
    SLICE_X218Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    11.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639    14.606    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.689 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.520    16.209    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/C
                         clock pessimism              0.316    16.525    
                         clock uncertainty           -0.205    16.320    
    SLICE_X218Y165       FDRE (Setup_fdre_C_D)       -0.019    16.301    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg
  -------------------------------------------------------------------
                         required time                         16.301    
                         arrival time                         -10.193    
  -------------------------------------------------------------------
                         slack                                  6.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.118ns (17.187%)  route 0.569ns (82.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.540ns
    Source Clock Delay      (SCD):    3.855ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.755     3.855    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y165       FDRE (Prop_fdre_C_Q)         0.118     3.973 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/Q
                         net (fo=1, routed)           0.569     4.542    eth/phy/inst/pcs_pma_block_i/transceiver_inst/p_0_in
    SLICE_X218Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.978     4.540    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/C
                         clock pessimism             -0.386     4.154    
                         clock uncertainty            0.205     4.359    
    SLICE_X218Y165       FDRE (Hold_fdre_C_D)         0.043     4.402    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg
  -------------------------------------------------------------------
                         required time                         -4.402    
                         arrival time                           4.542    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.091ns (13.937%)  route 0.562ns (86.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.536ns
    Source Clock Delay      (SCD):    3.851ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.751     3.851    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y169       FDRE (Prop_fdre_C_Q)         0.091     3.942 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/Q
                         net (fo=1, routed)           0.562     4.504    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg__0[1]
    SLICE_X220Y169       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.974     4.536    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X220Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]/C
                         clock pessimism             -0.386     4.150    
                         clock uncertainty            0.205     4.355    
    SLICE_X220Y169       FDRE (Hold_fdre_C_D)         0.009     4.364    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.364    
                         arrival time                           4.504    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.100ns (14.559%)  route 0.587ns (85.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.537ns
    Source Clock Delay      (SCD):    3.851ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.751     3.851    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y169       FDRE (Prop_fdre_C_Q)         0.100     3.951 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/Q
                         net (fo=1, routed)           0.587     4.538    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[3]
    SLICE_X219Y168       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.975     4.537    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/C
                         clock pessimism             -0.386     4.151    
                         clock uncertainty            0.205     4.356    
    SLICE_X219Y168       FDRE (Hold_fdre_C_D)         0.041     4.397    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.397    
                         arrival time                           4.538    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.100ns (14.600%)  route 0.585ns (85.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.538ns
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.753     3.853    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y167       FDRE (Prop_fdre_C_Q)         0.100     3.953 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/Q
                         net (fo=1, routed)           0.585     4.538    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[15]
    SLICE_X220Y167       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.976     4.538    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X220Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/C
                         clock pessimism             -0.386     4.152    
                         clock uncertainty            0.205     4.357    
    SLICE_X220Y167       FDRE (Hold_fdre_C_D)         0.040     4.397    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.397    
                         arrival time                           4.538    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.100ns (14.615%)  route 0.584ns (85.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.537ns
    Source Clock Delay      (SCD):    3.851ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.751     3.851    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y169       FDRE (Prop_fdre_C_Q)         0.100     3.951 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/Q
                         net (fo=1, routed)           0.584     4.535    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[2]
    SLICE_X219Y168       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.975     4.537    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/C
                         clock pessimism             -0.386     4.151    
                         clock uncertainty            0.205     4.356    
    SLICE_X219Y168       FDRE (Hold_fdre_C_D)         0.038     4.394    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.394    
                         arrival time                           4.535    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.100ns (14.591%)  route 0.585ns (85.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.537ns
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.752     3.852    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y168       FDRE (Prop_fdre_C_Q)         0.100     3.952 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/Q
                         net (fo=1, routed)           0.585     4.537    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg__0[0]
    SLICE_X218Y168       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.975     4.537    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/C
                         clock pessimism             -0.386     4.151    
                         clock uncertainty            0.205     4.356    
    SLICE_X218Y168       FDRE (Hold_fdre_C_D)         0.040     4.396    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.396    
                         arrival time                           4.537    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.091ns (13.996%)  route 0.559ns (86.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.538ns
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.752     3.852    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y168       FDRE (Prop_fdre_C_Q)         0.091     3.943 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/Q
                         net (fo=1, routed)           0.559     4.502    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[13]
    SLICE_X219Y167       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.976     4.538    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/C
                         clock pessimism             -0.386     4.152    
                         clock uncertainty            0.205     4.357    
    SLICE_X219Y167       FDRE (Hold_fdre_C_D)         0.002     4.359    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.359    
                         arrival time                           4.502    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.100ns (14.359%)  route 0.596ns (85.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.537ns
    Source Clock Delay      (SCD):    3.851ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.751     3.851    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y169       FDRE (Prop_fdre_C_Q)         0.100     3.951 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/Q
                         net (fo=1, routed)           0.596     4.547    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[5]
    SLICE_X219Y168       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.975     4.537    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/C
                         clock pessimism             -0.386     4.151    
                         clock uncertainty            0.205     4.356    
    SLICE_X219Y168       FDRE (Hold_fdre_C_D)         0.043     4.399    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.399    
                         arrival time                           4.547    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.091ns (13.862%)  route 0.565ns (86.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.538ns
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.752     3.852    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y168       FDRE (Prop_fdre_C_Q)         0.091     3.943 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/Q
                         net (fo=1, routed)           0.565     4.508    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[12]
    SLICE_X219Y167       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.976     4.538    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/C
                         clock pessimism             -0.386     4.152    
                         clock uncertainty            0.205     4.357    
    SLICE_X219Y167       FDRE (Hold_fdre_C_D)         0.002     4.359    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.359    
                         arrival time                           4.508    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.118ns (16.501%)  route 0.597ns (83.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.536ns
    Source Clock Delay      (SCD):    3.850ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.750     3.850    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y170                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y170       FDRE (Prop_fdre_C_Q)         0.118     3.968 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/Q
                         net (fo=1, routed)           0.597     4.565    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[1]
    SLICE_X220Y169       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.974     4.536    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X220Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/C
                         clock pessimism             -0.386     4.150    
                         clock uncertainty            0.205     4.355    
    SLICE_X220Y169       FDRE (Hold_fdre_C_D)         0.059     4.414    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.414    
                         arrival time                           4.565    
  -------------------------------------------------------------------
                         slack                                  0.151    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        6.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.431ns  (logic 0.223ns (15.586%)  route 1.208ns (84.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.210ns = ( 24.210 - 16.000 ) 
    Source Clock Delay      (SCD):    8.819ns = ( 16.819 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089    12.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    12.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.781    15.064    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.157 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.662    16.819    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X221Y163                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y163       FDRE (Prop_fdre_C_Q)         0.223    17.042 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/Q
                         net (fo=1, routed)           1.208    18.250    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[7]
    SLICE_X221Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    19.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.639    22.606    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    22.689 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.521    24.210    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
                         clock pessimism              0.316    24.526    
                         clock uncertainty           -0.205    24.321    
    SLICE_X221Y165       FDRE (Setup_fdre_C_D)       -0.008    24.313    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]
  -------------------------------------------------------------------
                         required time                         24.313    
                         arrival time                         -18.250    
  -------------------------------------------------------------------
                         slack                                  6.063    

Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.394ns  (logic 0.223ns (15.994%)  route 1.171ns (84.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.210ns = ( 24.210 - 16.000 ) 
    Source Clock Delay      (SCD):    8.816ns = ( 16.816 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089    12.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    12.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.781    15.064    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.157 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.659    16.816    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y165       FDRE (Prop_fdre_C_Q)         0.223    17.039 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/Q
                         net (fo=1, routed)           1.171    18.210    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[10]
    SLICE_X221Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    19.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.639    22.606    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    22.689 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.521    24.210    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/C
                         clock pessimism              0.316    24.526    
                         clock uncertainty           -0.205    24.321    
    SLICE_X221Y165       FDRE (Setup_fdre_C_D)       -0.010    24.311    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]
  -------------------------------------------------------------------
                         required time                         24.311    
                         arrival time                         -18.210    
  -------------------------------------------------------------------
                         slack                                  6.101    

Slack (MET) :             6.103ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.389ns  (logic 0.259ns (18.650%)  route 1.130ns (81.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.208ns = ( 24.208 - 16.000 ) 
    Source Clock Delay      (SCD):    8.817ns = ( 16.817 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089    12.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    12.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.781    15.064    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.157 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.660    16.817    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X220Y164                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y164       FDRE (Prop_fdre_C_Q)         0.259    17.076 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/Q
                         net (fo=1, routed)           1.130    18.206    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[0]
    SLICE_X221Y167       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    19.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.639    22.606    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    22.689 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.519    24.208    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/C
                         clock pessimism              0.316    24.524    
                         clock uncertainty           -0.205    24.319    
    SLICE_X221Y167       FDRE (Setup_fdre_C_D)       -0.010    24.309    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         24.309    
                         arrival time                         -18.206    
  -------------------------------------------------------------------
                         slack                                  6.103    

Slack (MET) :             6.104ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.321ns  (logic 0.236ns (17.865%)  route 1.085ns (82.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.210ns = ( 24.210 - 16.000 ) 
    Source Clock Delay      (SCD):    8.817ns = ( 16.817 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089    12.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    12.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.781    15.064    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.157 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.660    16.817    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X220Y164                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y164       FDRE (Prop_fdre_C_Q)         0.236    17.053 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/Q
                         net (fo=1, routed)           1.085    18.138    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[6]
    SLICE_X220Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    19.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.639    22.606    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    22.689 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.521    24.210    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/C
                         clock pessimism              0.316    24.526    
                         clock uncertainty           -0.205    24.321    
    SLICE_X220Y165       FDRE (Setup_fdre_C_D)       -0.079    24.242    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]
  -------------------------------------------------------------------
                         required time                         24.242    
                         arrival time                         -18.138    
  -------------------------------------------------------------------
                         slack                                  6.104    

Slack (MET) :             6.110ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.382ns  (logic 0.223ns (16.133%)  route 1.159ns (83.867%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.210ns = ( 24.210 - 16.000 ) 
    Source Clock Delay      (SCD):    8.819ns = ( 16.819 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089    12.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    12.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.781    15.064    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.157 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.662    16.819    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X221Y163                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y163       FDRE (Prop_fdre_C_Q)         0.223    17.042 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/Q
                         net (fo=1, routed)           1.159    18.201    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[14]
    SLICE_X221Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    19.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.639    22.606    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    22.689 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.521    24.210    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/C
                         clock pessimism              0.316    24.526    
                         clock uncertainty           -0.205    24.321    
    SLICE_X221Y165       FDRE (Setup_fdre_C_D)       -0.010    24.311    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]
  -------------------------------------------------------------------
                         required time                         24.311    
                         arrival time                         -18.201    
  -------------------------------------------------------------------
                         slack                                  6.110    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.415ns  (logic 0.259ns (18.304%)  route 1.156ns (81.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.210ns = ( 24.210 - 16.000 ) 
    Source Clock Delay      (SCD):    8.817ns = ( 16.817 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089    12.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    12.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.781    15.064    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.157 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.660    16.817    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X220Y164                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y164       FDRE (Prop_fdre_C_Q)         0.259    17.076 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/Q
                         net (fo=1, routed)           1.156    18.232    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double[0]
    SLICE_X220Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    19.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.639    22.606    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    22.689 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.521    24.210    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/C
                         clock pessimism              0.316    24.526    
                         clock uncertainty           -0.205    24.321    
    SLICE_X220Y165       FDRE (Setup_fdre_C_D)        0.023    24.344    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]
  -------------------------------------------------------------------
                         required time                         24.344    
                         arrival time                         -18.232    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.121ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.374ns  (logic 0.223ns (16.230%)  route 1.151ns (83.770%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.207ns = ( 24.207 - 16.000 ) 
    Source Clock Delay      (SCD):    8.815ns = ( 16.815 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089    12.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    12.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.781    15.064    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.157 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.658    16.815    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X221Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y166       FDRE (Prop_fdre_C_Q)         0.223    17.038 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/Q
                         net (fo=1, routed)           1.151    18.189    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[1]
    SLICE_X221Y168       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    19.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.639    22.606    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    22.689 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.518    24.207    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/C
                         clock pessimism              0.316    24.523    
                         clock uncertainty           -0.205    24.318    
    SLICE_X221Y168       FDRE (Setup_fdre_C_D)       -0.008    24.310    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         24.310    
                         arrival time                         -18.189    
  -------------------------------------------------------------------
                         slack                                  6.121    

Slack (MET) :             6.121ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.294ns  (logic 0.204ns (15.765%)  route 1.090ns (84.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.208ns = ( 24.208 - 16.000 ) 
    Source Clock Delay      (SCD):    8.816ns = ( 16.816 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089    12.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    12.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.781    15.064    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.157 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.659    16.816    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y165       FDRE (Prop_fdre_C_Q)         0.204    17.020 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/Q
                         net (fo=1, routed)           1.090    18.110    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[4]
    SLICE_X221Y167       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    19.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.639    22.606    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    22.689 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.519    24.208    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/C
                         clock pessimism              0.316    24.524    
                         clock uncertainty           -0.205    24.319    
    SLICE_X221Y167       FDRE (Setup_fdre_C_D)       -0.088    24.231    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                         24.231    
                         arrival time                         -18.110    
  -------------------------------------------------------------------
                         slack                                  6.121    

Slack (MET) :             6.123ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.373ns  (logic 0.223ns (16.240%)  route 1.150ns (83.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.210ns = ( 24.210 - 16.000 ) 
    Source Clock Delay      (SCD):    8.816ns = ( 16.816 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089    12.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    12.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.781    15.064    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.157 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.659    16.816    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y165       FDRE (Prop_fdre_C_Q)         0.223    17.039 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/Q
                         net (fo=1, routed)           1.150    18.189    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[13]
    SLICE_X221Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    19.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.639    22.606    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    22.689 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.521    24.210    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/C
                         clock pessimism              0.316    24.526    
                         clock uncertainty           -0.205    24.321    
    SLICE_X221Y165       FDRE (Setup_fdre_C_D)       -0.009    24.312    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]
  -------------------------------------------------------------------
                         required time                         24.312    
                         arrival time                         -18.189    
  -------------------------------------------------------------------
                         slack                                  6.123    

Slack (MET) :             6.130ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.365ns  (logic 0.223ns (16.333%)  route 1.142ns (83.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.208ns = ( 24.208 - 16.000 ) 
    Source Clock Delay      (SCD):    8.815ns = ( 16.815 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089    12.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    12.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.781    15.064    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.157 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.658    16.815    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X221Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y166       FDRE (Prop_fdre_C_Q)         0.223    17.038 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/Q
                         net (fo=1, routed)           1.142    18.180    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double[1]
    SLICE_X221Y167       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    19.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.639    22.606    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    22.689 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.519    24.208    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/C
                         clock pessimism              0.316    24.524    
                         clock uncertainty           -0.205    24.319    
    SLICE_X221Y167       FDRE (Setup_fdre_C_D)       -0.009    24.310    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]
  -------------------------------------------------------------------
                         required time                         24.310    
                         arrival time                         -18.180    
  -------------------------------------------------------------------
                         slack                                  6.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.100ns (14.910%)  route 0.571ns (85.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.538ns
    Source Clock Delay      (SCD):    3.854ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.754     3.854    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X221Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y166       FDRE (Prop_fdre_C_Q)         0.100     3.954 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/Q
                         net (fo=1, routed)           0.571     4.525    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double[0]
    SLICE_X221Y167       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.976     4.538    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/C
                         clock pessimism             -0.386     4.152    
                         clock uncertainty            0.205     4.357    
    SLICE_X221Y167       FDRE (Hold_fdre_C_D)         0.033     4.390    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.390    
                         arrival time                           4.525    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_double_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.100ns (14.647%)  route 0.583ns (85.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.541ns
    Source Clock Delay      (SCD):    3.855ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.755     3.855    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y163                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_double_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y163       FDRE (Prop_fdre_C_Q)         0.100     3.955 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_double_reg/Q
                         net (fo=1, routed)           0.583     4.538    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_double
    SLICE_X220Y163       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.979     4.541    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y163                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg/C
                         clock pessimism             -0.386     4.155    
                         clock uncertainty            0.205     4.360    
    SLICE_X220Y163       FDRE (Hold_fdre_C_D)         0.037     4.397    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg
  -------------------------------------------------------------------
                         required time                         -4.397    
                         arrival time                           4.538    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.091ns (13.895%)  route 0.564ns (86.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.540ns
    Source Clock Delay      (SCD):    3.855ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.755     3.855    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y165       FDRE (Prop_fdre_C_Q)         0.091     3.946 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/Q
                         net (fo=1, routed)           0.564     4.510    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[5]
    SLICE_X220Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.978     4.540    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/C
                         clock pessimism             -0.386     4.154    
                         clock uncertainty            0.205     4.359    
    SLICE_X220Y165       FDRE (Hold_fdre_C_D)         0.006     4.365    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.365    
                         arrival time                           4.510    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.118ns (16.961%)  route 0.578ns (83.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.538ns
    Source Clock Delay      (SCD):    3.855ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.755     3.855    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X220Y164                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y164       FDRE (Prop_fdre_C_Q)         0.118     3.973 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/Q
                         net (fo=1, routed)           0.578     4.551    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[0]
    SLICE_X221Y167       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.976     4.538    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/C
                         clock pessimism             -0.386     4.152    
                         clock uncertainty            0.205     4.357    
    SLICE_X221Y167       FDRE (Hold_fdre_C_D)         0.047     4.404    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.404    
                         arrival time                           4.551    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.100ns (14.635%)  route 0.583ns (85.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.538ns
    Source Clock Delay      (SCD):    3.854ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.754     3.854    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X221Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y166       FDRE (Prop_fdre_C_Q)         0.100     3.954 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/Q
                         net (fo=1, routed)           0.583     4.537    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double[1]
    SLICE_X221Y167       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.976     4.538    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/C
                         clock pessimism             -0.386     4.152    
                         clock uncertainty            0.205     4.357    
    SLICE_X221Y167       FDRE (Hold_fdre_C_D)         0.033     4.390    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.390    
                         arrival time                           4.537    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.091ns (13.694%)  route 0.574ns (86.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.540ns
    Source Clock Delay      (SCD):    3.855ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.755     3.855    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y165       FDRE (Prop_fdre_C_Q)         0.091     3.946 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/Q
                         net (fo=1, routed)           0.574     4.520    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[9]
    SLICE_X221Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.978     4.540    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
                         clock pessimism             -0.386     4.154    
                         clock uncertainty            0.205     4.359    
    SLICE_X221Y165       FDRE (Hold_fdre_C_D)         0.013     4.372    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.372    
                         arrival time                           4.520    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.100ns (14.280%)  route 0.600ns (85.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.540ns
    Source Clock Delay      (SCD):    3.855ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.755     3.855    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X221Y163                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y163       FDRE (Prop_fdre_C_Q)         0.100     3.955 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/Q
                         net (fo=1, routed)           0.600     4.555    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[14]
    SLICE_X221Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.978     4.540    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/C
                         clock pessimism             -0.386     4.154    
                         clock uncertainty            0.205     4.359    
    SLICE_X221Y165       FDRE (Hold_fdre_C_D)         0.047     4.406    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.406    
                         arrival time                           4.555    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.100ns (14.266%)  route 0.601ns (85.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.537ns
    Source Clock Delay      (SCD):    3.854ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.754     3.854    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X221Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y166       FDRE (Prop_fdre_C_Q)         0.100     3.954 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/Q
                         net (fo=1, routed)           0.601     4.555    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[1]
    SLICE_X221Y168       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.975     4.537    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/C
                         clock pessimism             -0.386     4.151    
                         clock uncertainty            0.205     4.356    
    SLICE_X221Y168       FDRE (Hold_fdre_C_D)         0.049     4.405    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.405    
                         arrival time                           4.555    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.107ns (16.139%)  route 0.556ns (83.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.540ns
    Source Clock Delay      (SCD):    3.855ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.755     3.855    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X220Y164                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y164       FDRE (Prop_fdre_C_Q)         0.107     3.962 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/Q
                         net (fo=1, routed)           0.556     4.518    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[8]
    SLICE_X220Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.978     4.540    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/C
                         clock pessimism             -0.386     4.154    
                         clock uncertainty            0.205     4.359    
    SLICE_X220Y165       FDRE (Hold_fdre_C_D)         0.009     4.368    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.368    
                         arrival time                           4.518    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.100ns (14.593%)  route 0.585ns (85.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.538ns
    Source Clock Delay      (SCD):    3.855ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.755     3.855    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y165       FDRE (Prop_fdre_C_Q)         0.100     3.955 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/Q
                         net (fo=1, routed)           0.585     4.540    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double[0]
    SLICE_X221Y167       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.976     4.538    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/C
                         clock pessimism             -0.386     4.152    
                         clock uncertainty            0.205     4.357    
    SLICE_X221Y167       FDRE (Hold_fdre_C_D)         0.032     4.389    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.389    
                         arrival time                           4.540    
  -------------------------------------------------------------------
                         slack                                  0.151    





---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  gt_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.859ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.930ns  (required time - arrival time)
  Source:                 clocks/nuke_i_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            clocks/nuke_d_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.311ns (49.547%)  route 0.317ns (50.453%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 12.758 - 8.000 ) 
    Source Clock Delay      (SCD):    10.160ns
    Clock Pessimism Removal (CPR):    1.084ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.872     6.345    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.422 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.136     8.558    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.651 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.509    10.160    clocks/ipb_clk
    SLICE_X54Y195                                                     r  clocks/nuke_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y195        FDRE (Prop_fdre_C_Q)         0.259    10.419 r  clocks/nuke_i_reg/Q
                         net (fo=1, routed)           0.317    10.735    clocks/clkdiv/nuke_i
    SLICE_X53Y195        LUT4 (Prop_lut4_I0_O)        0.052    10.787 r  clocks/clkdiv/nuke_d_i_1/O
                         net (fo=1, routed)           0.000    10.787    clocks/n_6_clkdiv
    SLICE_X53Y195        FDRE                                         r  clocks/nuke_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.369    12.758    clocks/clk125_fr
    SLICE_X53Y195                                                     r  clocks/nuke_d_reg/C
                         clock pessimism              1.084    13.842    
                         clock uncertainty           -0.182    13.660    
    SLICE_X53Y195        FDRE (Setup_fdre_C_D)        0.058    13.718    clocks/nuke_d_reg
  -------------------------------------------------------------------
                         required time                         13.718    
                         arrival time                         -10.787    
  -------------------------------------------------------------------
                         slack                                  2.930    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.859ns  (arrival time - required time)
  Source:                 clocks/nuke_i_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            clocks/nuke_d_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.148ns (49.058%)  route 0.154ns (50.942%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    4.066ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.817     2.186    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.236 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.141     3.377    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.403 r  clocks/bufgipb/O
                         net (fo=2075, routed)        0.663     4.066    clocks/ipb_clk
    SLICE_X54Y195                                                     r  clocks/nuke_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y195        FDRE (Prop_fdre_C_Q)         0.118     4.184 r  clocks/nuke_i_reg/Q
                         net (fo=1, routed)           0.154     4.337    clocks/clkdiv/nuke_i
    SLICE_X53Y195        LUT4 (Prop_lut4_I0_O)        0.030     4.367 r  clocks/clkdiv/nuke_d_i_1/O
                         net (fo=1, routed)           0.000     4.367    clocks/n_6_clkdiv
    SLICE_X53Y195        FDRE                                         r  clocks/nuke_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.883     2.634    clocks/clk125_fr
    SLICE_X53Y195                                                     r  clocks/nuke_d_reg/C
                         clock pessimism             -0.382     2.252    
                         clock uncertainty            0.182     2.434    
    SLICE_X53Y195        FDRE (Hold_fdre_C_D)         0.075     2.509    clocks/nuke_d_reg
  -------------------------------------------------------------------
                         required time                         -2.509    
                         arrival time                           4.367    
  -------------------------------------------------------------------
                         slack                                  1.859    





---------------------------------------------------------------------------------------------------
From Clock:  gt_clk
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack        5.236ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.236ns  (required time - arrival time)
  Source:                 clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/rst_ipb_reg/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@32.000ns - gt_clk rise@24.000ns)
  Data Path Delay:        6.148ns  (logic 0.223ns (3.627%)  route 5.925ns (96.373%))
  Logic Levels:           0  
  Clock Path Skew:        3.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.464ns = ( 40.464 - 32.000 ) 
    Source Clock Delay      (SCD):    5.980ns = ( 29.980 - 24.000 ) 
    Clock Pessimism Removal (CPR):    1.084ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)    24.000    24.000 r  
    AK8                                               0.000    24.000 r  gt_clkp
                         net (fo=0)                   0.000    24.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    24.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    26.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025    28.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    28.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.507    29.980    clocks/clk125_fr
    SLICE_X53Y195                                                     r  clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y195        FDRE (Prop_fdre_C_Q)         0.223    30.203 r  clocks/rst_reg/Q
                         net (fo=4, routed)           5.925    36.128    clocks/n_4_rst_reg
    SLICE_X146Y192       FDRE                                         r  clocks/rst_ipb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.618    37.007    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.080 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.960    39.040    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.123 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.341    40.464    clocks/ipb_clk
    SLICE_X146Y192                                                    r  clocks/rst_ipb_reg/C
                         clock pessimism              1.084    41.548    
                         clock uncertainty           -0.182    41.366    
    SLICE_X146Y192       FDRE (Setup_fdre_C_D)       -0.002    41.364    clocks/rst_ipb_reg
  -------------------------------------------------------------------
                         required time                         41.364    
                         arrival time                         -36.128    
  -------------------------------------------------------------------
                         slack                                  5.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/rst_ipb_reg/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        5.213ns  (logic 0.178ns (3.414%)  route 5.035ns (96.586%))
  Logic Levels:           0  
  Clock Path Skew:        4.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.130ns
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    1.084ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888     3.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     3.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.369     4.758    clocks/clk125_fr
    SLICE_X53Y195                                                     r  clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y195        FDRE (Prop_fdre_C_Q)         0.178     4.936 r  clocks/rst_reg/Q
                         net (fo=4, routed)           5.035     9.971    clocks/n_4_rst_reg
    SLICE_X146Y192       FDRE                                         r  clocks/rst_ipb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.872     6.345    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.422 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.136     8.558    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.651 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.479    10.130    clocks/ipb_clk
    SLICE_X146Y192                                                    r  clocks/rst_ipb_reg/C
                         clock pessimism             -1.084     9.046    
                         clock uncertainty            0.182     9.228    
    SLICE_X146Y192       FDRE (Hold_fdre_C_D)         0.135     9.363    clocks/rst_ipb_reg
  -------------------------------------------------------------------
                         required time                         -9.363    
                         arrival time                           9.971    
  -------------------------------------------------------------------
                         slack                                  0.608    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  I
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack       27.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.179ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[11]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 0.259ns (5.634%)  route 4.338ns (94.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.587ns = ( 40.587 - 32.000 ) 
    Source Clock Delay      (SCD):    10.130ns
    Clock Pessimism Removal (CPR):    1.616ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.872     6.345    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.422 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.136     8.558    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.651 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.479    10.130    clocks/ipb_clk
    SLICE_X146Y192                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y192       FDRE (Prop_fdre_C_Q)         0.259    10.389 f  clocks/rst_ipb_reg/Q
                         net (fo=252, routed)         4.338    14.727    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/SR[0]
    SLICE_X181Y193       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.618    37.007    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.080 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.960    39.040    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.123 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.464    40.587    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/ipb_clk
    SLICE_X181Y193                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[11]/C
                         clock pessimism              1.616    42.203    
                         clock uncertainty           -0.085    42.118    
    SLICE_X181Y193       FDCE (Recov_fdce_C_CLR)     -0.212    41.906    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[11]
  -------------------------------------------------------------------
                         required time                         41.906    
                         arrival time                         -14.727    
  -------------------------------------------------------------------
                         slack                                 27.179    

Slack (MET) :             27.179ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[12]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 0.259ns (5.634%)  route 4.338ns (94.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.587ns = ( 40.587 - 32.000 ) 
    Source Clock Delay      (SCD):    10.130ns
    Clock Pessimism Removal (CPR):    1.616ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.872     6.345    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.422 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.136     8.558    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.651 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.479    10.130    clocks/ipb_clk
    SLICE_X146Y192                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y192       FDRE (Prop_fdre_C_Q)         0.259    10.389 f  clocks/rst_ipb_reg/Q
                         net (fo=252, routed)         4.338    14.727    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/SR[0]
    SLICE_X181Y193       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.618    37.007    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.080 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.960    39.040    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.123 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.464    40.587    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/ipb_clk
    SLICE_X181Y193                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[12]/C
                         clock pessimism              1.616    42.203    
                         clock uncertainty           -0.085    42.118    
    SLICE_X181Y193       FDCE (Recov_fdce_C_CLR)     -0.212    41.906    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[12]
  -------------------------------------------------------------------
                         required time                         41.906    
                         arrival time                         -14.727    
  -------------------------------------------------------------------
                         slack                                 27.179    

Slack (MET) :             27.179ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[13]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 0.259ns (5.634%)  route 4.338ns (94.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.587ns = ( 40.587 - 32.000 ) 
    Source Clock Delay      (SCD):    10.130ns
    Clock Pessimism Removal (CPR):    1.616ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.872     6.345    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.422 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.136     8.558    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.651 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.479    10.130    clocks/ipb_clk
    SLICE_X146Y192                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y192       FDRE (Prop_fdre_C_Q)         0.259    10.389 f  clocks/rst_ipb_reg/Q
                         net (fo=252, routed)         4.338    14.727    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/SR[0]
    SLICE_X181Y193       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.618    37.007    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.080 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.960    39.040    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.123 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.464    40.587    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/ipb_clk
    SLICE_X181Y193                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[13]/C
                         clock pessimism              1.616    42.203    
                         clock uncertainty           -0.085    42.118    
    SLICE_X181Y193       FDCE (Recov_fdce_C_CLR)     -0.212    41.906    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[13]
  -------------------------------------------------------------------
                         required time                         41.906    
                         arrival time                         -14.727    
  -------------------------------------------------------------------
                         slack                                 27.179    

Slack (MET) :             27.179ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[19]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 0.259ns (5.634%)  route 4.338ns (94.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.587ns = ( 40.587 - 32.000 ) 
    Source Clock Delay      (SCD):    10.130ns
    Clock Pessimism Removal (CPR):    1.616ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.872     6.345    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.422 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.136     8.558    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.651 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.479    10.130    clocks/ipb_clk
    SLICE_X146Y192                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y192       FDRE (Prop_fdre_C_Q)         0.259    10.389 f  clocks/rst_ipb_reg/Q
                         net (fo=252, routed)         4.338    14.727    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/SR[0]
    SLICE_X181Y193       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.618    37.007    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.080 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.960    39.040    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.123 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.464    40.587    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/ipb_clk
    SLICE_X181Y193                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[19]/C
                         clock pessimism              1.616    42.203    
                         clock uncertainty           -0.085    42.118    
    SLICE_X181Y193       FDCE (Recov_fdce_C_CLR)     -0.212    41.906    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[19]
  -------------------------------------------------------------------
                         required time                         41.906    
                         arrival time                         -14.727    
  -------------------------------------------------------------------
                         slack                                 27.179    

Slack (MET) :             27.179ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[26]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 0.259ns (5.634%)  route 4.338ns (94.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.587ns = ( 40.587 - 32.000 ) 
    Source Clock Delay      (SCD):    10.130ns
    Clock Pessimism Removal (CPR):    1.616ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.872     6.345    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.422 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.136     8.558    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.651 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.479    10.130    clocks/ipb_clk
    SLICE_X146Y192                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y192       FDRE (Prop_fdre_C_Q)         0.259    10.389 f  clocks/rst_ipb_reg/Q
                         net (fo=252, routed)         4.338    14.727    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/SR[0]
    SLICE_X181Y193       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.618    37.007    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.080 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.960    39.040    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.123 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.464    40.587    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/ipb_clk
    SLICE_X181Y193                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[26]/C
                         clock pessimism              1.616    42.203    
                         clock uncertainty           -0.085    42.118    
    SLICE_X181Y193       FDCE (Recov_fdce_C_CLR)     -0.212    41.906    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[26]
  -------------------------------------------------------------------
                         required time                         41.906    
                         arrival time                         -14.727    
  -------------------------------------------------------------------
                         slack                                 27.179    

Slack (MET) :             27.179ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[27]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 0.259ns (5.634%)  route 4.338ns (94.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.587ns = ( 40.587 - 32.000 ) 
    Source Clock Delay      (SCD):    10.130ns
    Clock Pessimism Removal (CPR):    1.616ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.872     6.345    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.422 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.136     8.558    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.651 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.479    10.130    clocks/ipb_clk
    SLICE_X146Y192                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y192       FDRE (Prop_fdre_C_Q)         0.259    10.389 f  clocks/rst_ipb_reg/Q
                         net (fo=252, routed)         4.338    14.727    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/SR[0]
    SLICE_X181Y193       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.618    37.007    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.080 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.960    39.040    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.123 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.464    40.587    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/ipb_clk
    SLICE_X181Y193                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[27]/C
                         clock pessimism              1.616    42.203    
                         clock uncertainty           -0.085    42.118    
    SLICE_X181Y193       FDCE (Recov_fdce_C_CLR)     -0.212    41.906    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[27]
  -------------------------------------------------------------------
                         required time                         41.906    
                         arrival time                         -14.727    
  -------------------------------------------------------------------
                         slack                                 27.179    

Slack (MET) :             27.252ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[2]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 0.259ns (5.665%)  route 4.313ns (94.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.635ns = ( 40.635 - 32.000 ) 
    Source Clock Delay      (SCD):    10.130ns
    Clock Pessimism Removal (CPR):    1.616ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.872     6.345    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.422 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.136     8.558    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.651 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.479    10.130    clocks/ipb_clk
    SLICE_X146Y192                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y192       FDRE (Prop_fdre_C_Q)         0.259    10.389 f  clocks/rst_ipb_reg/Q
                         net (fo=252, routed)         4.313    14.702    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/SR[0]
    SLICE_X198Y182       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.618    37.007    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.080 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.960    39.040    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.123 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.512    40.635    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/ipb_clk
    SLICE_X198Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[2]/C
                         clock pessimism              1.616    42.251    
                         clock uncertainty           -0.085    42.166    
    SLICE_X198Y182       FDCE (Recov_fdce_C_CLR)     -0.212    41.954    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[2]
  -------------------------------------------------------------------
                         required time                         41.954    
                         arrival time                         -14.702    
  -------------------------------------------------------------------
                         slack                                 27.252    

Slack (MET) :             27.252ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[3]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 0.259ns (5.665%)  route 4.313ns (94.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.635ns = ( 40.635 - 32.000 ) 
    Source Clock Delay      (SCD):    10.130ns
    Clock Pessimism Removal (CPR):    1.616ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.872     6.345    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.422 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.136     8.558    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.651 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.479    10.130    clocks/ipb_clk
    SLICE_X146Y192                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y192       FDRE (Prop_fdre_C_Q)         0.259    10.389 f  clocks/rst_ipb_reg/Q
                         net (fo=252, routed)         4.313    14.702    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/SR[0]
    SLICE_X198Y182       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.618    37.007    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.080 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.960    39.040    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.123 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.512    40.635    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/ipb_clk
    SLICE_X198Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[3]/C
                         clock pessimism              1.616    42.251    
                         clock uncertainty           -0.085    42.166    
    SLICE_X198Y182       FDCE (Recov_fdce_C_CLR)     -0.212    41.954    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[3]
  -------------------------------------------------------------------
                         required time                         41.954    
                         arrival time                         -14.702    
  -------------------------------------------------------------------
                         slack                                 27.252    

Slack (MET) :             27.265ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[10]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 0.259ns (5.742%)  route 4.252ns (94.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.587ns = ( 40.587 - 32.000 ) 
    Source Clock Delay      (SCD):    10.130ns
    Clock Pessimism Removal (CPR):    1.616ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.872     6.345    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.422 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.136     8.558    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.651 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.479    10.130    clocks/ipb_clk
    SLICE_X146Y192                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y192       FDRE (Prop_fdre_C_Q)         0.259    10.389 f  clocks/rst_ipb_reg/Q
                         net (fo=252, routed)         4.252    14.640    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/SR[0]
    SLICE_X181Y192       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.618    37.007    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.080 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.960    39.040    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.123 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.464    40.587    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/ipb_clk
    SLICE_X181Y192                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[10]/C
                         clock pessimism              1.616    42.203    
                         clock uncertainty           -0.085    42.118    
    SLICE_X181Y192       FDCE (Recov_fdce_C_CLR)     -0.212    41.906    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[10]
  -------------------------------------------------------------------
                         required time                         41.906    
                         arrival time                         -14.640    
  -------------------------------------------------------------------
                         slack                                 27.265    

Slack (MET) :             27.340ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[1]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 0.259ns (5.778%)  route 4.224ns (94.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.634ns = ( 40.634 - 32.000 ) 
    Source Clock Delay      (SCD):    10.130ns
    Clock Pessimism Removal (CPR):    1.616ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.872     6.345    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.422 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.136     8.558    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.651 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.479    10.130    clocks/ipb_clk
    SLICE_X146Y192                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y192       FDRE (Prop_fdre_C_Q)         0.259    10.389 f  clocks/rst_ipb_reg/Q
                         net (fo=252, routed)         4.224    14.612    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/SR[0]
    SLICE_X198Y181       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.618    37.007    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.080 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.960    39.040    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.123 r  clocks/bufgipb/O
                         net (fo=2075, routed)        1.511    40.634    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/ipb_clk
    SLICE_X198Y181                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[1]/C
                         clock pessimism              1.616    42.250    
                         clock uncertainty           -0.085    42.165    
    SLICE_X198Y181       FDCE (Recov_fdce_C_CLR)     -0.212    41.953    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[1]
  -------------------------------------------------------------------
                         required time                         41.953    
                         arrival time                         -14.612    
  -------------------------------------------------------------------
                         slack                                 27.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.128ns (24.166%)  route 0.402ns (75.834%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.119ns
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.817     2.186    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.236 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.141     3.377    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.403 r  clocks/bufgipb/O
                         net (fo=2075, routed)        0.703     4.106    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X199Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y200       FDRE (Prop_fdre_C_Q)         0.100     4.206 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.218     4.424    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X199Y199       LUT2 (Prop_lut2_I1_O)        0.028     4.452 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.184     4.635    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X194Y197       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.094     2.845    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.898 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.214     4.112    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.142 r  clocks/bufgipb/O
                         net (fo=2075, routed)        0.977     5.119    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X194Y197                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.747     4.372    
    SLICE_X194Y197       FDPE (Remov_fdpe_C_PRE)     -0.072     4.300    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.300    
                         arrival time                           4.635    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.128ns (24.166%)  route 0.402ns (75.834%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.119ns
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.817     2.186    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.236 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.141     3.377    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.403 r  clocks/bufgipb/O
                         net (fo=2075, routed)        0.703     4.106    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X199Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y200       FDRE (Prop_fdre_C_Q)         0.100     4.206 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.218     4.424    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X199Y199       LUT2 (Prop_lut2_I1_O)        0.028     4.452 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.184     4.635    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X194Y197       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.094     2.845    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.898 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.214     4.112    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.142 r  clocks/bufgipb/O
                         net (fo=2075, routed)        0.977     5.119    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X194Y197                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.747     4.372    
    SLICE_X194Y197       FDPE (Remov_fdpe_C_PRE)     -0.072     4.300    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.300    
                         arrival time                           4.635    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.128ns (24.166%)  route 0.402ns (75.834%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.119ns
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.817     2.186    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.236 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.141     3.377    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.403 r  clocks/bufgipb/O
                         net (fo=2075, routed)        0.703     4.106    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X199Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y200       FDRE (Prop_fdre_C_Q)         0.100     4.206 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.218     4.424    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X199Y199       LUT2 (Prop_lut2_I1_O)        0.028     4.452 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.184     4.635    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X194Y197       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.094     2.845    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.898 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.214     4.112    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.142 r  clocks/bufgipb/O
                         net (fo=2075, routed)        0.977     5.119    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X194Y197                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.747     4.372    
    SLICE_X194Y197       FDPE (Remov_fdpe_C_PRE)     -0.072     4.300    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.300    
                         arrival time                           4.635    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.100ns (33.368%)  route 0.200ns (66.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.116ns
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.927ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.817     2.186    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.236 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.141     3.377    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.403 r  clocks/bufgipb/O
                         net (fo=2075, routed)        0.751     4.154    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X195Y192                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y192       FDPE (Prop_fdpe_C_Q)         0.100     4.254 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.200     4.453    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X193Y192       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.094     2.845    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.898 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.214     4.112    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.142 r  clocks/bufgipb/O
                         net (fo=2075, routed)        0.974     5.116    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X193Y192                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.927     4.189    
    SLICE_X193Y192       FDPE (Remov_fdpe_C_PRE)     -0.072     4.117    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -4.117    
                         arrival time                           4.453    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.100ns (35.623%)  route 0.181ns (64.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.110ns
    Source Clock Delay      (SCD):    4.149ns
    Clock Pessimism Removal (CPR):    0.948ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.817     2.186    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.236 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.141     3.377    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.403 r  clocks/bufgipb/O
                         net (fo=2075, routed)        0.746     4.149    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X201Y169                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y169       FDPE (Prop_fdpe_C_Q)         0.100     4.249 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.181     4.429    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X201Y168       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.094     2.845    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.898 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.214     4.112    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.142 r  clocks/bufgipb/O
                         net (fo=2075, routed)        0.968     5.110    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X201Y168                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.948     4.162    
    SLICE_X201Y168       FDPE (Remov_fdpe_C_PRE)     -0.072     4.090    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -4.090    
                         arrival time                           4.429    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.157ns (42.510%)  route 0.212ns (57.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.115ns
    Source Clock Delay      (SCD):    4.152ns
    Clock Pessimism Removal (CPR):    0.950ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.817     2.186    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.236 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.141     3.377    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.403 r  clocks/bufgipb/O
                         net (fo=2075, routed)        0.749     4.152    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X193Y190                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y190       FDPE (Prop_fdpe_C_Q)         0.091     4.243 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.059     4.301    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X193Y190       LUT2 (Prop_lut2_I0_O)        0.066     4.367 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.154     4.521    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X193Y189       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.094     2.845    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.898 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.214     4.112    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.142 r  clocks/bufgipb/O
                         net (fo=2075, routed)        0.973     5.115    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X193Y189                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.950     4.165    
    SLICE_X193Y189       FDPE (Remov_fdpe_C_PRE)     -0.072     4.093    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.093    
                         arrival time                           4.521    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.157ns (42.510%)  route 0.212ns (57.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.115ns
    Source Clock Delay      (SCD):    4.152ns
    Clock Pessimism Removal (CPR):    0.950ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.817     2.186    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.236 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.141     3.377    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.403 r  clocks/bufgipb/O
                         net (fo=2075, routed)        0.749     4.152    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X193Y190                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y190       FDPE (Prop_fdpe_C_Q)         0.091     4.243 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.059     4.301    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X193Y190       LUT2 (Prop_lut2_I0_O)        0.066     4.367 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.154     4.521    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X193Y189       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.094     2.845    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.898 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.214     4.112    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.142 r  clocks/bufgipb/O
                         net (fo=2075, routed)        0.973     5.115    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X193Y189                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.950     4.165    
    SLICE_X193Y189       FDPE (Remov_fdpe_C_PRE)     -0.072     4.093    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.093    
                         arrival time                           4.521    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.128ns (28.718%)  route 0.318ns (71.282%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.109ns
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.949ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.817     2.186    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.236 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.141     3.377    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.403 r  clocks/bufgipb/O
                         net (fo=2075, routed)        0.744     4.147    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X203Y171                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y171       FDRE (Prop_fdre_C_Q)         0.100     4.247 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.173     4.420    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X202Y170       LUT2 (Prop_lut2_I1_O)        0.028     4.448 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.145     4.592    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X202Y170       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.094     2.845    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.898 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.214     4.112    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.142 r  clocks/bufgipb/O
                         net (fo=2075, routed)        0.967     5.109    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X202Y170                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.949     4.160    
    SLICE_X202Y170       FDPE (Remov_fdpe_C_PRE)     -0.072     4.088    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.088    
                         arrival time                           4.592    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.128ns (28.718%)  route 0.318ns (71.282%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.109ns
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.949ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.817     2.186    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.236 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.141     3.377    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.403 r  clocks/bufgipb/O
                         net (fo=2075, routed)        0.744     4.147    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X203Y171                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y171       FDRE (Prop_fdre_C_Q)         0.100     4.247 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.173     4.420    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X202Y170       LUT2 (Prop_lut2_I1_O)        0.028     4.448 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.145     4.592    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X202Y170       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.094     2.845    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.898 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.214     4.112    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.142 r  clocks/bufgipb/O
                         net (fo=2075, routed)        0.967     5.109    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X202Y170                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.949     4.160    
    SLICE_X202Y170       FDPE (Remov_fdpe_C_PRE)     -0.072     4.088    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.088    
                         arrival time                           4.592    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.128ns (28.641%)  route 0.319ns (71.359%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.106ns
    Source Clock Delay      (SCD):    4.145ns
    Clock Pessimism Removal (CPR):    0.948ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.817     2.186    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.236 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.141     3.377    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.403 r  clocks/bufgipb/O
                         net (fo=2075, routed)        0.742     4.145    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X201Y176                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y176       FDRE (Prop_fdre_C_Q)         0.100     4.245 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.129     4.373    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X201Y176       LUT2 (Prop_lut2_I1_O)        0.028     4.401 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.190     4.592    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X201Y177       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.094     2.845    clocks/clk125_fr
    MMCME2_ADV_X0Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.898 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.214     4.112    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.142 r  clocks/bufgipb/O
                         net (fo=2075, routed)        0.964     5.106    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X201Y177                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.948     4.158    
    SLICE_X201Y177       FDPE (Remov_fdpe_C_PRE)     -0.072     4.086    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.086    
                         arrival time                           4.592    
  -------------------------------------------------------------------
                         slack                                  0.506    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk200
  To Clock:  clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.312ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 0.259ns (13.124%)  route 1.714ns (86.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 9.763 - 5.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.584     5.408    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X196Y155                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y155       FDPE (Prop_fdpe_C_Q)         0.259     5.667 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.714     7.381    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X219Y150       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.036     9.763    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X219Y150                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.177     9.940    
                         clock uncertainty           -0.035     9.905    
    SLICE_X219Y150       FDCE (Recov_fdce_C_CLR)     -0.212     9.693    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.693    
                         arrival time                          -7.381    
  -------------------------------------------------------------------
                         slack                                  2.312    

Slack (MET) :             2.351ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.063ns  (logic 0.259ns (12.556%)  route 1.804ns (87.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 9.834 - 5.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.584     5.408    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X196Y155                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y155       FDPE (Prop_fdpe_C_Q)         0.259     5.667 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.804     7.470    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X220Y150       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.107     9.834    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X220Y150                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.177    10.011    
                         clock uncertainty           -0.035     9.975    
    SLICE_X220Y150       FDCE (Recov_fdce_C_CLR)     -0.154     9.821    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          9.821    
                         arrival time                          -7.470    
  -------------------------------------------------------------------
                         slack                                  2.351    

Slack (MET) :             2.667ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.259ns (15.752%)  route 1.385ns (84.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 9.764 - 5.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.584     5.408    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X196Y155                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y155       FDPE (Prop_fdpe_C_Q)         0.259     5.667 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.385     7.052    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X212Y154       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.037     9.764    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X212Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.177     9.941    
                         clock uncertainty           -0.035     9.906    
    SLICE_X212Y154       FDCE (Recov_fdce_C_CLR)     -0.187     9.719    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.719    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                  2.667    

Slack (MET) :             2.667ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.259ns (15.752%)  route 1.385ns (84.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 9.764 - 5.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.584     5.408    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X196Y155                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y155       FDPE (Prop_fdpe_C_Q)         0.259     5.667 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.385     7.052    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X212Y154       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.037     9.764    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X212Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.177     9.941    
                         clock uncertainty           -0.035     9.906    
    SLICE_X212Y154       FDCE (Recov_fdce_C_CLR)     -0.187     9.719    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.719    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                  2.667    

Slack (MET) :             2.700ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.259ns (15.752%)  route 1.385ns (84.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 9.764 - 5.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.584     5.408    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X196Y155                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y155       FDPE (Prop_fdpe_C_Q)         0.259     5.667 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.385     7.052    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X212Y154       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.037     9.764    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X212Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.177     9.941    
                         clock uncertainty           -0.035     9.906    
    SLICE_X212Y154       FDCE (Recov_fdce_C_CLR)     -0.154     9.752    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.752    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                  2.700    

Slack (MET) :             2.700ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.259ns (15.752%)  route 1.385ns (84.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 9.764 - 5.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.584     5.408    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X196Y155                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y155       FDPE (Prop_fdpe_C_Q)         0.259     5.667 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.385     7.052    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X212Y154       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.037     9.764    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X212Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.177     9.941    
                         clock uncertainty           -0.035     9.906    
    SLICE_X212Y154       FDCE (Recov_fdce_C_CLR)     -0.154     9.752    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.752    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                  2.700    

Slack (MET) :             2.700ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.259ns (15.752%)  route 1.385ns (84.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 9.764 - 5.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.584     5.408    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X196Y155                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y155       FDPE (Prop_fdpe_C_Q)         0.259     5.667 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.385     7.052    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X212Y154       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.037     9.764    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X212Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.177     9.941    
                         clock uncertainty           -0.035     9.906    
    SLICE_X212Y154       FDCE (Recov_fdce_C_CLR)     -0.154     9.752    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.752    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                  2.700    

Slack (MET) :             2.743ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        1.728ns  (logic 0.259ns (14.989%)  route 1.469ns (85.011%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 9.949 - 5.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.584     5.408    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X196Y155                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y155       FDPE (Prop_fdpe_C_Q)         0.259     5.667 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.469     7.136    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X218Y149       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.222     9.949    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X218Y149                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.177    10.126    
                         clock uncertainty           -0.035    10.090    
    SLICE_X218Y149       FDCE (Recov_fdce_C_CLR)     -0.212     9.878    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.878    
                         arrival time                          -7.136    
  -------------------------------------------------------------------
                         slack                                  2.743    

Slack (MET) :             2.743ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        1.728ns  (logic 0.259ns (14.989%)  route 1.469ns (85.011%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 9.949 - 5.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.584     5.408    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X196Y155                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y155       FDPE (Prop_fdpe_C_Q)         0.259     5.667 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.469     7.136    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X218Y149       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.222     9.949    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X218Y149                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.177    10.126    
                         clock uncertainty           -0.035    10.090    
    SLICE_X218Y149       FDCE (Recov_fdce_C_CLR)     -0.212     9.878    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.878    
                         arrival time                          -7.136    
  -------------------------------------------------------------------
                         slack                                  2.743    

Slack (MET) :             2.745ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.259ns (15.007%)  route 1.467ns (84.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 9.949 - 5.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.584     5.408    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X196Y155                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y155       FDPE (Prop_fdpe_C_Q)         0.259     5.667 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.467     7.133    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X219Y149       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.222     9.949    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X219Y149                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.177    10.126    
                         clock uncertainty           -0.035    10.090    
    SLICE_X219Y149       FDCE (Recov_fdce_C_CLR)     -0.212     9.878    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.878    
                         arrival time                          -7.133    
  -------------------------------------------------------------------
                         slack                                  2.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.118ns (15.694%)  route 0.634ns (84.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.833ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.473     2.833    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X196Y155                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y155       FDPE (Prop_fdpe_C_Q)         0.118     2.951 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          0.634     3.584    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X211Y154       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.181     3.618    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X211Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism             -0.123     3.495    
    SLICE_X211Y154       FDCE (Remov_fdce_C_CLR)     -0.069     3.426    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.426    
                         arrival time                           3.584    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.118ns (15.694%)  route 0.634ns (84.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.833ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.473     2.833    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X196Y155                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y155       FDPE (Prop_fdpe_C_Q)         0.118     2.951 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          0.634     3.584    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X211Y154       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.181     3.618    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X211Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism             -0.123     3.495    
    SLICE_X211Y154       FDCE (Remov_fdce_C_CLR)     -0.069     3.426    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.426    
                         arrival time                           3.584    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.118ns (15.694%)  route 0.634ns (84.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.833ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.473     2.833    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X196Y155                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y155       FDPE (Prop_fdpe_C_Q)         0.118     2.951 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          0.634     3.584    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X211Y154       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.181     3.618    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X211Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism             -0.123     3.495    
    SLICE_X211Y154       FDCE (Remov_fdce_C_CLR)     -0.069     3.426    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.426    
                         arrival time                           3.584    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.118ns (12.801%)  route 0.804ns (87.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.759ns
    Source Clock Delay      (SCD):    2.833ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.473     2.833    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X196Y155                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y155       FDPE (Prop_fdpe_C_Q)         0.118     2.951 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          0.804     3.754    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X219Y149       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.322     3.759    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X219Y149                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism             -0.123     3.636    
    SLICE_X219Y149       FDCE (Remov_fdce_C_CLR)     -0.069     3.567    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.567    
                         arrival time                           3.754    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.118ns (12.801%)  route 0.804ns (87.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.759ns
    Source Clock Delay      (SCD):    2.833ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.473     2.833    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X196Y155                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y155       FDPE (Prop_fdpe_C_Q)         0.118     2.951 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          0.804     3.754    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X219Y149       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.322     3.759    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X219Y149                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism             -0.123     3.636    
    SLICE_X219Y149       FDCE (Remov_fdce_C_CLR)     -0.069     3.567    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.567    
                         arrival time                           3.754    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.118ns (12.801%)  route 0.804ns (87.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.759ns
    Source Clock Delay      (SCD):    2.833ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.473     2.833    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X196Y155                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y155       FDPE (Prop_fdpe_C_Q)         0.118     2.951 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          0.804     3.754    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X219Y149       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.322     3.759    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X219Y149                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism             -0.123     3.636    
    SLICE_X219Y149       FDCE (Remov_fdce_C_CLR)     -0.069     3.567    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.567    
                         arrival time                           3.754    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.118ns (12.801%)  route 0.804ns (87.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.759ns
    Source Clock Delay      (SCD):    2.833ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.473     2.833    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X196Y155                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y155       FDPE (Prop_fdpe_C_Q)         0.118     2.951 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          0.804     3.754    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X219Y149       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.322     3.759    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X219Y149                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism             -0.123     3.636    
    SLICE_X219Y149       FDCE (Remov_fdce_C_CLR)     -0.069     3.567    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.567    
                         arrival time                           3.754    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.118ns (12.801%)  route 0.804ns (87.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.759ns
    Source Clock Delay      (SCD):    2.833ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.473     2.833    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X196Y155                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y155       FDPE (Prop_fdpe_C_Q)         0.118     2.951 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          0.804     3.754    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X219Y149       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.322     3.759    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X219Y149                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism             -0.123     3.636    
    SLICE_X219Y149       FDCE (Remov_fdce_C_CLR)     -0.069     3.567    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.567    
                         arrival time                           3.754    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.118ns (12.771%)  route 0.806ns (87.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.759ns
    Source Clock Delay      (SCD):    2.833ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.473     2.833    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X196Y155                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y155       FDPE (Prop_fdpe_C_Q)         0.118     2.951 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          0.806     3.756    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X218Y149       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.322     3.759    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X218Y149                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.123     3.636    
    SLICE_X218Y149       FDCE (Remov_fdce_C_CLR)     -0.069     3.567    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.567    
                         arrival time                           3.756    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.118ns (12.771%)  route 0.806ns (87.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.759ns
    Source Clock Delay      (SCD):    2.833ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.473     2.833    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X196Y155                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y155       FDPE (Prop_fdpe_C_Q)         0.118     2.951 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          0.806     3.756    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X218Y149       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.322     3.759    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X218Y149                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism             -0.123     3.636    
    SLICE_X218Y149       FDCE (Remov_fdce_C_CLR)     -0.069     3.567    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.567    
                         arrival time                           3.756    
  -------------------------------------------------------------------
                         slack                                  0.190    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.798ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.223ns (11.435%)  route 1.727ns (88.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.207ns = ( 16.207 - 8.000 ) 
    Source Clock Delay      (SCD):    8.751ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089     4.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.781     7.064    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.157 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.594     8.751    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/clk125
    SLICE_X191Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y182       FDRE (Prop_fdre_C_Q)         0.223     8.974 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          1.727    10.701    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/gt_reset
    SLICE_X220Y180       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    11.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639    14.606    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.689 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.518    16.207    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X220Y180                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.556    16.763    
                         clock uncertainty           -0.077    16.686    
    SLICE_X220Y180       FDCE (Recov_fdce_C_CLR)     -0.187    16.499    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         16.499    
                         arrival time                         -10.701    
  -------------------------------------------------------------------
                         slack                                  5.798    

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.223ns (11.435%)  route 1.727ns (88.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.207ns = ( 16.207 - 8.000 ) 
    Source Clock Delay      (SCD):    8.751ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089     4.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.781     7.064    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.157 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.594     8.751    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/clk125
    SLICE_X191Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y182       FDRE (Prop_fdre_C_Q)         0.223     8.974 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          1.727    10.701    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/gt_reset
    SLICE_X220Y180       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    11.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639    14.606    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.689 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.518    16.207    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X220Y180                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.556    16.763    
                         clock uncertainty           -0.077    16.686    
    SLICE_X220Y180       FDCE (Recov_fdce_C_CLR)     -0.154    16.532    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         16.532    
                         arrival time                         -10.701    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.223ns (11.435%)  route 1.727ns (88.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.207ns = ( 16.207 - 8.000 ) 
    Source Clock Delay      (SCD):    8.751ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089     4.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.781     7.064    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.157 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.594     8.751    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/clk125
    SLICE_X191Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y182       FDRE (Prop_fdre_C_Q)         0.223     8.974 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          1.727    10.701    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/gt_reset
    SLICE_X220Y180       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    11.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639    14.606    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.689 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.518    16.207    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X220Y180                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.556    16.763    
                         clock uncertainty           -0.077    16.686    
    SLICE_X220Y180       FDCE (Recov_fdce_C_CLR)     -0.154    16.532    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         16.532    
                         arrival time                         -10.701    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.223ns (12.553%)  route 1.553ns (87.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.206ns = ( 16.206 - 8.000 ) 
    Source Clock Delay      (SCD):    8.751ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089     4.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.781     7.064    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.157 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.594     8.751    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/clk125
    SLICE_X191Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y182       FDRE (Prop_fdre_C_Q)         0.223     8.974 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          1.553    10.527    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/gt_reset
    SLICE_X217Y180       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    11.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639    14.606    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.689 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.517    16.206    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X217Y180                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.556    16.762    
                         clock uncertainty           -0.077    16.685    
    SLICE_X217Y180       FDCE (Recov_fdce_C_CLR)     -0.212    16.473    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.473    
                         arrival time                         -10.527    
  -------------------------------------------------------------------
                         slack                                  5.946    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.223ns (12.553%)  route 1.553ns (87.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.206ns = ( 16.206 - 8.000 ) 
    Source Clock Delay      (SCD):    8.751ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089     4.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.781     7.064    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.157 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.594     8.751    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/clk125
    SLICE_X191Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y182       FDRE (Prop_fdre_C_Q)         0.223     8.974 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          1.553    10.527    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/gt_reset
    SLICE_X217Y180       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    11.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639    14.606    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.689 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.517    16.206    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X217Y180                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.556    16.762    
                         clock uncertainty           -0.077    16.685    
    SLICE_X217Y180       FDCE (Recov_fdce_C_CLR)     -0.212    16.473    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         16.473    
                         arrival time                         -10.527    
  -------------------------------------------------------------------
                         slack                                  5.946    

Slack (MET) :             5.979ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.223ns (12.622%)  route 1.544ns (87.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.204ns = ( 16.204 - 8.000 ) 
    Source Clock Delay      (SCD):    8.751ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089     4.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.781     7.064    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.157 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.594     8.751    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/clk125
    SLICE_X191Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y182       FDRE (Prop_fdre_C_Q)         0.223     8.974 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          1.544    10.518    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/gt_reset
    SLICE_X220Y178       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    11.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639    14.606    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.689 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.515    16.204    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X220Y178                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism              0.556    16.760    
                         clock uncertainty           -0.077    16.683    
    SLICE_X220Y178       FDCE (Recov_fdce_C_CLR)     -0.187    16.496    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                         16.496    
                         arrival time                         -10.518    
  -------------------------------------------------------------------
                         slack                                  5.979    

Slack (MET) :             6.012ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.223ns (12.622%)  route 1.544ns (87.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.204ns = ( 16.204 - 8.000 ) 
    Source Clock Delay      (SCD):    8.751ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089     4.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.781     7.064    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.157 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.594     8.751    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/clk125
    SLICE_X191Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y182       FDRE (Prop_fdre_C_Q)         0.223     8.974 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          1.544    10.518    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/gt_reset
    SLICE_X220Y178       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    11.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639    14.606    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.689 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.515    16.204    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X220Y178                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.556    16.760    
                         clock uncertainty           -0.077    16.683    
    SLICE_X220Y178       FDCE (Recov_fdce_C_CLR)     -0.154    16.529    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         16.529    
                         arrival time                         -10.518    
  -------------------------------------------------------------------
                         slack                                  6.012    

Slack (MET) :             6.012ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.223ns (12.622%)  route 1.544ns (87.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.204ns = ( 16.204 - 8.000 ) 
    Source Clock Delay      (SCD):    8.751ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089     4.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.781     7.064    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.157 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.594     8.751    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/clk125
    SLICE_X191Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y182       FDRE (Prop_fdre_C_Q)         0.223     8.974 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          1.544    10.518    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/gt_reset
    SLICE_X220Y178       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    11.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639    14.606    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.689 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.515    16.204    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X220Y178                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.556    16.760    
                         clock uncertainty           -0.077    16.683    
    SLICE_X220Y178       FDCE (Recov_fdce_C_CLR)     -0.154    16.529    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         16.529    
                         arrival time                         -10.518    
  -------------------------------------------------------------------
                         slack                                  6.012    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.687ns  (logic 0.223ns (13.219%)  route 1.464ns (86.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.205ns = ( 16.205 - 8.000 ) 
    Source Clock Delay      (SCD):    8.751ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089     4.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.781     7.064    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.157 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.594     8.751    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/clk125
    SLICE_X191Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y182       FDRE (Prop_fdre_C_Q)         0.223     8.974 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          1.464    10.438    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/gt_reset
    SLICE_X217Y179       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    11.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639    14.606    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.689 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.516    16.205    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X217Y179                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.556    16.761    
                         clock uncertainty           -0.077    16.684    
    SLICE_X217Y179       FDCE (Recov_fdce_C_CLR)     -0.212    16.472    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         16.472    
                         arrival time                         -10.438    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.178ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.223ns (16.864%)  route 1.099ns (83.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.044ns = ( 16.044 - 8.000 ) 
    Source Clock Delay      (SCD):    8.761ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           2.089     4.206    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.283 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.781     7.064    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.157 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.604     8.761    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/clk125
    SLICE_X191Y198                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y198       FDRE (Prop_fdre_C_Q)         0.223     8.984 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          1.099    10.083    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/gt_reset
    SLICE_X210Y200       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.924    11.894    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.967 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.639    14.606    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.689 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        1.355    16.044    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X210Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.481    16.525    
                         clock uncertainty           -0.077    16.448    
    SLICE_X210Y200       FDCE (Recov_fdce_C_CLR)     -0.187    16.261    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         16.261    
                         arrival time                         -10.083    
  -------------------------------------------------------------------
                         slack                                  6.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_s_reg/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.091ns (41.394%)  route 0.129ns (58.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.544ns
    Source Clock Delay      (SCD):    3.859ns
    Clock Pessimism Removal (CPR):    0.673ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.759     3.859    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/CLK
    SLICE_X217Y155                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y155       FDPE (Prop_fdpe_C_Q)         0.091     3.950 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=25, routed)          0.129     4.079    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X216Y161       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.982     4.544    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X216Y161                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_s_reg/C
                         clock pessimism             -0.673     3.871    
    SLICE_X216Y161       FDCE (Remov_fdce_C_CLR)     -0.088     3.783    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_s_reg
  -------------------------------------------------------------------
                         required time                         -3.783    
                         arrival time                           4.079    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.091ns (41.394%)  route 0.129ns (58.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.544ns
    Source Clock Delay      (SCD):    3.859ns
    Clock Pessimism Removal (CPR):    0.673ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.759     3.859    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/CLK
    SLICE_X217Y155                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y155       FDPE (Prop_fdpe_C_Q)         0.091     3.950 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=25, routed)          0.129     4.079    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X216Y161       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.982     4.544    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X216Y161                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
                         clock pessimism             -0.673     3.871    
    SLICE_X216Y161       FDCE (Remov_fdce_C_CLR)     -0.088     3.783    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg
  -------------------------------------------------------------------
                         required time                         -3.783    
                         arrival time                           4.079    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/DRP_OP_DONE_reg/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.118ns (37.194%)  route 0.199ns (62.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.541ns
    Source Clock Delay      (SCD):    3.857ns
    Clock Pessimism Removal (CPR):    0.673ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.757     3.857    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X216Y161                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y161       FDCE (Prop_fdce_C_Q)         0.118     3.975 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/Q
                         net (fo=3, routed)           0.199     4.174    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss
    SLICE_X219Y163       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/DRP_OP_DONE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.979     4.541    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X219Y163                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/DRP_OP_DONE_reg/C
                         clock pessimism             -0.673     3.868    
    SLICE_X219Y163       FDCE (Remov_fdce_C_CLR)     -0.069     3.799    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/DRP_OP_DONE_reg
  -------------------------------------------------------------------
                         required time                         -3.799    
                         arrival time                           4.174    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.091ns (27.754%)  route 0.237ns (72.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.544ns
    Source Clock Delay      (SCD):    3.859ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.759     3.859    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/CLK
    SLICE_X217Y155                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y155       FDPE (Prop_fdpe_C_Q)         0.091     3.950 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=25, routed)          0.237     4.187    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X220Y161       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.982     4.544    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X220Y161                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/C
                         clock pessimism             -0.650     3.894    
    SLICE_X220Y161       FDCE (Remov_fdce_C_CLR)     -0.088     3.806    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.806    
                         arrival time                           4.187    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.091ns (27.754%)  route 0.237ns (72.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.544ns
    Source Clock Delay      (SCD):    3.859ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.759     3.859    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/CLK
    SLICE_X217Y155                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y155       FDPE (Prop_fdpe_C_Q)         0.091     3.950 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=25, routed)          0.237     4.187    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X220Y161       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.982     4.544    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X220Y161                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]/C
                         clock pessimism             -0.650     3.894    
    SLICE_X220Y161       FDCE (Remov_fdce_C_CLR)     -0.088     3.806    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.806    
                         arrival time                           4.187    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.091ns (27.754%)  route 0.237ns (72.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.544ns
    Source Clock Delay      (SCD):    3.859ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.759     3.859    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/CLK
    SLICE_X217Y155                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y155       FDPE (Prop_fdpe_C_Q)         0.091     3.950 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=25, routed)          0.237     4.187    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X220Y161       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.982     4.544    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X220Y161                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]/C
                         clock pessimism             -0.650     3.894    
    SLICE_X220Y161       FDCE (Remov_fdce_C_CLR)     -0.088     3.806    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.806    
                         arrival time                           4.187    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[8]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.091ns (27.754%)  route 0.237ns (72.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.544ns
    Source Clock Delay      (SCD):    3.859ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.759     3.859    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/CLK
    SLICE_X217Y155                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y155       FDPE (Prop_fdpe_C_Q)         0.091     3.950 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=25, routed)          0.237     4.187    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X220Y161       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.982     4.544    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X220Y161                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[8]/C
                         clock pessimism             -0.650     3.894    
    SLICE_X220Y161       FDCE (Remov_fdce_C_CLR)     -0.088     3.806    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.806    
                         arrival time                           4.187    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.091ns (27.884%)  route 0.235ns (72.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.544ns
    Source Clock Delay      (SCD):    3.859ns
    Clock Pessimism Removal (CPR):    0.673ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.759     3.859    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/CLK
    SLICE_X217Y155                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y155       FDPE (Prop_fdpe_C_Q)         0.091     3.950 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=25, routed)          0.235     4.185    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X218Y161       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.982     4.544    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X218Y161                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/C
                         clock pessimism             -0.673     3.871    
    SLICE_X218Y161       FDCE (Remov_fdce_C_CLR)     -0.107     3.764    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.764    
                         arrival time                           4.185    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.091ns (27.884%)  route 0.235ns (72.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.544ns
    Source Clock Delay      (SCD):    3.859ns
    Clock Pessimism Removal (CPR):    0.673ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.759     3.859    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/CLK
    SLICE_X217Y155                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y155       FDPE (Prop_fdpe_C_Q)         0.091     3.950 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=25, routed)          0.235     4.185    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X218Y161       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.982     4.544    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X218Y161                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]/C
                         clock pessimism             -0.673     3.871    
    SLICE_X218Y161       FDCE (Remov_fdce_C_CLR)     -0.107     3.764    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.764    
                         arrival time                           4.185    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.091ns (24.369%)  route 0.282ns (75.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.544ns
    Source Clock Delay      (SCD):    3.859ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.799     1.726    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.776 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.298     3.074    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.100 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.759     3.859    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/CLK
    SLICE_X217Y155                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y155       FDPE (Prop_fdpe_C_Q)         0.091     3.950 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=25, routed)          0.282     4.232    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X220Y160       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.091     2.109    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.162 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.532    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.562 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4119, routed)        0.982     4.544    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X220Y160                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/C
                         clock pessimism             -0.650     3.894    
    SLICE_X220Y160       FDCE (Remov_fdce_C_CLR)     -0.088     3.806    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.806    
                         arrival time                           4.232    
  -------------------------------------------------------------------
                         slack                                  0.426    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  To Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        4.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.827ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@6.400ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.302ns (23.866%)  route 0.963ns (76.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.486ns = ( 9.886 - 6.400 ) 
    Source Clock Delay      (SCD):    3.781ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.664     3.781    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/user_clk
    SLICE_X206Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y199       FDRE (Prop_fdre_C_Q)         0.259     4.040 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=2, routed)           0.564     4.604    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rx_resetdone_out
    SLICE_X195Y199       LUT1 (Prop_lut1_I0_O)        0.043     4.647 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.399     5.046    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/I2
    SLICE_X194Y199       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     6.400 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.370 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.516     9.886    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/user_clk
    SLICE_X194Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/C
                         clock pessimism              0.235    10.121    
                         clock uncertainty           -0.035    10.086    
    SLICE_X194Y199       FDCE (Recov_fdce_C_CLR)     -0.212     9.874    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                          9.874    
                         arrival time                          -5.046    
  -------------------------------------------------------------------
                         slack                                  4.827    

Slack (MET) :             4.827ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@6.400ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.302ns (23.866%)  route 0.963ns (76.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.486ns = ( 9.886 - 6.400 ) 
    Source Clock Delay      (SCD):    3.781ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.664     3.781    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/user_clk
    SLICE_X206Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y199       FDRE (Prop_fdre_C_Q)         0.259     4.040 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=2, routed)           0.564     4.604    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rx_resetdone_out
    SLICE_X195Y199       LUT1 (Prop_lut1_I0_O)        0.043     4.647 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.399     5.046    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/I2
    SLICE_X194Y199       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     6.400 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.370 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.516     9.886    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/user_clk
    SLICE_X194Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r_reg/C
                         clock pessimism              0.235    10.121    
                         clock uncertainty           -0.035    10.086    
    SLICE_X194Y199       FDCE (Recov_fdce_C_CLR)     -0.212     9.874    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                          9.874    
                         arrival time                          -5.046    
  -------------------------------------------------------------------
                         slack                                  4.827    

Slack (MET) :             5.027ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@6.400ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.266ns (24.017%)  route 0.842ns (75.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.485ns = ( 9.885 - 6.400 ) 
    Source Clock Delay      (SCD):    3.772ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.655     3.772    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X195Y191                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y191       FDRE (Prop_fdre_C_Q)         0.223     3.995 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.343     4.338    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X195Y190       LUT2 (Prop_lut2_I1_O)        0.043     4.381 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.499     4.880    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X198Y189       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     6.400 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.370 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.515     9.885    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X198Y189                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.235    10.120    
                         clock uncertainty           -0.035    10.085    
    SLICE_X198Y189       FDPE (Recov_fdpe_C_PRE)     -0.178     9.907    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -4.880    
  -------------------------------------------------------------------
                         slack                                  5.027    

Slack (MET) :             5.091ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@6.400ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.302ns (29.153%)  route 0.734ns (70.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns = ( 9.889 - 6.400 ) 
    Source Clock Delay      (SCD):    3.775ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.658     3.775    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X200Y195                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y195       FDRE (Prop_fdre_C_Q)         0.259     4.034 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.437     4.471    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X201Y194       LUT2 (Prop_lut2_I1_O)        0.043     4.514 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.297     4.811    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X204Y194       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     6.400 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.370 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.519     9.889    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X204Y194                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.235    10.124    
                         clock uncertainty           -0.035    10.089    
    SLICE_X204Y194       FDPE (Recov_fdpe_C_PRE)     -0.187     9.902    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.902    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  5.091    

Slack (MET) :             5.091ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@6.400ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.302ns (29.153%)  route 0.734ns (70.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns = ( 9.889 - 6.400 ) 
    Source Clock Delay      (SCD):    3.775ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.658     3.775    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X200Y195                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y195       FDRE (Prop_fdre_C_Q)         0.259     4.034 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.437     4.471    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X201Y194       LUT2 (Prop_lut2_I1_O)        0.043     4.514 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.297     4.811    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X204Y194       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     6.400 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.370 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.519     9.889    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X204Y194                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.235    10.124    
                         clock uncertainty           -0.035    10.089    
    SLICE_X204Y194       FDPE (Recov_fdpe_C_PRE)     -0.187     9.902    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.902    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  5.091    

Slack (MET) :             5.110ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@6.400ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.266ns (25.944%)  route 0.759ns (74.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.486ns = ( 9.886 - 6.400 ) 
    Source Clock Delay      (SCD):    3.772ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.655     3.772    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X195Y191                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y191       FDRE (Prop_fdre_C_Q)         0.223     3.995 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.343     4.338    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X195Y190       LUT2 (Prop_lut2_I1_O)        0.043     4.381 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.417     4.797    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X198Y190       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     6.400 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.370 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.516     9.886    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X198Y190                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.235    10.121    
                         clock uncertainty           -0.035    10.086    
    SLICE_X198Y190       FDPE (Recov_fdpe_C_PRE)     -0.178     9.908    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                  5.110    

Slack (MET) :             5.110ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@6.400ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.266ns (25.944%)  route 0.759ns (74.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.486ns = ( 9.886 - 6.400 ) 
    Source Clock Delay      (SCD):    3.772ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.655     3.772    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X195Y191                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y191       FDRE (Prop_fdre_C_Q)         0.223     3.995 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.343     4.338    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X195Y190       LUT2 (Prop_lut2_I1_O)        0.043     4.381 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.417     4.797    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X198Y190       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     6.400 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.370 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.516     9.886    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X198Y190                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.235    10.121    
                         clock uncertainty           -0.035    10.086    
    SLICE_X198Y190       FDPE (Recov_fdpe_C_PRE)     -0.178     9.908    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                  5.110    

Slack (MET) :             5.313ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@6.400ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.266ns (32.667%)  route 0.548ns (67.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.316ns = ( 9.716 - 6.400 ) 
    Source Clock Delay      (SCD):    3.602ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.485     3.602    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/user_clk
    SLICE_X195Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y200       FDRE (Prop_fdre_C_Q)         0.223     3.825 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=1, routed)           0.241     4.066    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3
    SLICE_X194Y200       LUT1 (Prop_lut1_I0_O)        0.043     4.109 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.307     4.416    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/n_19_tx_resetdone_cdc_sync
    SLICE_X194Y201       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     6.400 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.370 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.346     9.716    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/user_clk
    SLICE_X194Y201                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r2_reg/C
                         clock pessimism              0.261     9.977    
                         clock uncertainty           -0.035     9.942    
    SLICE_X194Y201       FDCE (Recov_fdce_C_CLR)     -0.212     9.730    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -4.416    
  -------------------------------------------------------------------
                         slack                                  5.313    

Slack (MET) :             5.313ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r_reg/CLR
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@6.400ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.266ns (32.667%)  route 0.548ns (67.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.316ns = ( 9.716 - 6.400 ) 
    Source Clock Delay      (SCD):    3.602ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.485     3.602    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/user_clk
    SLICE_X195Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y200       FDRE (Prop_fdre_C_Q)         0.223     3.825 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=1, routed)           0.241     4.066    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3
    SLICE_X194Y200       LUT1 (Prop_lut1_I0_O)        0.043     4.109 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.307     4.416    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/n_19_tx_resetdone_cdc_sync
    SLICE_X194Y201       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     6.400 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.370 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.346     9.716    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/user_clk
    SLICE_X194Y201                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r_reg/C
                         clock pessimism              0.261     9.977    
                         clock uncertainty           -0.035     9.942    
    SLICE_X194Y201       FDCE (Recov_fdce_C_CLR)     -0.212     9.730    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r_reg
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -4.416    
  -------------------------------------------------------------------
                         slack                                  5.313    

Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[0]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@6.400ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.204ns (29.938%)  route 0.477ns (70.062%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.316ns = ( 9.716 - 6.400 ) 
    Source Clock Delay      (SCD):    3.601ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.484     3.601    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/sync_clk
    SLICE_X193Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y200       FDRE (Prop_fdre_C_Q)         0.204     3.805 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.477     4.282    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_sync
    SLICE_X194Y200       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     6.400 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.370 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.346     9.716    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/sync_clk
    SLICE_X194Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[0]/C
                         clock pessimism              0.233     9.949    
                         clock uncertainty           -0.035     9.914    
    SLICE_X194Y200       FDPE (Recov_fdpe_C_PRE)     -0.259     9.655    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[0]
  -------------------------------------------------------------------
                         required time                          9.655    
                         arrival time                          -4.282    
  -------------------------------------------------------------------
                         slack                                  5.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.100ns (41.412%)  route 0.141ns (58.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.752     1.679    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X199Y193                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y193       FDPE (Prop_fdpe_C_Q)         0.100     1.779 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.141     1.920    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X199Y191       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.974     1.992    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X199Y191                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.300     1.692    
    SLICE_X199Y191       FDPE (Remov_fdpe_C_PRE)     -0.072     1.620    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[0]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.091ns (28.761%)  route 0.225ns (71.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.697     1.624    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/sync_clk
    SLICE_X193Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y200       FDRE (Prop_fdre_C_Q)         0.091     1.715 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.225     1.940    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_sync
    SLICE_X194Y200       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.903     1.921    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/sync_clk
    SLICE_X194Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[0]/C
                         clock pessimism             -0.259     1.662    
    SLICE_X194Y200       FDPE (Remov_fdpe_C_PRE)     -0.108     1.554    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[1]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.091ns (28.761%)  route 0.225ns (71.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.697     1.624    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/sync_clk
    SLICE_X193Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y200       FDRE (Prop_fdre_C_Q)         0.091     1.715 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.225     1.940    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_sync
    SLICE_X194Y200       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.903     1.921    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/sync_clk
    SLICE_X194Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[1]/C
                         clock pessimism             -0.259     1.662    
    SLICE_X194Y200       FDPE (Remov_fdpe_C_PRE)     -0.108     1.554    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[2]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.091ns (28.761%)  route 0.225ns (71.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.697     1.624    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/sync_clk
    SLICE_X193Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y200       FDRE (Prop_fdre_C_Q)         0.091     1.715 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.225     1.940    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_sync
    SLICE_X194Y200       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.903     1.921    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/sync_clk
    SLICE_X194Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[2]/C
                         clock pessimism             -0.259     1.662    
    SLICE_X194Y200       FDPE (Remov_fdpe_C_PRE)     -0.108     1.554    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[3]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.091ns (28.761%)  route 0.225ns (71.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.697     1.624    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/sync_clk
    SLICE_X193Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y200       FDRE (Prop_fdre_C_Q)         0.091     1.715 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.225     1.940    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_sync
    SLICE_X194Y200       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.903     1.921    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/sync_clk
    SLICE_X194Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[3]/C
                         clock pessimism             -0.259     1.662    
    SLICE_X194Y200       FDPE (Remov_fdpe_C_PRE)     -0.108     1.554    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.128ns (32.713%)  route 0.263ns (67.287%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.699     1.626    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/user_clk
    SLICE_X195Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y200       FDRE (Prop_fdre_C_Q)         0.100     1.726 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=1, routed)           0.122     1.848    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3
    SLICE_X194Y200       LUT1 (Prop_lut1_I0_O)        0.028     1.876 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.141     2.017    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/n_19_tx_resetdone_cdc_sync
    SLICE_X194Y201       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.903     1.921    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/user_clk
    SLICE_X194Y201                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r2_reg/C
                         clock pessimism             -0.281     1.640    
    SLICE_X194Y201       FDCE (Remov_fdce_C_CLR)     -0.069     1.571    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r_reg/CLR
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.128ns (32.713%)  route 0.263ns (67.287%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.699     1.626    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/user_clk
    SLICE_X195Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y200       FDRE (Prop_fdre_C_Q)         0.100     1.726 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=1, routed)           0.122     1.848    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3
    SLICE_X194Y200       LUT1 (Prop_lut1_I0_O)        0.028     1.876 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.141     2.017    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/n_19_tx_resetdone_cdc_sync
    SLICE_X194Y201       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.903     1.921    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/user_clk
    SLICE_X194Y201                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r_reg/C
                         clock pessimism             -0.281     1.640    
    SLICE_X194Y201       FDCE (Remov_fdce_C_CLR)     -0.069     1.571    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.157ns (38.022%)  route 0.256ns (61.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.749     1.676    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X195Y190                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y190       FDPE (Prop_fdpe_C_Q)         0.091     1.767 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.058     1.825    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X195Y190       LUT2 (Prop_lut2_I0_O)        0.066     1.891 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.198     2.089    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X198Y190       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.974     1.992    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X198Y190                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.279     1.713    
    SLICE_X198Y190       FDPE (Remov_fdpe_C_PRE)     -0.072     1.641    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.157ns (38.022%)  route 0.256ns (61.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.749     1.676    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X195Y190                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y190       FDPE (Prop_fdpe_C_Q)         0.091     1.767 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.058     1.825    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X195Y190       LUT2 (Prop_lut2_I0_O)        0.066     1.891 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.198     2.089    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X198Y190       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.974     1.992    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X198Y190                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.279     1.713    
    SLICE_X198Y190       FDPE (Remov_fdpe_C_PRE)     -0.072     1.641    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.157ns (34.491%)  route 0.298ns (65.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.749     1.676    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X195Y190                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y190       FDPE (Prop_fdpe_C_Q)         0.091     1.767 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.058     1.825    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X195Y190       LUT2 (Prop_lut2_I0_O)        0.066     1.891 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.240     2.131    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X198Y189       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.973     1.991    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X198Y189                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.279     1.712    
    SLICE_X198Y189       FDPE (Remov_fdpe_C_PRE)     -0.072     1.640    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.491    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  To Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        4.723ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.723ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@6.400ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.329ns (23.000%)  route 1.101ns (77.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.483ns = ( 9.883 - 6.400 ) 
    Source Clock Delay      (SCD):    3.775ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.658     3.775    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/user_clk
    SLICE_X211Y185                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y185       FDRE (Prop_fdre_C_Q)         0.204     3.979 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=2, routed)           0.623     4.602    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rx_resetdone_out
    SLICE_X204Y184       LUT1 (Prop_lut1_I0_O)        0.125     4.727 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.478     5.205    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/I2
    SLICE_X204Y184       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     6.400 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.370 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.513     9.883    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/user_clk
    SLICE_X204Y184                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/C
                         clock pessimism              0.235    10.118    
                         clock uncertainty           -0.035    10.083    
    SLICE_X204Y184       FDCE (Recov_fdce_C_CLR)     -0.154     9.929    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                          9.929    
                         arrival time                          -5.205    
  -------------------------------------------------------------------
                         slack                                  4.723    

Slack (MET) :             4.723ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@6.400ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.329ns (23.000%)  route 1.101ns (77.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.483ns = ( 9.883 - 6.400 ) 
    Source Clock Delay      (SCD):    3.775ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.658     3.775    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/user_clk
    SLICE_X211Y185                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y185       FDRE (Prop_fdre_C_Q)         0.204     3.979 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=2, routed)           0.623     4.602    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rx_resetdone_out
    SLICE_X204Y184       LUT1 (Prop_lut1_I0_O)        0.125     4.727 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.478     5.205    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/I2
    SLICE_X204Y184       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     6.400 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.370 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.513     9.883    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/user_clk
    SLICE_X204Y184                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_rxresetdone_r_reg/C
                         clock pessimism              0.235    10.118    
                         clock uncertainty           -0.035    10.083    
    SLICE_X204Y184       FDCE (Recov_fdce_C_CLR)     -0.154     9.929    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                          9.929    
                         arrival time                          -5.205    
  -------------------------------------------------------------------
                         slack                                  4.723    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@6.400ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.359ns (30.637%)  route 0.813ns (69.363%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.473ns = ( 9.873 - 6.400 ) 
    Source Clock Delay      (SCD):    3.756ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.639     3.756    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X200Y174                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y174       FDPE (Prop_fdpe_C_Q)         0.236     3.992 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.496     4.488    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X201Y174       LUT2 (Prop_lut2_I0_O)        0.123     4.611 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.317     4.928    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X201Y174       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     6.400 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.370 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.503     9.873    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X201Y174                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.262    10.135    
                         clock uncertainty           -0.035    10.100    
    SLICE_X201Y174       FDPE (Recov_fdpe_C_PRE)     -0.178     9.922    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.922    
                         arrival time                          -4.928    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@6.400ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.359ns (30.637%)  route 0.813ns (69.363%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.473ns = ( 9.873 - 6.400 ) 
    Source Clock Delay      (SCD):    3.756ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.639     3.756    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X200Y174                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y174       FDPE (Prop_fdpe_C_Q)         0.236     3.992 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.496     4.488    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X201Y174       LUT2 (Prop_lut2_I0_O)        0.123     4.611 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.317     4.928    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X201Y174       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     6.400 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.370 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.503     9.873    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X201Y174                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.262    10.135    
                         clock uncertainty           -0.035    10.100    
    SLICE_X201Y174       FDPE (Recov_fdpe_C_PRE)     -0.178     9.922    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.922    
                         arrival time                          -4.928    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@6.400ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.362ns (36.021%)  route 0.643ns (63.979%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns = ( 9.881 - 6.400 ) 
    Source Clock Delay      (SCD):    3.765ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.648     3.765    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/user_clk
    SLICE_X200Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y182       FDRE (Prop_fdre_C_Q)         0.236     4.001 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=1, routed)           0.326     4.327    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3
    SLICE_X200Y183       LUT1 (Prop_lut1_I0_O)        0.126     4.453 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.317     4.770    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/n_19_tx_resetdone_cdc_sync
    SLICE_X200Y183       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     6.400 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.370 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.511     9.881    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/user_clk
    SLICE_X200Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r2_reg/C
                         clock pessimism              0.262    10.143    
                         clock uncertainty           -0.035    10.108    
    SLICE_X200Y183       FDCE (Recov_fdce_C_CLR)     -0.154     9.954    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                          9.954    
                         arrival time                          -4.770    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r_reg/CLR
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@6.400ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.362ns (36.021%)  route 0.643ns (63.979%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns = ( 9.881 - 6.400 ) 
    Source Clock Delay      (SCD):    3.765ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.648     3.765    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/user_clk
    SLICE_X200Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y182       FDRE (Prop_fdre_C_Q)         0.236     4.001 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=1, routed)           0.326     4.327    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3
    SLICE_X200Y183       LUT1 (Prop_lut1_I0_O)        0.126     4.453 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.317     4.770    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/n_19_tx_resetdone_cdc_sync
    SLICE_X200Y183       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     6.400 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.370 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.511     9.881    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/user_clk
    SLICE_X200Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r_reg/C
                         clock pessimism              0.262    10.143    
                         clock uncertainty           -0.035    10.108    
    SLICE_X200Y183       FDCE (Recov_fdce_C_CLR)     -0.154     9.954    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r_reg
  -------------------------------------------------------------------
                         required time                          9.954    
                         arrival time                          -4.770    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.230ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@6.400ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.266ns (29.195%)  route 0.645ns (70.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.485ns = ( 9.885 - 6.400 ) 
    Source Clock Delay      (SCD):    3.766ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.649     3.766    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X207Y171                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y171       FDRE (Prop_fdre_C_Q)         0.223     3.989 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.343     4.332    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X207Y170       LUT2 (Prop_lut2_I1_O)        0.043     4.375 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.302     4.677    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X209Y169       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     6.400 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.370 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.515     9.885    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X209Y169                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.235    10.120    
                         clock uncertainty           -0.035    10.085    
    SLICE_X209Y169       FDPE (Recov_fdpe_C_PRE)     -0.178     9.907    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -4.677    
  -------------------------------------------------------------------
                         slack                                  5.230    

Slack (MET) :             5.230ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@6.400ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.266ns (29.195%)  route 0.645ns (70.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.485ns = ( 9.885 - 6.400 ) 
    Source Clock Delay      (SCD):    3.766ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.649     3.766    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X207Y171                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y171       FDRE (Prop_fdre_C_Q)         0.223     3.989 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.343     4.332    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X207Y170       LUT2 (Prop_lut2_I1_O)        0.043     4.375 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.302     4.677    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X209Y169       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     6.400 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.370 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.515     9.885    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X209Y169                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.235    10.120    
                         clock uncertainty           -0.035    10.085    
    SLICE_X209Y169       FDPE (Recov_fdpe_C_PRE)     -0.178     9.907    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -4.677    
  -------------------------------------------------------------------
                         slack                                  5.230    

Slack (MET) :             5.230ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@6.400ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.266ns (29.195%)  route 0.645ns (70.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.485ns = ( 9.885 - 6.400 ) 
    Source Clock Delay      (SCD):    3.766ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.649     3.766    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X207Y171                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y171       FDRE (Prop_fdre_C_Q)         0.223     3.989 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.343     4.332    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X207Y170       LUT2 (Prop_lut2_I1_O)        0.043     4.375 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.302     4.677    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X209Y169       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     6.400 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.370 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.515     9.885    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X209Y169                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.235    10.120    
                         clock uncertainty           -0.035    10.085    
    SLICE_X209Y169       FDPE (Recov_fdpe_C_PRE)     -0.178     9.907    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -4.677    
  -------------------------------------------------------------------
                         slack                                  5.230    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[0]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@6.400ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.204ns (34.433%)  route 0.388ns (65.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns = ( 9.881 - 6.400 ) 
    Source Clock Delay      (SCD):    3.765ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.648     3.765    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/sync_clk
    SLICE_X197Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y183       FDRE (Prop_fdre_C_Q)         0.204     3.969 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.388     4.357    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_sync
    SLICE_X198Y183       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     6.400 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.370 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.511     9.881    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/sync_clk
    SLICE_X198Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[0]/C
                         clock pessimism              0.235    10.116    
                         clock uncertainty           -0.035    10.081    
    SLICE_X198Y183       FDPE (Recov_fdpe_C_PRE)     -0.259     9.822    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[0]
  -------------------------------------------------------------------
                         required time                          9.822    
                         arrival time                          -4.357    
  -------------------------------------------------------------------
                         slack                                  5.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.764%)  route 0.151ns (60.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.739     1.666    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X202Y174                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y174       FDPE (Prop_fdpe_C_Q)         0.100     1.766 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.151     1.917    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X205Y174       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.960     1.978    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X205Y174                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.301     1.677    
    SLICE_X205Y174       FDPE (Remov_fdpe_C_PRE)     -0.072     1.605    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[0]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.091ns (32.916%)  route 0.185ns (67.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.745     1.672    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/sync_clk
    SLICE_X197Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y183       FDRE (Prop_fdre_C_Q)         0.091     1.763 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.185     1.948    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_sync
    SLICE_X198Y183       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.968     1.986    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/sync_clk
    SLICE_X198Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[0]/C
                         clock pessimism             -0.279     1.707    
    SLICE_X198Y183       FDPE (Remov_fdpe_C_PRE)     -0.108     1.599    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[1]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.091ns (32.916%)  route 0.185ns (67.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.745     1.672    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/sync_clk
    SLICE_X197Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y183       FDRE (Prop_fdre_C_Q)         0.091     1.763 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.185     1.948    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_sync
    SLICE_X198Y183       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.968     1.986    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/sync_clk
    SLICE_X198Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[1]/C
                         clock pessimism             -0.279     1.707    
    SLICE_X198Y183       FDPE (Remov_fdpe_C_PRE)     -0.108     1.599    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[2]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.091ns (32.916%)  route 0.185ns (67.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.745     1.672    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/sync_clk
    SLICE_X197Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y183       FDRE (Prop_fdre_C_Q)         0.091     1.763 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.185     1.948    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_sync
    SLICE_X198Y183       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.968     1.986    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/sync_clk
    SLICE_X198Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[2]/C
                         clock pessimism             -0.279     1.707    
    SLICE_X198Y183       FDPE (Remov_fdpe_C_PRE)     -0.108     1.599    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[3]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.091ns (32.916%)  route 0.185ns (67.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.745     1.672    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/sync_clk
    SLICE_X197Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y183       FDRE (Prop_fdre_C_Q)         0.091     1.763 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.185     1.948    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_sync
    SLICE_X198Y183       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.968     1.986    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/sync_clk
    SLICE_X198Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[3]/C
                         clock pessimism             -0.279     1.707    
    SLICE_X198Y183       FDPE (Remov_fdpe_C_PRE)     -0.108     1.599    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.157ns (43.976%)  route 0.200ns (56.024%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.747     1.674    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X207Y170                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y170       FDPE (Prop_fdpe_C_Q)         0.091     1.765 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.059     1.824    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X207Y170       LUT2 (Prop_lut2_I0_O)        0.066     1.890 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.141     2.031    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X209Y169       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.971     1.989    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X209Y169                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.279     1.710    
    SLICE_X209Y169       FDPE (Remov_fdpe_C_PRE)     -0.072     1.638    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.157ns (43.976%)  route 0.200ns (56.024%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.747     1.674    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X207Y170                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y170       FDPE (Prop_fdpe_C_Q)         0.091     1.765 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.059     1.824    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X207Y170       LUT2 (Prop_lut2_I0_O)        0.066     1.890 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.141     2.031    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X209Y169       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.971     1.989    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X209Y169                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.279     1.710    
    SLICE_X209Y169       FDPE (Remov_fdpe_C_PRE)     -0.072     1.638    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.157ns (43.976%)  route 0.200ns (56.024%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.747     1.674    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X207Y170                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y170       FDPE (Prop_fdpe_C_Q)         0.091     1.765 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.059     1.824    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X207Y170       LUT2 (Prop_lut2_I0_O)        0.066     1.890 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.141     2.031    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X209Y169       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.971     1.989    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X209Y169                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.279     1.710    
    SLICE_X209Y169       FDPE (Remov_fdpe_C_PRE)     -0.072     1.638    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.146ns (31.176%)  route 0.322ns (68.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.739     1.666    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X200Y175                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y175       FDRE (Prop_fdre_C_Q)         0.118     1.784 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.180     1.964    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X201Y174       LUT2 (Prop_lut2_I1_O)        0.028     1.992 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.143     2.134    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X201Y174       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.959     1.977    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X201Y174                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.279     1.698    
    SLICE_X201Y174       FDPE (Remov_fdpe_C_PRE)     -0.072     1.626    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.146ns (31.176%)  route 0.322ns (68.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.739     1.666    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X200Y175                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y175       FDRE (Prop_fdre_C_Q)         0.118     1.784 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.180     1.964    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X201Y174       LUT2 (Prop_lut2_I1_O)        0.028     1.992 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.143     2.134    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X201Y174       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.959     1.977    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X201Y174                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.279     1.698    
    SLICE_X201Y174       FDPE (Remov_fdpe_C_PRE)     -0.072     1.626    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.508    





