--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_FC_RTEX_MARKING.twx CNC2_FC_RTEX_MARKING.ncd -o CNC2_FC_RTEX_MARKING.twr
CNC2_FC_RTEX_MARKING.pcf -ucf CNC2_FC_RTEX_MARKING.ucf

Design file:              CNC2_FC_RTEX_MARKING.ncd
Physical constraint file: CNC2_FC_RTEX_MARKING.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "IBUFG_CLK_Tx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Tx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
M7.I                         BUFGMUX_X3Y14.I0                 0.681  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "IBUFG_CLK_Rx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Rx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
N8.I                         BUFGMUX_X2Y10.I0                 0.739  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 306289281 paths analyzed, 15800 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  23.592ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22_RAMA (SLICE_X34Y5.AX), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.099ns (Levels of Logic = 1)
  Clock Path Skew:      1.713ns (1.237 - -0.476)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y45.DQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X45Y39.C1      net (fanout=34)       5.678   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X45Y39.C       Tilo                  0.259   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<7>
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<6>LogicTrst
    SLICE_X34Y5.AX       net (fanout=66)       6.531   CNC2_FC_RTEX_MARKING/ibus_DataIn<6>
    SLICE_X34Y5.CLK      Tds                   0.184   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22_RAMD_O
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     13.099ns (0.890ns logic, 12.209ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_6 (FF)
  Destination:          CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.497ns (Levels of Logic = 2)
  Clock Path Skew:      1.754ns (1.237 - -0.517)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_6 to CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y45.CQ      Tcko                  0.408   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<6>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_6
    SLICE_X40Y35.B2      net (fanout=1)        4.191   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<6>
    SLICE_X40Y35.B       Tilo                  0.205   N868
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<6>LogicTrst_SW1
    SLICE_X45Y39.C4      net (fanout=1)        0.719   N876
    SLICE_X45Y39.C       Tilo                  0.259   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<7>
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<6>LogicTrst
    SLICE_X34Y5.AX       net (fanout=66)       6.531   CNC2_FC_RTEX_MARKING/ibus_DataIn<6>
    SLICE_X34Y5.CLK      Tds                   0.184   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22_RAMD_O
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     12.497ns (1.056ns logic, 11.441ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.230ns (Levels of Logic = 4)
  Clock Path Skew:      1.713ns (1.237 - -0.476)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y45.DQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y35.B5      net (fanout=34)       1.411   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y35.B       Tilo                  0.259   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<10>
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X43Y35.A4      net (fanout=1)        0.785   N5
    SLICE_X43Y35.A       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X38Y35.B2      net (fanout=23)       0.726   AddressDecoderCS5n
    SLICE_X38Y35.B       Tilo                  0.203   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<0>LogicTrst11
    SLICE_X45Y39.C3      net (fanout=16)       1.166   CNC2_FC_RTEX_MARKING/ibus_DataIn<0>LogicTrst1
    SLICE_X45Y39.C       Tilo                  0.259   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<7>
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<6>LogicTrst
    SLICE_X34Y5.AX       net (fanout=66)       6.531   CNC2_FC_RTEX_MARKING/ibus_DataIn<6>
    SLICE_X34Y5.CLK      Tds                   0.184   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22_RAMD_O
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     12.230ns (1.611ns logic, 10.619ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMA (SLICE_X22Y6.AX), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.592ns (Levels of Logic = 1)
  Clock Path Skew:      1.739ns (1.263 - -0.476)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y45.DQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X45Y39.C1      net (fanout=34)       5.678   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X45Y39.C       Tilo                  0.259   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<7>
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<6>LogicTrst
    SLICE_X22Y6.AX       net (fanout=66)       6.024   CNC2_FC_RTEX_MARKING/ibus_DataIn<6>
    SLICE_X22Y6.CLK      Tds                   0.184   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMD_O
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     12.592ns (0.890ns logic, 11.702ns route)
                                                       (7.1% logic, 92.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_6 (FF)
  Destination:          CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.990ns (Levels of Logic = 2)
  Clock Path Skew:      1.780ns (1.263 - -0.517)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_6 to CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y45.CQ      Tcko                  0.408   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<6>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_6
    SLICE_X40Y35.B2      net (fanout=1)        4.191   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<6>
    SLICE_X40Y35.B       Tilo                  0.205   N868
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<6>LogicTrst_SW1
    SLICE_X45Y39.C4      net (fanout=1)        0.719   N876
    SLICE_X45Y39.C       Tilo                  0.259   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<7>
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<6>LogicTrst
    SLICE_X22Y6.AX       net (fanout=66)       6.024   CNC2_FC_RTEX_MARKING/ibus_DataIn<6>
    SLICE_X22Y6.CLK      Tds                   0.184   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMD_O
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     11.990ns (1.056ns logic, 10.934ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.723ns (Levels of Logic = 4)
  Clock Path Skew:      1.739ns (1.263 - -0.476)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y45.DQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y35.B5      net (fanout=34)       1.411   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y35.B       Tilo                  0.259   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<10>
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X43Y35.A4      net (fanout=1)        0.785   N5
    SLICE_X43Y35.A       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X38Y35.B2      net (fanout=23)       0.726   AddressDecoderCS5n
    SLICE_X38Y35.B       Tilo                  0.203   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<0>LogicTrst11
    SLICE_X45Y39.C3      net (fanout=16)       1.166   CNC2_FC_RTEX_MARKING/ibus_DataIn<0>LogicTrst1
    SLICE_X45Y39.C       Tilo                  0.259   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<7>
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<6>LogicTrst
    SLICE_X22Y6.AX       net (fanout=66)       6.024   CNC2_FC_RTEX_MARKING/ibus_DataIn<6>
    SLICE_X22Y6.CLK      Tds                   0.184   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMD_O
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     11.723ns (1.611ns logic, 10.112ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMA (SLICE_X22Y5.AX), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.416ns (Levels of Logic = 1)
  Clock Path Skew:      1.742ns (1.266 - -0.476)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y45.DQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X45Y39.C1      net (fanout=34)       5.678   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X45Y39.C       Tilo                  0.259   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<7>
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<6>LogicTrst
    SLICE_X22Y5.AX       net (fanout=66)       5.848   CNC2_FC_RTEX_MARKING/ibus_DataIn<6>
    SLICE_X22Y5.CLK      Tds                   0.184   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMD_O
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     12.416ns (0.890ns logic, 11.526ns route)
                                                       (7.2% logic, 92.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_6 (FF)
  Destination:          CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.814ns (Levels of Logic = 2)
  Clock Path Skew:      1.783ns (1.266 - -0.517)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_6 to CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y45.CQ      Tcko                  0.408   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<6>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_6
    SLICE_X40Y35.B2      net (fanout=1)        4.191   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<6>
    SLICE_X40Y35.B       Tilo                  0.205   N868
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<6>LogicTrst_SW1
    SLICE_X45Y39.C4      net (fanout=1)        0.719   N876
    SLICE_X45Y39.C       Tilo                  0.259   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<7>
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<6>LogicTrst
    SLICE_X22Y5.AX       net (fanout=66)       5.848   CNC2_FC_RTEX_MARKING/ibus_DataIn<6>
    SLICE_X22Y5.CLK      Tds                   0.184   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMD_O
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     11.814ns (1.056ns logic, 10.758ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.547ns (Levels of Logic = 4)
  Clock Path Skew:      1.742ns (1.266 - -0.476)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y45.DQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y35.B5      net (fanout=34)       1.411   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y35.B       Tilo                  0.259   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<10>
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X43Y35.A4      net (fanout=1)        0.785   N5
    SLICE_X43Y35.A       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X38Y35.B2      net (fanout=23)       0.726   AddressDecoderCS5n
    SLICE_X38Y35.B       Tilo                  0.203   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<0>LogicTrst11
    SLICE_X45Y39.C3      net (fanout=16)       1.166   CNC2_FC_RTEX_MARKING/ibus_DataIn<0>LogicTrst1
    SLICE_X45Y39.C       Tilo                  0.259   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<7>
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<6>LogicTrst
    SLICE_X22Y5.AX       net (fanout=66)       5.848   CNC2_FC_RTEX_MARKING/ibus_DataIn<6>
    SLICE_X22Y5.CLK      Tds                   0.184   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMD_O
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     11.547ns (1.611ns logic, 9.936ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_14 (SLICE_X49Y41.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.900ns (Levels of Logic = 1)
  Clock Path Skew:      1.478ns (1.159 - -0.319)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y30.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X49Y41.A2      net (fanout=24)       1.487   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X49Y41.CLK     Tah         (-Th)    -0.215   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<15>
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<14>LogicTrst
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_14
    -------------------------------------------------  ---------------------------
    Total                                      1.900ns (0.413ns logic, 1.487ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMB (SLICE_X42Y40.BX), 14 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_1 (FF)
  Destination:          CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.864ns (Levels of Logic = 2)
  Clock Path Skew:      1.438ns (1.118 - -0.320)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_1 to CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y45.CQ      Tcko                  0.234   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<1>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_1
    SLICE_X39Y36.A2      net (fanout=1)        0.651   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<1>
    SLICE_X39Y36.A       Tilo                  0.156   N890
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<1>LogicTrst_SW1
    SLICE_X45Y40.C4      net (fanout=1)        0.520   N864
    SLICE_X45Y40.C       Tilo                  0.156   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit<1>
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<1>LogicTrst
    SLICE_X42Y40.BX      net (fanout=75)       0.258   CNC2_FC_RTEX_MARKING/ibus_DataIn<1>
    SLICE_X42Y40.CLK     Tdh         (-Th)     0.111   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMD_O
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      1.864ns (0.435ns logic, 1.429ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.582ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.377ns (Levels of Logic = 2)
  Clock Path Skew:      1.385ns (1.118 - -0.267)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y45.DQ      Tcko                  0.234   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.B5      net (fanout=34)       0.942   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.B       Tilo                  0.156   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<0>LogicTrst11
    SLICE_X45Y40.C6      net (fanout=16)       0.742   CNC2_FC_RTEX_MARKING/ibus_DataIn<0>LogicTrst1
    SLICE_X45Y40.C       Tilo                  0.156   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit<1>
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<1>LogicTrst
    SLICE_X42Y40.BX      net (fanout=75)       0.258   CNC2_FC_RTEX_MARKING/ibus_DataIn<1>
    SLICE_X42Y40.CLK     Tdh         (-Th)     0.111   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMD_O
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      2.377ns (0.435ns logic, 1.942ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn_1 (FF)
  Destination:          CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.862ns (Levels of Logic = 4)
  Clock Path Skew:      1.391ns (1.118 - -0.273)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn_1 to CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y40.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_1
    SLICE_X49Y35.B1      net (fanout=1)        0.515   LocalBusBridgeAleDec_inst/m_ClientCSn_1
    SLICE_X49Y35.BMUX    Tilo                  0.203   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<10>
                                                       AddressDecoder_inst/oADDRDEC_CS2n_SW0
    SLICE_X45Y35.C6      net (fanout=3)        0.308   N7
    SLICE_X45Y35.C       Tilo                  0.156   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X39Y36.A5      net (fanout=24)       0.503   AddressDecoderCS2n
    SLICE_X39Y36.A       Tilo                  0.156   N890
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<1>LogicTrst_SW1
    SLICE_X45Y40.C4      net (fanout=1)        0.520   N864
    SLICE_X45Y40.C       Tilo                  0.156   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit<1>
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<1>LogicTrst
    SLICE_X42Y40.BX      net (fanout=75)       0.258   CNC2_FC_RTEX_MARKING/ibus_DataIn<1>
    SLICE_X42Y40.CLK     Tdh         (-Th)     0.111   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMD_O
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      2.862ns (0.758ns logic, 2.104ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_3 (SLICE_X49Y34.A1), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_3 (FF)
  Destination:          CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.910ns (Levels of Logic = 2)
  Clock Path Skew:      1.471ns (1.163 - -0.308)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_3 to CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y45.AQ      Tcko                  0.198   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<4>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_3
    SLICE_X41Y34.A4      net (fanout=1)        0.602   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<3>
    SLICE_X41Y34.A       Tilo                  0.156   CNC2_FC_RTEX_MARKING/LocalBusBridge_1/m_last_ibus_RD
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<3>LogicTrst_SW1
    SLICE_X49Y34.A1      net (fanout=1)        0.739   N870
    SLICE_X49Y34.CLK     Tah         (-Th)    -0.215   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<6>
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<3>LogicTrst
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_3
    -------------------------------------------------  ---------------------------
    Total                                      1.910ns (0.569ns logic, 1.341ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.290ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn_1 (FF)
  Destination:          CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.136ns (Levels of Logic = 4)
  Clock Path Skew:      1.436ns (1.163 - -0.273)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn_1 to CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y40.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_1
    SLICE_X49Y35.B1      net (fanout=1)        0.515   LocalBusBridgeAleDec_inst/m_ClientCSn_1
    SLICE_X49Y35.BMUX    Tilo                  0.203   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<10>
                                                       AddressDecoder_inst/oADDRDEC_CS2n_SW0
    SLICE_X44Y35.B4      net (fanout=3)        0.411   N7
    SLICE_X44Y35.B       Tilo                  0.142   SRIPartition_1/LocalBusBridgeSRI_1/m_last_ibus_RD
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X41Y34.A1      net (fanout=26)       0.557   AddressDecoderCS0n
    SLICE_X41Y34.A       Tilo                  0.156   CNC2_FC_RTEX_MARKING/LocalBusBridge_1/m_last_ibus_RD
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<3>LogicTrst_SW1
    SLICE_X49Y34.A1      net (fanout=1)        0.739   N870
    SLICE_X49Y34.CLK     Tah         (-Th)    -0.215   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<6>
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<3>LogicTrst
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_3
    -------------------------------------------------  ---------------------------
    Total                                      3.136ns (0.914ns logic, 2.222ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.342ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn_1 (FF)
  Destination:          CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.188ns (Levels of Logic = 4)
  Clock Path Skew:      1.436ns (1.163 - -0.273)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn_1 to CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y40.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_1
    SLICE_X49Y35.B1      net (fanout=1)        0.515   LocalBusBridgeAleDec_inst/m_ClientCSn_1
    SLICE_X49Y35.BMUX    Tilo                  0.203   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<10>
                                                       AddressDecoder_inst/oADDRDEC_CS2n_SW0
    SLICE_X45Y35.C6      net (fanout=3)        0.308   N7
    SLICE_X45Y35.C       Tilo                  0.156   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X41Y34.A2      net (fanout=24)       0.698   AddressDecoderCS2n
    SLICE_X41Y34.A       Tilo                  0.156   CNC2_FC_RTEX_MARKING/LocalBusBridge_1/m_last_ibus_RD
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<3>LogicTrst_SW1
    SLICE_X49Y34.A1      net (fanout=1)        0.739   N870
    SLICE_X49Y34.CLK     Tah         (-Th)    -0.215   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<6>
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<3>LogicTrst
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_3
    -------------------------------------------------  ---------------------------
    Total                                      3.188ns (0.928ns logic, 2.260ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PHY25MHz = PERIOD TIMEGRP "PHY25MHz" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PHY25MHz = PERIOD TIMEGRP "PHY25MHz" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.330ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_25MHz/CLK2X
  Logical resource: DCM_SP_inst_25MHz/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: CLK_50MHz
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_25MHz/CLKIN
  Logical resource: DCM_SP_inst_25MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_25MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_25MHz/CLKIN
  Logical resource: DCM_SP_inst_25MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_25MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 306 paths analyzed, 207 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.137ns.
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (SLICE_X14Y6.AX), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT_2 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.095ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT_2 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y7.CQ       Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT_2
    SLICE_X21Y6.A5       net (fanout=3)        0.970   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT<2>
    SLICE_X21Y6.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o2
    SLICE_X20Y5.B1       net (fanout=1)        0.954   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o2
    SLICE_X20Y5.B        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o4
    SLICE_X20Y5.A5       net (fanout=1)        0.169   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o4
    SLICE_X20Y5.A        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o8
    SLICE_X14Y6.AX       net (fanout=1)        0.856   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o
    SLICE_X14Y6.CLK      Tdick                 0.086   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    -------------------------------------------------  ---------------------------
    Total                                      4.095ns (1.146ns logic, 2.949ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.920ns (Levels of Logic = 3)
  Clock Path Skew:      0.062ns (0.365 - 0.303)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y7.CQ       Tcko                  0.408   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<6>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1
    SLICE_X21Y6.A1       net (fanout=4)        0.778   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<1>
    SLICE_X21Y6.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o2
    SLICE_X20Y5.B1       net (fanout=1)        0.954   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o2
    SLICE_X20Y5.B        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o4
    SLICE_X20Y5.A5       net (fanout=1)        0.169   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o4
    SLICE_X20Y5.A        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o8
    SLICE_X14Y6.AX       net (fanout=1)        0.856   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o
    SLICE_X14Y6.CLK      Tdick                 0.086   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    -------------------------------------------------  ---------------------------
    Total                                      3.920ns (1.163ns logic, 2.757ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.776ns (Levels of Logic = 3)
  Clock Path Skew:      0.050ns (0.365 - 0.315)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y6.BQ       Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<5>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1
    SLICE_X21Y6.A4       net (fanout=7)        0.651   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<1>
    SLICE_X21Y6.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o2
    SLICE_X20Y5.B1       net (fanout=1)        0.954   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o2
    SLICE_X20Y5.B        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o4
    SLICE_X20Y5.A5       net (fanout=1)        0.169   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o4
    SLICE_X20Y5.A        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o8
    SLICE_X14Y6.AX       net (fanout=1)        0.856   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o
    SLICE_X14Y6.CLK      Tdick                 0.086   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    -------------------------------------------------  ---------------------------
    Total                                      3.776ns (1.146ns logic, 2.630ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6 (SLICE_X20Y6.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT_2 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.383ns (Levels of Logic = 1)
  Clock Path Skew:      -0.086ns (0.291 - 0.377)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT_2 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y7.CQ       Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT_2
    SLICE_X15Y7.B4       net (fanout=3)        1.178   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT<2>
    SLICE_X15Y7.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
    SLICE_X20Y6.CE       net (fanout=4)        1.220   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X20Y6.CLK      Tceck                 0.335   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6
    -------------------------------------------------  ---------------------------
    Total                                      3.383ns (0.985ns logic, 2.398ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.189ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.144 - 0.155)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y5.AQ       Tcko                  0.408   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    SLICE_X15Y7.B3       net (fanout=2)        0.967   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    SLICE_X15Y7.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
    SLICE_X20Y6.CE       net (fanout=4)        1.220   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X20Y6.CLK      Tceck                 0.335   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6
    -------------------------------------------------  ---------------------------
    Total                                      3.189ns (1.002ns logic, 2.187ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2 (SLICE_X20Y6.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT_2 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.362ns (Levels of Logic = 1)
  Clock Path Skew:      -0.086ns (0.291 - 0.377)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT_2 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y7.CQ       Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT_2
    SLICE_X15Y7.B4       net (fanout=3)        1.178   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT<2>
    SLICE_X15Y7.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
    SLICE_X20Y6.CE       net (fanout=4)        1.220   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X20Y6.CLK      Tceck                 0.314   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2
    -------------------------------------------------  ---------------------------
    Total                                      3.362ns (0.964ns logic, 2.398ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.168ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.144 - 0.155)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y5.AQ       Tcko                  0.408   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    SLICE_X15Y7.B3       net (fanout=2)        0.967   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    SLICE_X15Y7.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
    SLICE_X20Y6.CE       net (fanout=4)        1.220   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X20Y6.CLK      Tceck                 0.314   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2
    -------------------------------------------------  ---------------------------
    Total                                      3.168ns (0.981ns logic, 2.187ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID_1 (SLICE_X12Y7.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID_0 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID_0 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.CQ       Tcko                  0.200   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID_0
    SLICE_X12Y7.C5       net (fanout=3)        0.072   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID<0>
    SLICE_X12Y7.CLK      Tah         (-Th)    -0.121   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID<0>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID_1
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.321ns logic, 0.072ns route)
                                                       (81.7% logic, 18.3% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT_1 (SLICE_X15Y7.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT_0 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT_0 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y7.AQ       Tcko                  0.198   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT_0
    SLICE_X15Y7.BX       net (fanout=1)        0.136   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT<0>
    SLICE_X15Y7.CLK      Tckdi       (-Th)    -0.059   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT_1
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1 (SLICE_X18Y7.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.423ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y7.BQ       Tcko                  0.234   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    SLICE_X18Y7.B5       net (fanout=1)        0.058   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<1>
    SLICE_X18Y7.CLK      Tah         (-Th)    -0.131   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<1>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.423ns (0.365ns logic, 0.058ns route)
                                                       (86.3% logic, 13.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y4.CLKBRDCLK
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_TX_CLK/I0
  Logical resource: BUFG_inst_TX_CLK/I0
  Location pin: BUFGMUX_X3Y14.I0
  Clock network: IBUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID<0>/CLK
  Logical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_1/CK
  Location pin: SLICE_X12Y7.CLK
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1330 paths analyzed, 627 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.073ns.
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT (SLICE_X30Y24.A3), 301 paths
--------------------------------------------------------------------------------
Slack (setup path):     31.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_56 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.015ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (0.231 - 0.254)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_56 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y24.DMUX    Tshcko                0.455   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7<55>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_56
    SLICE_X33Y21.C2      net (fanout=2)        1.097   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7<56>
    SLICE_X33Y21.C       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv61
    SLICE_X33Y21.D5      net (fanout=3)        0.217   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv6
    SLICE_X33Y21.D       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o11
    SLICE_X40Y24.A4      net (fanout=2)        1.102   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN
    SLICE_X40Y24.A       Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o2111
    SLICE_X40Y24.B6      net (fanout=2)        0.126   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o211
    SLICE_X40Y24.B       Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o212
    SLICE_X40Y24.D1      net (fanout=2)        0.451   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o21
    SLICE_X40Y24.D       Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o251
    SLICE_X40Y24.C4      net (fanout=4)        0.455   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
    SLICE_X40Y24.C       Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o2
    SLICE_X30Y22.B3      net (fanout=2)        1.014   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o2
    SLICE_X30Y22.B       Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o1
    SLICE_X30Y22.C6      net (fanout=1)        0.226   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o
    SLICE_X30Y22.CMUX    Tilo                  0.361   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o_3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o_2_f7
    SLICE_X30Y24.A3      net (fanout=1)        0.681   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o
    SLICE_X30Y24.CLK     Tas                   0.289   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT_rstpot
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    -------------------------------------------------  ---------------------------
    Total                                      8.015ns (2.646ns logic, 5.369ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_DET_ENB (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.854ns (Levels of Logic = 9)
  Clock Path Skew:      -0.040ns (0.320 - 0.360)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_DET_ENB to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y19.AMUX    Tshcko                0.461   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_SFT<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_DET_ENB
    SLICE_X33Y21.C5      net (fanout=2)        0.930   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_DET_ENB
    SLICE_X33Y21.C       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv61
    SLICE_X33Y21.D5      net (fanout=3)        0.217   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv6
    SLICE_X33Y21.D       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o11
    SLICE_X40Y24.A4      net (fanout=2)        1.102   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN
    SLICE_X40Y24.A       Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o2111
    SLICE_X40Y24.B6      net (fanout=2)        0.126   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o211
    SLICE_X40Y24.B       Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o212
    SLICE_X40Y24.D1      net (fanout=2)        0.451   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o21
    SLICE_X40Y24.D       Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o251
    SLICE_X40Y24.C4      net (fanout=4)        0.455   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
    SLICE_X40Y24.C       Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o2
    SLICE_X30Y22.B3      net (fanout=2)        1.014   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o2
    SLICE_X30Y22.B       Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o1
    SLICE_X30Y22.C6      net (fanout=1)        0.226   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o
    SLICE_X30Y22.CMUX    Tilo                  0.361   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o_3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o_2_f7
    SLICE_X30Y24.A3      net (fanout=1)        0.681   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o
    SLICE_X30Y24.CLK     Tas                   0.289   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT_rstpot
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    -------------------------------------------------  ---------------------------
    Total                                      7.854ns (2.652ns logic, 5.202ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_56 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.640ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.231 - 0.254)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_56 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y24.DMUX    Tshcko                0.455   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7<55>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_56
    SLICE_X33Y21.C2      net (fanout=2)        1.097   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7<56>
    SLICE_X33Y21.C       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv61
    SLICE_X33Y21.D5      net (fanout=3)        0.217   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv6
    SLICE_X33Y21.D       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o11
    SLICE_X40Y24.A4      net (fanout=2)        1.102   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN
    SLICE_X40Y24.A       Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o2111
    SLICE_X40Y24.B6      net (fanout=2)        0.126   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o211
    SLICE_X40Y24.B       Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o212
    SLICE_X40Y24.D1      net (fanout=2)        0.451   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o21
    SLICE_X40Y24.D       Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o251
    SLICE_X40Y24.C4      net (fanout=4)        0.455   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
    SLICE_X40Y24.C       Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o2
    SLICE_X30Y22.C2      net (fanout=2)        1.068   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o2
    SLICE_X30Y22.CMUX    Tilo                  0.361   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o_3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o_2_f7
    SLICE_X30Y24.A3      net (fanout=1)        0.681   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o
    SLICE_X30Y24.CLK     Tas                   0.289   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT_rstpot
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    -------------------------------------------------  ---------------------------
    Total                                      7.640ns (2.443ns logic, 5.197ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y18.WEBWEU0), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          40.000ns
  Data Path Delay:      6.004ns (Levels of Logic = 2)
  Clock Path Skew:      0.070ns (0.431 - 0.361)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y21.DQ      Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE
    SLICE_X17Y43.D6      net (fanout=8)        3.175   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE
    SLICE_X17Y43.D       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/sig_RXINtoDCFIFO_RXWE
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXWE11
    SLICE_X15Y43.D3      net (fanout=2)        0.508   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/sig_RXINtoDCFIFO_RXWE
    SLICE_X15Y43.D       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB8_X1Y18.WEBWEU0  net (fanout=11)       1.162   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB8_X1Y18.CLKAWRCLKTrcck_WEB             0.250   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      6.004ns (1.159ns logic, 4.845ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          40.000ns
  Data Path Delay:      5.591ns (Levels of Logic = 2)
  Clock Path Skew:      0.092ns (0.431 - 0.339)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y24.AQ      Tcko                  0.447   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    SLICE_X17Y43.D5      net (fanout=9)        2.706   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    SLICE_X17Y43.D       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/sig_RXINtoDCFIFO_RXWE
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXWE11
    SLICE_X15Y43.D3      net (fanout=2)        0.508   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/sig_RXINtoDCFIFO_RXWE
    SLICE_X15Y43.D       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB8_X1Y18.WEBWEU0  net (fanout=11)       1.162   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB8_X1Y18.CLKAWRCLKTrcck_WEB             0.250   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.591ns (1.215ns logic, 4.376ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          40.000ns
  Data Path Delay:      5.262ns (Levels of Logic = 2)
  Clock Path Skew:      0.081ns (0.431 - 0.350)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y22.AQ      Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT
    SLICE_X17Y43.D4      net (fanout=9)        2.433   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT
    SLICE_X17Y43.D       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/sig_RXINtoDCFIFO_RXWE
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXWE11
    SLICE_X15Y43.D3      net (fanout=2)        0.508   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/sig_RXINtoDCFIFO_RXWE
    SLICE_X15Y43.D       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB8_X1Y18.WEBWEU0  net (fanout=11)       1.162   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB8_X1Y18.CLKAWRCLKTrcck_WEB             0.250   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.262ns (1.159ns logic, 4.103ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y18.WEBWEU1), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          40.000ns
  Data Path Delay:      6.004ns (Levels of Logic = 2)
  Clock Path Skew:      0.070ns (0.431 - 0.361)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y21.DQ      Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE
    SLICE_X17Y43.D6      net (fanout=8)        3.175   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE
    SLICE_X17Y43.D       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/sig_RXINtoDCFIFO_RXWE
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXWE11
    SLICE_X15Y43.D3      net (fanout=2)        0.508   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/sig_RXINtoDCFIFO_RXWE
    SLICE_X15Y43.D       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB8_X1Y18.WEBWEU1  net (fanout=11)       1.162   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB8_X1Y18.CLKAWRCLKTrcck_WEB             0.250   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      6.004ns (1.159ns logic, 4.845ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          40.000ns
  Data Path Delay:      5.591ns (Levels of Logic = 2)
  Clock Path Skew:      0.092ns (0.431 - 0.339)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y24.AQ      Tcko                  0.447   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    SLICE_X17Y43.D5      net (fanout=9)        2.706   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    SLICE_X17Y43.D       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/sig_RXINtoDCFIFO_RXWE
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXWE11
    SLICE_X15Y43.D3      net (fanout=2)        0.508   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/sig_RXINtoDCFIFO_RXWE
    SLICE_X15Y43.D       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB8_X1Y18.WEBWEU1  net (fanout=11)       1.162   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB8_X1Y18.CLKAWRCLKTrcck_WEB             0.250   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.591ns (1.215ns logic, 4.376ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          40.000ns
  Data Path Delay:      5.262ns (Levels of Logic = 2)
  Clock Path Skew:      0.081ns (0.431 - 0.350)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y22.AQ      Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT
    SLICE_X17Y43.D4      net (fanout=9)        2.433   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT
    SLICE_X17Y43.D       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/sig_RXINtoDCFIFO_RXWE
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXWE11
    SLICE_X15Y43.D3      net (fanout=2)        0.508   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/sig_RXINtoDCFIFO_RXWE
    SLICE_X15Y43.D       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB8_X1Y18.WEBWEU1  net (fanout=11)       1.162   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB8_X1Y18.CLKAWRCLKTrcck_WEB             0.250   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.262ns (1.159ns logic, 4.103ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT_7 (SLICE_X31Y25.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT_6 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT_6 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y25.CQ      Tcko                  0.198   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT_6
    SLICE_X31Y25.DX      net (fanout=2)        0.136   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT<6>
    SLICE_X31Y25.CLK     Tckdi       (-Th)    -0.059   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT_7
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT_1 (SLICE_X33Y24.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT_0 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT_0 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y24.AQ      Tcko                  0.198   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT_0
    SLICE_X33Y24.BX      net (fanout=2)        0.142   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT<0>
    SLICE_X33Y24.CLK     Tckdi       (-Th)    -0.059   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT_1
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6 (SLICE_X11Y44.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.CQ      Tcko                  0.198   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6
    SLICE_X11Y44.C5      net (fanout=1)        0.051   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<6>
    SLICE_X11Y44.CLK     Tah         (-Th)    -0.155   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<6>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.353ns logic, 0.051ns route)
                                                       (87.4% logic, 12.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y18.CLKAWRCLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_RX_CLK/I0
  Logical resource: BUFG_inst_RX_CLK/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: IBUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<7>/CLK
  Logical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2/CK
  Location pin: SLICE_X12Y44.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_80TO50TIG_path" TIG;

 408 paths analyzed, 70 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_2 (SLICE_X29Y32.CE), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.883ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_2 (FF)
  Data Path Delay:      8.978ns (Levels of Logic = 6)
  Clock Path Skew:      0.080ns (0.914 - 0.834)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y45.DQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y35.B5      net (fanout=34)       1.411   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y35.B       Tilo                  0.259   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<10>
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X43Y35.A4      net (fanout=1)        0.785   N5
    SLICE_X43Y35.A       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X30Y28.C2      net (fanout=23)       1.835   AddressDecoderCS5n
    SLICE_X30Y28.CMUX    Tilo                  0.261   RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_State_FSM_FFd2
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_RD_n1
    SLICE_X27Y29.B3      net (fanout=2)        0.929   RTEXPartition_inst/IPCtrl_RD_n
    SLICE_X27Y29.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/D_EN1
    SLICE_X28Y29.B4      net (fanout=1)        0.464   RTEXPartition_inst/RTEX_inst/DATA_EN
    SLICE_X28Y29.B       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X28Y29.A5      net (fanout=1)        0.169   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X28Y29.A       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X29Y32.CE      net (fanout=4)        1.150   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X29Y32.CLK     Tceck                 0.340   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<3>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_2
    -------------------------------------------------  ---------------------------
    Total                                      8.978ns (2.235ns logic, 6.743ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.495ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_2 (FF)
  Data Path Delay:      8.590ns (Levels of Logic = 6)
  Clock Path Skew:      0.080ns (0.914 - 0.834)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y45.DQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y35.B5      net (fanout=34)       1.411   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y35.B       Tilo                  0.259   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<10>
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X43Y35.A4      net (fanout=1)        0.785   N5
    SLICE_X43Y35.A       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X43Y35.B5      net (fanout=23)       0.394   AddressDecoderCS5n
    SLICE_X43Y35.BMUX    Tilo                  0.313   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_CS_n1
    SLICE_X27Y29.B1      net (fanout=1)        1.700   RTEXPartition_inst/IPCtrl_CS_n
    SLICE_X27Y29.BMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/WRCYC1
    SLICE_X28Y29.B2      net (fanout=2)        0.640   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/WRCYC
    SLICE_X28Y29.B       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X28Y29.A5      net (fanout=1)        0.169   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X28Y29.A       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X29Y32.CE      net (fanout=4)        1.150   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X29Y32.CLK     Tceck                 0.340   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<3>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_2
    -------------------------------------------------  ---------------------------
    Total                                      8.590ns (2.341ns logic, 6.249ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.265ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_2 (FF)
  Data Path Delay:      8.360ns (Levels of Logic = 6)
  Clock Path Skew:      0.080ns (0.914 - 0.834)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y45.DQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y35.B5      net (fanout=34)       1.411   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y35.B       Tilo                  0.259   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<10>
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X43Y35.A4      net (fanout=1)        0.785   N5
    SLICE_X43Y35.A       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X43Y35.B5      net (fanout=23)       0.394   AddressDecoderCS5n
    SLICE_X43Y35.BMUX    Tilo                  0.313   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_CS_n1
    SLICE_X27Y29.B1      net (fanout=1)        1.700   RTEXPartition_inst/IPCtrl_CS_n
    SLICE_X27Y29.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/D_EN1
    SLICE_X28Y29.B4      net (fanout=1)        0.464   RTEXPartition_inst/RTEX_inst/DATA_EN
    SLICE_X28Y29.B       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X28Y29.A5      net (fanout=1)        0.169   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X28Y29.A       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X29Y32.CE      net (fanout=4)        1.150   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X29Y32.CLK     Tceck                 0.340   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<3>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_2
    -------------------------------------------------  ---------------------------
    Total                                      8.360ns (2.287ns logic, 6.073ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_1 (SLICE_X29Y32.CE), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.867ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_1 (FF)
  Data Path Delay:      8.962ns (Levels of Logic = 6)
  Clock Path Skew:      0.080ns (0.914 - 0.834)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y45.DQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y35.B5      net (fanout=34)       1.411   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y35.B       Tilo                  0.259   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<10>
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X43Y35.A4      net (fanout=1)        0.785   N5
    SLICE_X43Y35.A       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X30Y28.C2      net (fanout=23)       1.835   AddressDecoderCS5n
    SLICE_X30Y28.CMUX    Tilo                  0.261   RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_State_FSM_FFd2
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_RD_n1
    SLICE_X27Y29.B3      net (fanout=2)        0.929   RTEXPartition_inst/IPCtrl_RD_n
    SLICE_X27Y29.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/D_EN1
    SLICE_X28Y29.B4      net (fanout=1)        0.464   RTEXPartition_inst/RTEX_inst/DATA_EN
    SLICE_X28Y29.B       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X28Y29.A5      net (fanout=1)        0.169   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X28Y29.A       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X29Y32.CE      net (fanout=4)        1.150   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X29Y32.CLK     Tceck                 0.324   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<3>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_1
    -------------------------------------------------  ---------------------------
    Total                                      8.962ns (2.219ns logic, 6.743ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.479ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_1 (FF)
  Data Path Delay:      8.574ns (Levels of Logic = 6)
  Clock Path Skew:      0.080ns (0.914 - 0.834)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y45.DQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y35.B5      net (fanout=34)       1.411   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y35.B       Tilo                  0.259   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<10>
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X43Y35.A4      net (fanout=1)        0.785   N5
    SLICE_X43Y35.A       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X43Y35.B5      net (fanout=23)       0.394   AddressDecoderCS5n
    SLICE_X43Y35.BMUX    Tilo                  0.313   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_CS_n1
    SLICE_X27Y29.B1      net (fanout=1)        1.700   RTEXPartition_inst/IPCtrl_CS_n
    SLICE_X27Y29.BMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/WRCYC1
    SLICE_X28Y29.B2      net (fanout=2)        0.640   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/WRCYC
    SLICE_X28Y29.B       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X28Y29.A5      net (fanout=1)        0.169   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X28Y29.A       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X29Y32.CE      net (fanout=4)        1.150   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X29Y32.CLK     Tceck                 0.324   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<3>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_1
    -------------------------------------------------  ---------------------------
    Total                                      8.574ns (2.325ns logic, 6.249ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.249ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_1 (FF)
  Data Path Delay:      8.344ns (Levels of Logic = 6)
  Clock Path Skew:      0.080ns (0.914 - 0.834)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y45.DQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y35.B5      net (fanout=34)       1.411   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y35.B       Tilo                  0.259   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<10>
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X43Y35.A4      net (fanout=1)        0.785   N5
    SLICE_X43Y35.A       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X43Y35.B5      net (fanout=23)       0.394   AddressDecoderCS5n
    SLICE_X43Y35.BMUX    Tilo                  0.313   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_CS_n1
    SLICE_X27Y29.B1      net (fanout=1)        1.700   RTEXPartition_inst/IPCtrl_CS_n
    SLICE_X27Y29.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/D_EN1
    SLICE_X28Y29.B4      net (fanout=1)        0.464   RTEXPartition_inst/RTEX_inst/DATA_EN
    SLICE_X28Y29.B       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X28Y29.A5      net (fanout=1)        0.169   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X28Y29.A       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X29Y32.CE      net (fanout=4)        1.150   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X29Y32.CLK     Tceck                 0.324   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<3>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_1
    -------------------------------------------------  ---------------------------
    Total                                      8.344ns (2.271ns logic, 6.073ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_3 (SLICE_X29Y32.CE), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.859ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_3 (FF)
  Data Path Delay:      8.954ns (Levels of Logic = 6)
  Clock Path Skew:      0.080ns (0.914 - 0.834)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y45.DQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y35.B5      net (fanout=34)       1.411   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y35.B       Tilo                  0.259   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<10>
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X43Y35.A4      net (fanout=1)        0.785   N5
    SLICE_X43Y35.A       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X30Y28.C2      net (fanout=23)       1.835   AddressDecoderCS5n
    SLICE_X30Y28.CMUX    Tilo                  0.261   RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_State_FSM_FFd2
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_RD_n1
    SLICE_X27Y29.B3      net (fanout=2)        0.929   RTEXPartition_inst/IPCtrl_RD_n
    SLICE_X27Y29.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/D_EN1
    SLICE_X28Y29.B4      net (fanout=1)        0.464   RTEXPartition_inst/RTEX_inst/DATA_EN
    SLICE_X28Y29.B       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X28Y29.A5      net (fanout=1)        0.169   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X28Y29.A       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X29Y32.CE      net (fanout=4)        1.150   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X29Y32.CLK     Tceck                 0.316   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<3>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_3
    -------------------------------------------------  ---------------------------
    Total                                      8.954ns (2.211ns logic, 6.743ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.471ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_3 (FF)
  Data Path Delay:      8.566ns (Levels of Logic = 6)
  Clock Path Skew:      0.080ns (0.914 - 0.834)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y45.DQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y35.B5      net (fanout=34)       1.411   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y35.B       Tilo                  0.259   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<10>
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X43Y35.A4      net (fanout=1)        0.785   N5
    SLICE_X43Y35.A       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X43Y35.B5      net (fanout=23)       0.394   AddressDecoderCS5n
    SLICE_X43Y35.BMUX    Tilo                  0.313   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_CS_n1
    SLICE_X27Y29.B1      net (fanout=1)        1.700   RTEXPartition_inst/IPCtrl_CS_n
    SLICE_X27Y29.BMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/WRCYC1
    SLICE_X28Y29.B2      net (fanout=2)        0.640   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/WRCYC
    SLICE_X28Y29.B       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X28Y29.A5      net (fanout=1)        0.169   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X28Y29.A       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X29Y32.CE      net (fanout=4)        1.150   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X29Y32.CLK     Tceck                 0.316   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<3>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_3
    -------------------------------------------------  ---------------------------
    Total                                      8.566ns (2.317ns logic, 6.249ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.241ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_3 (FF)
  Data Path Delay:      8.336ns (Levels of Logic = 6)
  Clock Path Skew:      0.080ns (0.914 - 0.834)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y45.DQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y35.B5      net (fanout=34)       1.411   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y35.B       Tilo                  0.259   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<10>
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X43Y35.A4      net (fanout=1)        0.785   N5
    SLICE_X43Y35.A       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X43Y35.B5      net (fanout=23)       0.394   AddressDecoderCS5n
    SLICE_X43Y35.BMUX    Tilo                  0.313   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_CS_n1
    SLICE_X27Y29.B1      net (fanout=1)        1.700   RTEXPartition_inst/IPCtrl_CS_n
    SLICE_X27Y29.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/D_EN1
    SLICE_X28Y29.B4      net (fanout=1)        0.464   RTEXPartition_inst/RTEX_inst/DATA_EN
    SLICE_X28Y29.B       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X28Y29.A5      net (fanout=1)        0.169   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X28Y29.A       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X29Y32.CE      net (fanout=4)        1.150   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X29Y32.CLK     Tceck                 0.316   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<3>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_3
    -------------------------------------------------  ---------------------------
    Total                                      8.336ns (2.263ns logic, 6.073ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_80TO50TIG_path" TIG;
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1_12 (SLICE_X24Y24.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.314ns (datapath - clock path skew - uncertainty)
  Source:               RTEXPartition_inst/m_Ram_FF_1 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1_12 (FF)
  Data Path Delay:      0.430ns (Levels of Logic = 0)
  Clock Path Skew:      0.759ns (1.187 - 0.428)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/m_Ram_FF_1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y25.AQ      Tcko                  0.200   RTEXPartition_inst/m_Ram_ff_4
                                                       RTEXPartition_inst/m_Ram_FF_1
    SLICE_X24Y24.CX      net (fanout=1)        0.182   RTEXPartition_inst/m_Ram_ff_1
    SLICE_X24Y24.CLK     Tckdi       (-Th)    -0.048   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1<13>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1_12
    -------------------------------------------------  ---------------------------
    Total                                      0.430ns (0.248ns logic, 0.182ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZD_0_14 (SLICE_X13Y18.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.301ns (datapath - clock path skew - uncertainty)
  Source:               RTEXPartition_inst/m_Ram_FF_30 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZD_0_14 (FF)
  Data Path Delay:      0.451ns (Levels of Logic = 0)
  Clock Path Skew:      0.767ns (1.309 - 0.542)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/m_Ram_FF_30 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZD_0_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.AQ      Tcko                  0.200   RTEXPartition_inst/m_Ram_ff_31
                                                       RTEXPartition_inst/m_Ram_FF_30
    SLICE_X13Y18.CX      net (fanout=1)        0.192   RTEXPartition_inst/m_Ram_ff_30
    SLICE_X13Y18.CLK     Tckdi       (-Th)    -0.059   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZD_0_15
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZD_0_14
    -------------------------------------------------  ---------------------------
    Total                                      0.451ns (0.259ns logic, 0.192ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1_13 (SLICE_X24Y24.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.311ns (datapath - clock path skew - uncertainty)
  Source:               RTEXPartition_inst/m_Ram_FF_2 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1_13 (FF)
  Data Path Delay:      0.433ns (Levels of Logic = 0)
  Clock Path Skew:      0.759ns (1.187 - 0.428)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/m_Ram_FF_2 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y25.BQ      Tcko                  0.200   RTEXPartition_inst/m_Ram_ff_4
                                                       RTEXPartition_inst/m_Ram_FF_2
    SLICE_X24Y24.DX      net (fanout=1)        0.185   RTEXPartition_inst/m_Ram_ff_2
    SLICE_X24Y24.CLK     Tckdi       (-Th)    -0.048   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1<13>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1_13
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.248ns logic, 0.185ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2974930 paths analyzed, 7125 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.000ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_7 (SLICE_X27Y64.C1), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_7 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.651ns (Levels of Logic = 5)
  Clock Path Skew:      -0.089ns (0.448 - 0.537)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y45.DQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y35.B5      net (fanout=34)       1.411   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y35.B       Tilo                  0.259   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<10>
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X43Y35.A4      net (fanout=1)        0.785   N5
    SLICE_X43Y35.A       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X38Y35.B2      net (fanout=23)       0.726   AddressDecoderCS5n
    SLICE_X38Y35.B       Tilo                  0.203   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<0>LogicTrst11
    SLICE_X47Y32.A1      net (fanout=16)       1.403   CNC2_FC_RTEX_MARKING/ibus_DataIn<0>LogicTrst1
    SLICE_X47Y32.A       Tilo                  0.259   CNC2_FC_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value<10>
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<7>LogicTrst
    SLICE_X27Y64.C1      net (fanout=66)       5.577   CNC2_FC_RTEX_MARKING/ibus_DataIn<7>
    SLICE_X27Y64.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<24>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_7
    -------------------------------------------------  ---------------------------
    Total                                     11.651ns (1.749ns logic, 9.902ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_7 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.350ns (Levels of Logic = 5)
  Clock Path Skew:      -0.083ns (0.448 - 0.531)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y40.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_1
    SLICE_X49Y35.B1      net (fanout=1)        0.845   LocalBusBridgeAleDec_inst/m_ClientCSn_1
    SLICE_X49Y35.BMUX    Tilo                  0.313   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<10>
                                                       AddressDecoder_inst/oADDRDEC_CS2n_SW0
    SLICE_X45Y35.C6      net (fanout=3)        0.593   N7
    SLICE_X45Y35.C       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X38Y35.B3      net (fanout=24)       1.185   AddressDecoderCS2n
    SLICE_X38Y35.B       Tilo                  0.203   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<0>LogicTrst11
    SLICE_X47Y32.A1      net (fanout=16)       1.403   CNC2_FC_RTEX_MARKING/ibus_DataIn<0>LogicTrst1
    SLICE_X47Y32.A       Tilo                  0.259   CNC2_FC_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value<10>
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<7>LogicTrst
    SLICE_X27Y64.C1      net (fanout=66)       5.577   CNC2_FC_RTEX_MARKING/ibus_DataIn<7>
    SLICE_X27Y64.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<24>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_7
    -------------------------------------------------  ---------------------------
    Total                                     11.350ns (1.747ns logic, 9.603ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_7 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.340ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (0.448 - 0.535)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y31.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X38Y35.B6      net (fanout=25)       3.168   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X38Y35.B       Tilo                  0.203   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<0>LogicTrst11
    SLICE_X47Y32.A1      net (fanout=16)       1.403   CNC2_FC_RTEX_MARKING/ibus_DataIn<0>LogicTrst1
    SLICE_X47Y32.A       Tilo                  0.259   CNC2_FC_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value<10>
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<7>LogicTrst
    SLICE_X27Y64.C1      net (fanout=66)       5.577   CNC2_FC_RTEX_MARKING/ibus_DataIn<7>
    SLICE_X27Y64.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<24>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_7
    -------------------------------------------------  ---------------------------
    Total                                     11.340ns (1.192ns logic, 10.148ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_29 (SLICE_X27Y76.D5), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_29 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.682ns (Levels of Logic = 2)
  Clock Path Skew:      -0.040ns (0.445 - 0.485)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y30.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X49Y32.C3      net (fanout=24)       5.217   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X49Y32.C       Tilo                  0.259   CNC2_FC_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value<14>
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<13>LogicTrst
    SLICE_X27Y76.D5      net (fanout=63)       5.493   CNC2_FC_RTEX_MARKING/ibus_DataIn<13>
    SLICE_X27Y76.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount<29>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<29>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_29
    -------------------------------------------------  ---------------------------
    Total                                     11.682ns (0.972ns logic, 10.710ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_29 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.204ns (Levels of Logic = 5)
  Clock Path Skew:      -0.092ns (0.445 - 0.537)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y45.DQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y35.B5      net (fanout=34)       1.411   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y35.B       Tilo                  0.259   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<10>
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X43Y35.A4      net (fanout=1)        0.785   N5
    SLICE_X43Y35.A       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X38Y35.B2      net (fanout=23)       0.726   AddressDecoderCS5n
    SLICE_X38Y35.B       Tilo                  0.203   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<0>LogicTrst11
    SLICE_X49Y32.C6      net (fanout=16)       1.040   CNC2_FC_RTEX_MARKING/ibus_DataIn<0>LogicTrst1
    SLICE_X49Y32.C       Tilo                  0.259   CNC2_FC_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value<14>
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<13>LogicTrst
    SLICE_X27Y76.D5      net (fanout=63)       5.493   CNC2_FC_RTEX_MARKING/ibus_DataIn<13>
    SLICE_X27Y76.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount<29>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<29>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_29
    -------------------------------------------------  ---------------------------
    Total                                     11.204ns (1.749ns logic, 9.455ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_29 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.171ns (Levels of Logic = 5)
  Clock Path Skew:      -0.092ns (0.445 - 0.537)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y45.DQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y35.B5      net (fanout=34)       1.411   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y35.B       Tilo                  0.259   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<10>
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X43Y35.A4      net (fanout=1)        0.785   N5
    SLICE_X43Y35.A       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X39Y36.B3      net (fanout=23)       0.806   AddressDecoderCS5n
    SLICE_X39Y36.B       Tilo                  0.259   N890
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<13>LogicTrst_SW1
    SLICE_X49Y32.C5      net (fanout=1)        0.871   N890
    SLICE_X49Y32.C       Tilo                  0.259   CNC2_FC_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value<14>
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<13>LogicTrst
    SLICE_X27Y76.D5      net (fanout=63)       5.493   CNC2_FC_RTEX_MARKING/ibus_DataIn<13>
    SLICE_X27Y76.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount<29>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<29>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_29
    -------------------------------------------------  ---------------------------
    Total                                     11.171ns (1.805ns logic, 9.366ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_7 (SLICE_X31Y68.C5), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_7 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.355ns (Levels of Logic = 5)
  Clock Path Skew:      -0.120ns (0.417 - 0.537)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y45.DQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y35.B5      net (fanout=34)       1.411   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X49Y35.B       Tilo                  0.259   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<10>
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X43Y35.A4      net (fanout=1)        0.785   N5
    SLICE_X43Y35.A       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X38Y35.B2      net (fanout=23)       0.726   AddressDecoderCS5n
    SLICE_X38Y35.B       Tilo                  0.203   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<0>LogicTrst11
    SLICE_X47Y32.A1      net (fanout=16)       1.403   CNC2_FC_RTEX_MARKING/ibus_DataIn<0>LogicTrst1
    SLICE_X47Y32.A       Tilo                  0.259   CNC2_FC_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value<10>
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<7>LogicTrst
    SLICE_X31Y68.C5      net (fanout=66)       5.281   CNC2_FC_RTEX_MARKING/ibus_DataIn<7>
    SLICE_X31Y68.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<7>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_7
    -------------------------------------------------  ---------------------------
    Total                                     11.355ns (1.749ns logic, 9.606ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_7 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.054ns (Levels of Logic = 5)
  Clock Path Skew:      -0.114ns (0.417 - 0.531)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y40.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_1
    SLICE_X49Y35.B1      net (fanout=1)        0.845   LocalBusBridgeAleDec_inst/m_ClientCSn_1
    SLICE_X49Y35.BMUX    Tilo                  0.313   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<10>
                                                       AddressDecoder_inst/oADDRDEC_CS2n_SW0
    SLICE_X45Y35.C6      net (fanout=3)        0.593   N7
    SLICE_X45Y35.C       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X38Y35.B3      net (fanout=24)       1.185   AddressDecoderCS2n
    SLICE_X38Y35.B       Tilo                  0.203   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<0>LogicTrst11
    SLICE_X47Y32.A1      net (fanout=16)       1.403   CNC2_FC_RTEX_MARKING/ibus_DataIn<0>LogicTrst1
    SLICE_X47Y32.A       Tilo                  0.259   CNC2_FC_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value<10>
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<7>LogicTrst
    SLICE_X31Y68.C5      net (fanout=66)       5.281   CNC2_FC_RTEX_MARKING/ibus_DataIn<7>
    SLICE_X31Y68.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<7>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_7
    -------------------------------------------------  ---------------------------
    Total                                     11.054ns (1.747ns logic, 9.307ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_7 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.044ns (Levels of Logic = 3)
  Clock Path Skew:      -0.118ns (0.417 - 0.535)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y31.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X38Y35.B6      net (fanout=25)       3.168   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X38Y35.B       Tilo                  0.203   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<0>LogicTrst11
    SLICE_X47Y32.A1      net (fanout=16)       1.403   CNC2_FC_RTEX_MARKING/ibus_DataIn<0>LogicTrst1
    SLICE_X47Y32.A       Tilo                  0.259   CNC2_FC_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value<10>
                                                       CNC2_FC_RTEX_MARKING/ibus_DataIn<7>LogicTrst
    SLICE_X31Y68.C5      net (fanout=66)       5.281   CNC2_FC_RTEX_MARKING/ibus_DataIn<7>
    SLICE_X31Y68.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<7>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_7
    -------------------------------------------------  ---------------------------
    Total                                     11.044ns (1.192ns logic, 9.852ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/m_Ram_FF_7 (SLICE_X25Y28.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_Address_7 (FF)
  Destination:          RTEXPartition_inst/m_Ram_FF_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.041 - 0.039)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_Address_7 to RTEXPartition_inst/m_Ram_FF_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y28.CQ      Tcko                  0.200   RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_Address<8>
                                                       RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_Address_7
    SLICE_X25Y28.CX      net (fanout=1)        0.138   RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_Address<7>
    SLICE_X25Y28.CLK     Tckdi       (-Th)    -0.059   RTEXPartition_inst/m_Ram_ff_8
                                                       RTEXPartition_inst/m_Ram_FF_7
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.259ns logic, 0.138ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_28 (SLICE_X32Y57.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_60 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.396ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_60 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y57.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<61>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_60
    SLICE_X32Y57.B5      net (fanout=2)        0.075   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<60>
    SLICE_X32Y57.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<61>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux__n1230212
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_28
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.321ns logic, 0.075ns route)
                                                       (81.1% logic, 18.9% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_4 (SLICE_X32Y55.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_36 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_36 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y55.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<37>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_36
    SLICE_X32Y55.B5      net (fanout=2)        0.078   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<36>
    SLICE_X32Y55.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<37>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux__n1230452
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_4
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.321ns logic, 0.078ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X2Y26.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X2Y26.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X2Y22.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 50389483 paths analyzed, 14468 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.380ns.
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y4.DIADI0), 5467968 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd1 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      16.012ns (Levels of Logic = 10)
  Clock Path Skew:      -0.033ns (0.431 - 0.464)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y21.AQ      Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd1
    SLICE_X4Y40.D4       net (fanout=84)       3.011   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd1
    SLICE_X4Y40.D        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_COMP_MASK22
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mmux_TX_MEM_TRIG111
    SLICE_X2Y21.A3       net (fanout=28)       2.123   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_COMP_MASK22
    SLICE_X2Y21.CMUX     Topac                 0.537   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_lut<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X4Y16.C4       net (fanout=2)        1.143   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<3>
    SLICE_X4Y16.CMUX     Topcc                 0.392   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<3>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<4>
    SLICE_X4Y12.B2       net (fanout=2)        1.127   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<3>
    SLICE_X4Y12.COUT     Topcyb                0.375   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<5>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<3>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<5>
    SLICE_X4Y13.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<5>
    SLICE_X4Y13.AMUX     Tcina                 0.177   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
    SLICE_X14Y11.C2      net (fanout=4)        1.798   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<6>
    SLICE_X14Y11.COUT    Topcyc                0.277   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC1_ENB_cy<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC1_ENB_lut<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC1_ENB_cy<3>
    SLICE_X14Y12.CIN     net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC1_ENB_cy<3>
    SLICE_X14Y12.BMUX    Tcinb                 0.268   RTEXPartition_inst/RTEX_inst/N533
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA32_SW0_cy1
    SLICE_X8Y9.C4        net (fanout=11)       1.087   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_CRC1_ENB
    SLICE_X8Y9.DMUX      Topcd                 0.454   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_lut
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_cy1
    SLICE_X13Y11.D4      net (fanout=2)        0.685   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA11
    SLICE_X13Y11.D       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/N525
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA13_SW1
    SLICE_X13Y11.B2      net (fanout=1)        0.438   RTEXPartition_inst/RTEX_inst/N525
    SLICE_X13Y11.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/N525
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA16
    RAMB8_X1Y4.DIADI0    net (fanout=1)        0.700   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<0>
    RAMB8_X1Y4.CLKAWRCLK Trdck_DIA             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     16.012ns (3.894ns logic, 12.118ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_3_1 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      15.865ns (Levels of Logic = 12)
  Clock Path Skew:      -0.121ns (0.431 - 0.552)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_3_1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_3_3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_3_1
    SLICE_X5Y25.A2       net (fanout=2)        1.182   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_3_1
    SLICE_X5Y25.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_4_3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Msub_OPER_BLK_TERM_xor<2>111
    SLICE_X2Y25.C3       net (fanout=19)       0.730   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Msub_OPER_BLK_TERM_xor<2>11
    SLICE_X2Y25.C        Tilo                  0.204   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_5_4
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_AXIS_LIM_REG11_1
    SLICE_X3Y27.A6       net (fanout=4)        0.426   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_AXIS_LIM_REG11
    SLICE_X3Y27.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG[1]_OPER_BASE[15]_select_261_OUT<10>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE1511
    SLICE_X3Y27.B2       net (fanout=7)        1.510   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE151
    SLICE_X3Y27.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG[1]_OPER_BASE[15]_select_261_OUT<10>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG[1]_OPER_BASE[15]_select_261_OUT<9>2
    SLICE_X2Y23.A1       net (fanout=4)        0.881   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG[1]_OPER_BASE[15]_select_261_OUT<9>
    SLICE_X2Y23.CMUX     Topac                 0.537   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<12>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE2161
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_xor<12>
    SLICE_X4Y18.C4       net (fanout=2)        1.143   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<11>
    SLICE_X4Y18.CMUX     Topcc                 0.392   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_MEM_CONT_MAS/q<23>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<11>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<12>
    SLICE_X4Y14.B2       net (fanout=2)        0.865   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<11>
    SLICE_X4Y14.COUT     Topcyb                0.375   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<11>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
    SLICE_X4Y15.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
    SLICE_X4Y15.AMUX     Tcina                 0.177   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<15>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_xor<15>
    SLICE_X14Y12.A4      net (fanout=4)        1.593   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<14>
    SLICE_X14Y12.BMUX    Topab                 0.497   RTEXPartition_inst/RTEX_inst/N533
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC1_ENB_lut<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA32_SW0_cy1
    SLICE_X8Y9.C4        net (fanout=11)       1.087   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_CRC1_ENB
    SLICE_X8Y9.DMUX      Topcd                 0.454   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_lut
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_cy1
    SLICE_X13Y11.D4      net (fanout=2)        0.685   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA11
    SLICE_X13Y11.D       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/N525
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA13_SW1
    SLICE_X13Y11.B2      net (fanout=1)        0.438   RTEXPartition_inst/RTEX_inst/N525
    SLICE_X13Y11.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/N525
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA16
    RAMB8_X1Y4.DIADI0    net (fanout=1)        0.700   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<0>
    RAMB8_X1Y4.CLKAWRCLK Trdck_DIA             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     15.865ns (4.622ns logic, 11.243ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd1 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      15.914ns (Levels of Logic = 11)
  Clock Path Skew:      -0.033ns (0.431 - 0.464)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y21.AQ      Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd1
    SLICE_X4Y40.D4       net (fanout=84)       3.011   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd1
    SLICE_X4Y40.D        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_COMP_MASK22
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mmux_TX_MEM_TRIG111
    SLICE_X2Y21.A3       net (fanout=28)       2.123   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_COMP_MASK22
    SLICE_X2Y21.CMUX     Topac                 0.537   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_lut<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X4Y16.C4       net (fanout=2)        1.143   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<3>
    SLICE_X4Y16.CMUX     Topcc                 0.392   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<3>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<4>
    SLICE_X4Y12.B2       net (fanout=2)        1.127   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<3>
    SLICE_X4Y12.COUT     Topcyb                0.375   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<5>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<3>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<5>
    SLICE_X4Y13.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<5>
    SLICE_X4Y13.COUT     Tbyp                  0.076   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
    SLICE_X4Y14.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
    SLICE_X4Y14.COUT     Tbyp                  0.076   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
    SLICE_X4Y15.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
    SLICE_X4Y15.AMUX     Tcina                 0.177   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<15>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_xor<15>
    SLICE_X14Y12.A4      net (fanout=4)        1.593   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<14>
    SLICE_X14Y12.BMUX    Topab                 0.497   RTEXPartition_inst/RTEX_inst/N533
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC1_ENB_lut<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA32_SW0_cy1
    SLICE_X8Y9.C4        net (fanout=11)       1.087   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_CRC1_ENB
    SLICE_X8Y9.DMUX      Topcd                 0.454   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_lut
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_cy1
    SLICE_X13Y11.D4      net (fanout=2)        0.685   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA11
    SLICE_X13Y11.D       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/N525
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA13_SW1
    SLICE_X13Y11.B2      net (fanout=1)        0.438   RTEXPartition_inst/RTEX_inst/N525
    SLICE_X13Y11.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/N525
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA16
    RAMB8_X1Y4.DIADI0    net (fanout=1)        0.700   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<0>
    RAMB8_X1Y4.CLKAWRCLK Trdck_DIA             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     15.914ns (3.998ns logic, 11.916ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y4.DIADI8), 3312543 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd1 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      15.957ns (Levels of Logic = 10)
  Clock Path Skew:      -0.033ns (0.431 - 0.464)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y21.AQ      Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd1
    SLICE_X4Y40.D4       net (fanout=84)       3.011   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd1
    SLICE_X4Y40.D        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_COMP_MASK22
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mmux_TX_MEM_TRIG111
    SLICE_X2Y21.A3       net (fanout=28)       2.123   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_COMP_MASK22
    SLICE_X2Y21.AMUX     Topaa                 0.370   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_lut<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X4Y16.A3       net (fanout=2)        0.994   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<1>
    SLICE_X4Y16.AMUX     Topaa                 0.377   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_lut<1>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<4>
    SLICE_X8Y16.D4       net (fanout=2)        0.741   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<1>
    SLICE_X8Y16.D        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<1>_INV_0
    SLICE_X8Y13.A2       net (fanout=1)        0.750   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<1>
    SLICE_X8Y13.AMUX     Topaa                 0.377   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<1>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_xor<1>
    SLICE_X14Y7.A3       net (fanout=4)        1.193   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<1>
    SLICE_X14Y7.AMUX     Topaa                 0.370   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<1>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_CRC2_PLACE_xor<1>
    SLICE_X8Y8.A1        net (fanout=1)        0.924   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<1>
    SLICE_X8Y8.COUT      Topcya                0.395   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_lut<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X8Y9.CIN       net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X8Y9.BMUX      Tcinb                 0.222   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_cy1
    SLICE_X15Y9.A6       net (fanout=8)        0.583   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_CRC2_ENB
    SLICE_X15Y9.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA26_SW0
    SLICE_X17Y8.B1       net (fanout=1)        1.142   RTEXPartition_inst/RTEX_inst/N456
    SLICE_X17Y8.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<5>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA26
    RAMB8_X1Y4.DIADI8    net (fanout=1)        0.763   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<1>
    RAMB8_X1Y4.CLKAWRCLK Trdck_DIA             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     15.957ns (3.730ns logic, 12.227ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd1 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      15.839ns (Levels of Logic = 10)
  Clock Path Skew:      -0.033ns (0.431 - 0.464)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y21.AQ      Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd1
    SLICE_X4Y40.D4       net (fanout=84)       3.011   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd1
    SLICE_X4Y40.D        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_COMP_MASK22
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mmux_TX_MEM_TRIG111
    SLICE_X2Y21.A3       net (fanout=28)       2.123   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_COMP_MASK22
    SLICE_X2Y21.CMUX     Topac                 0.537   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_lut<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X4Y16.C4       net (fanout=2)        1.143   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<3>
    SLICE_X4Y16.CMUX     Topcc                 0.392   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<3>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<4>
    SLICE_X4Y12.B2       net (fanout=2)        1.127   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<3>
    SLICE_X4Y12.COUT     Topcyb                0.375   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<5>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<3>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<5>
    SLICE_X4Y13.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<5>
    SLICE_X4Y13.CMUX     Tcinc                 0.272   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
    SLICE_X10Y8.A1       net (fanout=4)        1.442   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<8>
    SLICE_X10Y8.AMUX     Topaa                 0.370   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXRST_GEN<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<8>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_CRC2_PLACE_xor<8>
    SLICE_X8Y8.C2        net (fanout=1)        0.622   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<8>
    SLICE_X8Y8.COUT      Topcyc                0.295   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_lut<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X8Y9.CIN       net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X8Y9.BMUX      Tcinb                 0.222   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_cy1
    SLICE_X15Y9.A6       net (fanout=8)        0.583   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_CRC2_ENB
    SLICE_X15Y9.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA26_SW0
    SLICE_X17Y8.B1       net (fanout=1)        1.142   RTEXPartition_inst/RTEX_inst/N456
    SLICE_X17Y8.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<5>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA26
    RAMB8_X1Y4.DIADI8    net (fanout=1)        0.763   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<1>
    RAMB8_X1Y4.CLKAWRCLK Trdck_DIA             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     15.839ns (3.877ns logic, 11.962ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      15.814ns (Levels of Logic = 10)
  Clock Path Skew:      -0.033ns (0.431 - 0.464)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y21.BQ      Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2
    SLICE_X4Y40.D6       net (fanout=84)       2.868   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2
    SLICE_X4Y40.D        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_COMP_MASK22
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mmux_TX_MEM_TRIG111
    SLICE_X2Y21.A3       net (fanout=28)       2.123   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_COMP_MASK22
    SLICE_X2Y21.AMUX     Topaa                 0.370   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_lut<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X4Y16.A3       net (fanout=2)        0.994   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<1>
    SLICE_X4Y16.AMUX     Topaa                 0.377   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_lut<1>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<4>
    SLICE_X8Y16.D4       net (fanout=2)        0.741   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<1>
    SLICE_X8Y16.D        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<1>_INV_0
    SLICE_X8Y13.A2       net (fanout=1)        0.750   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<1>
    SLICE_X8Y13.AMUX     Topaa                 0.377   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<1>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_xor<1>
    SLICE_X14Y7.A3       net (fanout=4)        1.193   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<1>
    SLICE_X14Y7.AMUX     Topaa                 0.370   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<1>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_CRC2_PLACE_xor<1>
    SLICE_X8Y8.A1        net (fanout=1)        0.924   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<1>
    SLICE_X8Y8.COUT      Topcya                0.395   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_lut<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X8Y9.CIN       net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X8Y9.BMUX      Tcinb                 0.222   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_cy1
    SLICE_X15Y9.A6       net (fanout=8)        0.583   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_CRC2_ENB
    SLICE_X15Y9.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA26_SW0
    SLICE_X17Y8.B1       net (fanout=1)        1.142   RTEXPartition_inst/RTEX_inst/N456
    SLICE_X17Y8.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<5>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA26
    RAMB8_X1Y4.DIADI8    net (fanout=1)        0.763   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<1>
    RAMB8_X1Y4.CLKAWRCLK Trdck_DIA             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     15.814ns (3.730ns logic, 12.084ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y4.DIBDI0), 4345715 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd1 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      15.871ns (Levels of Logic = 10)
  Clock Path Skew:      -0.033ns (0.431 - 0.464)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y21.AQ      Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd1
    SLICE_X4Y40.D4       net (fanout=84)       3.011   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd1
    SLICE_X4Y40.D        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_COMP_MASK22
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mmux_TX_MEM_TRIG111
    SLICE_X2Y21.A3       net (fanout=28)       2.123   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_COMP_MASK22
    SLICE_X2Y21.AMUX     Topaa                 0.370   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_lut<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X4Y16.A3       net (fanout=2)        0.994   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<1>
    SLICE_X4Y16.AMUX     Topaa                 0.377   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_lut<1>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<4>
    SLICE_X8Y16.D4       net (fanout=2)        0.741   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<1>
    SLICE_X8Y16.D        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<1>_INV_0
    SLICE_X8Y13.A2       net (fanout=1)        0.750   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<1>
    SLICE_X8Y13.AMUX     Topaa                 0.377   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<1>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_xor<1>
    SLICE_X14Y7.A3       net (fanout=4)        1.193   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<1>
    SLICE_X14Y7.AMUX     Topaa                 0.370   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<1>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_CRC2_PLACE_xor<1>
    SLICE_X8Y8.A1        net (fanout=1)        0.924   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<1>
    SLICE_X8Y8.COUT      Topcya                0.395   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_lut<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X8Y9.CIN       net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X8Y9.BMUX      Tcinb                 0.222   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_cy1
    SLICE_X13Y12.B1      net (fanout=8)        1.066   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_CRC2_ENB
    SLICE_X13Y12.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/N471
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mmux_PAY_MUX64_SW1
    SLICE_X17Y10.D2      net (fanout=1)        0.873   RTEXPartition_inst/RTEX_inst/N471
    SLICE_X17Y10.D       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA36
    RAMB8_X1Y4.DIBDI0    net (fanout=1)        0.463   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<2>
    RAMB8_X1Y4.CLKAWRCLK Trdck_DIB             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     15.871ns (3.730ns logic, 12.141ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd1 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      15.753ns (Levels of Logic = 10)
  Clock Path Skew:      -0.033ns (0.431 - 0.464)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y21.AQ      Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd1
    SLICE_X4Y40.D4       net (fanout=84)       3.011   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd1
    SLICE_X4Y40.D        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_COMP_MASK22
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mmux_TX_MEM_TRIG111
    SLICE_X2Y21.A3       net (fanout=28)       2.123   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_COMP_MASK22
    SLICE_X2Y21.CMUX     Topac                 0.537   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_lut<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X4Y16.C4       net (fanout=2)        1.143   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<3>
    SLICE_X4Y16.CMUX     Topcc                 0.392   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<3>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<4>
    SLICE_X4Y12.B2       net (fanout=2)        1.127   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<3>
    SLICE_X4Y12.COUT     Topcyb                0.375   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<5>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<3>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<5>
    SLICE_X4Y13.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<5>
    SLICE_X4Y13.CMUX     Tcinc                 0.272   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
    SLICE_X10Y8.A1       net (fanout=4)        1.442   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<8>
    SLICE_X10Y8.AMUX     Topaa                 0.370   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXRST_GEN<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<8>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_CRC2_PLACE_xor<8>
    SLICE_X8Y8.C2        net (fanout=1)        0.622   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<8>
    SLICE_X8Y8.COUT      Topcyc                0.295   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_lut<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X8Y9.CIN       net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X8Y9.BMUX      Tcinb                 0.222   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_cy1
    SLICE_X13Y12.B1      net (fanout=8)        1.066   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_CRC2_ENB
    SLICE_X13Y12.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/N471
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mmux_PAY_MUX64_SW1
    SLICE_X17Y10.D2      net (fanout=1)        0.873   RTEXPartition_inst/RTEX_inst/N471
    SLICE_X17Y10.D       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA36
    RAMB8_X1Y4.DIBDI0    net (fanout=1)        0.463   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<2>
    RAMB8_X1Y4.CLKAWRCLK Trdck_DIB             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     15.753ns (3.877ns logic, 11.876ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      15.728ns (Levels of Logic = 10)
  Clock Path Skew:      -0.033ns (0.431 - 0.464)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y21.BQ      Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2
    SLICE_X4Y40.D6       net (fanout=84)       2.868   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2
    SLICE_X4Y40.D        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_COMP_MASK22
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mmux_TX_MEM_TRIG111
    SLICE_X2Y21.A3       net (fanout=28)       2.123   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_COMP_MASK22
    SLICE_X2Y21.AMUX     Topaa                 0.370   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_lut<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X4Y16.A3       net (fanout=2)        0.994   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<1>
    SLICE_X4Y16.AMUX     Topaa                 0.377   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_lut<1>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<4>
    SLICE_X8Y16.D4       net (fanout=2)        0.741   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<1>
    SLICE_X8Y16.D        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<1>_INV_0
    SLICE_X8Y13.A2       net (fanout=1)        0.750   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<1>
    SLICE_X8Y13.AMUX     Topaa                 0.377   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<1>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_xor<1>
    SLICE_X14Y7.A3       net (fanout=4)        1.193   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<1>
    SLICE_X14Y7.AMUX     Topaa                 0.370   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<1>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_CRC2_PLACE_xor<1>
    SLICE_X8Y8.A1        net (fanout=1)        0.924   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<1>
    SLICE_X8Y8.COUT      Topcya                0.395   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_lut<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X8Y9.CIN       net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X8Y9.BMUX      Tcinb                 0.222   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_cy1
    SLICE_X13Y12.B1      net (fanout=8)        1.066   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_CRC2_ENB
    SLICE_X13Y12.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/N471
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mmux_PAY_MUX64_SW1
    SLICE_X17Y10.D2      net (fanout=1)        0.873   RTEXPartition_inst/RTEX_inst/N471
    SLICE_X17Y10.D       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA36
    RAMB8_X1Y4.DIBDI0    net (fanout=1)        0.463   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<2>
    RAMB8_X1Y4.CLKAWRCLK Trdck_DIB             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     15.728ns (3.730ns logic, 11.998ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y4.ADDRAWRADDR10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.296ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.287ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.172 - 0.181)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X17Y8.DQ           Tcko                  0.198   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<5>
                                                           RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5
    RAMB8_X1Y4.ADDRAWRADDR10 net (fanout=3)        0.155   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<5>
    RAMB8_X1Y4.CLKAWRCLK     Trckc_ADDRA (-Th)     0.066   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                           RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.287ns (0.132ns logic, 0.155ns route)
                                                           (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/u1DPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X0Y14.ADDRA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.371ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/MEM_BLK_PTR_0 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/u1DPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.369ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.284 - 0.286)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/MEM_BLK_PTR_0 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/u1DPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.AMUX     Tshcko                0.244   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/MEM_BLK_PTR<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/MEM_BLK_PTR_0
    RAMB16_X0Y14.ADDRA7  net (fanout=7)        0.191   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/MEM_BLK_PTR<0>
    RAMB16_X0Y14.CLKA    Trckc_ADDRA (-Th)     0.066   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/u1DPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/u1DPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.369ns (0.178ns logic, 0.191ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/STE_OPER_SFT_5 (SLICE_X0Y46.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/STE_OPER_SFT_4 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/STE_OPER_SFT_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/STE_OPER_SFT_4 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/STE_OPER_SFT_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y46.CQ       Tcko                  0.200   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/STE_OPER_SFT<6>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/STE_OPER_SFT_4
    SLICE_X0Y46.C5       net (fanout=1)        0.060   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/STE_OPER_SFT<4>
    SLICE_X0Y46.CLK      Tah         (-Th)    -0.121   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/STE_OPER_SFT<6>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_STE_OPER_SFT[18]_GND_17_o_mux_69_OUT151
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/STE_OPER_SFT_5
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.321ns logic, 0.060ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_MEM_CONT_MAS/uDPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_MEM_CONT_MAS/uDPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_MEM_CONT_MAS/uDPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_MEM_CONT_MAS/uDPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y8.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/u1DPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/u1DPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y14.CLKA
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.262ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X52Y72.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.238ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.262ns (Levels of Logic = 2)
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_720_o falling

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1059.IMUX.6
    SLICE_X53Y72.A1      net (fanout=11)       1.890   g_reset_n_IBUF
    SLICE_X53Y72.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_721_o1
    SLICE_X52Y72.SR      net (fanout=2)        0.573   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_721_o
    SLICE_X52Y72.CLK     Trck                  0.230   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.262ns (1.799ns logic, 2.463ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.028ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_720_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y75.BQ      Tcko                  0.447   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X53Y72.A4      net (fanout=2)        1.519   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X53Y72.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_721_o1
    SLICE_X52Y72.SR      net (fanout=2)        0.573   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_721_o
    SLICE_X52Y72.CLK     Trck                  0.230   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.028ns (0.936ns logic, 2.092ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.822ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_720_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y60.BQ      Tcko                  0.391   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X53Y72.A5      net (fanout=6)        1.369   m_startup_reset_40MHz
    SLICE_X53Y72.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_721_o1
    SLICE_X52Y72.SR      net (fanout=2)        0.573   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_721_o
    SLICE_X52Y72.CLK     Trck                  0.230   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.822ns (0.880ns logic, 1.942ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X52Y72.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.677ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.823ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1059.IMUX.6
    SLICE_X53Y72.A1      net (fanout=11)       1.890   g_reset_n_IBUF
    SLICE_X53Y72.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_720_o1
    SLICE_X52Y72.CLK     net (fanout=2)        0.310   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_720_o
    -------------------------------------------------  ---------------------------
    Total                                      3.823ns (1.623ns logic, 2.200ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.911ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.589ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y75.BQ      Tcko                  0.447   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X53Y72.A4      net (fanout=2)        1.519   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X53Y72.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_720_o1
    SLICE_X52Y72.CLK     net (fanout=2)        0.310   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_720_o
    -------------------------------------------------  ---------------------------
    Total                                      2.589ns (0.760ns logic, 1.829ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.117ns (requirement - data path)
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.383ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y60.BQ      Tcko                  0.391   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X53Y72.A5      net (fanout=6)        1.369   m_startup_reset_40MHz
    SLICE_X53Y72.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_720_o1
    SLICE_X52Y72.CLK     net (fanout=2)        0.310   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_720_o
    -------------------------------------------------  ---------------------------
    Total                                      2.383ns (0.704ns logic, 1.679ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X52Y72.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.565ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.565ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_720_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y60.BQ      Tcko                  0.198   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X53Y72.A5      net (fanout=6)        0.818   m_startup_reset_40MHz
    SLICE_X53Y72.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_721_o1
    SLICE_X52Y72.SR      net (fanout=2)        0.286   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_721_o
    SLICE_X52Y72.CLK     Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.565ns (0.461ns logic, 1.104ns route)
                                                       (29.5% logic, 70.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.707ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.707ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_720_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y75.BQ      Tcko                  0.234   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X53Y72.A4      net (fanout=2)        0.924   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X53Y72.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_721_o1
    SLICE_X52Y72.SR      net (fanout=2)        0.286   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_721_o
    SLICE_X52Y72.CLK     Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.707ns (0.497ns logic, 1.210ns route)
                                                       (29.1% logic, 70.9% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.532ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      2.532ns (Levels of Logic = 2)
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_720_o falling

  Minimum Data Path at Fast Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1059.IMUX.6
    SLICE_X53Y72.A1      net (fanout=11)       1.220   g_reset_n_IBUF
    SLICE_X53Y72.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_721_o1
    SLICE_X52Y72.SR      net (fanout=2)        0.286   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_721_o
    SLICE_X52Y72.CLK     Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.532ns (1.026ns logic, 1.506ns route)
                                                       (40.5% logic, 59.5% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X52Y72.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.386ns (data path)
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.386ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y60.BQ      Tcko                  0.198   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X53Y72.A5      net (fanout=6)        0.818   m_startup_reset_40MHz
    SLICE_X53Y72.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_720_o1
    SLICE_X52Y72.CLK     net (fanout=2)        0.167   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_720_o
    -------------------------------------------------  ---------------------------
    Total                                      1.386ns (0.401ns logic, 0.985ns route)
                                                       (28.9% logic, 71.1% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X52Y72.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.528ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.528ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y75.BQ      Tcko                  0.234   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X53Y72.A4      net (fanout=2)        0.924   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X53Y72.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_720_o1
    SLICE_X52Y72.CLK     net (fanout=2)        0.167   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_720_o
    -------------------------------------------------  ---------------------------
    Total                                      1.528ns (0.437ns logic, 1.091ns route)
                                                       (28.6% logic, 71.4% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X52Y72.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.353ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      2.353ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1059.IMUX.6
    SLICE_X53Y72.A1      net (fanout=11)       1.220   g_reset_n_IBUF
    SLICE_X53Y72.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_720_o1
    SLICE_X52Y72.CLK     net (fanout=2)        0.167   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_720_o
    -------------------------------------------------  ---------------------------
    Total                                      2.353ns (0.966ns logic, 1.387ns route)
                                                       (41.1% logic, 58.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.072ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X51Y71.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.428ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.072ns (Levels of Logic = 2)
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_718_o falling

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1059.IMUX.6
    SLICE_X53Y71.A1      net (fanout=11)       1.703   g_reset_n_IBUF
    SLICE_X53Y71.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_719_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_719_o1
    SLICE_X51Y71.SR      net (fanout=2)        0.520   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_719_o
    SLICE_X51Y71.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.072ns (1.849ns logic, 2.223ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.481ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_718_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y75.BMUX    Tshcko                0.488   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X53Y71.A2      net (fanout=2)        1.934   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X53Y71.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_719_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_719_o1
    SLICE_X51Y71.SR      net (fanout=2)        0.520   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_719_o
    SLICE_X51Y71.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.481ns (1.027ns logic, 2.454ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.781ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_718_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y60.BQ      Tcko                  0.391   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X53Y71.A5      net (fanout=6)        1.331   m_startup_reset_40MHz
    SLICE_X53Y71.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_719_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_719_o1
    SLICE_X51Y71.SR      net (fanout=2)        0.520   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_719_o
    SLICE_X51Y71.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.781ns (0.930ns logic, 1.851ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X51Y71.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.674ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.826ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1059.IMUX.6
    SLICE_X53Y71.A1      net (fanout=11)       1.703   g_reset_n_IBUF
    SLICE_X53Y71.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_719_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_718_o1
    SLICE_X51Y71.CLK     net (fanout=2)        0.500   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_718_o
    -------------------------------------------------  ---------------------------
    Total                                      3.826ns (1.623ns logic, 2.203ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.265ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.235ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y75.BMUX    Tshcko                0.488   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X53Y71.A2      net (fanout=2)        1.934   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X53Y71.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_719_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_718_o1
    SLICE_X51Y71.CLK     net (fanout=2)        0.500   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_718_o
    -------------------------------------------------  ---------------------------
    Total                                      3.235ns (0.801ns logic, 2.434ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.965ns (requirement - data path)
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.535ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y60.BQ      Tcko                  0.391   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X53Y71.A5      net (fanout=6)        1.331   m_startup_reset_40MHz
    SLICE_X53Y71.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_719_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_718_o1
    SLICE_X51Y71.CLK     net (fanout=2)        0.500   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_718_o
    -------------------------------------------------  ---------------------------
    Total                                      2.535ns (0.704ns logic, 1.831ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X51Y71.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.597ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.597ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_718_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y60.BQ      Tcko                  0.198   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X53Y71.A5      net (fanout=6)        0.792   m_startup_reset_40MHz
    SLICE_X53Y71.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_719_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_719_o1
    SLICE_X51Y71.SR      net (fanout=2)        0.296   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_719_o
    SLICE_X51Y71.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.597ns (0.509ns logic, 1.088ns route)
                                                       (31.9% logic, 68.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.137ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_718_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y75.BMUX    Tshcko                0.266   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X53Y71.A2      net (fanout=2)        1.264   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X53Y71.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_719_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_719_o1
    SLICE_X51Y71.SR      net (fanout=2)        0.296   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_719_o
    SLICE_X51Y71.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.137ns (0.577ns logic, 1.560ns route)
                                                       (27.0% logic, 73.0% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.467ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      2.467ns (Levels of Logic = 2)
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_718_o falling

  Minimum Data Path at Fast Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1059.IMUX.6
    SLICE_X53Y71.A1      net (fanout=11)       1.097   g_reset_n_IBUF
    SLICE_X53Y71.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_719_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_719_o1
    SLICE_X51Y71.SR      net (fanout=2)        0.296   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_719_o
    SLICE_X51Y71.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.467ns (1.074ns logic, 1.393ns route)
                                                       (43.5% logic, 56.5% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X51Y71.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.471ns (data path)
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.471ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y60.BQ      Tcko                  0.198   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X53Y71.A5      net (fanout=6)        0.792   m_startup_reset_40MHz
    SLICE_X53Y71.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_719_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_718_o1
    SLICE_X51Y71.CLK     net (fanout=2)        0.278   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_718_o
    -------------------------------------------------  ---------------------------
    Total                                      1.471ns (0.401ns logic, 1.070ns route)
                                                       (27.3% logic, 72.7% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X51Y71.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.011ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      2.011ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y75.BMUX    Tshcko                0.266   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X53Y71.A2      net (fanout=2)        1.264   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X53Y71.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_719_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_718_o1
    SLICE_X51Y71.CLK     net (fanout=2)        0.278   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_718_o
    -------------------------------------------------  ---------------------------
    Total                                      2.011ns (0.469ns logic, 1.542ns route)
                                                       (23.3% logic, 76.7% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X51Y71.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.341ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      2.341ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1059.IMUX.6
    SLICE_X53Y71.A1      net (fanout=11)       1.097   g_reset_n_IBUF
    SLICE_X53Y71.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_719_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_718_o1
    SLICE_X51Y71.CLK     net (fanout=2)        0.278   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_718_o
    -------------------------------------------------  ---------------------------
    Total                                      2.341ns (0.966ns logic, 1.375ns route)
                                                       (41.3% logic, 58.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2493 paths analyzed, 2493 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  11.522ns.
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_Delay_Tick_Flag (SLICE_X32Y28.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.478ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_Delay_Tick_Flag (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.903ns (Levels of Logic = 2)
  Clock Path Delay:     0.781ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_Delay_Tick_Flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1059.IMUX.6
    SLICE_X19Y10.A3      net (fanout=11)       7.151   g_reset_n_IBUF
    SLICE_X19Y10.AMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_inv
                                                       RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv1
    SLICE_X32Y28.SR      net (fanout=22)       2.897   RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv
    SLICE_X32Y28.CLK     Trck                  0.232   RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_Delay_Tick_Flag
                                                       RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_Delay_Tick_Flag
    -------------------------------------------------  ---------------------------
    Total                                     11.903ns (1.855ns logic, 10.048ns route)
                                                       (15.6% logic, 84.4% route)

  Minimum Clock Path at Slow Process Corner: g_clk to RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_Delay_Tick_Flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1059.IMUX.10
    BUFIO2_X2Y27.I       net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y2.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.126   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.542   CLK_80MHz
    BUFGMUX_X2Y4.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X32Y28.CLK     net (fanout=400)      0.775   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.781ns (-2.698ns logic, 3.479ns route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/m_XTXTIM_Cnt_3 (SLICE_X26Y29.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.534ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          RTEXPartition_inst/m_XTXTIM_Cnt_3 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.865ns (Levels of Logic = 2)
  Clock Path Delay:     0.799ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to RTEXPartition_inst/m_XTXTIM_Cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1059.IMUX.6
    SLICE_X19Y10.A3      net (fanout=11)       7.151   g_reset_n_IBUF
    SLICE_X19Y10.AMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_inv
                                                       RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv1
    SLICE_X26Y29.SR      net (fanout=22)       2.652   RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv
    SLICE_X26Y29.CLK     Tsrck                 0.439   RTEXPartition_inst/m_XTXTIM_Cnt<3>
                                                       RTEXPartition_inst/m_XTXTIM_Cnt_3
    -------------------------------------------------  ---------------------------
    Total                                     11.865ns (2.062ns logic, 9.803ns route)
                                                       (17.4% logic, 82.6% route)

  Minimum Clock Path at Slow Process Corner: g_clk to RTEXPartition_inst/m_XTXTIM_Cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1059.IMUX.10
    BUFIO2_X2Y27.I       net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y2.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.126   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.542   CLK_80MHz
    BUFGMUX_X2Y4.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X26Y29.CLK     net (fanout=400)      0.793   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.799ns (-2.698ns logic, 3.497ns route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_State_FSM_FFd2 (SLICE_X30Y28.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.740ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_State_FSM_FFd2 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.632ns (Levels of Logic = 2)
  Clock Path Delay:     0.772ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_State_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1059.IMUX.6
    SLICE_X19Y10.A3      net (fanout=11)       7.151   g_reset_n_IBUF
    SLICE_X19Y10.AMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_inv
                                                       RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv1
    SLICE_X30Y28.SR      net (fanout=22)       2.641   RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv
    SLICE_X30Y28.CLK     Trck                  0.217   RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_State_FSM_FFd2
                                                       RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_State_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     11.632ns (1.840ns logic, 9.792ns route)
                                                       (15.8% logic, 84.2% route)

  Minimum Clock Path at Slow Process Corner: g_clk to RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_State_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1059.IMUX.10
    BUFIO2_X2Y27.I       net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y2.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.126   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.542   CLK_80MHz
    BUFGMUX_X2Y4.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X30Y28.CLK     net (fanout=400)      0.766   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.772ns (-2.698ns logic, 3.470ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer_0 (SLICE_X43Y31.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.244ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iXY2_STS (PAD)
  Destination:          CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.547ns (Levels of Logic = 1)
  Clock Path Delay:     3.278ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: iXY2_STS to CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K16.I                Tiopi                 1.126   iXY2_STS
                                                       iXY2_STS
                                                       iXY2_STS_IBUF
                                                       ProtoComp1059.IMUX.20
    SLICE_X43Y31.AX      net (fanout=1)        2.373   iXY2_STS_IBUF
    SLICE_X43Y31.CLK     Tckdi       (-Th)    -0.048   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<3>
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer_0
    -------------------------------------------------  ---------------------------
    Total                                      3.547ns (1.174ns logic, 2.373ns route)
                                                       (33.1% logic, 66.9% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1059.IMUX.10
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X43Y31.CLK     net (fanout=652)      1.110   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.278ns (1.519ns logic, 1.759ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point m_MPG_B (SLICE_X35Y19.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.702ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iMPG_B (PAD)
  Destination:          m_MPG_B (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.696ns (Levels of Logic = 1)
  Clock Path Delay:     1.969ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: iMPG_B to m_MPG_B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P9.I                 Tiopi                 0.763   iMPG_B
                                                       iMPG_B
                                                       iMPG_B_IBUF
                                                       ProtoComp1059.IMUX.43
    SLICE_X35Y19.DX      net (fanout=1)        1.874   iMPG_B_IBUF
    SLICE_X35Y19.CLK     Tckdi       (-Th)    -0.059   m_MPG_B
                                                       m_MPG_B
    -------------------------------------------------  ---------------------------
    Total                                      2.696ns (0.822ns logic, 1.874ns route)
                                                       (30.5% logic, 69.5% route)

  Maximum Clock Path at Fast Process Corner: g_clk to m_MPG_B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1059.IMUX.10
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.461   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.063   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X35Y19.CLK     net (fanout=652)      0.558   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.969ns (0.950ns logic, 1.019ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point m_MPG_A (SLICE_X9Y21.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.777ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iMPG_A (PAD)
  Destination:          m_MPG_A (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.913ns (Levels of Logic = 1)
  Clock Path Delay:     2.111ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: iMPG_A to m_MPG_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   iMPG_A
                                                       iMPG_A
                                                       iMPG_A_IBUF
                                                       ProtoComp1059.IMUX.42
    SLICE_X9Y21.AX       net (fanout=1)        2.091   iMPG_A_IBUF
    SLICE_X9Y21.CLK      Tckdi       (-Th)    -0.059   m_MPG_A
                                                       m_MPG_A
    -------------------------------------------------  ---------------------------
    Total                                      2.913ns (0.822ns logic, 2.091ns route)
                                                       (28.2% logic, 71.8% route)

  Maximum Clock Path at Fast Process Corner: g_clk to m_MPG_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1059.IMUX.10
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.461   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.063   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X9Y21.CLK      net (fanout=652)      0.700   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.111ns (0.950ns logic, 1.161ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 545 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  14.360ns.
--------------------------------------------------------------------------------

Paths for end point oLaser2 (L13.PAD), 258 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.640ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_10 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.019ns (Levels of Logic = 5)
  Clock Path Delay:     3.316ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1059.IMUX.10
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X47Y44.CLK     net (fanout=652)      1.148   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.316ns (1.519ns logic, 1.797ns route)
                                                       (45.8% logic, 54.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_10 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y44.AMUX    Tshcko                0.461   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90<6>
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_10
    SLICE_X38Y48.B1      net (fanout=2)        1.415   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90<10>
    SLICE_X38Y48.CMUX    Topbc                 0.522   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT63
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_lut<5>
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<6>
    SLICE_X48Y46.D3      net (fanout=1)        1.063   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<6>
    SLICE_X48Y46.D       Tilo                  0.205   LocalBusBridgeAleDec_inst/m_DataIn_15
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<7>
    SLICE_X52Y34.D6      net (fanout=1)        1.324   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<7>
    SLICE_X52Y34.D       Tilo                  0.205   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X52Y34.C6      net (fanout=1)        0.118   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X52Y34.C       Tilo                  0.205   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        3.120   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     11.019ns (3.979ns logic, 7.040ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.658ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_10 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.001ns (Levels of Logic = 5)
  Clock Path Delay:     3.316ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1059.IMUX.10
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X47Y44.CLK     net (fanout=652)      1.148   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.316ns (1.519ns logic, 1.797ns route)
                                                       (45.8% logic, 54.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_10 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y44.AMUX    Tshcko                0.461   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90<6>
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_10
    SLICE_X38Y48.B1      net (fanout=2)        1.415   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90<10>
    SLICE_X38Y48.CMUX    Topbc                 0.504   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT63
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_lutdi5
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<6>
    SLICE_X48Y46.D3      net (fanout=1)        1.063   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<6>
    SLICE_X48Y46.D       Tilo                  0.205   LocalBusBridgeAleDec_inst/m_DataIn_15
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<7>
    SLICE_X52Y34.D6      net (fanout=1)        1.324   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<7>
    SLICE_X52Y34.D       Tilo                  0.205   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X52Y34.C6      net (fanout=1)        0.118   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X52Y34.C       Tilo                  0.205   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        3.120   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     11.001ns (3.961ns logic, 7.040ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.787ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_3 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.872ns (Levels of Logic = 6)
  Clock Path Delay:     3.316ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1059.IMUX.10
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X47Y44.CLK     net (fanout=652)      1.148   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.316ns (1.519ns logic, 1.797ns route)
                                                       (45.8% logic, 54.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_3 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y44.BMUX    Tshcko                0.461   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90<6>
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_3
    SLICE_X38Y47.B3      net (fanout=2)        1.123   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90<3>
    SLICE_X38Y47.COUT    Topcyb                0.380   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<3>
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_lut<1>
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<3>
    SLICE_X38Y48.CIN     net (fanout=1)        0.003   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<3>
    SLICE_X38Y48.CMUX    Tcinc                 0.284   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT63
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<6>
    SLICE_X48Y46.D3      net (fanout=1)        1.063   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<6>
    SLICE_X48Y46.D       Tilo                  0.205   LocalBusBridgeAleDec_inst/m_DataIn_15
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<7>
    SLICE_X52Y34.D6      net (fanout=1)        1.324   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<7>
    SLICE_X52Y34.D       Tilo                  0.205   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X52Y34.C6      net (fanout=1)        0.118   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X52Y34.C       Tilo                  0.205   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        3.120   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     10.872ns (4.121ns logic, 6.751ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point oLaser1 (K12.PAD), 181 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.528ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.167ns (Levels of Logic = 6)
  Clock Path Delay:     3.280ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1059.IMUX.10
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X42Y33.CLK     net (fanout=652)      1.112   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.280ns (1.519ns logic, 1.761ns route)
                                                       (46.3% logic, 53.7% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y33.BQ      Tcko                  0.447   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    SLICE_X43Y34.C2      net (fanout=2)        0.701   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<5>
    SLICE_X43Y34.C       Tilo                  0.259   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X43Y34.A2      net (fanout=1)        0.437   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X43Y34.A       Tilo                  0.259   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X43Y34.B5      net (fanout=45)       0.378   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X43Y34.BMUX    Tilo                  0.313   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X52Y34.A2      net (fanout=30)       1.315   CNC2_FC_RTEX_MARKING/WD_TimeOut
    SLICE_X52Y34.A       Tilo                  0.205   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X48Y37.CX      net (fanout=39)       1.301   oLaserOn_OBUF
    SLICE_X48Y37.CMUX    Tcxc                  0.163   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Address[7]_GND_394_o_equal_39_o
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        2.008   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     10.167ns (4.027ns logic, 6.140ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.614ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.081ns (Levels of Logic = 6)
  Clock Path Delay:     3.280ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1059.IMUX.10
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X42Y33.CLK     net (fanout=652)      1.112   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.280ns (1.519ns logic, 1.761ns route)
                                                       (46.3% logic, 53.7% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y33.AQ      Tcko                  0.447   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4
    SLICE_X43Y34.C1      net (fanout=2)        0.615   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<4>
    SLICE_X43Y34.C       Tilo                  0.259   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X43Y34.A2      net (fanout=1)        0.437   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X43Y34.A       Tilo                  0.259   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X43Y34.B5      net (fanout=45)       0.378   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X43Y34.BMUX    Tilo                  0.313   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X52Y34.A2      net (fanout=30)       1.315   CNC2_FC_RTEX_MARKING/WD_TimeOut
    SLICE_X52Y34.A       Tilo                  0.205   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X48Y37.CX      net (fanout=39)       1.301   oLaserOn_OBUF
    SLICE_X48Y37.CMUX    Tcxc                  0.163   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Address[7]_GND_394_o_equal_39_o
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        2.008   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     10.081ns (4.027ns logic, 6.054ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.683ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.011ns (Levels of Logic = 6)
  Clock Path Delay:     3.281ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1059.IMUX.10
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X42Y32.CLK     net (fanout=652)      1.113   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.281ns (1.519ns logic, 1.762ns route)
                                                       (46.3% logic, 53.7% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y32.DQ      Tcko                  0.447   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3
    SLICE_X43Y34.C6      net (fanout=2)        0.545   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
    SLICE_X43Y34.C       Tilo                  0.259   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X43Y34.A2      net (fanout=1)        0.437   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X43Y34.A       Tilo                  0.259   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X43Y34.B5      net (fanout=45)       0.378   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X43Y34.BMUX    Tilo                  0.313   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X52Y34.A2      net (fanout=30)       1.315   CNC2_FC_RTEX_MARKING/WD_TimeOut
    SLICE_X52Y34.A       Tilo                  0.205   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X48Y37.CX      net (fanout=39)       1.301   oLaserOn_OBUF
    SLICE_X48Y37.CMUX    Tcxc                  0.163   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Address[7]_GND_394_o_equal_39_o
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        2.008   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     10.011ns (4.027ns logic, 5.984ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point oLaserOn (K14.PAD), 66 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.816ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.879ns (Levels of Logic = 5)
  Clock Path Delay:     3.280ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1059.IMUX.10
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X42Y33.CLK     net (fanout=652)      1.112   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.280ns (1.519ns logic, 1.761ns route)
                                                       (46.3% logic, 53.7% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y33.BQ      Tcko                  0.447   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    SLICE_X43Y34.C2      net (fanout=2)        0.701   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<5>
    SLICE_X43Y34.C       Tilo                  0.259   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X43Y34.A2      net (fanout=1)        0.437   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X43Y34.A       Tilo                  0.259   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X43Y34.B5      net (fanout=45)       0.378   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X43Y34.BMUX    Tilo                  0.313   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X52Y34.A2      net (fanout=30)       1.315   CNC2_FC_RTEX_MARKING/WD_TimeOut
    SLICE_X52Y34.A       Tilo                  0.205   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       2.184   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                      8.879ns (3.864ns logic, 5.015ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.902ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.793ns (Levels of Logic = 5)
  Clock Path Delay:     3.280ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1059.IMUX.10
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X42Y33.CLK     net (fanout=652)      1.112   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.280ns (1.519ns logic, 1.761ns route)
                                                       (46.3% logic, 53.7% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y33.AQ      Tcko                  0.447   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4
    SLICE_X43Y34.C1      net (fanout=2)        0.615   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<4>
    SLICE_X43Y34.C       Tilo                  0.259   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X43Y34.A2      net (fanout=1)        0.437   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X43Y34.A       Tilo                  0.259   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X43Y34.B5      net (fanout=45)       0.378   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X43Y34.BMUX    Tilo                  0.313   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X52Y34.A2      net (fanout=30)       1.315   CNC2_FC_RTEX_MARKING/WD_TimeOut
    SLICE_X52Y34.A       Tilo                  0.205   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       2.184   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                      8.793ns (3.864ns logic, 4.929ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.971ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.723ns (Levels of Logic = 5)
  Clock Path Delay:     3.281ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1059.IMUX.10
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X42Y32.CLK     net (fanout=652)      1.113   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.281ns (1.519ns logic, 1.762ns route)
                                                       (46.3% logic, 53.7% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y32.DQ      Tcko                  0.447   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3
    SLICE_X43Y34.C6      net (fanout=2)        0.545   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
    SLICE_X43Y34.C       Tilo                  0.259   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X43Y34.A2      net (fanout=1)        0.437   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X43Y34.A       Tilo                  0.259   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X43Y34.B5      net (fanout=45)       0.378   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X43Y34.BMUX    Tilo                  0.313   CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_RTEX_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X52Y34.A2      net (fanout=30)       1.315   CNC2_FC_RTEX_MARKING/WD_TimeOut
    SLICE_X52Y34.A       Tilo                  0.205   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       2.184   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                      8.723ns (3.864ns logic, 4.859ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point oXY2_DAT<2> (L16.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.063ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_ShiftBuffer_19 (FF)
  Destination:          oXY2_DAT<2> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      2.528ns (Levels of Logic = 1)
  Clock Path Delay:     1.560ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_ShiftBuffer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1059.IMUX.10
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X51Y28.CLK     net (fanout=652)      0.589   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.560ns (0.822ns logic, 0.738ns route)
                                                       (52.7% logic, 47.3% route)

  Minimum Data Path at Fast Process Corner: CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_ShiftBuffer_19 to oXY2_DAT<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y28.AQ      Tcko                  0.198   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_ShiftBuffer<19>
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_ShiftBuffer_19
    L16.O                net (fanout=1)        0.934   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_ShiftBuffer<19>
    L16.PAD              Tioop                 1.396   oXY2_DAT<2>
                                                       oXY2_DAT_2_OBUF
                                                       oXY2_DAT<2>
    -------------------------------------------------  ---------------------------
    Total                                      2.528ns (1.594ns logic, 0.934ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------

Paths for end point oXY2_DAT<0> (L12.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.128ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].XY2_Shift1/m_ShiftBuffer_19 (FF)
  Destination:          oXY2_DAT<0> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      2.590ns (Levels of Logic = 1)
  Clock Path Delay:     1.563ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].XY2_Shift1/m_ShiftBuffer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1059.IMUX.10
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X53Y11.CLK     net (fanout=652)      0.592   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.563ns (0.822ns logic, 0.741ns route)
                                                       (52.6% logic, 47.4% route)

  Minimum Data Path at Fast Process Corner: CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].XY2_Shift1/m_ShiftBuffer_19 to oXY2_DAT<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y11.AQ      Tcko                  0.198   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].XY2_Shift1/m_ShiftBuffer<19>
                                                       CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].XY2_Shift1/m_ShiftBuffer_19
    L12.O                net (fanout=1)        0.996   CNC2_FC_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].XY2_Shift1/m_ShiftBuffer<19>
    L12.PAD              Tioop                 1.396   oXY2_DAT<0>
                                                       oXY2_DAT_0_OBUF
                                                       oXY2_DAT<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.590ns (1.594ns logic, 0.996ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Paths for end point oLIO_DO (J13.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.005ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_FC_RTEX_MARKING/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_642 (FF)
  Destination:          oLIO_DO (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      3.492ns (Levels of Logic = 2)
  Clock Path Delay:     1.538ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_FC_RTEX_MARKING/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_642
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1059.IMUX.10
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X47Y37.CLK     net (fanout=652)      0.567   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.538ns (0.822ns logic, 0.716ns route)
                                                       (53.4% logic, 46.6% route)

  Minimum Data Path at Fast Process Corner: CNC2_FC_RTEX_MARKING/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_642 to oLIO_DO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y37.AQ      Tcko                  0.198   CNC2_FC_RTEX_MARKING/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_642
                                                       CNC2_FC_RTEX_MARKING/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_642
    SLICE_X53Y41.C6      net (fanout=2)        0.830   CNC2_FC_RTEX_MARKING/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_642
    SLICE_X53Y41.C       Tilo                  0.156   CNC2_FC_RTEX_MARKING/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_642_inv
                                                       CNC2_FC_RTEX_MARKING/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_642_inv1_INV_0
    J13.T                net (fanout=1)        0.912   CNC2_FC_RTEX_MARKING/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_642_inv
    J13.PAD              Tiotp                 1.396   oLIO_DO
                                                       oLIO_DO_OBUFT
                                                       oLIO_DO
    -------------------------------------------------  ---------------------------
    Total                                      3.492ns (1.750ns logic, 1.742ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.376ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_FC_RTEX_MARKING/LIO_Partition_1/m_LIO_DO_0 (FF)
  Destination:          oLIO_DO (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      2.864ns (Levels of Logic = 1)
  Clock Path Delay:     1.537ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_FC_RTEX_MARKING/LIO_Partition_1/m_LIO_DO_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1059.IMUX.10
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X47Y40.CLK     net (fanout=652)      0.566   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.537ns (0.822ns logic, 0.715ns route)
                                                       (53.5% logic, 46.5% route)

  Minimum Data Path at Fast Process Corner: CNC2_FC_RTEX_MARKING/LIO_Partition_1/m_LIO_DO_0 to oLIO_DO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y40.AQ      Tcko                  0.198   CNC2_FC_RTEX_MARKING/LIO_Partition_1/m_LIO_DO<0>
                                                       CNC2_FC_RTEX_MARKING/LIO_Partition_1/m_LIO_DO_0
    J13.O                net (fanout=2)        1.270   CNC2_FC_RTEX_MARKING/LIO_Partition_1/m_LIO_DO<0>
    J13.PAD              Tioop                 1.396   oLIO_DO
                                                       oLIO_DO_OBUFT
                                                       oLIO_DO
    -------------------------------------------------  ---------------------------
    Total                                      2.864ns (1.594ns logic, 1.270ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 63 paths analyzed, 63 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  12.707ns.
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n (SLICE_X43Y35.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     27.293ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      13.185ns (Levels of Logic = 2)
  Clock Path Delay:     0.953ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1059.IMUX.6
    SLICE_X19Y10.A3      net (fanout=11)       7.151   g_reset_n_IBUF
    SLICE_X19Y10.AMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_inv
                                                       RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv1
    SLICE_X43Y35.SR      net (fanout=22)       4.107   RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv
    SLICE_X43Y35.CLK     Trck                  0.304   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
    -------------------------------------------------  ---------------------------
    Total                                     13.185ns (1.927ns logic, 11.258ns route)
                                                       (14.6% logic, 85.4% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1059.IMUX.45
    BUFIO2_X3Y0.I        net (fanout=1)        1.763   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.246   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X43Y35.CLK     net (fanout=688)      0.824   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.953ns (-2.818ns logic, 3.771ns route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/m_XSYNC (SLICE_X32Y33.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     27.782ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          RTEXPartition_inst/m_XSYNC (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      12.653ns (Levels of Logic = 2)
  Clock Path Delay:     0.910ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to RTEXPartition_inst/m_XSYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1059.IMUX.6
    SLICE_X19Y10.A3      net (fanout=11)       7.151   g_reset_n_IBUF
    SLICE_X19Y10.AMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_inv
                                                       RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv1
    SLICE_X32Y33.SR      net (fanout=22)       3.472   RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv
    SLICE_X32Y33.CLK     Tsrck                 0.407   RTEXPartition_inst/m_XSYNC
                                                       RTEXPartition_inst/m_XSYNC
    -------------------------------------------------  ---------------------------
    Total                                     12.653ns (2.030ns logic, 10.623ns route)
                                                       (16.0% logic, 84.0% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to RTEXPartition_inst/m_XSYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1059.IMUX.45
    BUFIO2_X3Y0.I        net (fanout=1)        1.763   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.246   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X32Y33.CLK     net (fanout=688)      0.781   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.910ns (-2.818ns logic, 3.728ns route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/m_XINTRX (SLICE_X33Y33.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     27.789ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          RTEXPartition_inst/m_XINTRX (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      12.646ns (Levels of Logic = 2)
  Clock Path Delay:     0.910ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to RTEXPartition_inst/m_XINTRX
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1059.IMUX.6
    SLICE_X19Y10.A3      net (fanout=11)       7.151   g_reset_n_IBUF
    SLICE_X19Y10.AMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_inv
                                                       RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv1
    SLICE_X33Y33.SR      net (fanout=22)       3.472   RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv
    SLICE_X33Y33.CLK     Tsrck                 0.400   RTEXPartition_inst/m_XINTRX
                                                       RTEXPartition_inst/m_XINTRX
    -------------------------------------------------  ---------------------------
    Total                                     12.646ns (2.023ns logic, 10.623ns route)
                                                       (16.0% logic, 84.0% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to RTEXPartition_inst/m_XINTRX
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1059.IMUX.45
    BUFIO2_X3Y0.I        net (fanout=1)        1.763   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.246   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X33Y33.CLK     net (fanout=688)      0.781   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.910ns (-2.818ns logic, 3.728ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" "RISING";
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata_0 (SLICE_X29Y22.C2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.332ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               MDIO (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata_0 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.972ns (Levels of Logic = 2)
  Clock Path Delay:     1.165ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: MDIO to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R9.I                 Tiopi                 0.763   MDIO
                                                       MDIO
                                                       MDIO_IOBUF/IBUF
                                                       ProtoComp1055.IMUX.6
    SLICE_X29Y22.C2      net (fanout=1)        1.994   N589
    SLICE_X29Y22.CLK     Tah         (-Th)    -0.215   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata<3>
                                                       RTEXPartition_inst/Mmux_RTEX_MDI11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata_0
    -------------------------------------------------  ---------------------------
    Total                                      2.972ns (0.978ns logic, 1.994ns route)
                                                       (32.9% logic, 67.1% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1059.IMUX.45
    BUFIO2_X3Y0.I        net (fanout=1)        1.362   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.554   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.341   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X29Y22.CLK     net (fanout=688)      0.545   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.165ns (-1.474ns logic, 2.639ns route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/ip_m/crcc_3 (SLICE_X19Y10.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.186ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/ip_m/crcc_3 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      5.889ns (Levels of Logic = 2)
  Clock Path Delay:     1.228ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: g_reset_n to RTEXPartition_inst/RTEX_inst/ip_m/crcc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1059.IMUX.6
    SLICE_X19Y10.A3      net (fanout=11)       4.589   g_reset_n_IBUF
    SLICE_X19Y10.A       Tilo                  0.156   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_inv
                                                       g_reset_50MHz_n1
    SLICE_X19Y10.SR      net (fanout=15)       0.520   RTEXPartition_inst/RTEX_inst/ip_m/xreset_inv
    SLICE_X19Y10.CLK     Tcksr       (-Th)     0.139   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_inv
                                                       RTEXPartition_inst/RTEX_inst/ip_m/crcc_3
    -------------------------------------------------  ---------------------------
    Total                                      5.889ns (0.780ns logic, 5.109ns route)
                                                       (13.2% logic, 86.8% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/ip_m/crcc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1059.IMUX.45
    BUFIO2_X3Y0.I        net (fanout=1)        1.362   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.554   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.341   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X19Y10.CLK     net (fanout=688)      0.608   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.228ns (-1.474ns logic, 2.702ns route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/ip_m/reset_out (SLICE_X15Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.342ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/ip_m/reset_out (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      6.107ns (Levels of Logic = 2)
  Clock Path Delay:     1.290ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: g_reset_n to RTEXPartition_inst/RTEX_inst/ip_m/reset_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1059.IMUX.6
    SLICE_X19Y10.A3      net (fanout=11)       4.589   g_reset_n_IBUF
    SLICE_X19Y10.A       Tilo                  0.156   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_inv
                                                       g_reset_50MHz_n1
    SLICE_X15Y6.SR       net (fanout=15)       0.560   RTEXPartition_inst/RTEX_inst/ip_m/xreset_inv
    SLICE_X15Y6.CLK      Tcksr       (-Th)    -0.039   RTEXPartition_inst/RTEX_inst/ip_m/reset_out
                                                       RTEXPartition_inst/RTEX_inst/ip_m/reset_out
    -------------------------------------------------  ---------------------------
    Total                                      6.107ns (0.958ns logic, 5.149ns route)
                                                       (15.7% logic, 84.3% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/ip_m/reset_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1059.IMUX.45
    BUFIO2_X3Y0.I        net (fanout=1)        1.362   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.554   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.341   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X15Y6.CLK      net (fanout=688)      0.670   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.290ns (-1.474ns logic, 2.764ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 40 ns AFTER COMP "PHY25MHz";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 9 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.134ns.
--------------------------------------------------------------------------------

Paths for end point MDIO (R9.PAD), 8 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  29.866ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_2 (FF)
  Destination:          MDIO (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      8.770ns (Levels of Logic = 3)
  Clock Path Delay:     0.889ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 1.310   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1059.IMUX.45
    BUFIO2_X3Y0.I        net (fanout=1)        1.993   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.156   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.699   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X37Y19.CLK     net (fanout=688)      1.077   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.889ns (-3.526ns logic, 4.415ns route)

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_2 to MDIO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y19.AMUX    Tshcko                0.461   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_2
    SLICE_X37Y14.B3      net (fanout=5)        0.721   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR<2>
    SLICE_X37Y14.BMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/ACS_CNTR<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/Mmux_PHY_TRY_ENB1_SW0
    SLICE_X29Y22.B2      net (fanout=1)        1.414   RTEXPartition_inst/RTEX_inst/N426
    SLICE_X29Y22.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/Mmux_PHY_TRY_ENB1
    R9.T                 net (fanout=2)        3.221   RTEXPartition_inst/RTEX_MDIO_ENB_inv
    R9.PAD               Tiotp                 2.381   MDIO
                                                       MDIO_IOBUF/OBUFT
                                                       MDIO
    -------------------------------------------------  ---------------------------
    Total                                      8.770ns (3.414ns logic, 5.356ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  30.053ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_1 (FF)
  Destination:          MDIO (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      8.583ns (Levels of Logic = 3)
  Clock Path Delay:     0.889ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 1.310   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1059.IMUX.45
    BUFIO2_X3Y0.I        net (fanout=1)        1.993   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.156   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.699   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X37Y19.CLK     net (fanout=688)      1.077   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.889ns (-3.526ns logic, 4.415ns route)

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_1 to MDIO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y19.AQ      Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_1
    SLICE_X37Y14.B5      net (fanout=5)        0.604   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR<1>
    SLICE_X37Y14.BMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/ACS_CNTR<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/Mmux_PHY_TRY_ENB1_SW0
    SLICE_X29Y22.B2      net (fanout=1)        1.414   RTEXPartition_inst/RTEX_inst/N426
    SLICE_X29Y22.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/Mmux_PHY_TRY_ENB1
    R9.T                 net (fanout=2)        3.221   RTEXPartition_inst/RTEX_MDIO_ENB_inv
    R9.PAD               Tiotp                 2.381   MDIO
                                                       MDIO_IOBUF/OBUFT
                                                       MDIO
    -------------------------------------------------  ---------------------------
    Total                                      8.583ns (3.344ns logic, 5.239ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  30.508ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/MDIO_WRITE_SFT (FF)
  Destination:          MDIO (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      8.120ns (Levels of Logic = 2)
  Clock Path Delay:     0.897ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/MDIO_WRITE_SFT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 1.310   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1059.IMUX.45
    BUFIO2_X3Y0.I        net (fanout=1)        1.993   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.156   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.699   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X39Y18.CLK     net (fanout=688)      1.085   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.897ns (-3.526ns logic, 4.423ns route)

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/MDIO_WRITE_SFT to MDIO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y18.DQ      Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/MDIO_WRITE_SFT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/MDIO_WRITE_SFT
    SLICE_X29Y22.B1      net (fanout=47)       1.868   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/MDIO_WRITE_SFT
    SLICE_X29Y22.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/Mmux_PHY_TRY_ENB1
    R9.T                 net (fanout=2)        3.221   RTEXPartition_inst/RTEX_MDIO_ENB_inv
    R9.PAD               Tiotp                 2.381   MDIO
                                                       MDIO_IOBUF/OBUFT
                                                       MDIO
    -------------------------------------------------  ---------------------------
    Total                                      8.120ns (3.031ns logic, 5.089ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Paths for end point MDC (T9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  33.322ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/PHY_MDC_REG (FF)
  Destination:          MDC (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      5.309ns (Levels of Logic = 1)
  Clock Path Delay:     0.894ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/PHY_MDC_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 1.310   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1059.IMUX.45
    BUFIO2_X3Y0.I        net (fanout=1)        1.993   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.156   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.699   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X36Y14.CLK     net (fanout=688)      1.082   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.894ns (-3.526ns logic, 4.420ns route)

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/PHY_MDC_REG to MDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y14.CQ      Tcko                  0.408   MDC_OBUF
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/PHY_MDC_REG
    T9.O                 net (fanout=3)        2.520   MDC_OBUF
    T9.PAD               Tioop                 2.381   MDC
                                                       MDC_OBUF
                                                       MDC
    -------------------------------------------------  ---------------------------
    Total                                      5.309ns (2.789ns logic, 2.520ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 40 ns AFTER COMP "PHY25MHz";
--------------------------------------------------------------------------------

Paths for end point MDC (T9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.355ns (clock arrival + clock path + data path - uncertainty)
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/PHY_MDC_REG (FF)
  Destination:          MDC (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Data Path Delay:      3.226ns (Levels of Logic = 1)
  Clock Path Delay:     0.604ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/PHY_MDC_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 0.763   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1059.IMUX.45
    BUFIO2_X3Y0.I        net (fanout=1)        1.298   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.802   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X36Y14.CLK     net (fanout=688)      0.512   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.604ns (-1.858ns logic, 2.462ns route)

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/PHY_MDC_REG to MDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y14.CQ      Tcko                  0.200   MDC_OBUF
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/PHY_MDC_REG
    T9.O                 net (fanout=3)        1.630   MDC_OBUF
    T9.PAD               Tioop                 1.396   MDC
                                                       MDC_OBUF
                                                       MDC
    -------------------------------------------------  ---------------------------
    Total                                      3.226ns (1.596ns logic, 1.630ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point MDIO (R9.PAD), 8 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.861ns (clock arrival + clock path + data path - uncertainty)
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/MDIO_READ_SFT (FF)
  Destination:          MDIO (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Data Path Delay:      4.737ns (Levels of Logic = 2)
  Clock Path Delay:     0.599ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/MDIO_READ_SFT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 0.763   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1059.IMUX.45
    BUFIO2_X3Y0.I        net (fanout=1)        1.298   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.802   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X36Y19.CLK     net (fanout=688)      0.507   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (-1.858ns logic, 2.457ns route)

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/MDIO_READ_SFT to MDIO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y19.AQ      Tcko                  0.200   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/MDIO_READ_SFT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/MDIO_READ_SFT
    SLICE_X29Y22.B4      net (fanout=48)       0.939   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/MDIO_READ_SFT
    SLICE_X29Y22.B       Tilo                  0.156   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/Mmux_PHY_TRY_ENB1
    R9.T                 net (fanout=2)        2.046   RTEXPartition_inst/RTEX_MDIO_ENB_inv
    R9.PAD               Tiotp                 1.396   MDIO
                                                       MDIO_IOBUF/OBUFT
                                                       MDIO
    -------------------------------------------------  ---------------------------
    Total                                      4.737ns (1.752ns logic, 2.985ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.548ns (clock arrival + clock path + data path - uncertainty)
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_4 (FF)
  Destination:          MDIO (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Data Path Delay:      4.424ns (Levels of Logic = 2)
  Clock Path Delay:     0.599ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 0.763   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1059.IMUX.45
    BUFIO2_X3Y0.I        net (fanout=1)        1.298   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.802   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X37Y19.CLK     net (fanout=688)      0.507   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (-1.858ns logic, 2.457ns route)

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_4 to MDIO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y19.CQ      Tcko                  0.198   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_4
    SLICE_X29Y22.B6      net (fanout=4)        0.628   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR<4>
    SLICE_X29Y22.B       Tilo                  0.156   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/Mmux_PHY_TRY_ENB1
    R9.T                 net (fanout=2)        2.046   RTEXPartition_inst/RTEX_MDIO_ENB_inv
    R9.PAD               Tiotp                 1.396   MDIO
                                                       MDIO_IOBUF/OBUFT
                                                       MDIO
    -------------------------------------------------  ---------------------------
    Total                                      4.424ns (1.750ns logic, 2.674ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.494ns (clock arrival + clock path + data path - uncertainty)
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/mdio_data_out_63 (FF)
  Destination:          MDIO (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Data Path Delay:      3.348ns (Levels of Logic = 1)
  Clock Path Delay:     0.621ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/mdio_data_out_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 0.763   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1059.IMUX.45
    BUFIO2_X3Y0.I        net (fanout=1)        1.298   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.802   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X41Y14.CLK     net (fanout=688)      0.529   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.621ns (-1.858ns logic, 2.479ns route)

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/mdio_data_out_63 to MDIO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y14.DMUX    Tshcko                0.244   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/mdio_data_out<25>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/mdio_data_out_63
    R9.O                 net (fanout=1)        1.708   RTEXPartition_inst/RTEX_MDO
    R9.PAD               Tioop                 1.396   MDIO
                                                       MDIO_IOBUF/OBUFT
                                                       MDIO
    -------------------------------------------------  ---------------------------
    Total                                      3.348ns (1.640ns logic, 1.708ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.752ns.
--------------------------------------------------------------------------------

Paths for end point TX_EN1 (N6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.248ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID_1 (FF)
  Destination:          TX_EN1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      5.339ns (Levels of Logic = 1)
  Clock Path Delay:     3.388ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1059.IMUX.1
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    SLICE_X12Y7.CLK      net (fanout=20)       1.188   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.388ns (1.519ns logic, 1.869ns route)
                                                       (44.8% logic, 55.2% route)

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID_1 to TX_EN1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.CMUX     Tshcko                0.455   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID_1
    N6.O                 net (fanout=1)        2.503   TX_EN1_OBUF
    N6.PAD               Tioop                 2.381   TX_EN1
                                                       TX_EN1_OBUF
                                                       TX_EN1
    -------------------------------------------------  ---------------------------
    Total                                      5.339ns (2.836ns logic, 2.503ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T0 (M6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.462ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_0 (FF)
  Destination:          TXD1T0 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      5.125ns (Levels of Logic = 1)
  Clock Path Delay:     3.388ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1059.IMUX.1
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    SLICE_X12Y7.CLK      net (fanout=20)       1.188   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.388ns (1.519ns logic, 1.869ns route)
                                                       (44.8% logic, 55.2% route)

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_0 to TXD1T0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.AQ       Tcko                  0.408   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_0
    M6.O                 net (fanout=1)        2.336   TXD1T0_OBUF
    M6.PAD               Tioop                 2.381   TXD1T0
                                                       TXD1T0_OBUF
                                                       TXD1T0
    -------------------------------------------------  ---------------------------
    Total                                      5.125ns (2.789ns logic, 2.336ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T3 (T6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.564ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_3 (FF)
  Destination:          TXD1T3 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      5.023ns (Levels of Logic = 1)
  Clock Path Delay:     3.388ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1059.IMUX.1
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    SLICE_X12Y7.CLK      net (fanout=20)       1.188   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.388ns (1.519ns logic, 1.869ns route)
                                                       (44.8% logic, 55.2% route)

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_3 to TXD1T3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.BMUX     Tshcko                0.455   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_3
    T6.O                 net (fanout=1)        2.187   TXD1T3_OBUF
    T6.PAD               Tioop                 2.381   TXD1T3
                                                       TXD1T3_OBUF
                                                       TXD1T3
    -------------------------------------------------  ---------------------------
    Total                                      5.023ns (2.836ns logic, 2.187ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
--------------------------------------------------------------------------------

Paths for end point TXD1T1 (T5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.553ns (clock arrival + clock path + data path - uncertainty)
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_1 (FF)
  Destination:          TXD1T1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.957ns (Levels of Logic = 1)
  Clock Path Delay:     1.621ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1059.IMUX.1
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    SLICE_X12Y7.CLK      net (fanout=20)       0.618   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.621ns (0.822ns logic, 0.799ns route)
                                                       (50.7% logic, 49.3% route)

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_1 to TXD1T1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.AMUX     Tshcko                0.238   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_1
    T5.O                 net (fanout=1)        1.323   TXD1T1_OBUF
    T5.PAD               Tioop                 1.396   TXD1T1
                                                       TXD1T1_OBUF
                                                       TXD1T1
    -------------------------------------------------  ---------------------------
    Total                                      2.957ns (1.634ns logic, 1.323ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (N5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.609ns (clock arrival + clock path + data path - uncertainty)
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      3.013ns (Levels of Logic = 1)
  Clock Path Delay:     1.621ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1059.IMUX.1
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    SLICE_X12Y7.CLK      net (fanout=20)       0.618   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.621ns (0.822ns logic, 0.799ns route)
                                                       (50.7% logic, 49.3% route)

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.BQ       Tcko                  0.200   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_2
    N5.O                 net (fanout=1)        1.417   TXD1T2_OBUF
    N5.PAD               Tioop                 1.396   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      3.013ns (1.596ns logic, 1.417ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T3 (T6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.628ns (clock arrival + clock path + data path - uncertainty)
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_3 (FF)
  Destination:          TXD1T3 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      3.032ns (Levels of Logic = 1)
  Clock Path Delay:     1.621ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1059.IMUX.1
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    SLICE_X12Y7.CLK      net (fanout=20)       0.618   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.621ns (0.822ns logic, 0.799ns route)
                                                       (50.7% logic, 49.3% route)

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_3 to TXD1T3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.BMUX     Tshcko                0.238   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_3
    T6.O                 net (fanout=1)        1.398   TXD1T3_OBUF
    T6.PAD               Tioop                 1.396   TXD1T3
                                                       TXD1T3_OBUF
                                                       TXD1T3
    -------------------------------------------------  ---------------------------
    Total                                      3.032ns (1.634ns logic, 1.398ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   3.317ns.
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_4 (SLICE_X29Y16.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.683ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T0 (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_4 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      5.743ns (Levels of Logic = 2)
  Clock Path Delay:     2.451ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T0 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L8.I                 Tiopi                 1.310   RXD1T0
                                                       RXD1T0
                                                       RXD1T0_IBUF
                                                       ProtoComp1059.IMUX.31
    SLICE_X29Y16.A1      net (fanout=1)        4.111   RXD1T0_IBUF
    SLICE_X29Y16.CLK     Tas                   0.322   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/PRE_DET_STBL_1<5>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXDIN11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.743ns (1.632ns logic, 4.111ns route)
                                                       (28.4% logic, 71.6% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1059.IMUX
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X29Y16.CLK     net (fanout=41)       0.782   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.451ns (1.323ns logic, 1.128ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXDV_0 (SLICE_X32Y19.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.251ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXDV_0 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      5.169ns (Levels of Logic = 1)
  Clock Path Delay:     2.445ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXDV_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L7.I                 Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp1059.IMUX.36
    SLICE_X32Y19.AX      net (fanout=3)        3.723   RX_DV1_IBUF
    SLICE_X32Y19.CLK     Tdick                 0.136   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXDV<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXDV_0
    -------------------------------------------------  ---------------------------
    Total                                      5.169ns (1.446ns logic, 3.723ns route)
                                                       (28.0% logic, 72.0% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXDV_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1059.IMUX
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X32Y19.CLK     net (fanout=41)       0.776   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.445ns (1.323ns logic, 1.122ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_7 (SLICE_X29Y16.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.381ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T3 (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_7 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      5.045ns (Levels of Logic = 2)
  Clock Path Delay:     2.451ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T3 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.310   RXD1T3
                                                       RXD1T3
                                                       RXD1T3_IBUF
                                                       ProtoComp1059.IMUX.34
    SLICE_X29Y16.B1      net (fanout=1)        3.508   RXD1T3_IBUF
    SLICE_X29Y16.CLK     Tas                   0.227   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/PRE_DET_STBL_1<5>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXDIN41
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_7
    -------------------------------------------------  ---------------------------
    Total                                      5.045ns (1.537ns logic, 3.508ns route)
                                                       (30.5% logic, 69.5% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1059.IMUX
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X29Y16.CLK     net (fanout=41)       0.782   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.451ns (1.323ns logic, 1.128ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_5 (SLICE_X29Y16.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      34.269ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T1 (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_5 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.617ns (Levels of Logic = 2)
  Clock Path Delay:     3.323ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.126   RXD1T1
                                                       RXD1T1
                                                       RXD1T1_IBUF
                                                       ProtoComp1059.IMUX.32
    SLICE_X29Y16.A5      net (fanout=1)        2.289   RXD1T1_IBUF
    SLICE_X29Y16.CLK     Tah         (-Th)    -0.202   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/PRE_DET_STBL_1<5>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXDIN21
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_5
    -------------------------------------------------  ---------------------------
    Total                                      3.617ns (1.328ns logic, 2.289ns route)
                                                       (36.7% logic, 63.3% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1059.IMUX
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X29Y16.CLK     net (fanout=41)       1.065   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.323ns (1.519ns logic, 1.804ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6 (SLICE_X29Y16.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      34.418ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T2 (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.766ns (Levels of Logic = 2)
  Clock Path Delay:     3.323ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T2 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.I                 Tiopi                 1.126   RXD1T2
                                                       RXD1T2
                                                       RXD1T2_IBUF
                                                       ProtoComp1059.IMUX.33
    SLICE_X29Y16.B5      net (fanout=1)        2.348   RXD1T2_IBUF
    SLICE_X29Y16.CLK     Tah         (-Th)    -0.292   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/PRE_DET_STBL_1<5>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXDIN31
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6
    -------------------------------------------------  ---------------------------
    Total                                      3.766ns (1.418ns logic, 2.348ns route)
                                                       (37.7% logic, 62.3% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1059.IMUX
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X29Y16.CLK     net (fanout=41)       1.065   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.323ns (1.519ns logic, 1.804ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_0 (SLICE_X29Y16.C1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      34.759ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RX_ER1 (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_0 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      2.840ns (Levels of Logic = 2)
  Clock Path Delay:     2.056ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: RX_ER1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp1059.IMUX.35
    SLICE_X29Y16.C1      net (fanout=1)        1.922   RX_ER1_IBUF
    SLICE_X29Y16.CLK     Tah         (-Th)    -0.155   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/PRE_DET_STBL_1<5>
                                                       RX_ER1_IBUF_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_0
    -------------------------------------------------  ---------------------------
    Total                                      2.840ns (0.918ns logic, 1.922ns route)
                                                       (32.3% logic, 67.7% route)

  Maximum Clock Path at Fast Process Corner: RX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1059.IMUX
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.551   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X29Y16.CLK     net (fanout=41)       0.555   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.056ns (0.950ns logic, 1.106ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     23.592ns|     24.000ns|            0|            0|    306289281|      2974942|
| TS_CLK_80MHz                  |     12.500ns|     12.000ns|      4.262ns|            0|            0|      2974930|           12|
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      4.262ns|          N/A|            0|            0|            6|            0|
|  0SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      4.072ns|          N/A|            0|            0|            6|            0|
|  0SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PHY25MHz
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PHY25MHz                    |     40.000ns|     16.000ns|     32.760ns|            0|            0|            0|     50389483|
| TS_CLK_50MHz                  |     20.000ns|     16.380ns|          N/A|            0|            0|     50389483|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock PHY25MHz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
MDIO        |    4.317(R)|      SLOW  |   -1.332(R)|      FAST  |BUFG_CLK_50MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock RX_CLK1
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RXD1T0      |    3.317(R)|      SLOW  |   -1.678(R)|      FAST  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T1      |    1.537(R)|      SLOW  |   -0.269(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T2      |    1.690(R)|      SLOW  |   -0.418(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T3      |    2.619(R)|      SLOW  |   -1.225(R)|      FAST  |BUFG_CLK_Rx_25MHz |   0.000|
RX_DV1      |    2.749(R)|      SLOW  |   -0.876(R)|      FAST  |BUFG_CLK_Rx_25MHz |   0.000|
RX_ER1      |    2.046(R)|      SLOW  |   -0.759(R)|      FAST  |BUFG_CLK_Rx_25MHz |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock g_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SRI_RX<0>   |    5.430(R)|      SLOW  |   -2.191(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
iE_stop     |    6.397(R)|      SLOW  |   -3.452(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHHB_MPG_A  |    2.406(R)|      SLOW  |   -0.894(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHHB_MPG_B  |    2.312(R)|      SLOW  |   -0.841(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iLIO_DI     |    3.151(R)|      SLOW  |   -1.265(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_A      |    2.197(R)|      SLOW  |   -0.777(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_B      |    2.038(R)|      SLOW  |   -0.702(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<0>  |    3.673(R)|      SLOW  |   -1.650(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<1>  |    3.646(R)|      SLOW  |   -1.517(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<2>  |    3.498(R)|      SLOW  |   -1.627(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<3>  |    3.432(R)|      SLOW  |   -1.522(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<4>  |    3.395(R)|      SLOW  |   -1.450(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<5>  |    3.394(R)|      SLOW  |   -1.491(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<6>  |    4.179(R)|      SLOW  |   -1.942(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iXY2_STS    |    1.495(R)|      SLOW  |   -0.244(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n     |    4.349(R)|      SLOW  |   -0.985(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n     |    3.882(R)|      SLOW  |   -1.148(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n     |    3.836(R)|      SLOW  |   -1.235(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock PHY25MHz to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
MDC         |         6.678(R)|      SLOW  |         3.355(R)|      FAST  |BUFG_CLK_50MHz    |   0.000|
MDIO        |        10.134(R)|      SLOW  |         3.494(R)|      FAST  |BUFG_CLK_50MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock TX_CLK1 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
TXD1T0      |         8.538(R)|      SLOW  |         4.761(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T1      |         8.335(R)|      SLOW  |         4.553(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T2      |         8.343(R)|      SLOW  |         4.609(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T3      |         8.436(R)|      SLOW  |         4.628(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TX_EN1      |         8.752(R)|      SLOW  |         4.886(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>  |        11.319(R)|      SLOW  |         5.820(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         9.887(R)|      SLOW  |         5.431(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int      |        10.834(R)|      SLOW  |         6.109(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        11.545(R)|      SLOW  |         5.436(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLIO_DO     |         9.125(R)|      SLOW  |         4.376(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser1     |        13.472(R)|      SLOW  |         5.175(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser2     |        14.360(R)|      SLOW  |         5.723(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaserOn    |        12.184(R)|      SLOW  |         5.232(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CLK |         9.619(R)|      SLOW  |         5.307(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CSn |         9.889(R)|      SLOW  |         5.512(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_DO  |         8.987(R)|      SLOW  |         4.899(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_CLK    |         8.066(R)|      SLOW  |         4.388(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<0> |         7.684(R)|      SLOW  |         4.128(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<1> |         8.111(R)|      SLOW  |         4.402(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<2> |         7.561(R)|      SLOW  |         4.063(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_FS     |         8.705(R)|      SLOW  |         4.756(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock PHY25MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PHY25MHz       |   16.380|         |         |         |
g_clk          |    9.883|         |         |         |
g_reset_n      |   12.707|   12.707|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX_CLK1        |    8.073|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TX_CLK1        |    4.137|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   16.282|         |         |         |
g_reset_n      |   11.522|   11.522|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_reset_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |         |         |    3.481|         |
g_reset_n      |         |         |    0.762|    0.762|
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 11.278; Ideal Clock Offset To Actual Clock -6.617; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
SRI_RX<0>         |    5.430(R)|      SLOW  |   -2.191(R)|      FAST  |   19.570|    2.191|        8.690|
g_reset_n         |    7.963(R)|      SLOW  |   -1.273(R)|      FAST  |   17.037|    1.273|        7.882|
                  |   11.522(R)|      SLOW  |   -1.081(R)|      FAST  |   13.478|    1.081|        6.199|
iE_stop           |    6.397(R)|      SLOW  |   -3.452(R)|      FAST  |   18.603|    3.452|        7.576|
iHHB_MPG_A        |    2.406(R)|      SLOW  |   -0.894(R)|      FAST  |   22.594|    0.894|       10.850|
iHHB_MPG_B        |    2.312(R)|      SLOW  |   -0.841(R)|      FAST  |   22.688|    0.841|       10.923|
iLIO_DI           |    3.151(R)|      SLOW  |   -1.265(R)|      FAST  |   21.849|    1.265|       10.292|
iMPG_A            |    2.197(R)|      SLOW  |   -0.777(R)|      FAST  |   22.803|    0.777|       11.013|
iMPG_B            |    2.038(R)|      SLOW  |   -0.702(R)|      FAST  |   22.962|    0.702|       11.130|
iMPG_DI<0>        |    3.673(R)|      SLOW  |   -1.650(R)|      FAST  |   21.327|    1.650|        9.839|
iMPG_DI<1>        |    3.646(R)|      SLOW  |   -1.517(R)|      FAST  |   21.354|    1.517|        9.919|
iMPG_DI<2>        |    3.498(R)|      SLOW  |   -1.627(R)|      FAST  |   21.502|    1.627|        9.938|
iMPG_DI<3>        |    3.432(R)|      SLOW  |   -1.522(R)|      FAST  |   21.568|    1.522|       10.023|
iMPG_DI<4>        |    3.395(R)|      SLOW  |   -1.450(R)|      FAST  |   21.605|    1.450|       10.078|
iMPG_DI<5>        |    3.394(R)|      SLOW  |   -1.491(R)|      FAST  |   21.606|    1.491|       10.058|
iMPG_DI<6>        |    4.179(R)|      SLOW  |   -1.942(R)|      FAST  |   20.821|    1.942|        9.440|
iXY2_STS          |    1.495(R)|      SLOW  |   -0.244(R)|      SLOW  |   23.505|    0.244|       11.631|
lb_cs_n           |    4.349(R)|      SLOW  |   -0.985(R)|      FAST  |   20.651|    0.985|        9.833|
lb_rd_n           |    3.882(R)|      SLOW  |   -1.148(R)|      FAST  |   21.118|    1.148|        9.985|
lb_wr_n           |    3.836(R)|      SLOW  |   -1.235(R)|      FAST  |   21.164|    1.235|        9.965|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      11.522|         -  |      -0.244|         -  |   13.478|    0.244|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" "RISING";
Worst Case Data Window 11.375; Ideal Clock Offset To Actual Clock -12.980; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
MDIO              |    4.317(R)|      SLOW  |   -1.332(R)|      FAST  |   35.683|    1.332|       17.176|
g_reset_n         |   12.707(R)|      SLOW  |   -4.186(R)|      FAST  |   27.293|    4.186|       11.554|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      12.707|         -  |      -1.332|         -  |   27.293|    1.332|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
Worst Case Data Window 3.048; Ideal Clock Offset To Actual Clock 15.793; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXD1T0            |    3.317(R)|      SLOW  |   -1.678(R)|      FAST  |    2.683|   35.678|      -16.498|
RXD1T1            |    1.537(R)|      SLOW  |   -0.269(R)|      SLOW  |    4.463|   34.269|      -14.903|
RXD1T2            |    1.690(R)|      SLOW  |   -0.418(R)|      SLOW  |    4.310|   34.418|      -15.054|
RXD1T3            |    2.619(R)|      SLOW  |   -1.225(R)|      FAST  |    3.381|   35.225|      -15.922|
RX_DV1            |    2.749(R)|      SLOW  |   -0.876(R)|      FAST  |    3.251|   34.876|      -15.812|
RX_ER1            |    2.046(R)|      SLOW  |   -0.759(R)|      FAST  |    3.954|   34.759|      -15.403|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       3.317|         -  |      -0.269|         -  |    2.683|   34.269|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 6.799 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |       11.319|      SLOW  |        5.820|      FAST  |         3.758|
SRI_TX<0>                                      |        9.887|      SLOW  |        5.431|      FAST  |         2.326|
lb_int                                         |       10.834|      SLOW  |        6.109|      FAST  |         3.273|
led_1                                          |       11.545|      SLOW  |        5.436|      FAST  |         3.984|
oLIO_DO                                        |        9.125|      SLOW  |        4.376|      FAST  |         1.564|
oLaser1                                        |       13.472|      SLOW  |        5.175|      FAST  |         5.911|
oLaser2                                        |       14.360|      SLOW  |        5.723|      FAST  |         6.799|
oLaserOn                                       |       12.184|      SLOW  |        5.232|      FAST  |         4.623|
oSPIDAC_CLK                                    |        9.619|      SLOW  |        5.307|      FAST  |         2.058|
oSPIDAC_CSn                                    |        9.889|      SLOW  |        5.512|      FAST  |         2.328|
oSPIDAC_DO                                     |        8.987|      SLOW  |        4.899|      FAST  |         1.426|
oXY2_CLK                                       |        8.066|      SLOW  |        4.388|      FAST  |         0.505|
oXY2_DAT<0>                                    |        7.684|      SLOW  |        4.128|      FAST  |         0.123|
oXY2_DAT<1>                                    |        8.111|      SLOW  |        4.402|      FAST  |         0.550|
oXY2_DAT<2>                                    |        7.561|      SLOW  |        4.063|      FAST  |         0.000|
oXY2_FS                                        |        8.705|      SLOW  |        4.756|      FAST  |         1.144|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 40 ns AFTER COMP "PHY25MHz";
Bus Skew: 3.456 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
MDC                                            |        6.678|      SLOW  |        3.355|      FAST  |         0.000|
MDIO                                           |       10.134|      SLOW  |        3.494|      FAST  |         3.456|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
Bus Skew: 0.417 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
TXD1T0                                         |        8.538|      SLOW  |        4.761|      FAST  |         0.203|
TXD1T1                                         |        8.335|      SLOW  |        4.553|      FAST  |         0.000|
TXD1T2                                         |        8.343|      SLOW  |        4.609|      FAST  |         0.008|
TXD1T3                                         |        8.436|      SLOW  |        4.628|      FAST  |         0.101|
TX_EN1                                         |        8.752|      SLOW  |        4.886|      FAST  |         0.417|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 359658875 paths, 2 nets, and 49981 connections

Design statistics:
   Minimum period:  23.592ns{1}   (Maximum frequency:  42.387MHz)
   Maximum path delay from/to any node:   4.262ns
   Maximum net skew:   0.393ns
   Minimum input required time before clock:  12.707ns
   Minimum output required time after clock:  14.360ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May 16 15:04:03 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 301 MB



