TimeQuest Timing Analyzer report for GalponPollos
Sat May 28 22:23:57 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLK'
 12. Slow Model Hold: 'CLK'
 13. Slow Model Minimum Pulse Width: 'lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25]'
 14. Slow Model Minimum Pulse Width: 'CLK'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Fast Model Setup Summary
 20. Fast Model Hold Summary
 21. Fast Model Recovery Summary
 22. Fast Model Removal Summary
 23. Fast Model Minimum Pulse Width Summary
 24. Fast Model Setup: 'CLK'
 25. Fast Model Hold: 'CLK'
 26. Fast Model Minimum Pulse Width: 'lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25]'
 27. Fast Model Minimum Pulse Width: 'CLK'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Multicorner Timing Analysis Summary
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Setup Transfers
 38. Hold Transfers
 39. Report TCCS
 40. Report RSKM
 41. Unconstrained Paths
 42. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; GalponPollos                                                      ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------+
; Clock Name                                                                              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                     ;
+-----------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------+
; CLK                                                                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                                                                                     ;
; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] } ;
+-----------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 169.61 MHz ; 169.61 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; -4.896 ; -120.393      ;
+-------+--------+---------------+


+--------------------------------+
; Slow Model Hold Summary        ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; -2.110 ; -5.626        ;
+-------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                           ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                   ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; -1.814 ; -7.256        ;
; CLK                                                                                     ; -1.631 ; -33.403       ;
+-----------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.896 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.934      ;
; -4.896 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.934      ;
; -4.896 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.934      ;
; -4.896 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.934      ;
; -4.896 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.934      ;
; -4.896 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[6]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.934      ;
; -4.896 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[7]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.934      ;
; -4.896 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[8]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.934      ;
; -4.896 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.934      ;
; -4.896 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[10] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.934      ;
; -4.896 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[11] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.934      ;
; -4.896 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[12] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.934      ;
; -4.896 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.934      ;
; -4.763 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.801      ;
; -4.763 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.801      ;
; -4.763 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.801      ;
; -4.763 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.801      ;
; -4.763 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.801      ;
; -4.763 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[6]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.801      ;
; -4.763 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[7]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.801      ;
; -4.763 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[8]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.801      ;
; -4.763 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.801      ;
; -4.763 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[10] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.801      ;
; -4.763 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[11] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.801      ;
; -4.763 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[12] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.801      ;
; -4.763 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.801      ;
; -4.727 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.765      ;
; -4.727 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.765      ;
; -4.727 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.765      ;
; -4.727 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.765      ;
; -4.727 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.765      ;
; -4.727 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[6]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.765      ;
; -4.727 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[7]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.765      ;
; -4.727 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[8]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.765      ;
; -4.727 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.765      ;
; -4.727 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[10] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.765      ;
; -4.727 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[11] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.765      ;
; -4.727 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[12] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.765      ;
; -4.727 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.765      ;
; -4.650 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.688      ;
; -4.650 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.688      ;
; -4.650 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.688      ;
; -4.650 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.688      ;
; -4.650 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.688      ;
; -4.650 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[6]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.688      ;
; -4.650 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[7]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.688      ;
; -4.650 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[8]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.688      ;
; -4.650 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.688      ;
; -4.650 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[10] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.688      ;
; -4.650 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[11] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.688      ;
; -4.650 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[12] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.688      ;
; -4.650 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.688      ;
; -4.525 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.563      ;
; -4.525 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.563      ;
; -4.525 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.563      ;
; -4.525 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.563      ;
; -4.525 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.563      ;
; -4.525 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[6]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.563      ;
; -4.525 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[7]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.563      ;
; -4.525 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[8]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.563      ;
; -4.525 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.563      ;
; -4.525 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[10] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.563      ;
; -4.525 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[11] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.563      ;
; -4.525 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[12] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.563      ;
; -4.525 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.563      ;
; -4.394 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.432      ;
; -4.394 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.432      ;
; -4.394 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.432      ;
; -4.394 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.432      ;
; -4.394 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.432      ;
; -4.394 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[6]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.432      ;
; -4.394 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[7]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.432      ;
; -4.394 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[8]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.432      ;
; -4.394 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.432      ;
; -4.394 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[10] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.432      ;
; -4.394 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[11] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.432      ;
; -4.394 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[12] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.432      ;
; -4.394 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.432      ;
; -4.365 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[13] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 5.401      ;
; -4.365 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[14] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 5.401      ;
; -4.365 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[15] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 5.401      ;
; -4.365 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[16] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 5.401      ;
; -4.365 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[17] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 5.401      ;
; -4.365 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 5.401      ;
; -4.365 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 5.401      ;
; -4.365 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 5.401      ;
; -4.365 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[21] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 5.401      ;
; -4.365 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[22] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 5.401      ;
; -4.365 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[23] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 5.401      ;
; -4.365 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[24] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 5.401      ;
; -4.365 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 5.401      ;
; -4.271 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[6] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.309      ;
; -4.271 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[6] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.309      ;
; -4.271 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[6] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.309      ;
; -4.271 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[6] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.309      ;
; -4.271 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[6] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.309      ;
; -4.271 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[6] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[6]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.309      ;
; -4.271 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[6] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[7]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.309      ;
; -4.271 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[6] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[8]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.309      ;
; -4.271 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[6] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 5.309      ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                 ; Launch Clock                                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.110 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 2.861      ; 1.314      ;
; -1.610 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 2.861      ; 1.314      ;
; -0.293 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[13] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 2.861      ; 3.131      ;
; -0.293 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[14] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 2.861      ; 3.131      ;
; -0.293 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[15] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 2.861      ; 3.131      ;
; -0.293 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[16] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 2.861      ; 3.131      ;
; -0.293 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[17] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 2.861      ; 3.131      ;
; -0.293 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[18] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 2.861      ; 3.131      ;
; -0.293 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[19] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 2.861      ; 3.131      ;
; -0.293 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[20] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 2.861      ; 3.131      ;
; -0.293 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[21] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 2.861      ; 3.131      ;
; -0.293 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[22] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 2.861      ; 3.131      ;
; -0.293 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[23] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 2.861      ; 3.131      ;
; -0.293 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[24] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 2.861      ; 3.131      ;
; 0.207  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[13] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 2.861      ; 3.131      ;
; 0.207  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[14] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 2.861      ; 3.131      ;
; 0.207  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[15] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 2.861      ; 3.131      ;
; 0.207  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[16] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 2.861      ; 3.131      ;
; 0.207  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[17] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 2.861      ; 3.131      ;
; 0.207  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[18] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 2.861      ; 3.131      ;
; 0.207  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[19] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 2.861      ; 3.131      ;
; 0.207  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[20] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 2.861      ; 3.131      ;
; 0.207  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[21] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 2.861      ; 3.131      ;
; 0.207  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[22] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 2.861      ; 3.131      ;
; 0.207  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[23] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 2.861      ; 3.131      ;
; 0.207  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[24] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 2.861      ; 3.131      ;
; 0.238  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 2.863      ; 3.664      ;
; 0.238  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 2.863      ; 3.664      ;
; 0.238  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 2.863      ; 3.664      ;
; 0.238  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 2.863      ; 3.664      ;
; 0.238  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 2.863      ; 3.664      ;
; 0.238  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[6]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 2.863      ; 3.664      ;
; 0.238  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[7]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 2.863      ; 3.664      ;
; 0.238  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[8]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 2.863      ; 3.664      ;
; 0.238  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[9]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 2.863      ; 3.664      ;
; 0.238  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[10] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 2.863      ; 3.664      ;
; 0.238  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[11] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 2.863      ; 3.664      ;
; 0.238  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[12] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 2.863      ; 3.664      ;
; 0.238  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 2.863      ; 3.664      ;
; 0.738  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 2.863      ; 3.664      ;
; 0.738  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 2.863      ; 3.664      ;
; 0.738  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 2.863      ; 3.664      ;
; 0.738  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 2.863      ; 3.664      ;
; 0.738  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 2.863      ; 3.664      ;
; 0.738  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[6]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 2.863      ; 3.664      ;
; 0.738  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[7]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 2.863      ; 3.664      ;
; 0.738  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[8]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 2.863      ; 3.664      ;
; 0.738  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[9]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 2.863      ; 3.664      ;
; 0.738  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[10] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 2.863      ; 3.664      ;
; 0.738  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[11] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 2.863      ; 3.664      ;
; 0.738  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[12] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 2.863      ; 3.664      ;
; 0.738  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 2.863      ; 3.664      ;
; 0.968  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[13] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[13] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.254      ;
; 0.972  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4]  ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.258      ;
; 0.976  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[15] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[15] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.262      ;
; 0.977  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1]  ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[10] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[10] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[11] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[11] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[12] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[12] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[17] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[17] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[20] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[20] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.263      ;
; 0.979  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[6]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[6]  ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.265      ;
; 0.980  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[8]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[8]  ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.266      ;
; 0.980  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[22] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[22] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.266      ;
; 0.980  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[24] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[24] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.266      ;
; 0.983  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[14] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[14] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.269      ;
; 1.016  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[16] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[16] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[18] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[18] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[19] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[19] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.302      ;
; 1.019  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[23] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[23] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.305      ;
; 1.020  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2]  ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.306      ;
; 1.021  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5]  ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.307      ;
; 1.022  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[7]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[7]  ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.308      ;
; 1.022  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[9]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[9]  ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.308      ;
; 1.023  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3]  ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.309      ;
; 1.023  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[21] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[21] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.309      ;
; 1.032  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0]  ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.318      ;
; 1.400  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[13] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[14] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.686      ;
; 1.408  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[15] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[16] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.694      ;
; 1.409  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[10] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[11] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.695      ;
; 1.409  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[11] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[12] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.695      ;
; 1.409  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[17] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[18] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.695      ;
; 1.409  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2]  ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.695      ;
; 1.411  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[6]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[7]  ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.697      ;
; 1.412  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[24] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.698      ;
; 1.412  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[22] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[23] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.698      ;
; 1.412  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[8]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[9]  ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.698      ;
; 1.415  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[14] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[15] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.701      ;
; 1.449  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[16] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[17] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.735      ;
; 1.449  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[19] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[20] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.735      ;
; 1.449  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[18] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[19] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.735      ;
; 1.452  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[23] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[24] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.738      ;
; 1.453  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3]  ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.739      ;
; 1.454  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[6]  ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.740      ;
; 1.455  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[9]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[10] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.741      ;
; 1.455  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[7]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[8]  ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.741      ;
; 1.456  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4]  ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.742      ;
; 1.456  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[21] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[22] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.742      ;
; 1.462  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1]  ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.748      ;
; 1.480  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[13] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[15] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 1.766      ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25]'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                   ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; Rise       ; lpm_rom:inst20|altrom:srom|altsyncram:rom_block|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; Rise       ; lpm_rom:inst20|altrom:srom|altsyncram:rom_block|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; Rise       ; lpm_rom:inst20|altrom:srom|altsyncram:rom_block|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; Rise       ; lpm_rom:inst20|altrom:srom|altsyncram:rom_block|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[25]|regout                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[25]|regout                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|safe_q[25]~clkctrl|inclk[0]                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|safe_q[25]~clkctrl|inclk[0]                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|safe_q[25]~clkctrl|outclk                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|safe_q[25]~clkctrl|outclk                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; Rise       ; inst20|srom|rom_block|auto_generated|ram_block1a0|clk0                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; Rise       ; inst20|srom|rom_block|auto_generated|ram_block1a0|clk0                                                         ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; CLK   ; Rise       ; CLK                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[10] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[10] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[11] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[11] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[12] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[12] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[13] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[13] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[14] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[14] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[15] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[15] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[16] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[16] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[17] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[17] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[18] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[18] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[19] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[19] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[20] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[20] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[21] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[21] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[22] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[22] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[23] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[23] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[24] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[24] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[6]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[6]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[7]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[7]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[8]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[8]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[9]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK|combout                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK|combout                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|outclk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|outclk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[16]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[16]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[17]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[17]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[18]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[18]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[19]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[19]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[20]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[20]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[21]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[21]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[22]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[22]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[23]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[23]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[24]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[24]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[25]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[25]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                     ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                  ;
+-------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                         ;
+-------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+
; address[*]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 4.114 ; 4.114 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  address[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 4.114 ; 4.114 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  address[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 3.814 ; 3.814 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
+-------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                     ;
+-------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                         ;
+-------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+
; address[*]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; -3.524 ; -3.524 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  address[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; -3.824 ; -3.824 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  address[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; -3.524 ; -3.524 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
+-------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                         ;
+------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                         ;
+------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+
; pin_name9  ; CLK                                                                                     ; 6.908  ; 6.908  ; Rise       ; CLK                                                                                     ;
; pin_name10 ; CLK                                                                                     ; 6.869  ; 6.869  ; Rise       ; CLK                                                                                     ;
; pin_name11 ; CLK                                                                                     ; 6.872  ; 6.872  ; Rise       ; CLK                                                                                     ;
; pin_name12 ; CLK                                                                                     ; 6.875  ; 6.875  ; Rise       ; CLK                                                                                     ;
; memout[*]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 10.390 ; 10.390 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 9.828  ; 9.828  ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 10.390 ; 10.390 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 10.384 ; 10.384 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 10.124 ; 10.124 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 10.379 ; 10.379 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 9.827  ; 9.827  ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[6] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 10.167 ; 10.167 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[7] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 10.093 ; 10.093 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
+------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                 ;
+------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                         ;
+------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+
; pin_name9  ; CLK                                                                                     ; 6.908  ; 6.908  ; Rise       ; CLK                                                                                     ;
; pin_name10 ; CLK                                                                                     ; 6.869  ; 6.869  ; Rise       ; CLK                                                                                     ;
; pin_name11 ; CLK                                                                                     ; 6.872  ; 6.872  ; Rise       ; CLK                                                                                     ;
; pin_name12 ; CLK                                                                                     ; 6.875  ; 6.875  ; Rise       ; CLK                                                                                     ;
; memout[*]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 9.827  ; 9.827  ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 9.828  ; 9.828  ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 10.390 ; 10.390 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 10.384 ; 10.384 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 10.124 ; 10.124 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 10.379 ; 10.379 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 9.827  ; 9.827  ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[6] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 10.167 ; 10.167 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[7] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 10.093 ; 10.093 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
+------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; -1.440 ; -34.957       ;
+-------+--------+---------------+


+--------------------------------+
; Fast Model Hold Summary        ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; -1.560 ; -20.427       ;
+-------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                           ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                   ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; -1.423 ; -5.692        ;
; CLK                                                                                     ; -1.380 ; -27.380       ;
+-----------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.440 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.472      ;
; -1.440 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.472      ;
; -1.440 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.472      ;
; -1.440 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.472      ;
; -1.440 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.472      ;
; -1.440 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[6]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.472      ;
; -1.440 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[7]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.472      ;
; -1.440 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[8]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.472      ;
; -1.440 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.472      ;
; -1.440 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[10] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.472      ;
; -1.440 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[11] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.472      ;
; -1.440 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[12] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.472      ;
; -1.440 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.472      ;
; -1.387 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.419      ;
; -1.387 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.419      ;
; -1.387 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.419      ;
; -1.387 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.419      ;
; -1.387 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.419      ;
; -1.387 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[6]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.419      ;
; -1.387 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[7]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.419      ;
; -1.387 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[8]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.419      ;
; -1.387 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.419      ;
; -1.387 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[10] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.419      ;
; -1.387 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[11] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.419      ;
; -1.387 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[12] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.419      ;
; -1.387 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.419      ;
; -1.367 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.399      ;
; -1.367 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.399      ;
; -1.367 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.399      ;
; -1.367 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.399      ;
; -1.367 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.399      ;
; -1.367 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[6]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.399      ;
; -1.367 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[7]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.399      ;
; -1.367 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[8]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.399      ;
; -1.367 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.399      ;
; -1.367 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[10] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.399      ;
; -1.367 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[11] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.399      ;
; -1.367 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[12] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.399      ;
; -1.367 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.399      ;
; -1.334 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.366      ;
; -1.334 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.366      ;
; -1.334 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.366      ;
; -1.334 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.366      ;
; -1.334 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.366      ;
; -1.334 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[6]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.366      ;
; -1.334 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[7]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.366      ;
; -1.334 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[8]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.366      ;
; -1.334 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.366      ;
; -1.334 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[10] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.366      ;
; -1.334 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[11] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.366      ;
; -1.334 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[12] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.366      ;
; -1.334 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.366      ;
; -1.278 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.310      ;
; -1.278 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.310      ;
; -1.278 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.310      ;
; -1.278 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.310      ;
; -1.278 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.310      ;
; -1.278 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[6]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.310      ;
; -1.278 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[7]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.310      ;
; -1.278 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[8]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.310      ;
; -1.278 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.310      ;
; -1.278 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[10] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.310      ;
; -1.278 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[11] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.310      ;
; -1.278 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[12] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.310      ;
; -1.278 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.310      ;
; -1.249 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[13] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 2.280      ;
; -1.249 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[14] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 2.280      ;
; -1.249 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[15] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 2.280      ;
; -1.249 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[16] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 2.280      ;
; -1.249 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[17] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 2.280      ;
; -1.249 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 2.280      ;
; -1.249 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 2.280      ;
; -1.249 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 2.280      ;
; -1.249 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[21] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 2.280      ;
; -1.249 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[22] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 2.280      ;
; -1.249 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[23] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 2.280      ;
; -1.249 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[24] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 2.280      ;
; -1.249 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 2.280      ;
; -1.205 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.237      ;
; -1.205 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.237      ;
; -1.205 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.237      ;
; -1.205 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.237      ;
; -1.205 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.237      ;
; -1.205 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[6]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.237      ;
; -1.205 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[7]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.237      ;
; -1.205 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[8]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.237      ;
; -1.205 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.237      ;
; -1.205 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[10] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.237      ;
; -1.205 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[11] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.237      ;
; -1.205 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[12] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.237      ;
; -1.205 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.237      ;
; -1.196 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[13] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 2.227      ;
; -1.196 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[14] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 2.227      ;
; -1.196 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[15] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 2.227      ;
; -1.196 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[16] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 2.227      ;
; -1.196 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[17] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 2.227      ;
; -1.196 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 2.227      ;
; -1.196 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 2.227      ;
; -1.196 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 2.227      ;
; -1.196 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[21] ; CLK          ; CLK         ; 1.000        ; -0.001     ; 2.227      ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                 ; Launch Clock                                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.560 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 1.798      ; 0.531      ;
; -1.060 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 1.798      ; 0.531      ;
; -0.854 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[13] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 1.798      ; 1.237      ;
; -0.854 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[14] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 1.798      ; 1.237      ;
; -0.854 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[15] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 1.798      ; 1.237      ;
; -0.854 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[16] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 1.798      ; 1.237      ;
; -0.854 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[17] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 1.798      ; 1.237      ;
; -0.854 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[18] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 1.798      ; 1.237      ;
; -0.854 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[19] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 1.798      ; 1.237      ;
; -0.854 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[20] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 1.798      ; 1.237      ;
; -0.854 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[21] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 1.798      ; 1.237      ;
; -0.854 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[22] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 1.798      ; 1.237      ;
; -0.854 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[23] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 1.798      ; 1.237      ;
; -0.854 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[24] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 1.798      ; 1.237      ;
; -0.663 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 1.799      ; 1.429      ;
; -0.663 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 1.799      ; 1.429      ;
; -0.663 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 1.799      ; 1.429      ;
; -0.663 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 1.799      ; 1.429      ;
; -0.663 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 1.799      ; 1.429      ;
; -0.663 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[6]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 1.799      ; 1.429      ;
; -0.663 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[7]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 1.799      ; 1.429      ;
; -0.663 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[8]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 1.799      ; 1.429      ;
; -0.663 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[9]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 1.799      ; 1.429      ;
; -0.663 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[10] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 1.799      ; 1.429      ;
; -0.663 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[11] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 1.799      ; 1.429      ;
; -0.663 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[12] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 1.799      ; 1.429      ;
; -0.663 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; 0.000        ; 1.799      ; 1.429      ;
; -0.354 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[13] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 1.798      ; 1.237      ;
; -0.354 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[14] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 1.798      ; 1.237      ;
; -0.354 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[15] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 1.798      ; 1.237      ;
; -0.354 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[16] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 1.798      ; 1.237      ;
; -0.354 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[17] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 1.798      ; 1.237      ;
; -0.354 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[18] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 1.798      ; 1.237      ;
; -0.354 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[19] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 1.798      ; 1.237      ;
; -0.354 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[20] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 1.798      ; 1.237      ;
; -0.354 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[21] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 1.798      ; 1.237      ;
; -0.354 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[22] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 1.798      ; 1.237      ;
; -0.354 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[23] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 1.798      ; 1.237      ;
; -0.354 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[24] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 1.798      ; 1.237      ;
; -0.163 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 1.799      ; 1.429      ;
; -0.163 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 1.799      ; 1.429      ;
; -0.163 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 1.799      ; 1.429      ;
; -0.163 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 1.799      ; 1.429      ;
; -0.163 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 1.799      ; 1.429      ;
; -0.163 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[6]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 1.799      ; 1.429      ;
; -0.163 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[7]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 1.799      ; 1.429      ;
; -0.163 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[8]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 1.799      ; 1.429      ;
; -0.163 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[9]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 1.799      ; 1.429      ;
; -0.163 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[10] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 1.799      ; 1.429      ;
; -0.163 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[11] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 1.799      ; 1.429      ;
; -0.163 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[12] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 1.799      ; 1.429      ;
; -0.163 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK         ; -0.500       ; 1.799      ; 1.429      ;
; 0.355  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[13] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[13] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.507      ;
; 0.360  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[15] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[15] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1]  ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4]  ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[10] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[10] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[11] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[11] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[12] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[12] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[17] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[17] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[20] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[20] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.363  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[6]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[6]  ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[14] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[14] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[8]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[8]  ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[22] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[22] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[24] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[24] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.517      ;
; 0.371  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[16] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[16] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[18] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[18] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[19] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[19] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.524      ;
; 0.374  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2]  ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[21] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[21] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.527      ;
; 0.376  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3]  ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5]  ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[23] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[23] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.528      ;
; 0.377  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[7]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[7]  ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0]  ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.529      ;
; 0.378  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[9]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[9]  ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.530      ;
; 0.493  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[13] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[14] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.645      ;
; 0.498  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[15] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[16] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[10] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[11] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[11] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[12] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[17] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[18] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2]  ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.651      ;
; 0.501  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[14] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[15] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.653      ;
; 0.501  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[6]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[7]  ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.653      ;
; 0.502  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[22] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[23] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.654      ;
; 0.502  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[8]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[9]  ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.654      ;
; 0.503  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[24] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.655      ;
; 0.511  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[16] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[17] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.663      ;
; 0.512  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[19] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[20] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[18] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[19] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.664      ;
; 0.514  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3]  ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.666      ;
; 0.515  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[21] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[22] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.667      ;
; 0.516  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4]  ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.668      ;
; 0.516  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[6]  ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.668      ;
; 0.516  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[23] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[24] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.668      ;
; 0.517  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1]  ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.669      ;
; 0.517  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[7]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[8]  ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.669      ;
; 0.518  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[9]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[10] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.670      ;
; 0.528  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[13] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[15] ; CLK                                                                                     ; CLK         ; 0.000        ; 0.000      ; 0.680      ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25]'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                   ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; Rise       ; lpm_rom:inst20|altrom:srom|altsyncram:rom_block|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; Rise       ; lpm_rom:inst20|altrom:srom|altsyncram:rom_block|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; Rise       ; lpm_rom:inst20|altrom:srom|altsyncram:rom_block|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; Rise       ; lpm_rom:inst20|altrom:srom|altsyncram:rom_block|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[25]|regout                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[25]|regout                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|safe_q[25]~clkctrl|inclk[0]                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|safe_q[25]~clkctrl|inclk[0]                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|safe_q[25]~clkctrl|outclk                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|safe_q[25]~clkctrl|outclk                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; Rise       ; inst20|srom|rom_block|auto_generated|ram_block1a0|clk0                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; Rise       ; inst20|srom|rom_block|auto_generated|ram_block1a0|clk0                                                         ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK   ; Rise       ; CLK                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[24] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[24] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK|combout                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK|combout                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|outclk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|outclk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[16]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[16]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[17]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[17]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[18]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[18]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[19]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[19]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[20]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[20]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[21]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[21]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[22]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[22]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[23]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[23]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[24]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[24]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[25]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[25]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                     ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                  ;
+-------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                         ;
+-------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+
; address[*]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 1.898 ; 1.898 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  address[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 1.898 ; 1.898 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  address[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 1.780 ; 1.780 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
+-------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                     ;
+-------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                         ;
+-------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+
; address[*]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; -1.641 ; -1.641 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  address[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; -1.759 ; -1.759 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  address[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; -1.641 ; -1.641 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
+-------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                       ;
+------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                         ;
+------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+
; pin_name9  ; CLK                                                                                     ; 3.781 ; 3.781 ; Rise       ; CLK                                                                                     ;
; pin_name10 ; CLK                                                                                     ; 3.749 ; 3.749 ; Rise       ; CLK                                                                                     ;
; pin_name11 ; CLK                                                                                     ; 3.750 ; 3.750 ; Rise       ; CLK                                                                                     ;
; pin_name12 ; CLK                                                                                     ; 3.756 ; 3.756 ; Rise       ; CLK                                                                                     ;
; memout[*]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 5.633 ; 5.633 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 5.424 ; 5.424 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 5.633 ; 5.633 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 5.615 ; 5.615 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 5.535 ; 5.535 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 5.621 ; 5.621 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 5.423 ; 5.423 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[6] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 5.559 ; 5.559 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[7] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 5.514 ; 5.514 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
+------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                               ;
+------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                         ;
+------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+
; pin_name9  ; CLK                                                                                     ; 3.781 ; 3.781 ; Rise       ; CLK                                                                                     ;
; pin_name10 ; CLK                                                                                     ; 3.749 ; 3.749 ; Rise       ; CLK                                                                                     ;
; pin_name11 ; CLK                                                                                     ; 3.750 ; 3.750 ; Rise       ; CLK                                                                                     ;
; pin_name12 ; CLK                                                                                     ; 3.756 ; 3.756 ; Rise       ; CLK                                                                                     ;
; memout[*]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 5.423 ; 5.423 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 5.424 ; 5.424 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 5.633 ; 5.633 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 5.615 ; 5.615 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 5.535 ; 5.535 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 5.621 ; 5.621 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 5.423 ; 5.423 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[6] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 5.559 ; 5.559 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[7] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 5.514 ; 5.514 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
+------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                      ;
+------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                                                    ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                         ; -4.896   ; -2.110  ; N/A      ; N/A     ; -1.814              ;
;  CLK                                                                                     ; -4.896   ; -2.110  ; N/A      ; N/A     ; -1.631              ;
;  lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; N/A      ; N/A     ; N/A      ; N/A     ; -1.814              ;
; Design-wide TNS                                                                          ; -120.393 ; -20.427 ; 0.0      ; 0.0     ; -40.659             ;
;  CLK                                                                                     ; -120.393 ; -20.427 ; N/A      ; N/A     ; -33.403             ;
;  lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; N/A      ; N/A     ; N/A      ; N/A     ; -7.256              ;
+------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                  ;
+-------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                         ;
+-------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+
; address[*]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 4.114 ; 4.114 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  address[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 4.114 ; 4.114 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  address[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 3.814 ; 3.814 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
+-------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                     ;
+-------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                         ;
+-------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+
; address[*]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; -1.641 ; -1.641 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  address[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; -1.759 ; -1.759 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  address[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; -1.641 ; -1.641 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
+-------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                         ;
+------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                         ;
+------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+
; pin_name9  ; CLK                                                                                     ; 6.908  ; 6.908  ; Rise       ; CLK                                                                                     ;
; pin_name10 ; CLK                                                                                     ; 6.869  ; 6.869  ; Rise       ; CLK                                                                                     ;
; pin_name11 ; CLK                                                                                     ; 6.872  ; 6.872  ; Rise       ; CLK                                                                                     ;
; pin_name12 ; CLK                                                                                     ; 6.875  ; 6.875  ; Rise       ; CLK                                                                                     ;
; memout[*]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 10.390 ; 10.390 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 9.828  ; 9.828  ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 10.390 ; 10.390 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 10.384 ; 10.384 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 10.124 ; 10.124 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 10.379 ; 10.379 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 9.827  ; 9.827  ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[6] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 10.167 ; 10.167 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[7] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 10.093 ; 10.093 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
+------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                               ;
+------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                         ;
+------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+
; pin_name9  ; CLK                                                                                     ; 3.781 ; 3.781 ; Rise       ; CLK                                                                                     ;
; pin_name10 ; CLK                                                                                     ; 3.749 ; 3.749 ; Rise       ; CLK                                                                                     ;
; pin_name11 ; CLK                                                                                     ; 3.750 ; 3.750 ; Rise       ; CLK                                                                                     ;
; pin_name12 ; CLK                                                                                     ; 3.756 ; 3.756 ; Rise       ; CLK                                                                                     ;
; memout[*]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 5.423 ; 5.423 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 5.424 ; 5.424 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 5.633 ; 5.633 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 5.615 ; 5.615 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 5.535 ; 5.535 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 5.621 ; 5.621 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 5.423 ; 5.423 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[6] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 5.559 ; 5.559 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
;  memout[7] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; 5.514 ; 5.514 ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ;
+------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                ;
+-----------------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                                                              ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
; CLK                                                                                     ; CLK      ; 1650     ; 0        ; 0        ; 0        ;
; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK      ; 53       ; 53       ; 0        ; 0        ;
+-----------------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                 ;
+-----------------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                                                              ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
; CLK                                                                                     ; CLK      ; 1650     ; 0        ; 0        ; 0        ;
; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] ; CLK      ; 53       ; 53       ; 0        ; 0        ;
+-----------------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 20    ; 20   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat May 28 22:23:56 2022
Info: Command: quartus_sta GalponPollos -c GalponPollos
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Critical Warning (332012): Synopsys Design Constraints File file not found: 'GalponPollos.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
    Info (332105): create_clock -period 1.000 -name lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.896
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.896      -120.393 CLK 
Info (332146): Worst-case hold slack is -2.110
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.110        -5.626 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.814
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.814        -7.256 lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] 
    Info (332119):    -1.631       -33.403 CLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.440
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.440       -34.957 CLK 
Info (332146): Worst-case hold slack is -1.560
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.560       -20.427 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423        -5.692 lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_1bj:auto_generated|safe_q[25] 
    Info (332119):    -1.380       -27.380 CLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4534 megabytes
    Info: Processing ended: Sat May 28 22:23:57 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


