\hypertarget{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status}{}\section{A\+HB Peripheral Clock Enable Disable Status}
\label{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status}\index{A\+H\+B Peripheral Clock Enable Disable Status@{A\+H\+B Peripheral Clock Enable Disable Status}}


Get the enable or disable status of the A\+HB peripheral clock.  


\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_gaab05e603c9cadd72e4b6397837b46cef}\label{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_gaab05e603c9cadd72e4b6397837b46cef}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+M\+A1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+H\+B\+E\+NR \& (R\+C\+C\+\_\+\+A\+H\+B\+E\+N\+R\+\_\+\+D\+M\+A1\+EN)) != R\+E\+S\+ET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_gae89d94d6252c79e450623f69eb939ed6}\label{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_gae89d94d6252c79e450623f69eb939ed6}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+M\+A1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+H\+B\+E\+NR \& (R\+C\+C\+\_\+\+A\+H\+B\+E\+N\+R\+\_\+\+D\+M\+A1\+EN)) == R\+E\+S\+ET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_ga87efa23f18c79992ea64654c4d159f3b}\label{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_ga87efa23f18c79992ea64654c4d159f3b}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+R\+A\+M\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+H\+B\+E\+NR \& (R\+C\+C\+\_\+\+A\+H\+B\+E\+N\+R\+\_\+\+S\+R\+A\+M\+EN)) != R\+E\+S\+ET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_ga44b59a52419512fd34d2d87190bf39c8}\label{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_ga44b59a52419512fd34d2d87190bf39c8}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+R\+A\+M\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+H\+B\+E\+NR \& (R\+C\+C\+\_\+\+A\+H\+B\+E\+N\+R\+\_\+\+S\+R\+A\+M\+EN)) == R\+E\+S\+ET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_ga40f5675d8f45c678b8a2f43fca8f991e}\label{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_ga40f5675d8f45c678b8a2f43fca8f991e}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+L\+I\+T\+F\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+H\+B\+E\+NR \& (R\+C\+C\+\_\+\+A\+H\+B\+E\+N\+R\+\_\+\+F\+L\+I\+T\+F\+EN)) != R\+E\+S\+ET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_gaeab36991bb98be402aae3d70b0887658}\label{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_gaeab36991bb98be402aae3d70b0887658}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+L\+I\+T\+F\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+H\+B\+E\+NR \& (R\+C\+C\+\_\+\+A\+H\+B\+E\+N\+R\+\_\+\+F\+L\+I\+T\+F\+EN)) == R\+E\+S\+ET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_ga0e1b25cbf589c1c47c1d069e4c803d56}\label{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_ga0e1b25cbf589c1c47c1d069e4c803d56}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+R\+C\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+H\+B\+E\+NR \& (R\+C\+C\+\_\+\+A\+H\+B\+E\+N\+R\+\_\+\+C\+R\+C\+EN)) != R\+E\+S\+ET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_ga3d2645916b9ee9bad8c724a719c621d9}\label{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_ga3d2645916b9ee9bad8c724a719c621d9}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+R\+C\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+H\+B\+E\+NR \& (R\+C\+C\+\_\+\+A\+H\+B\+E\+N\+R\+\_\+\+C\+R\+C\+EN)) == R\+E\+S\+ET)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Get the enable or disable status of the A\+HB peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}
