Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Nov 19 04:23:45 2023
| Host         : boon running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_control_sets -verbose -file ahd_6463_risc_v_control_sets_placed.rpt
| Design       : ahd_6463_risc_v
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    81 |
|    Minimum number of control sets                        |    81 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    81 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    68 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             200 |           86 |
| Yes          | No                    | Yes                    |            1049 |          442 |
| Yes          | Yes                   | No                     |              58 |           34 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------+----------------------------+------------------+----------------+--------------+
|  Clock Signal  |                   Enable Signal                  |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------------+----------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                  | rst_IBUF                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | MEM_DATA/memory_cell_reg_0_31_0_0_i_1_n_0        |                            |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | MEM_DATA/memory_cell_reg_0_63_0_0_i_1_n_0        |                            |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | data_WE_CTRL[1]_i_1_n_0                          | data_WRITE[15]_i_1_n_0     |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | MEM_DATA/memory_cell_reg_0_63_0_0__7_i_1_n_0     |                            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | MEM_DATA/memory_cell_reg_0_15_0_0_i_1_n_0        |                            |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | MEM_DATA/memory_cell_reg_0_15_0_0__15_i_1_n_0    |                            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | MEM_DATA/memory_cell_reg_0_15_0_0__0_i_1_n_0     |                            |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | MEM_DATA/memory_cell_reg_0_15_0_0__16_i_1_n_0    |                            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | MEM_DATA/memory_cell_reg_0_31_0_0__7_i_1_n_0     |                            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | dst1_input_REG[31]_i_1_n_0                       |                            |               10 |             11 |         1.10 |
|  clk_IBUF_BUFG | curr_pc                                          |                            |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG | instr_addr_MEM                                   |                            |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG | MEM_DATA/memory_cell_reg_0_127_0_0_i_1_n_0       |                            |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | MEM_DATA/memory_cell_reg_0_127_0_0__7_i_1_n_0    |                            |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | MEM_DATA/memory_cell_reg_0_63_0_0__15_i_1_n_0    |                            |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | MEM_DATA/memory_cell_reg_0_15_0_0__31_i_1_n_0    |                            |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | MEM_DATA/memory_cell_reg_0_31_0_0__15_i_1_n_0    |                            |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | MEM_DATA/memory_cell_reg_0_15_0_0__32_i_1_n_0    |                            |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | LED[15]_i_1_n_0                                  |                            |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | opcode__0                                        | opcode[6]_i_1_n_0          |               12 |             24 |         2.00 |
|  clk_IBUF_BUFG | OP_INSTR[31]_i_1_n_0                             | rst_IBUF                   |               10 |             25 |         2.50 |
|  clk_IBUF_BUFG | data_WE_CTRL[1]_i_1_n_0                          |                            |               15 |             26 |         1.73 |
|  clk_IBUF_BUFG | dst1_input_REG[31]_i_1_n_0                       | dst1_input_REG[27]_i_1_n_0 |               18 |             26 |         1.44 |
|  clk_IBUF_BUFG | REG_FILE_INST/REGISTER_FILE_reg[20]0             | rst_IBUF                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | MEM_DATA/memory_cell_reg_1536_1791_0_0_i_1_n_0   |                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | MEM_DATA/memory_cell_reg_256_511_0_0_i_1_n_0     |                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | REG_FILE_INST/REGISTER_FILE_reg[11]0             | rst_IBUF                   |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | REG_FILE_INST/REGISTER_FILE_reg[12]0             | rst_IBUF                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | REG_FILE_INST/REGISTER_FILE_reg[13]0             | rst_IBUF                   |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | REG_FILE_INST/REGISTER_FILE_reg[14]0             | rst_IBUF                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | REG_FILE_INST/REGISTER_FILE_reg[15]0             | rst_IBUF                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | REG_FILE_INST/REGISTER_FILE_reg[16]0             | rst_IBUF                   |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG | REG_FILE_INST/REGISTER_FILE_reg[17]0             | rst_IBUF                   |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | REG_FILE_INST/REGISTER_FILE_reg[19]0             | rst_IBUF                   |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | REG_FILE_INST/REGISTER_FILE_reg[1]0              | rst_IBUF                   |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | REG_FILE_INST/REGISTER_FILE_reg[21]0             | rst_IBUF                   |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | REG_FILE_INST/REGISTER_FILE_reg[22]0             | rst_IBUF                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | REG_FILE_INST/REGISTER_FILE_reg[24]0             | rst_IBUF                   |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | REG_FILE_INST/REGISTER_FILE_reg[25]0             | rst_IBUF                   |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | REG_FILE_INST/REGISTER_FILE_reg[27]0             | rst_IBUF                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | program_counter[31]_i_1_n_0                      | rst_IBUF                   |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | MEM_DATA/memory_cell_reg_1024_1279_0_0_i_1_n_0   |                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | MEM_DATA/memory_cell_reg_512_767_0_0_i_1_n_0     |                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | MEM_DATA/memory_cell_reg_0_255_0_0_i_1_n_0       |                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | MEM_DATA/memory_cell_reg_1536_1791_8_8_i_1_n_0   |                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | MEM_DATA/memory_cell_reg_256_511_8_8_i_1_n_0     |                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | REG_FILE_INST/REGISTER_FILE_reg[3]0              | rst_IBUF                   |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | MEM_DATA/memory_cell_reg_0_255_8_8_i_1_n_0       |                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | MEM_DATA/memory_cell_reg_768_1023_8_8_i_1_n_0    |                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | MEM_DATA/memory_cell_reg_1280_1535_0_0_i_1_n_0   |                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | REG_FILE_INST/REGISTER_FILE_reg[18]0             | rst_IBUF                   |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | REG_FILE_INST/REGISTER_FILE_reg[28]0             | rst_IBUF                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | REG_FILE_INST/REGISTER_FILE_reg[29]0             | rst_IBUF                   |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | REG_FILE_INST/REGISTER_FILE_reg[2]0              | rst_IBUF                   |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | REG_FILE_INST/REGISTER_FILE_reg[30]0             | rst_IBUF                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | REG_FILE_INST/REGISTER_FILE_reg[31]0             | rst_IBUF                   |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG | MEM_DATA/memory_cell_reg_1280_1535_8_8_i_1_n_0   |                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | REG_FILE_INST/REGISTER_FILE_reg[4]0              | rst_IBUF                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | REG_FILE_INST/REGISTER_FILE_reg[5]0              | rst_IBUF                   |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | REG_FILE_INST/REGISTER_FILE_reg[7]0              | rst_IBUF                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | MEM_DATA/memory_cell_reg_512_767_8_8_i_1_n_0     |                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | MEM_DATA/memory_cell_reg_1024_1279_8_8_i_1_n_0   |                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | REG_FILE_INST/REGISTER_FILE_reg[23]0             | rst_IBUF                   |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG | REG_FILE_INST/REGISTER_FILE_reg[10]0             | rst_IBUF                   |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG | REG_FILE_INST/REGISTER_FILE_reg[8]0              | rst_IBUF                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | MEM_DATA/memory_cell_reg_0_127_0_0__15_i_1_n_0   |                            |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | MEM_DATA/memory_cell_reg_768_1023_0_0_i_1_n_0    |                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | REG_FILE_INST/REGISTER_FILE_reg[6]0              | rst_IBUF                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | REG_FILE_INST/REGISTER_FILE_reg[26]0             | rst_IBUF                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | REG_FILE_INST/REGISTER_FILE_reg[9]0              | rst_IBUF                   |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG | data_addr_MEM[12]_i_1_n_0                        |                            |               21 |             58 |         2.76 |
|  clk_IBUF_BUFG | MEM_DATA/memory_cell_reg_512_767_16_16_i_1_n_0   |                            |               16 |             64 |         4.00 |
|  clk_IBUF_BUFG | MEM_DATA/memory_cell_reg_0_255_16_16_i_1_n_0     |                            |               16 |             64 |         4.00 |
|  clk_IBUF_BUFG | MEM_DATA/memory_cell_reg_768_1023_16_16_i_1_n_0  |                            |               16 |             64 |         4.00 |
|  clk_IBUF_BUFG | MEM_DATA/memory_cell_reg_1536_1791_16_16_i_1_n_0 |                            |               16 |             64 |         4.00 |
|  clk_IBUF_BUFG | MEM_DATA/memory_cell_reg_1280_1535_16_16_i_1_n_0 |                            |               16 |             64 |         4.00 |
|  clk_IBUF_BUFG | MEM_DATA/memory_cell_reg_1024_1279_16_16_i_1_n_0 |                            |               16 |             64 |         4.00 |
|  clk_IBUF_BUFG | MEM_DATA/memory_cell_reg_256_511_16_16_i_1_n_0   |                            |               16 |             64 |         4.00 |
|  clk_IBUF_BUFG | REG_FILE_INST/E[0]                               |                            |               24 |             67 |         2.79 |
|  clk_IBUF_BUFG |                                                  |                            |               32 |            128 |         4.00 |
+----------------+--------------------------------------------------+----------------------------+------------------+----------------+--------------+


