Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Jul 10 16:41:48 2025
| Host         : Johns_XPS_13 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sevenseg_control_sets_placed.rpt
| Design       : sevenseg
| Device       : xc7z007s
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              11 |            5 |
| Yes          | No                    | Yes                    |              21 |           10 |
| Yes          | Yes                   | No                     |              20 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------+------------------------+------------------+----------------+--------------+
|  Clock Signal  |      Enable Signal     |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------+------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | btn1_IBUF              | btn0_IBUF              |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                        |                        |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | counter3               | btn0_IBUF              |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | counter2               | btn0_IBUF              |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | counter1               | btn0_IBUF              |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | counter0[3]_i_1_n_0    | btn0_IBUF              |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | digit[3]_i_1_n_0       | btn0_IBUF              |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | led0                   |                        |                5 |             11 |         2.20 |
|  clk_IBUF_BUFG | reduce_clk[19]_i_2_n_0 | reduce_clk[19]_i_1_n_0 |                5 |             20 |         4.00 |
+----------------+------------------------+------------------------+------------------+----------------+--------------+


