
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 29000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 8
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 1600 MT/s

CPU 0 runs /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-317520157280-trace.gz
CPU 0 Bimodal branch predictor
CPU 0 L1D next line prefetcher

Warmup complete CPU 0 instructions: 1000002 cycles: 659895 (Simulation time: 0 hr 0 min 3 sec) 

Heartbeat CPU 0 instructions: 10000002 cycles: 9065364 heartbeat IPC: 1.1031 cumulative IPC: 1.07073 (Simulation time: 0 hr 0 min 45 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 18337698 heartbeat IPC: 1.07848 cumulative IPC: 1.07479 (Simulation time: 0 hr 1 min 30 sec) 
*** Reached end of trace for Core: 0 Repeating trace: /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-317520157280-trace.gz
Heartbeat CPU 0 instructions: 30000002 cycles: 27566608 heartbeat IPC: 1.08355 cumulative IPC: 1.0778 (Simulation time: 0 hr 2 min 18 sec) 
Finished CPU 0 instructions: 29000000 cycles: 26906713 cumulative IPC: 1.0778 (Simulation time: 0 hr 2 min 18 sec) 

CPU 0 Branch Prediction Accuracy: 99.544% MPKI: 0.219103

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.0778 instructions: 29000000 cycles: 26906713
L1D TOTAL     ACCESS:   17750204  HIT:   17589137  MISS:     161067
L1D LOAD      ACCESS:    9340375  HIT:    9331981  MISS:       8394
L1D RFO       ACCESS:    2571363  HIT:    2540088  MISS:      31275
L1D PREFETCH  ACCESS:    5838466  HIT:    5717068  MISS:     121398
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    9746761  ISSUED:    9633722  USEFUL:     119915  USELESS:       5900
L1I TOTAL     ACCESS:    7371143  HIT:    7371072  MISS:         71
L1I LOAD      ACCESS:    7371143  HIT:    7371072  MISS:         71
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C TOTAL     ACCESS:     247496  HIT:     154180  MISS:      93316
L2C LOAD      ACCESS:       8414  HIT:       6125  MISS:       2289
L2C RFO       ACCESS:      30211  HIT:       1082  MISS:      29129
L2C PREFETCH  ACCESS:     122467  HIT:      60589  MISS:      61878
L2C WRITEBACK ACCESS:      86404  HIT:      86384  MISS:         20
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       1365  USELESS:      60542
LLC TOTAL     ACCESS:     176364  HIT:     116067  MISS:      60297
LLC LOAD      ACCESS:       2288  HIT:       1671  MISS:        617
LLC RFO       ACCESS:      29129  HIT:       8716  MISS:      20413
LLC PREFETCH  ACCESS:      61878  HIT:      22621  MISS:      39257
LLC WRITEBACK ACCESS:      83069  HIT:      83059  MISS:         10
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        990  USELESS:      30865
Major fault: 0 Minor fault: 558
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      37144  ROW_BUFFER_MISS:      23132
 DBUS_CONGESTED:      49199
 WQ ROW_BUFFER_HIT:      16970  ROW_BUFFER_MISS:      29366  FULL:          0

 AVG_CONGESTED_CYCLE: 14
