Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/tongjie/ChampSim-master/ipc1_public/server_018.champsimtrace.xz
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000003 cycles: 3621309 heartbeat IPC: 2.76143 cumulative IPC: 2.76143 (Simulation time: 0 hr 0 min 27 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7247779 heartbeat IPC: 2.7575 cumulative IPC: 2.75947 (Simulation time: 0 hr 0 min 54 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 10725915 heartbeat IPC: 2.8751 cumulative IPC: 2.79696 (Simulation time: 0 hr 1 min 19 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 14241572 heartbeat IPC: 2.84442 cumulative IPC: 2.80868 (Simulation time: 0 hr 1 min 45 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 17863950 heartbeat IPC: 2.76062 cumulative IPC: 2.79893 (Simulation time: 0 hr 2 min 12 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 17863950 (Simulation time: 0 hr 2 min 12 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 35996696 heartbeat IPC: 0.551488 cumulative IPC: 0.551488 (Simulation time: 0 hr 2 min 48 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 54163838 heartbeat IPC: 0.550444 cumulative IPC: 0.550966 (Simulation time: 0 hr 3 min 24 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 72270735 heartbeat IPC: 0.552276 cumulative IPC: 0.551402 (Simulation time: 0 hr 3 min 59 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 90414739 heartbeat IPC: 0.551146 cumulative IPC: 0.551338 (Simulation time: 0 hr 4 min 35 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 108680991 heartbeat IPC: 0.547458 cumulative IPC: 0.550557 (Simulation time: 0 hr 5 min 10 sec) 
Finished CPU 0 instructions: 50000002 cycles: 90817042 cumulative IPC: 0.550557 (Simulation time: 0 hr 5 min 10 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.550557 instructions: 50000002 cycles: 90817042
L1D TOTAL     ACCESS:   18862883  HIT:   16645089  MISS:    2217794
L1D LOAD      ACCESS:    7152765  HIT:    6420151  MISS:     732614
L1D RFO       ACCESS:    5833027  HIT:    4880555  MISS:     952472
L1D PREFETCH  ACCESS:    5877091  HIT:    5344383  MISS:     532708
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:   16422068  ISSUED:   16036927  USEFUL:     580445  USELESS:     709343
L1D AVERAGE MISS LATENCY: 173.739 cycles
L1I TOTAL     ACCESS:   13300891  HIT:   10621552  MISS:    2679339
L1I LOAD      ACCESS:   10070523  HIT:    9316303  MISS:     754220
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    3230368  HIT:    1305249  MISS:    1925119
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:   69832620  ISSUED:   16892857  USEFUL:    3047361  USELESS:     508897
L1I AVERAGE MISS LATENCY: 17.3264 cycles
L2C TOTAL     ACCESS:    7435204  HIT:    5576188  MISS:    1859016
L2C LOAD      ACCESS:    1200917  HIT:     899396  MISS:     301521
L2C RFO       ACCESS:     951878  HIT:      20212  MISS:     931666
L2C PREFETCH  ACCESS:    4112334  HIT:    3488983  MISS:     623351
L2C WRITEBACK ACCESS:    1170075  HIT:    1167597  MISS:       2478
L2C PREFETCH  REQUESTED:    9604988  ISSUED:    9359775  USEFUL:      74824  USELESS:    1178573
L2C AVERAGE MISS LATENCY: 212.518 cycles
LLC TOTAL     ACCESS:    4089338  HIT:    2660068  MISS:    1429270
LLC LOAD      ACCESS:     301467  HIT:     200437  MISS:     101030
LLC RFO       ACCESS:     931665  HIT:     137938  MISS:     793727
LLC PREFETCH  ACCESS:    1755508  HIT:    1222952  MISS:     532556
LLC WRITEBACK ACCESS:    1100698  HIT:    1098741  MISS:       1957
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      90213  USELESS:    1082705
LLC AVERAGE MISS LATENCY: 274.53 cycles
Major fault: 0 Minor fault: 22442
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     401298  ROW_BUFFER_MISS:    1025789
 DBUS_CONGESTED:    1415043
 WQ ROW_BUFFER_HIT:     267303  ROW_BUFFER_MISS:     624708  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.7114% MPKI: 0.47678 Average ROB Occupancy at Mispredict: 193.613

Branch types
NOT_BRANCH: 41741008 83.482%
BRANCH_DIRECT_JUMP: 458652 0.917304%
BRANCH_INDIRECT: 48282 0.096564%
BRANCH_CONDITIONAL: 5930881 11.8618%
BRANCH_DIRECT_CALL: 744230 1.48846%
BRANCH_INDIRECT_CALL: 166336 0.332672%
BRANCH_RETURN: 910589 1.82118%
BRANCH_OTHER: 0 0%

