void *runtime_ctrl_ltc_1491()
{
  _QWORD v1[162]; // [sp+0h] [bp-58Ch] BYREF
  void *dest; // [sp+584h] [bp-8h]

  memset(v1, 0, sizeof(v1));
  LODWORD(v1[0]) = backend_init_base;
  HIDWORD(v1[0]) = reset_base;
  LODWORD(v1[2]) = dhash_mining_start_base;
  HIDWORD(v1[2]) = dhash_mining_stop_base;
  LODWORD(v1[3]) = dhash_mining_reset_base;
  HIDWORD(v1[3]) = backend_exit_base;
  LODWORD(v1[4]) = push_work_base;
  HIDWORD(v1[4]) = send_fake_work_ltc;
  LODWORD(v1[5]) = async_push_work_base;
  HIDWORD(v1[5]) = pop_ans_base;
  LODWORD(v1[6]) = try_pop_ans_base;
  HIDWORD(v1[7]) = softreset_all_chip_ltc;
  LODWORD(v1[8]) = setup_all_chip_ltc;
  HIDWORD(v1[8]) = work_2_packet_ltc;
  LODWORD(v1[9]) = packet_2_nonce_ltc;
  HIDWORD(v1[9]) = check_nonce_ltc;
  LODWORD(v1[10]) = global_idx_init_ltc;
  HIDWORD(v1[10]) = global_idx_free_ltc;
  LODWORD(v1[11]) = set_baud_ltc;
  HIDWORD(v1[11]) = 536796;
  v1[12] = 0x8335000083104LL;
  v1[13] = 0x8341C00083394LL;
  HIDWORD(v1[14]) = 539184;
  LODWORD(v1[15]) = 539140;
  HIDWORD(v1[16]) = get_chip_status_ltc;
  LODWORD(v1[17]) = get_theory_hashrate_ltc;
  HIDWORD(v1[17]) = get_sale_hashrate_ltc;
  LODWORD(v1[18]) = get_qualify_hashrate_ltc;
  HIDWORD(v1[18]) = get_qualify_nonce_num_ltc;
  LODWORD(v1[19]) = set_sensor_extern_mode_ltc;
  HIDWORD(v1[19]) = read_sensor_temp_local_ltc;
  LODWORD(v1[20]) = read_sensor_temp_remote_ltc;
  HIDWORD(v1[20]) = parameter_update_ltc;
  LODWORD(v1[21]) = overclock_update_ltc;
  HIDWORD(v1[21]) = get_pcba_test_level_ltc;
  LODWORD(v1[22]) = get_packet_remain_len_ltc;
  HIDWORD(v1[23]) = adjust_working_freq_ltc;
  LODWORD(v1[24]) = 536904;
  HIDWORD(v1[24]) = set_frequency_by_temp_single_base;
  v1[25] = 0x83320000832F8LL;
  LODWORD(v1[26]) = get_chip_temperature_str_ltc;
  HIDWORD(v1[26]) = set_frequency_single_base;
  HIDWORD(v1[27]) = sub_818D8;
  HIDWORD(v1[28]) = 534828;
  LODWORD(v1[29]) = top_init_ltc;
  LODWORD(v1[30]) = dhash_start_ltc;
  HIDWORD(v1[30]) = chip_temp_ltc_1491;
  HIDWORD(v1[32]) = set_chipaddr_base;
  LODWORD(v1[33]) = set_inactive_base;
  HIDWORD(v1[33]) = set_chip_reg_ltc;
  LODWORD(v1[34]) = set_core_reg_ltc;
  HIDWORD(v1[34]) = set_core_reg_ltc;
  LODWORD(v1[35]) = set_core_enable_ltc;
  HIDWORD(v1[35]) = sync_get_status_ltc;
  LODWORD(v1[36]) = sync_get_chip_reg_ltc;
  HIDWORD(v1[37]) = sync_get_core_reg_ltc;
  v1[38] = 14668;
  v1[39] = 0;
  strcpy((char *)&v1[40], "1491");
  *(_WORD *)((char *)&v1[40] + 5) = 0;
  HIBYTE(v1[40]) = 0;
  v1[41] = 0x100001491LL;
  v1[42] = 0x880000006ELL;
  v1[43] = 0x1000000800LL;
  HIDWORD(v1[44]) = 2;
  HIDWORD(v1[46]) = unk_14FFFC;
  LODWORD(v1[47]) = unk_150000;
  HIDWORD(v1[48]) = sensor_info_ltc_1491;
  v1[49] = qword_14FFE4;
  v1[50] = qword_14FFEC;
  v1[51] = qword_14FFF4;
  HIDWORD(v1[53]) = 2;
  LODWORD(v1[54]) = 28;
  LODWORD(v1[58]) = 900;
  HIDWORD(v1[65]) = 2;
  HIDWORD(v1[103]) = 216;
  v1[104] = 0x400000070LL;
  v1[105] = 0xA00000056LL;
  v1[106] = 0x300000008LL;
  HIDWORD(v1[137]) = 1147207680;
  v1[138] = 0x57844960000LL;
  v1[140] = 159849;
  LODWORD(v1[141]) = 1;
  dest = calloc(1u, 0x510u);
  memcpy(dest, v1, 0x510u);
  return dest;
}
