Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Dec 13 06:15:59 2021
| Host         : Sobremesa-de-Rodrigo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    8           
TIMING-18  Warning           Missing input or output delay  12          
TIMING-20  Warning           Non-clocked latch              6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (31)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (14)
5. checking no_input_delay (5)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (31)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_interface_module/Inst_prescaler/clk_out_i_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (14)
-------------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.410        0.000                      0                   71        0.049        0.000                      0                   71        4.020        0.000                       0                    66  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.410        0.000                      0                   71        0.049        0.000                      0                   71        4.020        0.000                       0                    66  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.410ns  (required time - arrival time)
  Source:                 Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.619ns  (logic 2.848ns (43.028%)  route 3.771ns (56.972%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.724     5.327    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/clk_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[1]/Q
                         net (fo=42, routed)          1.804     7.587    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[5]_0[0]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124     7.711 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     7.711    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i__carry_i_6_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.261 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.261    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i__carry_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.574 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i__carry__0/O[3]
                         net (fo=4, routed)           0.979     9.553    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i__carry__0_n_4
    SLICE_X4Y92          LUT3 (Prop_lut3_I2_O)        0.306     9.859 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i___11_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.859    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i___11_carry__0_i_3_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.439 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i___11_carry__0/O[2]
                         net (fo=5, routed)           0.988    11.427    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i___11_carry__0_n_5
    SLICE_X1Y91          LUT6 (Prop_lut6_I0_O)        0.302    11.729 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i[1]_i_3/O
                         net (fo=1, routed)           0.000    11.729    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i00_in__0[1]
    SLICE_X1Y91          MUXF7 (Prop_muxf7_I1_O)      0.217    11.946 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.946    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[1]_i_1_n_0
    SLICE_X1Y91          FDCE                                         r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.604    15.027    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/clk_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[1]/C
                         clock pessimism              0.300    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X1Y91          FDCE (Setup_fdce_C_D)        0.064    15.355    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[1]
  -------------------------------------------------------------------
                         required time                         15.355    
                         arrival time                         -11.946    
  -------------------------------------------------------------------
                         slack                                  3.410    

Slack (MET) :             3.519ns  (required time - arrival time)
  Source:                 Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.485ns  (logic 2.912ns (44.906%)  route 3.573ns (55.094%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.724     5.327    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/clk_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[1]/Q
                         net (fo=42, routed)          1.804     7.587    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[5]_0[0]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124     7.711 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     7.711    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i__carry_i_6_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.261 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.261    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i__carry_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.574 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i__carry__0/O[3]
                         net (fo=4, routed)           0.578     9.152    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i__carry__0_n_4
    SLICE_X4Y91          LUT3 (Prop_lut3_I2_O)        0.306     9.458 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i___11_carry_i_5/O
                         net (fo=1, routed)           0.000     9.458    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i___11_carry_i_5_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.098 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i___11_carry/O[3]
                         net (fo=5, routed)           1.190    11.288    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i___11_carry_n_4
    SLICE_X3Y92          LUT6 (Prop_lut6_I1_O)        0.306    11.594 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i[3]_i_3/O
                         net (fo=1, routed)           0.000    11.594    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i00_in__0[3]
    SLICE_X3Y92          MUXF7 (Prop_muxf7_I1_O)      0.217    11.811 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    11.811    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[3]_i_1_n_0
    SLICE_X3Y92          FDCE                                         r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.604    15.027    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/clk_IBUF_BUFG
    SLICE_X3Y92          FDCE                                         r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[3]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X3Y92          FDCE (Setup_fdce_C_D)        0.064    15.330    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[3]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                         -11.811    
  -------------------------------------------------------------------
                         slack                                  3.519    

Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.431ns  (logic 3.024ns (47.024%)  route 3.407ns (52.976%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.724     5.327    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/clk_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[1]/Q
                         net (fo=42, routed)          1.804     7.587    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[5]_0[0]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124     7.711 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     7.711    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i__carry_i_6_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.261 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.261    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i__carry_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.375 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.375    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i__carry__0_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.646 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i___11_carry_i_6/CO[0]
                         net (fo=3, routed)           0.600     9.246    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i___11_carry_i_6_n_3
    SLICE_X4Y91          LUT4 (Prop_lut4_I3_O)        0.373     9.619 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i___11_carry_i_4/O
                         net (fo=1, routed)           0.000     9.619    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i___11_carry_i_4_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.017 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i___11_carry/CO[3]
                         net (fo=1, routed)           0.000    10.017    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i___11_carry_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.239 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i___11_carry__0/O[0]
                         net (fo=5, routed)           1.002    11.241    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i___11_carry__0_n_7
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.299    11.540 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i[2]_i_3/O
                         net (fo=1, routed)           0.000    11.540    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i00_in__0[2]
    SLICE_X3Y91          MUXF7 (Prop_muxf7_I1_O)      0.217    11.757 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.757    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[2]_i_1_n_0
    SLICE_X3Y91          FDCE                                         r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.604    15.027    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/clk_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[2]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X3Y91          FDCE (Setup_fdce_C_D)        0.064    15.330    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[2]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                         -11.757    
  -------------------------------------------------------------------
                         slack                                  3.573    

Slack (MET) :             3.686ns  (required time - arrival time)
  Source:                 Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 2.942ns (46.210%)  route 3.425ns (53.790%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.724     5.327    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/clk_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[1]/Q
                         net (fo=42, routed)          1.804     7.587    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[5]_0[0]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124     7.711 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     7.711    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i__carry_i_6_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.261 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.261    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i__carry_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.574 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i__carry__0/O[3]
                         net (fo=4, routed)           0.578     9.152    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i__carry__0_n_4
    SLICE_X4Y91          LUT3 (Prop_lut3_I2_O)        0.306     9.458 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i___11_carry_i_5/O
                         net (fo=1, routed)           0.000     9.458    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i___11_carry_i_5_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.098 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i___11_carry/O[3]
                         net (fo=5, routed)           1.042    11.140    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i___11_carry_n_4
    SLICE_X2Y92          LUT6 (Prop_lut6_I1_O)        0.306    11.446 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i[5]_i_4/O
                         net (fo=1, routed)           0.000    11.446    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i00_in__0[5]
    SLICE_X2Y92          MUXF7 (Prop_muxf7_I1_O)      0.247    11.693 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[5]_i_2/O
                         net (fo=1, routed)           0.000    11.693    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[5]_i_2_n_0
    SLICE_X2Y92          FDCE                                         r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.604    15.027    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/clk_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[5]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y92          FDCE (Setup_fdce_C_D)        0.113    15.379    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[5]
  -------------------------------------------------------------------
                         required time                         15.379    
                         arrival time                         -11.693    
  -------------------------------------------------------------------
                         slack                                  3.686    

Slack (MET) :             3.768ns  (required time - arrival time)
  Source:                 Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 3.021ns (48.071%)  route 3.263ns (51.929%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.724     5.327    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/clk_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[1]/Q
                         net (fo=42, routed)          1.804     7.587    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[5]_0[0]
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124     7.711 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     7.711    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i__carry_i_6_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.261 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.261    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i__carry_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.375 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.375    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i__carry__0_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.646 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i___11_carry_i_6/CO[0]
                         net (fo=3, routed)           0.600     9.246    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i___11_carry_i_6_n_3
    SLICE_X4Y91          LUT4 (Prop_lut4_I3_O)        0.373     9.619 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i___11_carry_i_4/O
                         net (fo=1, routed)           0.000     9.619    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i___11_carry_i_4_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.017 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i___11_carry/CO[3]
                         net (fo=1, routed)           0.000    10.017    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i___11_carry_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.239 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i___11_carry__0/O[0]
                         net (fo=5, routed)           0.859    11.098    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i___11_carry__0_n_7
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.299    11.397 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i[4]_i_3/O
                         net (fo=1, routed)           0.000    11.397    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i00_in__0[4]
    SLICE_X2Y92          MUXF7 (Prop_muxf7_I1_O)      0.214    11.611 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    11.611    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[4]_i_1_n_0
    SLICE_X2Y92          FDCE                                         r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.604    15.027    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/clk_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[4]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y92          FDCE (Setup_fdce_C_D)        0.113    15.379    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[4]
  -------------------------------------------------------------------
                         required time                         15.379    
                         arrival time                         -11.611    
  -------------------------------------------------------------------
                         slack                                  3.768    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 Inst_interface_module/Inst_prescaler/ret_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_interface_module/Inst_prescaler/ret_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.350ns  (logic 0.828ns (19.033%)  route 3.522ns (80.967%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.722     5.325    Inst_interface_module/Inst_prescaler/CLK
    SLICE_X7Y90          FDCE                                         r  Inst_interface_module/Inst_prescaler/ret_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDCE (Prop_fdce_C_Q)         0.456     5.781 f  Inst_interface_module/Inst_prescaler/ret_reg[17]/Q
                         net (fo=2, routed)           0.857     6.638    Inst_interface_module/Inst_prescaler/ret_reg_n_0_[17]
    SLICE_X7Y90          LUT4 (Prop_lut4_I1_O)        0.124     6.762 r  Inst_interface_module/Inst_prescaler/ret[30]_i_6/O
                         net (fo=1, routed)           0.800     7.561    Inst_interface_module/Inst_prescaler/ret[30]_i_6_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I1_O)        0.124     7.685 r  Inst_interface_module/Inst_prescaler/ret[30]_i_2/O
                         net (fo=31, routed)          1.866     9.551    Inst_interface_module/Inst_prescaler/ret[30]_i_2_n_0
    SLICE_X7Y86          LUT4 (Prop_lut4_I0_O)        0.124     9.675 r  Inst_interface_module/Inst_prescaler/ret[2]_i_1/O
                         net (fo=1, routed)           0.000     9.675    Inst_interface_module/Inst_prescaler/ret[2]
    SLICE_X7Y86          FDCE                                         r  Inst_interface_module/Inst_prescaler/ret_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.598    15.021    Inst_interface_module/Inst_prescaler/CLK
    SLICE_X7Y86          FDCE                                         r  Inst_interface_module/Inst_prescaler/ret_reg[2]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X7Y86          FDCE (Setup_fdce_C_D)        0.031    15.292    Inst_interface_module/Inst_prescaler/ret_reg[2]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 Inst_interface_module/Inst_prescaler/ret_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_interface_module/Inst_prescaler/ret_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 0.828ns (19.041%)  route 3.520ns (80.959%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.722     5.325    Inst_interface_module/Inst_prescaler/CLK
    SLICE_X7Y90          FDCE                                         r  Inst_interface_module/Inst_prescaler/ret_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDCE (Prop_fdce_C_Q)         0.456     5.781 f  Inst_interface_module/Inst_prescaler/ret_reg[17]/Q
                         net (fo=2, routed)           0.857     6.638    Inst_interface_module/Inst_prescaler/ret_reg_n_0_[17]
    SLICE_X7Y90          LUT4 (Prop_lut4_I1_O)        0.124     6.762 r  Inst_interface_module/Inst_prescaler/ret[30]_i_6/O
                         net (fo=1, routed)           0.800     7.561    Inst_interface_module/Inst_prescaler/ret[30]_i_6_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I1_O)        0.124     7.685 r  Inst_interface_module/Inst_prescaler/ret[30]_i_2/O
                         net (fo=31, routed)          1.864     9.549    Inst_interface_module/Inst_prescaler/ret[30]_i_2_n_0
    SLICE_X7Y86          LUT4 (Prop_lut4_I0_O)        0.124     9.673 r  Inst_interface_module/Inst_prescaler/ret[1]_i_1/O
                         net (fo=1, routed)           0.000     9.673    Inst_interface_module/Inst_prescaler/ret[1]
    SLICE_X7Y86          FDCE                                         r  Inst_interface_module/Inst_prescaler/ret_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.598    15.021    Inst_interface_module/Inst_prescaler/CLK
    SLICE_X7Y86          FDCE                                         r  Inst_interface_module/Inst_prescaler/ret_reg[1]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X7Y86          FDCE (Setup_fdce_C_D)        0.029    15.290    Inst_interface_module/Inst_prescaler/ret_reg[1]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.633ns  (required time - arrival time)
  Source:                 Inst_interface_module/Inst_prescaler/ret_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_interface_module/Inst_prescaler/ret_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 0.856ns (19.550%)  route 3.522ns (80.449%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.722     5.325    Inst_interface_module/Inst_prescaler/CLK
    SLICE_X7Y90          FDCE                                         r  Inst_interface_module/Inst_prescaler/ret_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDCE (Prop_fdce_C_Q)         0.456     5.781 f  Inst_interface_module/Inst_prescaler/ret_reg[17]/Q
                         net (fo=2, routed)           0.857     6.638    Inst_interface_module/Inst_prescaler/ret_reg_n_0_[17]
    SLICE_X7Y90          LUT4 (Prop_lut4_I1_O)        0.124     6.762 r  Inst_interface_module/Inst_prescaler/ret[30]_i_6/O
                         net (fo=1, routed)           0.800     7.561    Inst_interface_module/Inst_prescaler/ret[30]_i_6_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I1_O)        0.124     7.685 r  Inst_interface_module/Inst_prescaler/ret[30]_i_2/O
                         net (fo=31, routed)          1.866     9.551    Inst_interface_module/Inst_prescaler/ret[30]_i_2_n_0
    SLICE_X7Y86          LUT4 (Prop_lut4_I0_O)        0.152     9.703 r  Inst_interface_module/Inst_prescaler/ret[4]_i_1/O
                         net (fo=1, routed)           0.000     9.703    Inst_interface_module/Inst_prescaler/ret[4]
    SLICE_X7Y86          FDCE                                         r  Inst_interface_module/Inst_prescaler/ret_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.598    15.021    Inst_interface_module/Inst_prescaler/CLK
    SLICE_X7Y86          FDCE                                         r  Inst_interface_module/Inst_prescaler/ret_reg[4]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X7Y86          FDCE (Setup_fdce_C_D)        0.075    15.336    Inst_interface_module/Inst_prescaler/ret_reg[4]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                  5.633    

Slack (MET) :             5.635ns  (required time - arrival time)
  Source:                 Inst_interface_module/Inst_prescaler/ret_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_interface_module/Inst_prescaler/ret_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 0.856ns (19.559%)  route 3.520ns (80.441%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.722     5.325    Inst_interface_module/Inst_prescaler/CLK
    SLICE_X7Y90          FDCE                                         r  Inst_interface_module/Inst_prescaler/ret_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDCE (Prop_fdce_C_Q)         0.456     5.781 f  Inst_interface_module/Inst_prescaler/ret_reg[17]/Q
                         net (fo=2, routed)           0.857     6.638    Inst_interface_module/Inst_prescaler/ret_reg_n_0_[17]
    SLICE_X7Y90          LUT4 (Prop_lut4_I1_O)        0.124     6.762 r  Inst_interface_module/Inst_prescaler/ret[30]_i_6/O
                         net (fo=1, routed)           0.800     7.561    Inst_interface_module/Inst_prescaler/ret[30]_i_6_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I1_O)        0.124     7.685 r  Inst_interface_module/Inst_prescaler/ret[30]_i_2/O
                         net (fo=31, routed)          1.864     9.549    Inst_interface_module/Inst_prescaler/ret[30]_i_2_n_0
    SLICE_X7Y86          LUT4 (Prop_lut4_I0_O)        0.152     9.701 r  Inst_interface_module/Inst_prescaler/ret[3]_i_1/O
                         net (fo=1, routed)           0.000     9.701    Inst_interface_module/Inst_prescaler/ret[3]
    SLICE_X7Y86          FDCE                                         r  Inst_interface_module/Inst_prescaler/ret_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.598    15.021    Inst_interface_module/Inst_prescaler/CLK
    SLICE_X7Y86          FDCE                                         r  Inst_interface_module/Inst_prescaler/ret_reg[3]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X7Y86          FDCE (Setup_fdce_C_D)        0.075    15.336    Inst_interface_module/Inst_prescaler/ret_reg[3]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                  5.635    

Slack (MET) :             5.785ns  (required time - arrival time)
  Source:                 Inst_interface_module/Inst_prescaler/ret_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_interface_module/Inst_prescaler/ret_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 0.828ns (19.802%)  route 3.353ns (80.198%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.722     5.325    Inst_interface_module/Inst_prescaler/CLK
    SLICE_X7Y90          FDCE                                         r  Inst_interface_module/Inst_prescaler/ret_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDCE (Prop_fdce_C_Q)         0.456     5.781 f  Inst_interface_module/Inst_prescaler/ret_reg[17]/Q
                         net (fo=2, routed)           0.857     6.638    Inst_interface_module/Inst_prescaler/ret_reg_n_0_[17]
    SLICE_X7Y90          LUT4 (Prop_lut4_I1_O)        0.124     6.762 r  Inst_interface_module/Inst_prescaler/ret[30]_i_6/O
                         net (fo=1, routed)           0.800     7.561    Inst_interface_module/Inst_prescaler/ret[30]_i_6_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I1_O)        0.124     7.685 r  Inst_interface_module/Inst_prescaler/ret[30]_i_2/O
                         net (fo=31, routed)          1.697     9.382    Inst_interface_module/Inst_prescaler/ret[30]_i_2_n_0
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.124     9.506 r  Inst_interface_module/Inst_prescaler/ret[5]_i_1/O
                         net (fo=1, routed)           0.000     9.506    Inst_interface_module/Inst_prescaler/ret[5]
    SLICE_X7Y87          FDCE                                         r  Inst_interface_module/Inst_prescaler/ret_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.599    15.022    Inst_interface_module/Inst_prescaler/CLK
    SLICE_X7Y87          FDCE                                         r  Inst_interface_module/Inst_prescaler/ret_reg[5]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X7Y87          FDCE (Setup_fdce_C_D)        0.029    15.291    Inst_interface_module/Inst_prescaler/ret_reg[5]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -9.506    
  -------------------------------------------------------------------
                         slack                                  5.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 Inst_input_module/Inst_synchrnzr_4/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_input_module/Inst_synchrnzr_4/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.351%)  route 0.105ns (42.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.597     1.516    Inst_input_module/Inst_synchrnzr_4/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  Inst_input_module/Inst_synchrnzr_4/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  Inst_input_module/Inst_synchrnzr_4/sreg_reg[0]/Q
                         net (fo=1, routed)           0.105     1.762    Inst_input_module/Inst_synchrnzr_4/sreg_reg_n_0_[0]
    SLICE_X2Y81          SRL16E                                       r  Inst_input_module/Inst_synchrnzr_4/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.868     2.033    Inst_input_module/Inst_synchrnzr_4/clk_IBUF_BUFG
    SLICE_X2Y81          SRL16E                                       r  Inst_input_module/Inst_synchrnzr_4/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.502     1.530    
    SLICE_X2Y81          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.713    Inst_input_module/Inst_synchrnzr_4/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Inst_input_module/Inst_synchrnzr_3/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_input_module/Inst_synchrnzr_3/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.591%)  route 0.104ns (42.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.597     1.516    Inst_input_module/Inst_synchrnzr_3/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  Inst_input_module/Inst_synchrnzr_3/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  Inst_input_module/Inst_synchrnzr_3/sreg_reg[0]/Q
                         net (fo=1, routed)           0.104     1.761    Inst_input_module/Inst_synchrnzr_3/sreg_reg_n_0_[0]
    SLICE_X2Y81          SRL16E                                       r  Inst_input_module/Inst_synchrnzr_3/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.868     2.033    Inst_input_module/Inst_synchrnzr_3/clk_IBUF_BUFG
    SLICE_X2Y81          SRL16E                                       r  Inst_input_module/Inst_synchrnzr_3/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.502     1.530    
    SLICE_X2Y81          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.639    Inst_input_module/Inst_synchrnzr_3/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Inst_input_module/Inst_edgedtctr_1/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_input_module/Inst_edgedtctr_1/sreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.938%)  route 0.130ns (48.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.600     1.519    Inst_input_module/Inst_edgedtctr_1/clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  Inst_input_module/Inst_edgedtctr_1/sreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  Inst_input_module/Inst_edgedtctr_1/sreg_reg[1]/Q
                         net (fo=2, routed)           0.130     1.791    Inst_input_module/Inst_edgedtctr_1/sreg_0[1]
    SLICE_X0Y85          FDRE                                         r  Inst_input_module/Inst_edgedtctr_1/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.872     2.037    Inst_input_module/Inst_edgedtctr_1/clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  Inst_input_module/Inst_edgedtctr_1/sreg_reg[2]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.070     1.604    Inst_input_module/Inst_edgedtctr_1/sreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Inst_input_module/Inst_synchrnzr_2/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_input_module/Inst_synchrnzr_2/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.914%)  route 0.180ns (56.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.597     1.516    Inst_input_module/Inst_synchrnzr_2/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  Inst_input_module/Inst_synchrnzr_2/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  Inst_input_module/Inst_synchrnzr_2/sreg_reg[0]/Q
                         net (fo=1, routed)           0.180     1.837    Inst_input_module/Inst_synchrnzr_2/sreg_reg_n_0_[0]
    SLICE_X2Y81          SRL16E                                       r  Inst_input_module/Inst_synchrnzr_2/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.868     2.033    Inst_input_module/Inst_synchrnzr_2/clk_IBUF_BUFG
    SLICE_X2Y81          SRL16E                                       r  Inst_input_module/Inst_synchrnzr_2/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.502     1.530    
    SLICE_X2Y81          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.645    Inst_input_module/Inst_synchrnzr_2/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.020%)  route 0.179ns (55.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.600     1.519    Inst_fsm_module/Inst_FSM_Slave/clk_IBUF_BUFG
    SLICE_X1Y85          FDPE                                         r  Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDPE (Prop_fdpe_C_Q)         0.141     1.660 r  Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state_reg[0]/Q
                         net (fo=2, routed)           0.179     1.840    Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X1Y85          FDCE                                         r  Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.872     2.037    Inst_fsm_module/Inst_FSM_Slave/clk_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y85          FDCE (Hold_fdce_C_D)         0.066     1.585    Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Inst_input_module/Inst_edgedtctr_2/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_input_module/Inst_edgedtctr_2/sreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.659%)  route 0.197ns (58.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.600     1.519    Inst_input_module/Inst_edgedtctr_2/clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  Inst_input_module/Inst_edgedtctr_2/sreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  Inst_input_module/Inst_edgedtctr_2/sreg_reg[1]/Q
                         net (fo=3, routed)           0.197     1.858    Inst_input_module/Inst_edgedtctr_2/sreg[1]
    SLICE_X0Y86          FDRE                                         r  Inst_input_module/Inst_edgedtctr_2/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.872     2.037    Inst_input_module/Inst_edgedtctr_2/clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  Inst_input_module/Inst_edgedtctr_2/sreg_reg[2]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.066     1.585    Inst_input_module/Inst_edgedtctr_2/sreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Inst_interface_module/Inst_prescaler/clk_out_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_interface_module/Inst_prescaler/clk_out_i_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.603     1.522    Inst_interface_module/Inst_prescaler/CLK
    SLICE_X7Y93          FDCE                                         r  Inst_interface_module/Inst_prescaler/clk_out_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  Inst_interface_module/Inst_prescaler/clk_out_i_reg/Q
                         net (fo=9, routed)           0.180     1.844    Inst_interface_module/Inst_prescaler/clk_out_i_reg_0
    SLICE_X7Y93          LUT4 (Prop_lut4_I3_O)        0.045     1.889 r  Inst_interface_module/Inst_prescaler/clk_out_i_i_1/O
                         net (fo=1, routed)           0.000     1.889    Inst_interface_module/Inst_prescaler/clk_out_i_i_1_n_0
    SLICE_X7Y93          FDCE                                         r  Inst_interface_module/Inst_prescaler/clk_out_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.874     2.039    Inst_interface_module/Inst_prescaler/CLK
    SLICE_X7Y93          FDCE                                         r  Inst_interface_module/Inst_prescaler/clk_out_i_reg/C
                         clock pessimism             -0.516     1.522    
    SLICE_X7Y93          FDCE (Hold_fdce_C_D)         0.091     1.613    Inst_interface_module/Inst_prescaler/clk_out_i_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.846%)  route 0.203ns (52.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.601     1.520    Inst_fsm_module/Inst_FSM_Master/clk_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[0]/Q
                         net (fo=7, routed)           0.203     1.864    Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[0]_0[0]
    SLICE_X1Y86          LUT6 (Prop_lut6_I1_O)        0.045     1.909 r  Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.909    Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state[2]_i_1_n_0
    SLICE_X1Y86          FDCE                                         r  Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.872     2.037    Inst_fsm_module/Inst_FSM_Master/clk_IBUF_BUFG
    SLICE_X1Y86          FDCE                                         r  Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[2]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y86          FDCE (Hold_fdce_C_D)         0.091     1.625    Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 Inst_input_module/Inst_edgedtctr_3/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_input_module/Inst_edgedtctr_3/sreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.432%)  route 0.182ns (52.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.600     1.519    Inst_input_module/Inst_edgedtctr_3/clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  Inst_input_module/Inst_edgedtctr_3/sreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  Inst_input_module/Inst_edgedtctr_3/sreg_reg[1]/Q
                         net (fo=2, routed)           0.182     1.865    Inst_input_module/Inst_edgedtctr_3/sreg_0[1]
    SLICE_X2Y85          FDRE                                         r  Inst_input_module/Inst_edgedtctr_3/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.872     2.037    Inst_input_module/Inst_edgedtctr_3/clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  Inst_input_module/Inst_edgedtctr_3/sreg_reg[2]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.052     1.571    Inst_input_module/Inst_edgedtctr_3/sreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 Inst_input_module/Inst_edgedtctr_4/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_input_module/Inst_edgedtctr_4/sreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.130%)  route 0.199ns (54.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.600     1.519    Inst_input_module/Inst_edgedtctr_4/clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  Inst_input_module/Inst_edgedtctr_4/sreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  Inst_input_module/Inst_edgedtctr_4/sreg_reg[1]/Q
                         net (fo=3, routed)           0.199     1.883    Inst_input_module/Inst_edgedtctr_4/sreg[1]
    SLICE_X2Y85          FDRE                                         r  Inst_input_module/Inst_edgedtctr_4/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.872     2.037    Inst_input_module/Inst_edgedtctr_4/clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  Inst_input_module/Inst_edgedtctr_4/sreg_reg[2]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.063     1.582    Inst_input_module/Inst_edgedtctr_4/sreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y87     Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y87     Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y86     Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X1Y85     Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y85     Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y85     Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y85     Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y88     Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y91     Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y81     Inst_input_module/Inst_synchrnzr_1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y81     Inst_input_module/Inst_synchrnzr_1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y81     Inst_input_module/Inst_synchrnzr_2/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y81     Inst_input_module/Inst_synchrnzr_2/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y81     Inst_input_module/Inst_synchrnzr_3/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y81     Inst_input_module/Inst_synchrnzr_3/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y81     Inst_input_module/Inst_synchrnzr_4/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y81     Inst_input_module/Inst_synchrnzr_4/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X3Y87     Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X3Y87     Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y81     Inst_input_module/Inst_synchrnzr_1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y81     Inst_input_module/Inst_synchrnzr_1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y81     Inst_input_module/Inst_synchrnzr_2/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y81     Inst_input_module/Inst_synchrnzr_2/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y81     Inst_input_module/Inst_synchrnzr_3/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y81     Inst_input_module/Inst_synchrnzr_3/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y81     Inst_input_module/Inst_synchrnzr_4/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y81     Inst_input_module/Inst_synchrnzr_4/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X3Y87     Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X3Y87     Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[0]/C



