#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Sep 18 14:42:51 2019
# Process ID: 10572
# Current directory: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2504 C:\Users\adam\Documents\Quantaser_RP_FPGA\FOG_Klaman\project_tt.xpr
# Log file: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/vivado.log
# Journal file: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/adam/Desktop/FPGA_Projects/FOG' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'brd'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libps7.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libps7.dll'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libremoteport.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libremoteport.dll'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 774.152 ; gain = 89.223
create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name fix_to_float -dir c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.srcs/sources_1/ip
set_property -dict [list CONFIG.Operation_Type {Fixed_to_float} CONFIG.A_Precision_Type {Int32} CONFIG.C_A_Exponent_Width {32} CONFIG.C_A_Fraction_Width {0} CONFIG.Result_Precision_Type {Single} CONFIG.C_Result_Exponent_Width {8} CONFIG.C_Result_Fraction_Width {24} CONFIG.C_Accum_Msb {32} CONFIG.C_Accum_Lsb {-31} CONFIG.C_Accum_Input_Msb {32} CONFIG.C_Mult_Usage {No_Usage} CONFIG.C_Latency {7} CONFIG.C_Rate {1}] [get_ips fix_to_float]
generate_target {instantiation_template} [get_files c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.srcs/sources_1/ip/fix_to_float/fix_to_float.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fix_to_float'...
set_property generate_synth_checkpoint false [get_files  c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.srcs/sources_1/ip/fix_to_float/fix_to_float.xci]
generate_target all [get_files  c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.srcs/sources_1/ip/fix_to_float/fix_to_float.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fix_to_float'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fix_to_float'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fix_to_float'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fix_to_float'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fix_to_float'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fix_to_float'...
export_ip_user_files -of_objects [get_files c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.srcs/sources_1/ip/fix_to_float/fix_to_float.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.srcs/sources_1/ip/fix_to_float/fix_to_float.xci] -directory C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.ip_user_files -ipstatic_source_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.cache/compile_simlib/questa} {riviera=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 18 18:05:37 2019...
