GowinSynthesis start
Running parser ...
Analyzing Verilog file 'E:\Projects\tango9K\lcd_ledCORRECT\src\TOP.v'
WARN  (EX3628) : Redeclaration of ANSI port 'LED' is not allowed("E:\Projects\tango9K\lcd_ledCORRECT\src\TOP.v":81)
Analyzing Verilog file 'E:\Projects\tango9K\lcd_ledCORRECT\src\VGAMod.v'
Analyzing Verilog file 'E:\Projects\tango9K\lcd_ledCORRECT\src\gowin_osc\gowin_osc.v'
Analyzing Verilog file 'E:\Projects\tango9K\lcd_ledCORRECT\src\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'E:\Projects\tango9K\lcd_ledCORRECT\src\btn_debouncer.v'
Compiling module 'TOP'("E:\Projects\tango9K\lcd_ledCORRECT\src\TOP.v":1)
Compiling module 'Gowin_rPLL'("E:\Projects\tango9K\lcd_ledCORRECT\src\gowin_rpll\gowin_rpll.v":8)
Compiling module 'VGAMod'("E:\Projects\tango9K\lcd_ledCORRECT\src\VGAMod.v":1)
WARN  (EX3780) : Using initial value of 'fontMem' since it is never assigned("E:\Projects\tango9K\lcd_ledCORRECT\src\VGAMod.v":72)
WARN  (EX3780) : Using initial value of 'currentColor' since it is never assigned("E:\Projects\tango9K\lcd_ledCORRECT\src\VGAMod.v":105)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 12("E:\Projects\tango9K\lcd_ledCORRECT\src\VGAMod.v":85)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 5("E:\Projects\tango9K\lcd_ledCORRECT\src\VGAMod.v":160)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 6("E:\Projects\tango9K\lcd_ledCORRECT\src\VGAMod.v":161)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 5("E:\Projects\tango9K\lcd_ledCORRECT\src\VGAMod.v":162)
Compiling module 'btn_debouncer'("E:\Projects\tango9K\lcd_ledCORRECT\src\btn_debouncer.v":1)
WARN  (EX3791) : Expression size 27 truncated to fit in target size 26("E:\Projects\tango9K\lcd_ledCORRECT\src\btn_debouncer.v":32)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("E:\Projects\tango9K\lcd_ledCORRECT\src\TOP.v":97)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("E:\Projects\tango9K\lcd_ledCORRECT\src\TOP.v":98)
NOTE  (EX0101) : Current top module is "TOP"
WARN  (EX0211) : The output port "LED[5]" of module "TOP" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\Projects\tango9K\lcd_ledCORRECT\src\TOP.v":15)
WARN  (EX0211) : The output port "LED[4]" of module "TOP" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\Projects\tango9K\lcd_ledCORRECT\src\TOP.v":15)
WARN  (EX0211) : The output port "LED[3]" of module "TOP" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\Projects\tango9K\lcd_ledCORRECT\src\TOP.v":15)
WARN  (EX0211) : The output port "LED[2]" of module "TOP" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\Projects\tango9K\lcd_ledCORRECT\src\TOP.v":15)
WARN  (EX0211) : The output port "LED[1]" of module "TOP" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\Projects\tango9K\lcd_ledCORRECT\src\TOP.v":15)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input clk is unused("E:\Projects\tango9K\lcd_ledCORRECT\src\TOP.v":3)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "E:\Projects\tango9K\lcd_ledCORRECT\impl\gwsynthesis\Tang_nano_9K_LCD.vg" completed
[100%] Generate report file "E:\Projects\tango9K\lcd_ledCORRECT\impl\gwsynthesis\Tang_nano_9K_LCD_syn.rpt.html" completed
GowinSynthesis finish
