// Seed: 3274548674
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always @(posedge -1 or id_3) begin : LABEL_0
    if (1) deassign id_1;
  end
endmodule
module module_1 #(
    parameter id_1 = 32'd53
) (
    _id_1,
    id_2
);
  inout wire id_2;
  input wire _id_1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  wire [id_1 : -1] id_3;
  logic id_4 = id_1 == 1'h0;
  wire id_5;
  assign id_4 = -1;
endmodule
