

================================================================
== Vivado HLS Report for 'strm_words2bytes'
================================================================
* Date:           Sun Aug 23 11:10:18 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        proj_hls_stream
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.851 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|      745| 5.000 ns | 3.725 us |    1|  745|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- WORDS2BYTES_LOOP  |        0|      744|         2|          -|          -| 0 ~ 372 |    no    |
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|     50|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|     81|    -|
|Register         |        -|      -|     70|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      0|     70|    131|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_141_p2                    |     +    |      0|  0|  21|           1|          14|
    |ap_block_state2_io             |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op23_read_state2  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln144_fu_136_p2           |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln146_fu_147_p2           |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state1                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                |    or    |      0|  0|   2|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|  50|          21|          33|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  21|          4|    1|          4|
    |ap_done                             |   9|          2|    1|          2|
    |ap_phi_mux_p_0_1_i_i_phi_fu_117_p4  |  15|          3|   32|         96|
    |bytes_out_V_TDATA_blk_n             |   9|          2|    1|          2|
    |bytes_out_len_loc_blk_n             |   9|          2|    1|          2|
    |i_0_i_i_reg_103                     |   9|          2|   14|         28|
    |words_in_V_blk_n                    |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  81|         17|   51|        136|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   3|   0|    3|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |bytes_out_len_loc_re_reg_179  |  14|   0|   14|          0|
    |i_0_i_i_reg_103               |  14|   0|   14|          0|
    |i_reg_187                     |  14|   0|   14|          0|
    |p_0_0_i_i_fu_80               |  24|   0|   24|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |  70|   0|   70|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |  strm_words2bytes | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |  strm_words2bytes | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |  strm_words2bytes | return value |
|ap_done                    | out |    1| ap_ctrl_hs |  strm_words2bytes | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |  strm_words2bytes | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |  strm_words2bytes | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |  strm_words2bytes | return value |
|bytes_out_V_TDATA          | out |    8|    axis    |    bytes_out_V    |    pointer   |
|bytes_out_V_TVALID         | out |    1|    axis    |    bytes_out_V    |    pointer   |
|bytes_out_V_TREADY         |  in |    1|    axis    |    bytes_out_V    |    pointer   |
|words_in_V_dout            |  in |   32|   ap_fifo  |     words_in_V    |    pointer   |
|words_in_V_empty_n         |  in |    1|   ap_fifo  |     words_in_V    |    pointer   |
|words_in_V_read            | out |    1|   ap_fifo  |     words_in_V    |    pointer   |
|bytes_out_len_loc_dout     |  in |   14|   ap_fifo  | bytes_out_len_loc |    pointer   |
|bytes_out_len_loc_empty_n  |  in |    1|   ap_fifo  | bytes_out_len_loc |    pointer   |
|bytes_out_len_loc_read     | out |    1|   ap_fifo  | bytes_out_len_loc |    pointer   |
+---------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_0_0_i_i = alloca i24"   --->   Operation 4 'alloca' 'p_0_0_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %words_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str15, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str17, [1 x i8]* @p_str18, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str19, [1 x i8]* @p_str20)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %bytes_out_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %bytes_out_len_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str75, i32 0, i32 0, [1 x i8]* @p_str76, [1 x i8]* @p_str77, [1 x i8]* @p_str78, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str79, [11 x i8]* @ScalarProp_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (2.18ns)   --->   "%bytes_out_len_loc_re = call i14 @_ssdm_op_Read.ap_fifo.i14P(i14* %bytes_out_len_loc)" [bytestrm_dwordproc.cpp:130]   --->   Operation 8 'read' 'bytes_out_len_loc_re' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %bytes_out_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.66ns)   --->   "br label %0" [./bytestrm_util.h:144->bytestrm_dwordproc.cpp:130]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 3.85>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i14 [ 0, %entry ], [ %i, %WORDS2BYTES_LOOP_end ]"   --->   Operation 11 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%p_0_0_i_i_load = load i24* %p_0_0_i_i" [./bytestrm_util.h:144->bytestrm_dwordproc.cpp:130]   --->   Operation 12 'load' 'p_0_0_i_i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i24 %p_0_0_i_i_load to i32" [./bytestrm_util.h:144->bytestrm_dwordproc.cpp:130]   --->   Operation 13 'zext' 'zext_ln144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i14 %i_0_i_i to i2" [./bytestrm_util.h:144->bytestrm_dwordproc.cpp:130]   --->   Operation 14 'trunc' 'trunc_ln144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (2.15ns)   --->   "%icmp_ln144 = icmp eq i14 %i_0_i_i, %bytes_out_len_loc_re" [./bytestrm_util.h:144->bytestrm_dwordproc.cpp:130]   --->   Operation 15 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 2.15> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (2.13ns)   --->   "%i = add i14 1, %i_0_i_i" [./bytestrm_util.h:144->bytestrm_dwordproc.cpp:130]   --->   Operation 16 'add' 'i' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln144, label %.exit, label %WORDS2BYTES_LOOP_begin" [./bytestrm_util.h:144->bytestrm_dwordproc.cpp:130]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str3) nounwind" [./bytestrm_util.h:144->bytestrm_dwordproc.cpp:130]   --->   Operation 18 'specloopname' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_2_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str3)" [./bytestrm_util.h:144->bytestrm_dwordproc.cpp:130]   --->   Operation 19 'specregionbegin' 'tmp_2_i_i' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 372, i32 186, [1 x i8]* @p_str2) nounwind" [./bytestrm_util.h:145->bytestrm_dwordproc.cpp:130]   --->   Operation 20 'speclooptripcount' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.93ns)   --->   "%icmp_ln146 = icmp eq i2 %trunc_ln144, 0" [./bytestrm_util.h:146->bytestrm_dwordproc.cpp:130]   --->   Operation 21 'icmp' 'icmp_ln146' <Predicate = (!icmp_ln144)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.66ns)   --->   "br i1 %icmp_ln146, label %1, label %WORDS2BYTES_LOOP_end" [./bytestrm_util.h:146->bytestrm_dwordproc.cpp:130]   --->   Operation 22 'br' <Predicate = (!icmp_ln144)> <Delay = 1.66>
ST_2 : Operation 23 [1/1] (2.18ns)   --->   "%tmp_1 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %words_in_V)" [./bytestrm_util.h:147->bytestrm_dwordproc.cpp:130]   --->   Operation 23 'read' 'tmp_1' <Predicate = (!icmp_ln144 & icmp_ln146)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 24 [1/1] (1.66ns)   --->   "br label %WORDS2BYTES_LOOP_end" [./bytestrm_util.h:149->bytestrm_dwordproc.cpp:130]   --->   Operation 24 'br' <Predicate = (!icmp_ln144 & icmp_ln146)> <Delay = 1.66>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_0_1_i_i = phi i32 [ %tmp_1, %1 ], [ %zext_ln144, %WORDS2BYTES_LOOP_begin ]"   --->   Operation 25 'phi' 'p_0_1_i_i' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmpbyte = trunc i32 %p_0_1_i_i to i8" [./bytestrm_util.h:151->bytestrm_dwordproc.cpp:130]   --->   Operation 26 'trunc' 'tmpbyte' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %p_0_1_i_i, i32 8, i32 31)" [./bytestrm_util.h:152->bytestrm_dwordproc.cpp:130]   --->   Operation 27 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %bytes_out_V, i8 %tmpbyte)" [./bytestrm_util.h:157->bytestrm_dwordproc.cpp:130]   --->   Operation 28 'write' <Predicate = (!icmp_ln144)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "store i24 %trunc_ln1, i24* %p_0_0_i_i" [./bytestrm_util.h:144->bytestrm_dwordproc.cpp:130]   --->   Operation 29 'store' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 30 'ret' <Predicate = (icmp_ln144)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 31 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %bytes_out_V, i8 %tmpbyte)" [./bytestrm_util.h:157->bytestrm_dwordproc.cpp:130]   --->   Operation 31 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str3, i32 %tmp_2_i_i)" [./bytestrm_util.h:158->bytestrm_dwordproc.cpp:130]   --->   Operation 32 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br label %0" [./bytestrm_util.h:144->bytestrm_dwordproc.cpp:130]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bytes_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ words_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bytes_out_len_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_0_0_i_i               (alloca           ) [ 0011]
specinterface_ln0       (specinterface    ) [ 0000]
specinterface_ln0       (specinterface    ) [ 0000]
specinterface_ln0       (specinterface    ) [ 0000]
bytes_out_len_loc_re    (read             ) [ 0011]
specinterface_ln0       (specinterface    ) [ 0000]
br_ln144                (br               ) [ 0111]
i_0_i_i                 (phi              ) [ 0010]
p_0_0_i_i_load          (load             ) [ 0000]
zext_ln144              (zext             ) [ 0000]
trunc_ln144             (trunc            ) [ 0000]
icmp_ln144              (icmp             ) [ 0011]
i                       (add              ) [ 0111]
br_ln144                (br               ) [ 0000]
specloopname_ln144      (specloopname     ) [ 0000]
tmp_2_i_i               (specregionbegin  ) [ 0001]
speclooptripcount_ln145 (speclooptripcount) [ 0000]
icmp_ln146              (icmp             ) [ 0011]
br_ln146                (br               ) [ 0000]
tmp_1                   (read             ) [ 0000]
br_ln149                (br               ) [ 0000]
p_0_1_i_i               (phi              ) [ 0000]
tmpbyte                 (trunc            ) [ 0001]
trunc_ln1               (partselect       ) [ 0000]
store_ln144             (store            ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
write_ln157             (write            ) [ 0000]
empty                   (specregionend    ) [ 0000]
br_ln144                (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bytes_out_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bytes_out_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="words_in_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="words_in_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bytes_out_len_loc">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bytes_out_len_loc"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str75"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str76"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str77"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str78"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str79"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i14P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="p_0_0_i_i_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_i_i/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="bytes_out_len_loc_re_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="14" slack="0"/>
<pin id="86" dir="0" index="1" bw="14" slack="0"/>
<pin id="87" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bytes_out_len_loc_re/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_1_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="0" index="2" bw="8" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln157/2 "/>
</bind>
</comp>

<comp id="103" class="1005" name="i_0_i_i_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="14" slack="1"/>
<pin id="105" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_0_i_i_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="14" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i/2 "/>
</bind>
</comp>

<comp id="114" class="1005" name="p_0_1_i_i_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="116" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_1_i_i (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="p_0_1_i_i_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="24" slack="0"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_1_i_i/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_0_0_i_i_load_load_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="24" slack="1"/>
<pin id="126" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_i_i_load/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="zext_ln144_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="24" slack="0"/>
<pin id="129" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="trunc_ln144_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="14" slack="0"/>
<pin id="134" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln144/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln144_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="14" slack="0"/>
<pin id="138" dir="0" index="1" bw="14" slack="1"/>
<pin id="139" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="i_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="14" slack="0"/>
<pin id="144" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln146_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="2" slack="0"/>
<pin id="149" dir="0" index="1" bw="2" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln146/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmpbyte_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmpbyte/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="trunc_ln1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="24" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="5" slack="0"/>
<pin id="162" dir="0" index="3" bw="6" slack="0"/>
<pin id="163" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln144_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="24" slack="0"/>
<pin id="170" dir="0" index="1" bw="24" slack="1"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/2 "/>
</bind>
</comp>

<comp id="173" class="1005" name="p_0_0_i_i_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="24" slack="1"/>
<pin id="175" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_0_0_i_i "/>
</bind>
</comp>

<comp id="179" class="1005" name="bytes_out_len_loc_re_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="14" slack="1"/>
<pin id="181" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="bytes_out_len_loc_re "/>
</bind>
</comp>

<comp id="187" class="1005" name="i_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="14" slack="0"/>
<pin id="189" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="195" class="1005" name="tmpbyte_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="1"/>
<pin id="197" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmpbyte "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="48" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="68" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="76" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="50" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="123"><net_src comp="90" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="130"><net_src comp="124" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="135"><net_src comp="107" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="107" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="52" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="107" pin="4"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="132" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="66" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="117" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="164"><net_src comp="70" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="117" pin="4"/><net_sink comp="158" pin=1"/></net>

<net id="166"><net_src comp="72" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="167"><net_src comp="74" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="172"><net_src comp="158" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="80" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="178"><net_src comp="173" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="182"><net_src comp="84" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="190"><net_src comp="141" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="198"><net_src comp="153" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="96" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bytes_out_V | {3 }
 - Input state : 
	Port: strm_words2bytes : bytes_out_V | {}
	Port: strm_words2bytes : words_in_V | {2 }
	Port: strm_words2bytes : bytes_out_len_loc | {1 }
  - Chain level:
	State 1
	State 2
		zext_ln144 : 1
		trunc_ln144 : 1
		icmp_ln144 : 1
		i : 1
		br_ln144 : 2
		icmp_ln146 : 2
		br_ln146 : 3
		p_0_1_i_i : 4
		tmpbyte : 5
		trunc_ln1 : 5
		write_ln157 : 6
		store_ln144 : 6
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|   icmp   |        icmp_ln144_fu_136        |    0    |    13   |
|          |        icmp_ln146_fu_147        |    0    |    8    |
|----------|---------------------------------|---------|---------|
|    add   |             i_fu_141            |    0    |    21   |
|----------|---------------------------------|---------|---------|
|   read   | bytes_out_len_loc_re_read_fu_84 |    0    |    0    |
|          |         tmp_1_read_fu_90        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |         grp_write_fu_96         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   zext   |        zext_ln144_fu_127        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   trunc  |        trunc_ln144_fu_132       |    0    |    0    |
|          |          tmpbyte_fu_153         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|partselect|         trunc_ln1_fu_158        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |    42   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|bytes_out_len_loc_re_reg_179|   14   |
|       i_0_i_i_reg_103      |   14   |
|          i_reg_187         |   14   |
|      p_0_0_i_i_reg_173     |   24   |
|      p_0_1_i_i_reg_114     |   32   |
|       tmpbyte_reg_195      |    8   |
+----------------------------+--------+
|            Total           |   106  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_96 |  p2  |   2  |   8  |   16   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   16   ||  1.664  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   42   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   106  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   106  |   51   |
+-----------+--------+--------+--------+
