\documentclass[oneside]{discothesis}
\usepackage[outputdir=build]{minted}
\setminted[python]{frame=lines, fontsize=\footnotesize, linenos}    

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% DOCUMENT METADATA

\thesistype{A MEng Project Final Report} % Master's Thesis, Bachelor's Thesis, Semester Thesis, Group Project
\title{Clock and Data Recovery over Optical Links and Networks}

\author{Ammar Bin Shaqeel Ahmed}
\email{ammar.ahmed.16@ucl.ac.uk \\ 16080322}

\institute{University College London}

% Optionally, you can put in your own logo here
%logo{\includegraphics[width=0.2\columnwidth]{figures/disco_logo_faded}}

\supervisors{Dr. Georgios Zervas}
\assessor{Dr. Domani√ß Lavery}

% Optionally, keywords and categories of the work can be shown (on the Abstract page)
%\keywords{Keywords go here.}
%\categories{ACM categories go here.}

\date{May, 2020}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

\begin{document}

\frontmatter % do not remove this line
\maketitle
\cleardoublepage

\begin{acknowledgements}
 Lorem ipsum dolor sit amet, consectetur adipiscing elit. Nunc blandit tellus
 id lectus egestas, sit amet finibus diam eleifend. Nulla nulla felis,
 hendrerit vel mi ac, tempus varius libero. Proin lobortis sapien eget
 malesuada aliquet. Nulla ac eleifend velit. Suspendisse feugiat magna
 convallis, consectetur leo a, ultrices ex. Aliquam suscipit mi eu tempor
 porttitor. In facilisis eget massa ac iaculis. Sed dolor lacus, scelerisque in
 diam vitae, finibus aliquam lorem. Donec eu leo eu lorem sodales varius. Donec
 dictum mauris sed ornare porttitor. Nunc imperdiet eu elit non hendrerit. Sed
 velit lectus, lacinia sed dolor vitae, faucibus eleifend felis. Aliquam ac ex
 enim. Aliquam erat volutpat. Class aptent taciti sociosqu ad litora torquent
 per conubia nostra, per inceptos himenaeos. Pellentesque pulvinar sollicitudin
 mattis.
\end{acknowledgements}

\begin{abstract}
 Lorem ipsum dolor sit amet, consectetur adipiscing elit. Nunc blandit tellus
 id lectus egestas, sit amet finibus diam eleifend. Nulla nulla felis,
 hendrerit vel mi ac, tempus varius libero. Proin lobortis sapien eget
 malesuada aliquet. Nulla ac eleifend velit. Suspendisse feugiat magna
 convallis, consectetur leo a, ultrices ex. Aliquam suscipit mi eu tempor
 porttitor. In facilisis eget massa ac iaculis. Sed dolor lacus, scelerisque in
 diam vitae, finibus aliquam lorem. Donec eu leo eu lorem sodales varius. Donec
 dictum mauris sed ornare porttitor. Nunc imperdiet eu elit non hendrerit. Sed
 velit lectus, lacinia sed dolor vitae, faucibus eleifend felis. Aliquam ac ex
 enim. Aliquam erat volutpat. Class aptent taciti sociosqu ad litora torquent
 per conubia nostra, per inceptos himenaeos. Pellentesque pulvinar sollicitudin
 mattis.

Duis vitae malesuada tellus, malesuada tincidunt sem. Nam dapibus mattis lorem,
sagittis egestas risus ullamcorper a. Etiam finibus, libero non hendrerit
scelerisque, nisl nisi blandit lacus, id laoreet tortor turpis sit amet sapien.
Nullam non lacus ut tortor consequat auctor. Vivamus congue, massa in suscipit
imperdiet, dui neque ultricies purus, ut fermentum sapien ante vel urna. Sed at
blandit ligula. Sed non enim ante. Integer volutpat vestibulum leo, eu
malesuada diam lacinia vel. Nulla ultrices leo eu cursus feugiat. Morbi semper
nisl ex. Etiam volutpat consectetur sodales. Vestibulum facilisis dapibus enim,
ac rutrum massa blandit vehicula. Aenean nec lectus varius, congue risus at,
volutpat purus. Duis id rhoncus felis. 
\end{abstract}

\tableofcontents

\mainmatter % do not remove this line

% Start writing here
\include{chp/intro}
\include{chp/theory}
\include{chp/objectives}
\include{chp/method}
\include{chp/conclusion}

% This displays the bibliography for all cited external documents. All references have to be defined in the file references.bib and can then be cited from within this document.
\bibliographystyle{IEEEtran}
\bibliography{ref}

% This creates an appendix chapter, comment if not needed.
\appendix
\chapter{Transceiver Settings}%
\label{cha:transceiver_settings}



The configuration of the Transceiver Wizard can be found here.

\begin{figure}[ht]
    \centering
    \hspace*{-2cm}\includegraphics[width=1.3\linewidth]{img/transceiver1.png}
    \caption{Transceiver Wizard Settings}%
    \label{fig:transceiver1}
\end{figure}

\cleardoublepage

\begin{figure}[t]
    \centering
    \hspace*{-2cm}\includegraphics[width=1.3\linewidth]{img/transceiver2.png}
    \caption{Transceiver Wizard Settings 2}%
    \label{fig:transceiver2}
\end{figure}

\cleardoublepage

\begin{listing}
\begin{minted}[linenos,numbersep=5pt,frame=lines,framesep=2mm]{c}

set_property PACKAGE_PIN AN41 [get_ports mgtrefclk0_x0y1_n] 
set_property PACKAGE_PIN AN40 [get_ports mgtrefclk0_x0y1_p]

set_property IOSTANDARD DIFF_SSTL12 [get_ports hb_gtwiz_reset_clk_freerun_in_p]

set_property PACKAGE_PIN AY23 [get_ports hb_gtwiz_reset_clk_freerun_in_n]
set_property PACKAGE_PIN AY24 [get_ports hb_gtwiz_reset_clk_freerun_in_p]
set_property IOSTANDARD DIFF_SSTL12 [get_ports hb_gtwiz_reset_clk_freerun_in_n]

set_property package_pin BE23 [get_ports hb_gtwiz_reset_all_in] 
set_property IOSTANDARD LVCMOS18 [get_ports hb_gtwiz_reset_all_in]

set_property PACKAGE_PIN BB24 [get_ports link_down_latched_reset_in]
set_property IOSTANDARD LVCMOS18 [get_ports link_down_latched_reset_in]


# LED1 (working correctly) 
set_property PACKAGE_PIN AV34 [get_ports link_status_out] 
set_property IOSTANDARD LVCMOS12 [get_ports link_status_out]

# LED0 (not working) 
set_property PACKAGE_PIN AT32 [get_ports link_down_latched_out] 
set_property IOSTANDARD LVCMOS12 [get_ports link_down_latched_out]

# Clock constraints for clocks provided as inputs to the core 
------------------------------------------------------------------------------
create_clock -period 8.000 -name clk_freerun [get_ports hb_gtwiz_reset_clk_freerun_in_p] 
create_clock -period 6.400 -name clk_mgtrefclk0_x0y1_p [get_ports mgtrefclk0_x0y1_p]

# False path constraints #
-------------------------------------------------------------------------------
set_false_path -to [get_cells -hierarchical -filter {NAME =~
*bit_synchronizer*inst/i_in_meta_reg}] 
set_false_path -to [get_cells -hierarchical -filter {NAME =~
*reset_synchronizer*inst/rst_in_*_reg}]
set_false_path -to [get_pins -filter REF_PIN_NAME=~*D -of_objects [get_cells
-hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_meta*}]]
set_false_path -to [get_pins -filter REF_PIN_NAME=~*PRE -of_objects [get_cells
-hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_meta*}]]
set_false_path -to [get_pins -filter REF_PIN_NAME=~*PRE -of_objects [get_cells
-hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_sync1*}]]
set_false_path -to [get_pins -filter REF_PIN_NAME=~*PRE -of_objects [get_cells
-hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_sync2*}]]
set_false_path -to [get_pins -filter REF_PIN_NAME=~*PRE -of_objects [get_cells
-hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_sync3*}]]
set_false_path -to [get_pins -filter REF_PIN_NAME=~*PRE -of_objects [get_cells
-hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_out*}]]


set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub] set_property
C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub] connect_debug_port dbg_hub/clk
[get_nets hb_gtwiz_reset_clk_freerun_buf_int]
\end{minted}
\caption{Constraints}
\label{lst:constraints}
\end{listing}



\end{document}
