/**
 * \file IfxCpucfi_reg.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_CPU/V0.2.1.1.11
 * Specification: latest @ 2024-03-02 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Cpucfi_Registers_Cfg Cpucfi address
 * \ingroup IfxSfr_Cpucfi_Registers
 * 
 * \defgroup IfxSfr_Cpucfi_Registers_Cfg_BaseAddress Base address
 * \ingroup IfxSfr_Cpucfi_Registers_Cfg
 *
 * \defgroup IfxSfr_Cpucfi_Registers_Cfg_Cpu_cfi0 2-CPU_CFI0
 * \ingroup IfxSfr_Cpucfi_Registers_Cfg
 *
 * \defgroup IfxSfr_Cpucfi_Registers_Cfg_Cpu_cfi1 2-CPU_CFI1
 * \ingroup IfxSfr_Cpucfi_Registers_Cfg
 *
 * \defgroup IfxSfr_Cpucfi_Registers_Cfg_Cpu_cfi2 2-CPU_CFI2
 * \ingroup IfxSfr_Cpucfi_Registers_Cfg
 *
 * \defgroup IfxSfr_Cpucfi_Registers_Cfg_Cpu_cfi3 2-CPU_CFI3
 * \ingroup IfxSfr_Cpucfi_Registers_Cfg
 *
 * \defgroup IfxSfr_Cpucfi_Registers_Cfg_Cpu_cfi4 2-CPU_CFI4
 * \ingroup IfxSfr_Cpucfi_Registers_Cfg
 *
 * \defgroup IfxSfr_Cpucfi_Registers_Cfg_Cpu_cfi5 2-CPU_CFI5
 * \ingroup IfxSfr_Cpucfi_Registers_Cfg
 *
 * \defgroup IfxSfr_Cpucfi_Registers_Cfg_Cpu_cfics 2-CPU_CFICS
 * \ingroup IfxSfr_Cpucfi_Registers_Cfg
 *
 *
 */
#ifndef IFXCPUCFI_REG_H
#define IFXCPUCFI_REG_H 1
/******************************************************************************/
#include "IfxCpucfi_regdef.h"
/******************************************************************************/

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Cpucfi_Registers_Cfg_BaseAddress
 * \{  */

/** \brief CPUCFI object */
#define MODULE_CPU_CFI0 /*lint --e(923, 9078)*/ ((*(Ifx_CPUCFI*)0xF8400000u))
#define MODULE_CPU_CFI1 /*lint --e(923, 9078)*/ ((*(Ifx_CPUCFI*)0xF8440000u))
#define MODULE_CPU_CFI2 /*lint --e(923, 9078)*/ ((*(Ifx_CPUCFI*)0xF8480000u))
#define MODULE_CPU_CFI3 /*lint --e(923, 9078)*/ ((*(Ifx_CPUCFI*)0xF84C0000u))
#define MODULE_CPU_CFI4 /*lint --e(923, 9078)*/ ((*(Ifx_CPUCFI*)0xF8500000u))
#define MODULE_CPU_CFI5 /*lint --e(923, 9078)*/ ((*(Ifx_CPUCFI*)0xF8540000u))
#define MODULE_CPU_CFICS /*lint --e(923, 9078)*/ ((*(Ifx_CPUCFI*)0xF8580000u))
/** \}  */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Cpucfi_Registers_Cfg_Cpu_cfi0
 * \{  */
/** \brief 0, CPU0 PROTPFSFR register endinit */
#define CPU_CFI0_PROTPFSFRE /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PROT*)0xF8400000u)

/** \brief 8, CPU0 PROTPFSFR register safe endinit */
#define CPU_CFI0_PROTPFSFRSE /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PROT*)0xF8400008u)

/** \brief 20, CPU0 shadow NVM SFR write access enable register A */
#define CPU_CFI0_ACCENPFSFRCFG_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_WRA*)0xF8400020u)

/** \brief 24, CPU0 shadow NVM SFR write access enable register B */
#define CPU_CFI0_ACCENPFSFRCFG_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_WRB_SRI*)0xF8400024u)

/** \brief 28, CPU0 shadow NVM SFR read access enable register A */
#define CPU_CFI0_ACCENPFSFRCFG_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_RDA*)0xF8400028u)

/** \brief 2C, CPU0 shadow NVM SFR read access enable register B */
#define CPU_CFI0_ACCENPFSFRCFG_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_RDB_SRI*)0xF840002Cu)

/** \brief 30, CPU0 shadow NVM SFR VM access enable register */
#define CPU_CFI0_ACCENPFSFRCFG_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_VM*)0xF8400030u)

/** \brief 34, CPU0 shadow NVM SFR PRS access enable register */
#define CPU_CFI0_ACCENPFSFRCFG_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_PRS*)0xF8400034u)

/** \brief 48, CPU0 PROTPF register safe endinit */
#define CPU_CFI0_PROTPFSE /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PROT_SEL8*)0xF8400048u)

/** \brief 68, CPU0 shadow NVM read access enable register A */
#define CPU_CFI0_ACCENPFCFG_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_RDA*)0xF8400068u)

/** \brief 6C, CPU0 shadow NVM read access enable register B */
#define CPU_CFI0_ACCENPFCFG_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_RDB_SRI*)0xF840006Cu)

/** \brief 70, CPU0 shadow NVM VM access enable register */
#define CPU_CFI0_ACCENPFCFG_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_VM_NOWR*)0xF8400070u)

/** \brief 74, CPU0 shadow NVM PRS access enable register */
#define CPU_CFI0_ACCENPFCFG_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_PRS_NOWR*)0xF8400074u)

/** \brief 78, CPU0 shadow NVM region lower address register */
#define CPU_CFI0_ACCENPFCFG_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_RGNLA16_89*)0xF8400078u)

/** \brief 7C, CPU0 shadow NVM region upper address register */
#define CPU_CFI0_ACCENPFCFG_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_RGNUA16_89*)0xF840007Cu)

/** \brief 80, CPU0 NVM SFR write access enable register A */
#define CPU_CFI0_ACCENPFSFR_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_WRA*)0xF8400080u)

/** \brief 84, CPU0 NVM SFR write access enable register B */
#define CPU_CFI0_ACCENPFSFR_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_WRB_SRI*)0xF8400084u)

/** \brief 88, CPU0 NVM SFR read access enable register A */
#define CPU_CFI0_ACCENPFSFR_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF8400088u)

/** \brief 8C, CPU0 NVM SFR read access enable register B */
#define CPU_CFI0_ACCENPFSFR_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF840008Cu)

/** \brief 90, CPU0 NVM SFR VM access enable register */
#define CPU_CFI0_ACCENPFSFR_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM*)0xF8400090u)

/** \brief 94, CPU0 NVM SFR PRS access enable register */
#define CPU_CFI0_ACCENPFSFR_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS*)0xF8400094u)

/** \brief 108, CPU0 NVM range 0 read access enable register A */
#define CPU_CFI0_ACCENPF0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF8400108u)

/** \brief 10C, CPU0 NVM range 0 read access enable register B */
#define CPU_CFI0_ACCENPF0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF840010Cu)

/** \brief 110, CPU0 NVM range 0 VM access enable register */
#define CPU_CFI0_ACCENPF0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF8400110u)

/** \brief 114, CPU0 NVM range 0 PRS access enable register */
#define CPU_CFI0_ACCENPF0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF8400114u)

/** \brief 118, CPU0 NVM range 0 region lower address register */
#define CPU_CFI0_ACCENPF0_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF8400118u)

/** \brief 11C, CPU0 NVM range 0 region upper address register */
#define CPU_CFI0_ACCENPF0_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF840011Cu)

/** \brief 128, CPU0 NVM range 1 read access enable register A */
#define CPU_CFI0_ACCENPF1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF8400128u)

/** \brief 12C, CPU0 NVM range 1 read access enable register B */
#define CPU_CFI0_ACCENPF1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF840012Cu)

/** \brief 130, CPU0 NVM range 1 VM access enable register */
#define CPU_CFI0_ACCENPF1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF8400130u)

/** \brief 134, CPU0 NVM range 1 PRS access enable register */
#define CPU_CFI0_ACCENPF1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF8400134u)

/** \brief 138, CPU0 NVM range 1 region lower address register */
#define CPU_CFI0_ACCENPF1_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF8400138u)

/** \brief 13C, CPU0 NVM range 1 region upper address register */
#define CPU_CFI0_ACCENPF1_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF840013Cu)

/** \brief 148, CPU0 NVM range 2 read access enable register A */
#define CPU_CFI0_ACCENPF2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF8400148u)

/** \brief 14C, CPU0 NVM range 2 read access enable register B */
#define CPU_CFI0_ACCENPF2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF840014Cu)

/** \brief 150, CPU0 NVM range 2 VM access enable register */
#define CPU_CFI0_ACCENPF2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF8400150u)

/** \brief 154, CPU0 NVM range 2 PRS access enable register */
#define CPU_CFI0_ACCENPF2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF8400154u)

/** \brief 158, CPU0 NVM range 2 region lower address register */
#define CPU_CFI0_ACCENPF2_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF8400158u)

/** \brief 15C, CPU0 NVM range 2 region upper address register */
#define CPU_CFI0_ACCENPF2_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF840015Cu)

/** \brief 168, CPU0 NVM range 3 read access enable register A */
#define CPU_CFI0_ACCENPF3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF8400168u)

/** \brief 16C, CPU0 NVM range 3 read access enable register B */
#define CPU_CFI0_ACCENPF3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF840016Cu)

/** \brief 170, CPU0 NVM range 3 VM access enable register */
#define CPU_CFI0_ACCENPF3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF8400170u)

/** \brief 174, CPU0 NVM range 3 PRS access enable register */
#define CPU_CFI0_ACCENPF3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF8400174u)

/** \brief 178, CPU0 NVM range 3 region lower address register */
#define CPU_CFI0_ACCENPF3_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF8400178u)

/** \brief 17C, CPU0 NVM range 3 region upper address register */
#define CPU_CFI0_ACCENPF3_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF840017Cu)

/** \brief 188, CPU0 NVM range 4 read access enable register A */
#define CPU_CFI0_ACCENPF4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF8400188u)

/** \brief 18C, CPU0 NVM range 4 read access enable register B */
#define CPU_CFI0_ACCENPF4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF840018Cu)

/** \brief 190, CPU0 NVM range 4 VM access enable register */
#define CPU_CFI0_ACCENPF4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF8400190u)

/** \brief 194, CPU0 NVM range 4 PRS access enable register */
#define CPU_CFI0_ACCENPF4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF8400194u)

/** \brief 198, CPU0 NVM range 4 region lower address register */
#define CPU_CFI0_ACCENPF4_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF8400198u)

/** \brief 19C, CPU0 NVM range 4 region upper address register */
#define CPU_CFI0_ACCENPF4_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF840019Cu)

/** \brief 1A8, CPU0 NVM range 5 read access enable register A */
#define CPU_CFI0_ACCENPF5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF84001A8u)

/** \brief 1AC, CPU0 NVM range 5 read access enable register B */
#define CPU_CFI0_ACCENPF5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF84001ACu)

/** \brief 1B0, CPU0 NVM range 5 VM access enable register */
#define CPU_CFI0_ACCENPF5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF84001B0u)

/** \brief 1B4, CPU0 NVM range 5 PRS access enable register */
#define CPU_CFI0_ACCENPF5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF84001B4u)

/** \brief 1B8, CPU0 NVM range 5 region lower address register */
#define CPU_CFI0_ACCENPF5_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF84001B8u)

/** \brief 1BC, CPU0 NVM range 5 region upper address register */
#define CPU_CFI0_ACCENPF5_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF84001BCu)

/** \brief 1C8, CPU0 NVM range 6 read access enable register A */
#define CPU_CFI0_ACCENPF6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF84001C8u)

/** \brief 1CC, CPU0 NVM range 6 read access enable register B */
#define CPU_CFI0_ACCENPF6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF84001CCu)

/** \brief 1D0, CPU0 NVM range 6 VM access enable register */
#define CPU_CFI0_ACCENPF6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF84001D0u)

/** \brief 1D4, CPU0 NVM range 6 PRS access enable register */
#define CPU_CFI0_ACCENPF6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF84001D4u)

/** \brief 1D8, CPU0 NVM range 6 region lower address register */
#define CPU_CFI0_ACCENPF6_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF84001D8u)

/** \brief 1DC, CPU0 NVM range 6 region upper address register */
#define CPU_CFI0_ACCENPF6_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF84001DCu)

/** \brief 1E8, CPU0 NVM range 7 read access enable register A */
#define CPU_CFI0_ACCENPF7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF84001E8u)

/** \brief 1EC, CPU0 NVM range 7 read access enable register B */
#define CPU_CFI0_ACCENPF7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF84001ECu)

/** \brief 1F0, CPU0 NVM range 7 VM access enable register */
#define CPU_CFI0_ACCENPF7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF84001F0u)

/** \brief 1F4, CPU0 NVM range 7 PRS access enable register */
#define CPU_CFI0_ACCENPF7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF84001F4u)

/** \brief 1F8, CPU0 NVM range 7 region lower address register */
#define CPU_CFI0_ACCENPF7_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF84001F8u)

/** \brief 1FC, CPU0 NVM range 7 region upper address register */
#define CPU_CFI0_ACCENPF7_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF84001FCu)

/** \brief 200, CPU0 NVM interface 0 configuration register 0 */
#define CPU_CFI0_PFI0_FLASHCON0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PFI_FLASHCON0*)0xF8400200u)

/** \brief 204, CPU0 NVM interface 0 configuration register 1 */
#define CPU_CFI0_PFI0_FLASHCON1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PFI_FLASHCON1*)0xF8400204u)

/** \brief 208, CPU0 NVM interface 1 configuration register 0 */
#define CPU_CFI0_PFI1_FLASHCON0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PFI_FLASHCON0*)0xF8400208u)

/** \brief 20C, CPU0 NVM interface 1 configuration register 1 */
#define CPU_CFI0_PFI1_FLASHCON1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PFI_FLASHCON1*)0xF840020Cu)

/** \brief 210, CPU0 NVM interface 0 MCDS performance counter control register 0 */
#define CPU_CFI0_TS16PNVM0_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_TS16P_NVM_CTRL0*)0xF8400210u)

/** \brief 214, CPU0 NVM interface 0 MCDS performance counter control register 1 */
#define CPU_CFI0_TS16PNVM0_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_TS16P_NVM_CTRL1*)0xF8400214u)

/** \brief 218, CPU0 NVM interface 1 MCDS performance counter control register 0 */
#define CPU_CFI0_TS16PNVM1_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_TS16P_NVM_CTRL0*)0xF8400218u)

/** \brief 21C, CPU0 NVM interface 1 MCDS performance counter control register 1 */
#define CPU_CFI0_TS16PNVM1_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_TS16P_NVM_CTRL1*)0xF840021Cu)

/** \brief 240, CPU0 NVM interface lockstep control register */
#define CPU_CFI0_CFILCLCON /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_LCLCON_RO*)0xF8400240u)

/** \brief 244, CPU0 NVM interface lockstep test register */
#define CPU_CFI0_CFILCLTEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_CFILCLTEST*)0xF8400244u)

/** \brief 250, CPU0 CFI error register */
#define CPU_CFI0_CFIERR /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_CFIERR*)0xF8400250u)

/** \brief 254, CPU0 CFI error address register */
#define CPU_CFI0_CFIERRAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_CFIERRAR*)0xF8400254u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Cpucfi_Registers_Cfg_Cpu_cfi1
 * \{  */
/** \brief 0, CPU1 PROTPFSFR register endinit */
#define CPU_CFI1_PROTPFSFRE /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PROT*)0xF8440000u)

/** \brief 8, CPU1 PROTPFSFR register safe endinit */
#define CPU_CFI1_PROTPFSFRSE /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PROT*)0xF8440008u)

/** \brief 20, CPU1 shadow NVM SFR write access enable register A */
#define CPU_CFI1_ACCENPFSFRCFG_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_WRA*)0xF8440020u)

/** \brief 24, CPU1 shadow NVM SFR write access enable register B */
#define CPU_CFI1_ACCENPFSFRCFG_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_WRB_SRI*)0xF8440024u)

/** \brief 28, CPU1 shadow NVM SFR read access enable register A */
#define CPU_CFI1_ACCENPFSFRCFG_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_RDA*)0xF8440028u)

/** \brief 2C, CPU1 shadow NVM SFR read access enable register B */
#define CPU_CFI1_ACCENPFSFRCFG_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_RDB_SRI*)0xF844002Cu)

/** \brief 30, CPU1 shadow NVM SFR VM access enable register */
#define CPU_CFI1_ACCENPFSFRCFG_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_VM*)0xF8440030u)

/** \brief 34, CPU1 shadow NVM SFR PRS access enable register */
#define CPU_CFI1_ACCENPFSFRCFG_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_PRS*)0xF8440034u)

/** \brief 48, CPU1 PROTPF register safe endinit */
#define CPU_CFI1_PROTPFSE /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PROT_SEL8*)0xF8440048u)

/** \brief 68, CPU1 shadow NVM read access enable register A */
#define CPU_CFI1_ACCENPFCFG_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_RDA*)0xF8440068u)

/** \brief 6C, CPU1 shadow NVM read access enable register B */
#define CPU_CFI1_ACCENPFCFG_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_RDB_SRI*)0xF844006Cu)

/** \brief 70, CPU1 shadow NVM VM access enable register */
#define CPU_CFI1_ACCENPFCFG_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_VM_NOWR*)0xF8440070u)

/** \brief 74, CPU1 shadow NVM PRS access enable register */
#define CPU_CFI1_ACCENPFCFG_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_PRS_NOWR*)0xF8440074u)

/** \brief 78, CPU1 shadow NVM region lower address register */
#define CPU_CFI1_ACCENPFCFG_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_RGNLA16_89*)0xF8440078u)

/** \brief 7C, CPU1 shadow NVM region upper address register */
#define CPU_CFI1_ACCENPFCFG_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_RGNUA16_89*)0xF844007Cu)

/** \brief 80, CPU1 NVM SFR write access enable register A */
#define CPU_CFI1_ACCENPFSFR_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_WRA*)0xF8440080u)

/** \brief 84, CPU1 NVM SFR write access enable register B */
#define CPU_CFI1_ACCENPFSFR_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_WRB_SRI*)0xF8440084u)

/** \brief 88, CPU1 NVM SFR read access enable register A */
#define CPU_CFI1_ACCENPFSFR_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF8440088u)

/** \brief 8C, CPU1 NVM SFR read access enable register B */
#define CPU_CFI1_ACCENPFSFR_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF844008Cu)

/** \brief 90, CPU1 NVM SFR VM access enable register */
#define CPU_CFI1_ACCENPFSFR_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM*)0xF8440090u)

/** \brief 94, CPU1 NVM SFR PRS access enable register */
#define CPU_CFI1_ACCENPFSFR_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS*)0xF8440094u)

/** \brief 108, CPU1 NVM range 0 read access enable register A */
#define CPU_CFI1_ACCENPF0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF8440108u)

/** \brief 10C, CPU1 NVM range 0 read access enable register B */
#define CPU_CFI1_ACCENPF0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF844010Cu)

/** \brief 110, CPU1 NVM range 0 VM access enable register */
#define CPU_CFI1_ACCENPF0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF8440110u)

/** \brief 114, CPU1 NVM range 0 PRS access enable register */
#define CPU_CFI1_ACCENPF0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF8440114u)

/** \brief 118, CPU1 NVM range 0 region lower address register */
#define CPU_CFI1_ACCENPF0_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF8440118u)

/** \brief 11C, CPU1 NVM range 0 region upper address register */
#define CPU_CFI1_ACCENPF0_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF844011Cu)

/** \brief 128, CPU1 NVM range 1 read access enable register A */
#define CPU_CFI1_ACCENPF1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF8440128u)

/** \brief 12C, CPU1 NVM range 1 read access enable register B */
#define CPU_CFI1_ACCENPF1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF844012Cu)

/** \brief 130, CPU1 NVM range 1 VM access enable register */
#define CPU_CFI1_ACCENPF1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF8440130u)

/** \brief 134, CPU1 NVM range 1 PRS access enable register */
#define CPU_CFI1_ACCENPF1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF8440134u)

/** \brief 138, CPU1 NVM range 1 region lower address register */
#define CPU_CFI1_ACCENPF1_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF8440138u)

/** \brief 13C, CPU1 NVM range 1 region upper address register */
#define CPU_CFI1_ACCENPF1_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF844013Cu)

/** \brief 148, CPU1 NVM range 2 read access enable register A */
#define CPU_CFI1_ACCENPF2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF8440148u)

/** \brief 14C, CPU1 NVM range 2 read access enable register B */
#define CPU_CFI1_ACCENPF2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF844014Cu)

/** \brief 150, CPU1 NVM range 2 VM access enable register */
#define CPU_CFI1_ACCENPF2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF8440150u)

/** \brief 154, CPU1 NVM range 2 PRS access enable register */
#define CPU_CFI1_ACCENPF2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF8440154u)

/** \brief 158, CPU1 NVM range 2 region lower address register */
#define CPU_CFI1_ACCENPF2_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF8440158u)

/** \brief 15C, CPU1 NVM range 2 region upper address register */
#define CPU_CFI1_ACCENPF2_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF844015Cu)

/** \brief 168, CPU1 NVM range 3 read access enable register A */
#define CPU_CFI1_ACCENPF3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF8440168u)

/** \brief 16C, CPU1 NVM range 3 read access enable register B */
#define CPU_CFI1_ACCENPF3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF844016Cu)

/** \brief 170, CPU1 NVM range 3 VM access enable register */
#define CPU_CFI1_ACCENPF3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF8440170u)

/** \brief 174, CPU1 NVM range 3 PRS access enable register */
#define CPU_CFI1_ACCENPF3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF8440174u)

/** \brief 178, CPU1 NVM range 3 region lower address register */
#define CPU_CFI1_ACCENPF3_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF8440178u)

/** \brief 17C, CPU1 NVM range 3 region upper address register */
#define CPU_CFI1_ACCENPF3_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF844017Cu)

/** \brief 188, CPU1 NVM range 4 read access enable register A */
#define CPU_CFI1_ACCENPF4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF8440188u)

/** \brief 18C, CPU1 NVM range 4 read access enable register B */
#define CPU_CFI1_ACCENPF4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF844018Cu)

/** \brief 190, CPU1 NVM range 4 VM access enable register */
#define CPU_CFI1_ACCENPF4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF8440190u)

/** \brief 194, CPU1 NVM range 4 PRS access enable register */
#define CPU_CFI1_ACCENPF4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF8440194u)

/** \brief 198, CPU1 NVM range 4 region lower address register */
#define CPU_CFI1_ACCENPF4_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF8440198u)

/** \brief 19C, CPU1 NVM range 4 region upper address register */
#define CPU_CFI1_ACCENPF4_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF844019Cu)

/** \brief 1A8, CPU1 NVM range 5 read access enable register A */
#define CPU_CFI1_ACCENPF5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF84401A8u)

/** \brief 1AC, CPU1 NVM range 5 read access enable register B */
#define CPU_CFI1_ACCENPF5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF84401ACu)

/** \brief 1B0, CPU1 NVM range 5 VM access enable register */
#define CPU_CFI1_ACCENPF5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF84401B0u)

/** \brief 1B4, CPU1 NVM range 5 PRS access enable register */
#define CPU_CFI1_ACCENPF5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF84401B4u)

/** \brief 1B8, CPU1 NVM range 5 region lower address register */
#define CPU_CFI1_ACCENPF5_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF84401B8u)

/** \brief 1BC, CPU1 NVM range 5 region upper address register */
#define CPU_CFI1_ACCENPF5_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF84401BCu)

/** \brief 1C8, CPU1 NVM range 6 read access enable register A */
#define CPU_CFI1_ACCENPF6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF84401C8u)

/** \brief 1CC, CPU1 NVM range 6 read access enable register B */
#define CPU_CFI1_ACCENPF6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF84401CCu)

/** \brief 1D0, CPU1 NVM range 6 VM access enable register */
#define CPU_CFI1_ACCENPF6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF84401D0u)

/** \brief 1D4, CPU1 NVM range 6 PRS access enable register */
#define CPU_CFI1_ACCENPF6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF84401D4u)

/** \brief 1D8, CPU1 NVM range 6 region lower address register */
#define CPU_CFI1_ACCENPF6_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF84401D8u)

/** \brief 1DC, CPU1 NVM range 6 region upper address register */
#define CPU_CFI1_ACCENPF6_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF84401DCu)

/** \brief 1E8, CPU1 NVM range 7 read access enable register A */
#define CPU_CFI1_ACCENPF7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF84401E8u)

/** \brief 1EC, CPU1 NVM range 7 read access enable register B */
#define CPU_CFI1_ACCENPF7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF84401ECu)

/** \brief 1F0, CPU1 NVM range 7 VM access enable register */
#define CPU_CFI1_ACCENPF7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF84401F0u)

/** \brief 1F4, CPU1 NVM range 7 PRS access enable register */
#define CPU_CFI1_ACCENPF7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF84401F4u)

/** \brief 1F8, CPU1 NVM range 7 region lower address register */
#define CPU_CFI1_ACCENPF7_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF84401F8u)

/** \brief 1FC, CPU1 NVM range 7 region upper address register */
#define CPU_CFI1_ACCENPF7_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF84401FCu)

/** \brief 200, CPU1 NVM interface 0 configuration register 0 */
#define CPU_CFI1_PFI0_FLASHCON0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PFI_FLASHCON0*)0xF8440200u)

/** \brief 204, CPU1 NVM interface 0 configuration register 1 */
#define CPU_CFI1_PFI0_FLASHCON1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PFI_FLASHCON1*)0xF8440204u)

/** \brief 208, CPU1 NVM interface 1 configuration register 0 */
#define CPU_CFI1_PFI1_FLASHCON0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PFI_FLASHCON0*)0xF8440208u)

/** \brief 20C, CPU1 NVM interface 1 configuration register 1 */
#define CPU_CFI1_PFI1_FLASHCON1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PFI_FLASHCON1*)0xF844020Cu)

/** \brief 210, CPU1 NVM interface 0 MCDS performance counter control register 0 */
#define CPU_CFI1_TS16PNVM0_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_TS16P_NVM_CTRL0*)0xF8440210u)

/** \brief 214, CPU1 NVM interface 0 MCDS performance counter control register 1 */
#define CPU_CFI1_TS16PNVM0_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_TS16P_NVM_CTRL1*)0xF8440214u)

/** \brief 218, CPU1 NVM interface 1 MCDS performance counter control register 0 */
#define CPU_CFI1_TS16PNVM1_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_TS16P_NVM_CTRL0*)0xF8440218u)

/** \brief 21C, CPU1 NVM interface 1 MCDS performance counter control register 1 */
#define CPU_CFI1_TS16PNVM1_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_TS16P_NVM_CTRL1*)0xF844021Cu)

/** \brief 240, CPU1 NVM interface lockstep control register */
#define CPU_CFI1_CFILCLCON /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_LCLCON_RO*)0xF8440240u)

/** \brief 244, CPU1 NVM interface lockstep test register */
#define CPU_CFI1_CFILCLTEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_CFILCLTEST*)0xF8440244u)

/** \brief 250, CPU1 CFI error register */
#define CPU_CFI1_CFIERR /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_CFIERR*)0xF8440250u)

/** \brief 254, CPU1 CFI error address register */
#define CPU_CFI1_CFIERRAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_CFIERRAR*)0xF8440254u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Cpucfi_Registers_Cfg_Cpu_cfi2
 * \{  */
/** \brief 0, CPU2 PROTPFSFR register endinit */
#define CPU_CFI2_PROTPFSFRE /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PROT*)0xF8480000u)

/** \brief 8, CPU2 PROTPFSFR register safe endinit */
#define CPU_CFI2_PROTPFSFRSE /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PROT*)0xF8480008u)

/** \brief 20, CPU2 shadow NVM SFR write access enable register A */
#define CPU_CFI2_ACCENPFSFRCFG_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_WRA*)0xF8480020u)

/** \brief 24, CPU2 shadow NVM SFR write access enable register B */
#define CPU_CFI2_ACCENPFSFRCFG_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_WRB_SRI*)0xF8480024u)

/** \brief 28, CPU2 shadow NVM SFR read access enable register A */
#define CPU_CFI2_ACCENPFSFRCFG_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_RDA*)0xF8480028u)

/** \brief 2C, CPU2 shadow NVM SFR read access enable register B */
#define CPU_CFI2_ACCENPFSFRCFG_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_RDB_SRI*)0xF848002Cu)

/** \brief 30, CPU2 shadow NVM SFR VM access enable register */
#define CPU_CFI2_ACCENPFSFRCFG_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_VM*)0xF8480030u)

/** \brief 34, CPU2 shadow NVM SFR PRS access enable register */
#define CPU_CFI2_ACCENPFSFRCFG_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_PRS*)0xF8480034u)

/** \brief 48, CPU2 PROTPF register safe endinit */
#define CPU_CFI2_PROTPFSE /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PROT_SEL8*)0xF8480048u)

/** \brief 68, CPU2 shadow NVM read access enable register A */
#define CPU_CFI2_ACCENPFCFG_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_RDA*)0xF8480068u)

/** \brief 6C, CPU2 shadow NVM read access enable register B */
#define CPU_CFI2_ACCENPFCFG_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_RDB_SRI*)0xF848006Cu)

/** \brief 70, CPU2 shadow NVM VM access enable register */
#define CPU_CFI2_ACCENPFCFG_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_VM_NOWR*)0xF8480070u)

/** \brief 74, CPU2 shadow NVM PRS access enable register */
#define CPU_CFI2_ACCENPFCFG_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_PRS_NOWR*)0xF8480074u)

/** \brief 78, CPU2 shadow NVM region lower address register */
#define CPU_CFI2_ACCENPFCFG_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_RGNLA16_89*)0xF8480078u)

/** \brief 7C, CPU2 shadow NVM region upper address register */
#define CPU_CFI2_ACCENPFCFG_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_RGNUA16_89*)0xF848007Cu)

/** \brief 80, CPU2 NVM SFR write access enable register A */
#define CPU_CFI2_ACCENPFSFR_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_WRA*)0xF8480080u)

/** \brief 84, CPU2 NVM SFR write access enable register B */
#define CPU_CFI2_ACCENPFSFR_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_WRB_SRI*)0xF8480084u)

/** \brief 88, CPU2 NVM SFR read access enable register A */
#define CPU_CFI2_ACCENPFSFR_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF8480088u)

/** \brief 8C, CPU2 NVM SFR read access enable register B */
#define CPU_CFI2_ACCENPFSFR_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF848008Cu)

/** \brief 90, CPU2 NVM SFR VM access enable register */
#define CPU_CFI2_ACCENPFSFR_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM*)0xF8480090u)

/** \brief 94, CPU2 NVM SFR PRS access enable register */
#define CPU_CFI2_ACCENPFSFR_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS*)0xF8480094u)

/** \brief 108, CPU2 NVM range 0 read access enable register A */
#define CPU_CFI2_ACCENPF0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF8480108u)

/** \brief 10C, CPU2 NVM range 0 read access enable register B */
#define CPU_CFI2_ACCENPF0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF848010Cu)

/** \brief 110, CPU2 NVM range 0 VM access enable register */
#define CPU_CFI2_ACCENPF0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF8480110u)

/** \brief 114, CPU2 NVM range 0 PRS access enable register */
#define CPU_CFI2_ACCENPF0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF8480114u)

/** \brief 118, CPU2 NVM range 0 region lower address register */
#define CPU_CFI2_ACCENPF0_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF8480118u)

/** \brief 11C, CPU2 NVM range 0 region upper address register */
#define CPU_CFI2_ACCENPF0_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF848011Cu)

/** \brief 128, CPU2 NVM range 1 read access enable register A */
#define CPU_CFI2_ACCENPF1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF8480128u)

/** \brief 12C, CPU2 NVM range 1 read access enable register B */
#define CPU_CFI2_ACCENPF1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF848012Cu)

/** \brief 130, CPU2 NVM range 1 VM access enable register */
#define CPU_CFI2_ACCENPF1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF8480130u)

/** \brief 134, CPU2 NVM range 1 PRS access enable register */
#define CPU_CFI2_ACCENPF1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF8480134u)

/** \brief 138, CPU2 NVM range 1 region lower address register */
#define CPU_CFI2_ACCENPF1_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF8480138u)

/** \brief 13C, CPU2 NVM range 1 region upper address register */
#define CPU_CFI2_ACCENPF1_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF848013Cu)

/** \brief 148, CPU2 NVM range 2 read access enable register A */
#define CPU_CFI2_ACCENPF2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF8480148u)

/** \brief 14C, CPU2 NVM range 2 read access enable register B */
#define CPU_CFI2_ACCENPF2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF848014Cu)

/** \brief 150, CPU2 NVM range 2 VM access enable register */
#define CPU_CFI2_ACCENPF2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF8480150u)

/** \brief 154, CPU2 NVM range 2 PRS access enable register */
#define CPU_CFI2_ACCENPF2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF8480154u)

/** \brief 158, CPU2 NVM range 2 region lower address register */
#define CPU_CFI2_ACCENPF2_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF8480158u)

/** \brief 15C, CPU2 NVM range 2 region upper address register */
#define CPU_CFI2_ACCENPF2_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF848015Cu)

/** \brief 168, CPU2 NVM range 3 read access enable register A */
#define CPU_CFI2_ACCENPF3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF8480168u)

/** \brief 16C, CPU2 NVM range 3 read access enable register B */
#define CPU_CFI2_ACCENPF3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF848016Cu)

/** \brief 170, CPU2 NVM range 3 VM access enable register */
#define CPU_CFI2_ACCENPF3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF8480170u)

/** \brief 174, CPU2 NVM range 3 PRS access enable register */
#define CPU_CFI2_ACCENPF3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF8480174u)

/** \brief 178, CPU2 NVM range 3 region lower address register */
#define CPU_CFI2_ACCENPF3_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF8480178u)

/** \brief 17C, CPU2 NVM range 3 region upper address register */
#define CPU_CFI2_ACCENPF3_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF848017Cu)

/** \brief 188, CPU2 NVM range 4 read access enable register A */
#define CPU_CFI2_ACCENPF4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF8480188u)

/** \brief 18C, CPU2 NVM range 4 read access enable register B */
#define CPU_CFI2_ACCENPF4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF848018Cu)

/** \brief 190, CPU2 NVM range 4 VM access enable register */
#define CPU_CFI2_ACCENPF4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF8480190u)

/** \brief 194, CPU2 NVM range 4 PRS access enable register */
#define CPU_CFI2_ACCENPF4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF8480194u)

/** \brief 198, CPU2 NVM range 4 region lower address register */
#define CPU_CFI2_ACCENPF4_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF8480198u)

/** \brief 19C, CPU2 NVM range 4 region upper address register */
#define CPU_CFI2_ACCENPF4_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF848019Cu)

/** \brief 1A8, CPU2 NVM range 5 read access enable register A */
#define CPU_CFI2_ACCENPF5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF84801A8u)

/** \brief 1AC, CPU2 NVM range 5 read access enable register B */
#define CPU_CFI2_ACCENPF5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF84801ACu)

/** \brief 1B0, CPU2 NVM range 5 VM access enable register */
#define CPU_CFI2_ACCENPF5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF84801B0u)

/** \brief 1B4, CPU2 NVM range 5 PRS access enable register */
#define CPU_CFI2_ACCENPF5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF84801B4u)

/** \brief 1B8, CPU2 NVM range 5 region lower address register */
#define CPU_CFI2_ACCENPF5_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF84801B8u)

/** \brief 1BC, CPU2 NVM range 5 region upper address register */
#define CPU_CFI2_ACCENPF5_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF84801BCu)

/** \brief 1C8, CPU2 NVM range 6 read access enable register A */
#define CPU_CFI2_ACCENPF6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF84801C8u)

/** \brief 1CC, CPU2 NVM range 6 read access enable register B */
#define CPU_CFI2_ACCENPF6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF84801CCu)

/** \brief 1D0, CPU2 NVM range 6 VM access enable register */
#define CPU_CFI2_ACCENPF6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF84801D0u)

/** \brief 1D4, CPU2 NVM range 6 PRS access enable register */
#define CPU_CFI2_ACCENPF6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF84801D4u)

/** \brief 1D8, CPU2 NVM range 6 region lower address register */
#define CPU_CFI2_ACCENPF6_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF84801D8u)

/** \brief 1DC, CPU2 NVM range 6 region upper address register */
#define CPU_CFI2_ACCENPF6_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF84801DCu)

/** \brief 1E8, CPU2 NVM range 7 read access enable register A */
#define CPU_CFI2_ACCENPF7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF84801E8u)

/** \brief 1EC, CPU2 NVM range 7 read access enable register B */
#define CPU_CFI2_ACCENPF7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF84801ECu)

/** \brief 1F0, CPU2 NVM range 7 VM access enable register */
#define CPU_CFI2_ACCENPF7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF84801F0u)

/** \brief 1F4, CPU2 NVM range 7 PRS access enable register */
#define CPU_CFI2_ACCENPF7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF84801F4u)

/** \brief 1F8, CPU2 NVM range 7 region lower address register */
#define CPU_CFI2_ACCENPF7_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF84801F8u)

/** \brief 1FC, CPU2 NVM range 7 region upper address register */
#define CPU_CFI2_ACCENPF7_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF84801FCu)

/** \brief 200, CPU2 NVM interface 0 configuration register 0 */
#define CPU_CFI2_PFI0_FLASHCON0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PFI_FLASHCON0*)0xF8480200u)

/** \brief 204, CPU2 NVM interface 0 configuration register 1 */
#define CPU_CFI2_PFI0_FLASHCON1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PFI_FLASHCON1*)0xF8480204u)

/** \brief 208, CPU2 NVM interface 1 configuration register 0 */
#define CPU_CFI2_PFI1_FLASHCON0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PFI_FLASHCON0*)0xF8480208u)

/** \brief 20C, CPU2 NVM interface 1 configuration register 1 */
#define CPU_CFI2_PFI1_FLASHCON1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PFI_FLASHCON1*)0xF848020Cu)

/** \brief 210, CPU2 NVM interface 0 MCDS performance counter control register 0 */
#define CPU_CFI2_TS16PNVM0_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_TS16P_NVM_CTRL0*)0xF8480210u)

/** \brief 214, CPU2 NVM interface 0 MCDS performance counter control register 1 */
#define CPU_CFI2_TS16PNVM0_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_TS16P_NVM_CTRL1*)0xF8480214u)

/** \brief 218, CPU2 NVM interface 1 MCDS performance counter control register 0 */
#define CPU_CFI2_TS16PNVM1_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_TS16P_NVM_CTRL0*)0xF8480218u)

/** \brief 21C, CPU2 NVM interface 1 MCDS performance counter control register 1 */
#define CPU_CFI2_TS16PNVM1_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_TS16P_NVM_CTRL1*)0xF848021Cu)

/** \brief 240, CPU2 NVM interface lockstep control register */
#define CPU_CFI2_CFILCLCON /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_LCLCON_RO*)0xF8480240u)

/** \brief 244, CPU2 NVM interface lockstep test register */
#define CPU_CFI2_CFILCLTEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_CFILCLTEST*)0xF8480244u)

/** \brief 250, CPU2 CFI error register */
#define CPU_CFI2_CFIERR /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_CFIERR*)0xF8480250u)

/** \brief 254, CPU2 CFI error address register */
#define CPU_CFI2_CFIERRAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_CFIERRAR*)0xF8480254u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Cpucfi_Registers_Cfg_Cpu_cfi3
 * \{  */
/** \brief 0, CPU3 PROTPFSFR register endinit */
#define CPU_CFI3_PROTPFSFRE /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PROT*)0xF84C0000u)

/** \brief 8, CPU3 PROTPFSFR register safe endinit */
#define CPU_CFI3_PROTPFSFRSE /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PROT*)0xF84C0008u)

/** \brief 20, CPU3 shadow NVM SFR write access enable register A */
#define CPU_CFI3_ACCENPFSFRCFG_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_WRA*)0xF84C0020u)

/** \brief 24, CPU3 shadow NVM SFR write access enable register B */
#define CPU_CFI3_ACCENPFSFRCFG_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_WRB_SRI*)0xF84C0024u)

/** \brief 28, CPU3 shadow NVM SFR read access enable register A */
#define CPU_CFI3_ACCENPFSFRCFG_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_RDA*)0xF84C0028u)

/** \brief 2C, CPU3 shadow NVM SFR read access enable register B */
#define CPU_CFI3_ACCENPFSFRCFG_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_RDB_SRI*)0xF84C002Cu)

/** \brief 30, CPU3 shadow NVM SFR VM access enable register */
#define CPU_CFI3_ACCENPFSFRCFG_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_VM*)0xF84C0030u)

/** \brief 34, CPU3 shadow NVM SFR PRS access enable register */
#define CPU_CFI3_ACCENPFSFRCFG_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_PRS*)0xF84C0034u)

/** \brief 48, CPU3 PROTPF register safe endinit */
#define CPU_CFI3_PROTPFSE /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PROT_SEL8*)0xF84C0048u)

/** \brief 68, CPU3 shadow NVM read access enable register A */
#define CPU_CFI3_ACCENPFCFG_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_RDA*)0xF84C0068u)

/** \brief 6C, CPU3 shadow NVM read access enable register B */
#define CPU_CFI3_ACCENPFCFG_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_RDB_SRI*)0xF84C006Cu)

/** \brief 70, CPU3 shadow NVM VM access enable register */
#define CPU_CFI3_ACCENPFCFG_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_VM_NOWR*)0xF84C0070u)

/** \brief 74, CPU3 shadow NVM PRS access enable register */
#define CPU_CFI3_ACCENPFCFG_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_PRS_NOWR*)0xF84C0074u)

/** \brief 78, CPU3 shadow NVM region lower address register */
#define CPU_CFI3_ACCENPFCFG_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_RGNLA16_89*)0xF84C0078u)

/** \brief 7C, CPU3 shadow NVM region upper address register */
#define CPU_CFI3_ACCENPFCFG_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_RGNUA16_89*)0xF84C007Cu)

/** \brief 80, CPU3 NVM SFR write access enable register A */
#define CPU_CFI3_ACCENPFSFR_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_WRA*)0xF84C0080u)

/** \brief 84, CPU3 NVM SFR write access enable register B */
#define CPU_CFI3_ACCENPFSFR_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_WRB_SRI*)0xF84C0084u)

/** \brief 88, CPU3 NVM SFR read access enable register A */
#define CPU_CFI3_ACCENPFSFR_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF84C0088u)

/** \brief 8C, CPU3 NVM SFR read access enable register B */
#define CPU_CFI3_ACCENPFSFR_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF84C008Cu)

/** \brief 90, CPU3 NVM SFR VM access enable register */
#define CPU_CFI3_ACCENPFSFR_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM*)0xF84C0090u)

/** \brief 94, CPU3 NVM SFR PRS access enable register */
#define CPU_CFI3_ACCENPFSFR_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS*)0xF84C0094u)

/** \brief 108, CPU3 NVM range 0 read access enable register A */
#define CPU_CFI3_ACCENPF0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF84C0108u)

/** \brief 10C, CPU3 NVM range 0 read access enable register B */
#define CPU_CFI3_ACCENPF0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF84C010Cu)

/** \brief 110, CPU3 NVM range 0 VM access enable register */
#define CPU_CFI3_ACCENPF0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF84C0110u)

/** \brief 114, CPU3 NVM range 0 PRS access enable register */
#define CPU_CFI3_ACCENPF0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF84C0114u)

/** \brief 118, CPU3 NVM range 0 region lower address register */
#define CPU_CFI3_ACCENPF0_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF84C0118u)

/** \brief 11C, CPU3 NVM range 0 region upper address register */
#define CPU_CFI3_ACCENPF0_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF84C011Cu)

/** \brief 128, CPU3 NVM range 1 read access enable register A */
#define CPU_CFI3_ACCENPF1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF84C0128u)

/** \brief 12C, CPU3 NVM range 1 read access enable register B */
#define CPU_CFI3_ACCENPF1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF84C012Cu)

/** \brief 130, CPU3 NVM range 1 VM access enable register */
#define CPU_CFI3_ACCENPF1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF84C0130u)

/** \brief 134, CPU3 NVM range 1 PRS access enable register */
#define CPU_CFI3_ACCENPF1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF84C0134u)

/** \brief 138, CPU3 NVM range 1 region lower address register */
#define CPU_CFI3_ACCENPF1_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF84C0138u)

/** \brief 13C, CPU3 NVM range 1 region upper address register */
#define CPU_CFI3_ACCENPF1_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF84C013Cu)

/** \brief 148, CPU3 NVM range 2 read access enable register A */
#define CPU_CFI3_ACCENPF2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF84C0148u)

/** \brief 14C, CPU3 NVM range 2 read access enable register B */
#define CPU_CFI3_ACCENPF2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF84C014Cu)

/** \brief 150, CPU3 NVM range 2 VM access enable register */
#define CPU_CFI3_ACCENPF2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF84C0150u)

/** \brief 154, CPU3 NVM range 2 PRS access enable register */
#define CPU_CFI3_ACCENPF2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF84C0154u)

/** \brief 158, CPU3 NVM range 2 region lower address register */
#define CPU_CFI3_ACCENPF2_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF84C0158u)

/** \brief 15C, CPU3 NVM range 2 region upper address register */
#define CPU_CFI3_ACCENPF2_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF84C015Cu)

/** \brief 168, CPU3 NVM range 3 read access enable register A */
#define CPU_CFI3_ACCENPF3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF84C0168u)

/** \brief 16C, CPU3 NVM range 3 read access enable register B */
#define CPU_CFI3_ACCENPF3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF84C016Cu)

/** \brief 170, CPU3 NVM range 3 VM access enable register */
#define CPU_CFI3_ACCENPF3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF84C0170u)

/** \brief 174, CPU3 NVM range 3 PRS access enable register */
#define CPU_CFI3_ACCENPF3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF84C0174u)

/** \brief 178, CPU3 NVM range 3 region lower address register */
#define CPU_CFI3_ACCENPF3_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF84C0178u)

/** \brief 17C, CPU3 NVM range 3 region upper address register */
#define CPU_CFI3_ACCENPF3_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF84C017Cu)

/** \brief 188, CPU3 NVM range 4 read access enable register A */
#define CPU_CFI3_ACCENPF4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF84C0188u)

/** \brief 18C, CPU3 NVM range 4 read access enable register B */
#define CPU_CFI3_ACCENPF4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF84C018Cu)

/** \brief 190, CPU3 NVM range 4 VM access enable register */
#define CPU_CFI3_ACCENPF4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF84C0190u)

/** \brief 194, CPU3 NVM range 4 PRS access enable register */
#define CPU_CFI3_ACCENPF4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF84C0194u)

/** \brief 198, CPU3 NVM range 4 region lower address register */
#define CPU_CFI3_ACCENPF4_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF84C0198u)

/** \brief 19C, CPU3 NVM range 4 region upper address register */
#define CPU_CFI3_ACCENPF4_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF84C019Cu)

/** \brief 1A8, CPU3 NVM range 5 read access enable register A */
#define CPU_CFI3_ACCENPF5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF84C01A8u)

/** \brief 1AC, CPU3 NVM range 5 read access enable register B */
#define CPU_CFI3_ACCENPF5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF84C01ACu)

/** \brief 1B0, CPU3 NVM range 5 VM access enable register */
#define CPU_CFI3_ACCENPF5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF84C01B0u)

/** \brief 1B4, CPU3 NVM range 5 PRS access enable register */
#define CPU_CFI3_ACCENPF5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF84C01B4u)

/** \brief 1B8, CPU3 NVM range 5 region lower address register */
#define CPU_CFI3_ACCENPF5_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF84C01B8u)

/** \brief 1BC, CPU3 NVM range 5 region upper address register */
#define CPU_CFI3_ACCENPF5_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF84C01BCu)

/** \brief 1C8, CPU3 NVM range 6 read access enable register A */
#define CPU_CFI3_ACCENPF6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF84C01C8u)

/** \brief 1CC, CPU3 NVM range 6 read access enable register B */
#define CPU_CFI3_ACCENPF6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF84C01CCu)

/** \brief 1D0, CPU3 NVM range 6 VM access enable register */
#define CPU_CFI3_ACCENPF6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF84C01D0u)

/** \brief 1D4, CPU3 NVM range 6 PRS access enable register */
#define CPU_CFI3_ACCENPF6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF84C01D4u)

/** \brief 1D8, CPU3 NVM range 6 region lower address register */
#define CPU_CFI3_ACCENPF6_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF84C01D8u)

/** \brief 1DC, CPU3 NVM range 6 region upper address register */
#define CPU_CFI3_ACCENPF6_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF84C01DCu)

/** \brief 1E8, CPU3 NVM range 7 read access enable register A */
#define CPU_CFI3_ACCENPF7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF84C01E8u)

/** \brief 1EC, CPU3 NVM range 7 read access enable register B */
#define CPU_CFI3_ACCENPF7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF84C01ECu)

/** \brief 1F0, CPU3 NVM range 7 VM access enable register */
#define CPU_CFI3_ACCENPF7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF84C01F0u)

/** \brief 1F4, CPU3 NVM range 7 PRS access enable register */
#define CPU_CFI3_ACCENPF7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF84C01F4u)

/** \brief 1F8, CPU3 NVM range 7 region lower address register */
#define CPU_CFI3_ACCENPF7_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF84C01F8u)

/** \brief 1FC, CPU3 NVM range 7 region upper address register */
#define CPU_CFI3_ACCENPF7_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF84C01FCu)

/** \brief 200, CPU3 NVM interface 0 configuration register 0 */
#define CPU_CFI3_PFI0_FLASHCON0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PFI_FLASHCON0*)0xF84C0200u)

/** \brief 204, CPU3 NVM interface 0 configuration register 1 */
#define CPU_CFI3_PFI0_FLASHCON1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PFI_FLASHCON1*)0xF84C0204u)

/** \brief 208, CPU3 NVM interface 1 configuration register 0 */
#define CPU_CFI3_PFI1_FLASHCON0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PFI_FLASHCON0*)0xF84C0208u)

/** \brief 20C, CPU3 NVM interface 1 configuration register 1 */
#define CPU_CFI3_PFI1_FLASHCON1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PFI_FLASHCON1*)0xF84C020Cu)

/** \brief 210, CPU3 NVM interface 0 MCDS performance counter control register 0 */
#define CPU_CFI3_TS16PNVM0_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_TS16P_NVM_CTRL0*)0xF84C0210u)

/** \brief 214, CPU3 NVM interface 0 MCDS performance counter control register 1 */
#define CPU_CFI3_TS16PNVM0_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_TS16P_NVM_CTRL1*)0xF84C0214u)

/** \brief 218, CPU3 NVM interface 1 MCDS performance counter control register 0 */
#define CPU_CFI3_TS16PNVM1_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_TS16P_NVM_CTRL0*)0xF84C0218u)

/** \brief 21C, CPU3 NVM interface 1 MCDS performance counter control register 1 */
#define CPU_CFI3_TS16PNVM1_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_TS16P_NVM_CTRL1*)0xF84C021Cu)

/** \brief 240, CPU3 NVM interface lockstep control register */
#define CPU_CFI3_CFILCLCON /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_LCLCON_RO*)0xF84C0240u)

/** \brief 244, CPU3 NVM interface lockstep test register */
#define CPU_CFI3_CFILCLTEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_CFILCLTEST*)0xF84C0244u)

/** \brief 250, CPU3 CFI error register */
#define CPU_CFI3_CFIERR /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_CFIERR*)0xF84C0250u)

/** \brief 254, CPU3 CFI error address register */
#define CPU_CFI3_CFIERRAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_CFIERRAR*)0xF84C0254u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Cpucfi_Registers_Cfg_Cpu_cfi4
 * \{  */
/** \brief 0, CPU4 PROTPFSFR register endinit */
#define CPU_CFI4_PROTPFSFRE /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PROT*)0xF8500000u)

/** \brief 8, CPU4 PROTPFSFR register safe endinit */
#define CPU_CFI4_PROTPFSFRSE /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PROT*)0xF8500008u)

/** \brief 20, CPU4 shadow NVM SFR write access enable register A */
#define CPU_CFI4_ACCENPFSFRCFG_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_WRA*)0xF8500020u)

/** \brief 24, CPU4 shadow NVM SFR write access enable register B */
#define CPU_CFI4_ACCENPFSFRCFG_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_WRB_SRI*)0xF8500024u)

/** \brief 28, CPU4 shadow NVM SFR read access enable register A */
#define CPU_CFI4_ACCENPFSFRCFG_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_RDA*)0xF8500028u)

/** \brief 2C, CPU4 shadow NVM SFR read access enable register B */
#define CPU_CFI4_ACCENPFSFRCFG_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_RDB_SRI*)0xF850002Cu)

/** \brief 30, CPU4 shadow NVM SFR VM access enable register */
#define CPU_CFI4_ACCENPFSFRCFG_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_VM*)0xF8500030u)

/** \brief 34, CPU4 shadow NVM SFR PRS access enable register */
#define CPU_CFI4_ACCENPFSFRCFG_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_PRS*)0xF8500034u)

/** \brief 48, CPU4 PROTPF register safe endinit */
#define CPU_CFI4_PROTPFSE /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PROT_SEL8*)0xF8500048u)

/** \brief 68, CPU4 shadow NVM read access enable register A */
#define CPU_CFI4_ACCENPFCFG_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_RDA*)0xF8500068u)

/** \brief 6C, CPU4 shadow NVM read access enable register B */
#define CPU_CFI4_ACCENPFCFG_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_RDB_SRI*)0xF850006Cu)

/** \brief 70, CPU4 shadow NVM VM access enable register */
#define CPU_CFI4_ACCENPFCFG_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_VM_NOWR*)0xF8500070u)

/** \brief 74, CPU4 shadow NVM PRS access enable register */
#define CPU_CFI4_ACCENPFCFG_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_PRS_NOWR*)0xF8500074u)

/** \brief 78, CPU4 shadow NVM region lower address register */
#define CPU_CFI4_ACCENPFCFG_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_RGNLA16_89*)0xF8500078u)

/** \brief 7C, CPU4 shadow NVM region upper address register */
#define CPU_CFI4_ACCENPFCFG_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_RGNUA16_89*)0xF850007Cu)

/** \brief 80, CPU4 NVM SFR write access enable register A */
#define CPU_CFI4_ACCENPFSFR_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_WRA*)0xF8500080u)

/** \brief 84, CPU4 NVM SFR write access enable register B */
#define CPU_CFI4_ACCENPFSFR_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_WRB_SRI*)0xF8500084u)

/** \brief 88, CPU4 NVM SFR read access enable register A */
#define CPU_CFI4_ACCENPFSFR_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF8500088u)

/** \brief 8C, CPU4 NVM SFR read access enable register B */
#define CPU_CFI4_ACCENPFSFR_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF850008Cu)

/** \brief 90, CPU4 NVM SFR VM access enable register */
#define CPU_CFI4_ACCENPFSFR_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM*)0xF8500090u)

/** \brief 94, CPU4 NVM SFR PRS access enable register */
#define CPU_CFI4_ACCENPFSFR_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS*)0xF8500094u)

/** \brief 108, CPU4 NVM range 0 read access enable register A */
#define CPU_CFI4_ACCENPF0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF8500108u)

/** \brief 10C, CPU4 NVM range 0 read access enable register B */
#define CPU_CFI4_ACCENPF0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF850010Cu)

/** \brief 110, CPU4 NVM range 0 VM access enable register */
#define CPU_CFI4_ACCENPF0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF8500110u)

/** \brief 114, CPU4 NVM range 0 PRS access enable register */
#define CPU_CFI4_ACCENPF0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF8500114u)

/** \brief 118, CPU4 NVM range 0 region lower address register */
#define CPU_CFI4_ACCENPF0_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF8500118u)

/** \brief 11C, CPU4 NVM range 0 region upper address register */
#define CPU_CFI4_ACCENPF0_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF850011Cu)

/** \brief 128, CPU4 NVM range 1 read access enable register A */
#define CPU_CFI4_ACCENPF1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF8500128u)

/** \brief 12C, CPU4 NVM range 1 read access enable register B */
#define CPU_CFI4_ACCENPF1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF850012Cu)

/** \brief 130, CPU4 NVM range 1 VM access enable register */
#define CPU_CFI4_ACCENPF1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF8500130u)

/** \brief 134, CPU4 NVM range 1 PRS access enable register */
#define CPU_CFI4_ACCENPF1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF8500134u)

/** \brief 138, CPU4 NVM range 1 region lower address register */
#define CPU_CFI4_ACCENPF1_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF8500138u)

/** \brief 13C, CPU4 NVM range 1 region upper address register */
#define CPU_CFI4_ACCENPF1_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF850013Cu)

/** \brief 148, CPU4 NVM range 2 read access enable register A */
#define CPU_CFI4_ACCENPF2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF8500148u)

/** \brief 14C, CPU4 NVM range 2 read access enable register B */
#define CPU_CFI4_ACCENPF2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF850014Cu)

/** \brief 150, CPU4 NVM range 2 VM access enable register */
#define CPU_CFI4_ACCENPF2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF8500150u)

/** \brief 154, CPU4 NVM range 2 PRS access enable register */
#define CPU_CFI4_ACCENPF2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF8500154u)

/** \brief 158, CPU4 NVM range 2 region lower address register */
#define CPU_CFI4_ACCENPF2_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF8500158u)

/** \brief 15C, CPU4 NVM range 2 region upper address register */
#define CPU_CFI4_ACCENPF2_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF850015Cu)

/** \brief 168, CPU4 NVM range 3 read access enable register A */
#define CPU_CFI4_ACCENPF3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF8500168u)

/** \brief 16C, CPU4 NVM range 3 read access enable register B */
#define CPU_CFI4_ACCENPF3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF850016Cu)

/** \brief 170, CPU4 NVM range 3 VM access enable register */
#define CPU_CFI4_ACCENPF3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF8500170u)

/** \brief 174, CPU4 NVM range 3 PRS access enable register */
#define CPU_CFI4_ACCENPF3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF8500174u)

/** \brief 178, CPU4 NVM range 3 region lower address register */
#define CPU_CFI4_ACCENPF3_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF8500178u)

/** \brief 17C, CPU4 NVM range 3 region upper address register */
#define CPU_CFI4_ACCENPF3_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF850017Cu)

/** \brief 188, CPU4 NVM range 4 read access enable register A */
#define CPU_CFI4_ACCENPF4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF8500188u)

/** \brief 18C, CPU4 NVM range 4 read access enable register B */
#define CPU_CFI4_ACCENPF4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF850018Cu)

/** \brief 190, CPU4 NVM range 4 VM access enable register */
#define CPU_CFI4_ACCENPF4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF8500190u)

/** \brief 194, CPU4 NVM range 4 PRS access enable register */
#define CPU_CFI4_ACCENPF4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF8500194u)

/** \brief 198, CPU4 NVM range 4 region lower address register */
#define CPU_CFI4_ACCENPF4_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF8500198u)

/** \brief 19C, CPU4 NVM range 4 region upper address register */
#define CPU_CFI4_ACCENPF4_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF850019Cu)

/** \brief 1A8, CPU4 NVM range 5 read access enable register A */
#define CPU_CFI4_ACCENPF5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF85001A8u)

/** \brief 1AC, CPU4 NVM range 5 read access enable register B */
#define CPU_CFI4_ACCENPF5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF85001ACu)

/** \brief 1B0, CPU4 NVM range 5 VM access enable register */
#define CPU_CFI4_ACCENPF5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF85001B0u)

/** \brief 1B4, CPU4 NVM range 5 PRS access enable register */
#define CPU_CFI4_ACCENPF5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF85001B4u)

/** \brief 1B8, CPU4 NVM range 5 region lower address register */
#define CPU_CFI4_ACCENPF5_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF85001B8u)

/** \brief 1BC, CPU4 NVM range 5 region upper address register */
#define CPU_CFI4_ACCENPF5_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF85001BCu)

/** \brief 1C8, CPU4 NVM range 6 read access enable register A */
#define CPU_CFI4_ACCENPF6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF85001C8u)

/** \brief 1CC, CPU4 NVM range 6 read access enable register B */
#define CPU_CFI4_ACCENPF6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF85001CCu)

/** \brief 1D0, CPU4 NVM range 6 VM access enable register */
#define CPU_CFI4_ACCENPF6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF85001D0u)

/** \brief 1D4, CPU4 NVM range 6 PRS access enable register */
#define CPU_CFI4_ACCENPF6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF85001D4u)

/** \brief 1D8, CPU4 NVM range 6 region lower address register */
#define CPU_CFI4_ACCENPF6_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF85001D8u)

/** \brief 1DC, CPU4 NVM range 6 region upper address register */
#define CPU_CFI4_ACCENPF6_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF85001DCu)

/** \brief 1E8, CPU4 NVM range 7 read access enable register A */
#define CPU_CFI4_ACCENPF7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF85001E8u)

/** \brief 1EC, CPU4 NVM range 7 read access enable register B */
#define CPU_CFI4_ACCENPF7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF85001ECu)

/** \brief 1F0, CPU4 NVM range 7 VM access enable register */
#define CPU_CFI4_ACCENPF7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF85001F0u)

/** \brief 1F4, CPU4 NVM range 7 PRS access enable register */
#define CPU_CFI4_ACCENPF7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF85001F4u)

/** \brief 1F8, CPU4 NVM range 7 region lower address register */
#define CPU_CFI4_ACCENPF7_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF85001F8u)

/** \brief 1FC, CPU4 NVM range 7 region upper address register */
#define CPU_CFI4_ACCENPF7_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF85001FCu)

/** \brief 200, CPU4 NVM interface 0 configuration register 0 */
#define CPU_CFI4_PFI0_FLASHCON0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PFI_FLASHCON0*)0xF8500200u)

/** \brief 204, CPU4 NVM interface 0 configuration register 1 */
#define CPU_CFI4_PFI0_FLASHCON1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PFI_FLASHCON1*)0xF8500204u)

/** \brief 208, CPU4 NVM interface 1 configuration register 0 */
#define CPU_CFI4_PFI1_FLASHCON0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PFI_FLASHCON0*)0xF8500208u)

/** \brief 20C, CPU4 NVM interface 1 configuration register 1 */
#define CPU_CFI4_PFI1_FLASHCON1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PFI_FLASHCON1*)0xF850020Cu)

/** \brief 210, CPU4 NVM interface 0 MCDS performance counter control register 0 */
#define CPU_CFI4_TS16PNVM0_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_TS16P_NVM_CTRL0*)0xF8500210u)

/** \brief 214, CPU4 NVM interface 0 MCDS performance counter control register 1 */
#define CPU_CFI4_TS16PNVM0_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_TS16P_NVM_CTRL1*)0xF8500214u)

/** \brief 218, CPU4 NVM interface 1 MCDS performance counter control register 0 */
#define CPU_CFI4_TS16PNVM1_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_TS16P_NVM_CTRL0*)0xF8500218u)

/** \brief 21C, CPU4 NVM interface 1 MCDS performance counter control register 1 */
#define CPU_CFI4_TS16PNVM1_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_TS16P_NVM_CTRL1*)0xF850021Cu)

/** \brief 240, CPU4 NVM interface lockstep control register */
#define CPU_CFI4_CFILCLCON /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_LCLCON_RO*)0xF8500240u)

/** \brief 244, CPU4 NVM interface lockstep test register */
#define CPU_CFI4_CFILCLTEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_CFILCLTEST*)0xF8500244u)

/** \brief 250, CPU4 CFI error register */
#define CPU_CFI4_CFIERR /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_CFIERR*)0xF8500250u)

/** \brief 254, CPU4 CFI error address register */
#define CPU_CFI4_CFIERRAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_CFIERRAR*)0xF8500254u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Cpucfi_Registers_Cfg_Cpu_cfi5
 * \{  */
/** \brief 0, CPU5 PROTPFSFR register endinit */
#define CPU_CFI5_PROTPFSFRE /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PROT*)0xF8540000u)

/** \brief 8, CPU5 PROTPFSFR register safe endinit */
#define CPU_CFI5_PROTPFSFRSE /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PROT*)0xF8540008u)

/** \brief 20, CPU5 shadow NVM SFR write access enable register A */
#define CPU_CFI5_ACCENPFSFRCFG_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_WRA*)0xF8540020u)

/** \brief 24, CPU5 shadow NVM SFR write access enable register B */
#define CPU_CFI5_ACCENPFSFRCFG_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_WRB_SRI*)0xF8540024u)

/** \brief 28, CPU5 shadow NVM SFR read access enable register A */
#define CPU_CFI5_ACCENPFSFRCFG_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_RDA*)0xF8540028u)

/** \brief 2C, CPU5 shadow NVM SFR read access enable register B */
#define CPU_CFI5_ACCENPFSFRCFG_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_RDB_SRI*)0xF854002Cu)

/** \brief 30, CPU5 shadow NVM SFR VM access enable register */
#define CPU_CFI5_ACCENPFSFRCFG_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_VM*)0xF8540030u)

/** \brief 34, CPU5 shadow NVM SFR PRS access enable register */
#define CPU_CFI5_ACCENPFSFRCFG_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_PRS*)0xF8540034u)

/** \brief 48, CPU5 PROTPF register safe endinit */
#define CPU_CFI5_PROTPFSE /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PROT_SEL8*)0xF8540048u)

/** \brief 68, CPU5 shadow NVM read access enable register A */
#define CPU_CFI5_ACCENPFCFG_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_RDA*)0xF8540068u)

/** \brief 6C, CPU5 shadow NVM read access enable register B */
#define CPU_CFI5_ACCENPFCFG_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_RDB_SRI*)0xF854006Cu)

/** \brief 70, CPU5 shadow NVM VM access enable register */
#define CPU_CFI5_ACCENPFCFG_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_VM_NOWR*)0xF8540070u)

/** \brief 74, CPU5 shadow NVM PRS access enable register */
#define CPU_CFI5_ACCENPFCFG_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_PRS_NOWR*)0xF8540074u)

/** \brief 78, CPU5 shadow NVM region lower address register */
#define CPU_CFI5_ACCENPFCFG_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_RGNLA16_89*)0xF8540078u)

/** \brief 7C, CPU5 shadow NVM region upper address register */
#define CPU_CFI5_ACCENPFCFG_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_RGNUA16_89*)0xF854007Cu)

/** \brief 80, CPU5 NVM SFR write access enable register A */
#define CPU_CFI5_ACCENPFSFR_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_WRA*)0xF8540080u)

/** \brief 84, CPU5 NVM SFR write access enable register B */
#define CPU_CFI5_ACCENPFSFR_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_WRB_SRI*)0xF8540084u)

/** \brief 88, CPU5 NVM SFR read access enable register A */
#define CPU_CFI5_ACCENPFSFR_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF8540088u)

/** \brief 8C, CPU5 NVM SFR read access enable register B */
#define CPU_CFI5_ACCENPFSFR_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF854008Cu)

/** \brief 90, CPU5 NVM SFR VM access enable register */
#define CPU_CFI5_ACCENPFSFR_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM*)0xF8540090u)

/** \brief 94, CPU5 NVM SFR PRS access enable register */
#define CPU_CFI5_ACCENPFSFR_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS*)0xF8540094u)

/** \brief 108, CPU5 NVM range 0 read access enable register A */
#define CPU_CFI5_ACCENPF0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF8540108u)

/** \brief 10C, CPU5 NVM range 0 read access enable register B */
#define CPU_CFI5_ACCENPF0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF854010Cu)

/** \brief 110, CPU5 NVM range 0 VM access enable register */
#define CPU_CFI5_ACCENPF0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF8540110u)

/** \brief 114, CPU5 NVM range 0 PRS access enable register */
#define CPU_CFI5_ACCENPF0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF8540114u)

/** \brief 118, CPU5 NVM range 0 region lower address register */
#define CPU_CFI5_ACCENPF0_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF8540118u)

/** \brief 11C, CPU5 NVM range 0 region upper address register */
#define CPU_CFI5_ACCENPF0_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF854011Cu)

/** \brief 128, CPU5 NVM range 1 read access enable register A */
#define CPU_CFI5_ACCENPF1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF8540128u)

/** \brief 12C, CPU5 NVM range 1 read access enable register B */
#define CPU_CFI5_ACCENPF1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF854012Cu)

/** \brief 130, CPU5 NVM range 1 VM access enable register */
#define CPU_CFI5_ACCENPF1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF8540130u)

/** \brief 134, CPU5 NVM range 1 PRS access enable register */
#define CPU_CFI5_ACCENPF1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF8540134u)

/** \brief 138, CPU5 NVM range 1 region lower address register */
#define CPU_CFI5_ACCENPF1_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF8540138u)

/** \brief 13C, CPU5 NVM range 1 region upper address register */
#define CPU_CFI5_ACCENPF1_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF854013Cu)

/** \brief 148, CPU5 NVM range 2 read access enable register A */
#define CPU_CFI5_ACCENPF2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF8540148u)

/** \brief 14C, CPU5 NVM range 2 read access enable register B */
#define CPU_CFI5_ACCENPF2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF854014Cu)

/** \brief 150, CPU5 NVM range 2 VM access enable register */
#define CPU_CFI5_ACCENPF2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF8540150u)

/** \brief 154, CPU5 NVM range 2 PRS access enable register */
#define CPU_CFI5_ACCENPF2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF8540154u)

/** \brief 158, CPU5 NVM range 2 region lower address register */
#define CPU_CFI5_ACCENPF2_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF8540158u)

/** \brief 15C, CPU5 NVM range 2 region upper address register */
#define CPU_CFI5_ACCENPF2_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF854015Cu)

/** \brief 168, CPU5 NVM range 3 read access enable register A */
#define CPU_CFI5_ACCENPF3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF8540168u)

/** \brief 16C, CPU5 NVM range 3 read access enable register B */
#define CPU_CFI5_ACCENPF3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF854016Cu)

/** \brief 170, CPU5 NVM range 3 VM access enable register */
#define CPU_CFI5_ACCENPF3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF8540170u)

/** \brief 174, CPU5 NVM range 3 PRS access enable register */
#define CPU_CFI5_ACCENPF3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF8540174u)

/** \brief 178, CPU5 NVM range 3 region lower address register */
#define CPU_CFI5_ACCENPF3_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF8540178u)

/** \brief 17C, CPU5 NVM range 3 region upper address register */
#define CPU_CFI5_ACCENPF3_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF854017Cu)

/** \brief 188, CPU5 NVM range 4 read access enable register A */
#define CPU_CFI5_ACCENPF4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF8540188u)

/** \brief 18C, CPU5 NVM range 4 read access enable register B */
#define CPU_CFI5_ACCENPF4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF854018Cu)

/** \brief 190, CPU5 NVM range 4 VM access enable register */
#define CPU_CFI5_ACCENPF4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF8540190u)

/** \brief 194, CPU5 NVM range 4 PRS access enable register */
#define CPU_CFI5_ACCENPF4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF8540194u)

/** \brief 198, CPU5 NVM range 4 region lower address register */
#define CPU_CFI5_ACCENPF4_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF8540198u)

/** \brief 19C, CPU5 NVM range 4 region upper address register */
#define CPU_CFI5_ACCENPF4_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF854019Cu)

/** \brief 1A8, CPU5 NVM range 5 read access enable register A */
#define CPU_CFI5_ACCENPF5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF85401A8u)

/** \brief 1AC, CPU5 NVM range 5 read access enable register B */
#define CPU_CFI5_ACCENPF5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF85401ACu)

/** \brief 1B0, CPU5 NVM range 5 VM access enable register */
#define CPU_CFI5_ACCENPF5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF85401B0u)

/** \brief 1B4, CPU5 NVM range 5 PRS access enable register */
#define CPU_CFI5_ACCENPF5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF85401B4u)

/** \brief 1B8, CPU5 NVM range 5 region lower address register */
#define CPU_CFI5_ACCENPF5_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF85401B8u)

/** \brief 1BC, CPU5 NVM range 5 region upper address register */
#define CPU_CFI5_ACCENPF5_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF85401BCu)

/** \brief 1C8, CPU5 NVM range 6 read access enable register A */
#define CPU_CFI5_ACCENPF6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF85401C8u)

/** \brief 1CC, CPU5 NVM range 6 read access enable register B */
#define CPU_CFI5_ACCENPF6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF85401CCu)

/** \brief 1D0, CPU5 NVM range 6 VM access enable register */
#define CPU_CFI5_ACCENPF6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF85401D0u)

/** \brief 1D4, CPU5 NVM range 6 PRS access enable register */
#define CPU_CFI5_ACCENPF6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF85401D4u)

/** \brief 1D8, CPU5 NVM range 6 region lower address register */
#define CPU_CFI5_ACCENPF6_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF85401D8u)

/** \brief 1DC, CPU5 NVM range 6 region upper address register */
#define CPU_CFI5_ACCENPF6_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF85401DCu)

/** \brief 1E8, CPU5 NVM range 7 read access enable register A */
#define CPU_CFI5_ACCENPF7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF85401E8u)

/** \brief 1EC, CPU5 NVM range 7 read access enable register B */
#define CPU_CFI5_ACCENPF7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF85401ECu)

/** \brief 1F0, CPU5 NVM range 7 VM access enable register */
#define CPU_CFI5_ACCENPF7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF85401F0u)

/** \brief 1F4, CPU5 NVM range 7 PRS access enable register */
#define CPU_CFI5_ACCENPF7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF85401F4u)

/** \brief 1F8, CPU5 NVM range 7 region lower address register */
#define CPU_CFI5_ACCENPF7_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF85401F8u)

/** \brief 1FC, CPU5 NVM range 7 region upper address register */
#define CPU_CFI5_ACCENPF7_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF85401FCu)

/** \brief 200, CPU5 NVM interface 0 configuration register 0 */
#define CPU_CFI5_PFI0_FLASHCON0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PFI_FLASHCON0*)0xF8540200u)

/** \brief 204, CPU5 NVM interface 0 configuration register 1 */
#define CPU_CFI5_PFI0_FLASHCON1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PFI_FLASHCON1*)0xF8540204u)

/** \brief 208, CPU5 NVM interface 1 configuration register 0 */
#define CPU_CFI5_PFI1_FLASHCON0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PFI_FLASHCON0*)0xF8540208u)

/** \brief 20C, CPU5 NVM interface 1 configuration register 1 */
#define CPU_CFI5_PFI1_FLASHCON1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PFI_FLASHCON1*)0xF854020Cu)

/** \brief 210, CPU5 NVM interface 0 MCDS performance counter control register 0 */
#define CPU_CFI5_TS16PNVM0_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_TS16P_NVM_CTRL0*)0xF8540210u)

/** \brief 214, CPU5 NVM interface 0 MCDS performance counter control register 1 */
#define CPU_CFI5_TS16PNVM0_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_TS16P_NVM_CTRL1*)0xF8540214u)

/** \brief 218, CPU5 NVM interface 1 MCDS performance counter control register 0 */
#define CPU_CFI5_TS16PNVM1_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_TS16P_NVM_CTRL0*)0xF8540218u)

/** \brief 21C, CPU5 NVM interface 1 MCDS performance counter control register 1 */
#define CPU_CFI5_TS16PNVM1_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_TS16P_NVM_CTRL1*)0xF854021Cu)

/** \brief 240, CPU5 NVM interface lockstep control register */
#define CPU_CFI5_CFILCLCON /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_LCLCON_RO*)0xF8540240u)

/** \brief 244, CPU5 NVM interface lockstep test register */
#define CPU_CFI5_CFILCLTEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_CFILCLTEST*)0xF8540244u)

/** \brief 250, CPU5 CFI error register */
#define CPU_CFI5_CFIERR /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_CFIERR*)0xF8540250u)

/** \brief 254, CPU5 CFI error address register */
#define CPU_CFI5_CFIERRAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_CFIERRAR*)0xF8540254u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Cpucfi_Registers_Cfg_Cpu_cfics
 * \{  */
/** \brief 0, CPUcs PROTPFSFR register endinit */
#define CPU_CFICS_PROTPFSFRE /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PROT*)0xF8580000u)

/** \brief 8, CPUcs PROTPFSFR register safe endinit */
#define CPU_CFICS_PROTPFSFRSE /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PROT*)0xF8580008u)

/** \brief 20, CPUcs shadow NVM SFR write access enable register A */
#define CPU_CFICS_ACCENPFSFRCFG_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_WRA*)0xF8580020u)

/** \brief 24, CPUcs shadow NVM SFR write access enable register B */
#define CPU_CFICS_ACCENPFSFRCFG_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_WRB_SRI*)0xF8580024u)

/** \brief 28, CPUcs shadow NVM SFR read access enable register A */
#define CPU_CFICS_ACCENPFSFRCFG_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_RDA*)0xF8580028u)

/** \brief 2C, CPUcs shadow NVM SFR read access enable register B */
#define CPU_CFICS_ACCENPFSFRCFG_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_RDB_SRI*)0xF858002Cu)

/** \brief 30, CPUcs shadow NVM SFR VM access enable register */
#define CPU_CFICS_ACCENPFSFRCFG_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_VM*)0xF8580030u)

/** \brief 34, CPUcs shadow NVM SFR PRS access enable register */
#define CPU_CFICS_ACCENPFSFRCFG_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_PRS*)0xF8580034u)

/** \brief 48, CPUcs PROTPF register safe endinit */
#define CPU_CFICS_PROTPFSE /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PROT_SEL8*)0xF8580048u)

/** \brief 68, CPUcs shadow NVM read access enable register A */
#define CPU_CFICS_ACCENPFCFG_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_RDA*)0xF8580068u)

/** \brief 6C, CPUcs shadow NVM read access enable register B */
#define CPU_CFICS_ACCENPFCFG_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_RDB_SRI*)0xF858006Cu)

/** \brief 70, CPUcs shadow NVM VM access enable register */
#define CPU_CFICS_ACCENPFCFG_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_VM_NOWR*)0xF8580070u)

/** \brief 74, CPUcs shadow NVM PRS access enable register */
#define CPU_CFICS_ACCENPFCFG_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_PRS_NOWR*)0xF8580074u)

/** \brief 78, CPUcs shadow NVM region lower address register */
#define CPU_CFICS_ACCENPFCFG_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_RGNLA16_89*)0xF8580078u)

/** \brief 7C, CPUcs shadow NVM region upper address register */
#define CPU_CFICS_ACCENPFCFG_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_ACCEN_RGNUA16_89*)0xF858007Cu)

/** \brief 80, CPUcs NVM SFR write access enable register A */
#define CPU_CFICS_ACCENPFSFR_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_WRA*)0xF8580080u)

/** \brief 84, CPUcs NVM SFR write access enable register B */
#define CPU_CFICS_ACCENPFSFR_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_WRB_SRI*)0xF8580084u)

/** \brief 88, CPUcs NVM SFR read access enable register A */
#define CPU_CFICS_ACCENPFSFR_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF8580088u)

/** \brief 8C, CPUcs NVM SFR read access enable register B */
#define CPU_CFICS_ACCENPFSFR_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF858008Cu)

/** \brief 90, CPUcs NVM SFR VM access enable register */
#define CPU_CFICS_ACCENPFSFR_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM*)0xF8580090u)

/** \brief 94, CPUcs NVM SFR PRS access enable register */
#define CPU_CFICS_ACCENPFSFR_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS*)0xF8580094u)

/** \brief 108, CPUcs NVM range 0 read access enable register A */
#define CPU_CFICS_ACCENPF0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF8580108u)

/** \brief 10C, CPUcs NVM range 0 read access enable register B */
#define CPU_CFICS_ACCENPF0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF858010Cu)

/** \brief 110, CPUcs NVM range 0 VM access enable register */
#define CPU_CFICS_ACCENPF0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF8580110u)

/** \brief 114, CPUcs NVM range 0 PRS access enable register */
#define CPU_CFICS_ACCENPF0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF8580114u)

/** \brief 118, CPUcs NVM range 0 region lower address register */
#define CPU_CFICS_ACCENPF0_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF8580118u)

/** \brief 11C, CPUcs NVM range 0 region upper address register */
#define CPU_CFICS_ACCENPF0_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF858011Cu)

/** \brief 128, CPUcs NVM range 1 read access enable register A */
#define CPU_CFICS_ACCENPF1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF8580128u)

/** \brief 12C, CPUcs NVM range 1 read access enable register B */
#define CPU_CFICS_ACCENPF1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF858012Cu)

/** \brief 130, CPUcs NVM range 1 VM access enable register */
#define CPU_CFICS_ACCENPF1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF8580130u)

/** \brief 134, CPUcs NVM range 1 PRS access enable register */
#define CPU_CFICS_ACCENPF1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF8580134u)

/** \brief 138, CPUcs NVM range 1 region lower address register */
#define CPU_CFICS_ACCENPF1_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF8580138u)

/** \brief 13C, CPUcs NVM range 1 region upper address register */
#define CPU_CFICS_ACCENPF1_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF858013Cu)

/** \brief 148, CPUcs NVM range 2 read access enable register A */
#define CPU_CFICS_ACCENPF2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF8580148u)

/** \brief 14C, CPUcs NVM range 2 read access enable register B */
#define CPU_CFICS_ACCENPF2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF858014Cu)

/** \brief 150, CPUcs NVM range 2 VM access enable register */
#define CPU_CFICS_ACCENPF2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF8580150u)

/** \brief 154, CPUcs NVM range 2 PRS access enable register */
#define CPU_CFICS_ACCENPF2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF8580154u)

/** \brief 158, CPUcs NVM range 2 region lower address register */
#define CPU_CFICS_ACCENPF2_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF8580158u)

/** \brief 15C, CPUcs NVM range 2 region upper address register */
#define CPU_CFICS_ACCENPF2_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF858015Cu)

/** \brief 168, CPUcs NVM range 3 read access enable register A */
#define CPU_CFICS_ACCENPF3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF8580168u)

/** \brief 16C, CPUcs NVM range 3 read access enable register B */
#define CPU_CFICS_ACCENPF3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF858016Cu)

/** \brief 170, CPUcs NVM range 3 VM access enable register */
#define CPU_CFICS_ACCENPF3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF8580170u)

/** \brief 174, CPUcs NVM range 3 PRS access enable register */
#define CPU_CFICS_ACCENPF3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF8580174u)

/** \brief 178, CPUcs NVM range 3 region lower address register */
#define CPU_CFICS_ACCENPF3_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF8580178u)

/** \brief 17C, CPUcs NVM range 3 region upper address register */
#define CPU_CFICS_ACCENPF3_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF858017Cu)

/** \brief 188, CPUcs NVM range 4 read access enable register A */
#define CPU_CFICS_ACCENPF4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF8580188u)

/** \brief 18C, CPUcs NVM range 4 read access enable register B */
#define CPU_CFICS_ACCENPF4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF858018Cu)

/** \brief 190, CPUcs NVM range 4 VM access enable register */
#define CPU_CFICS_ACCENPF4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF8580190u)

/** \brief 194, CPUcs NVM range 4 PRS access enable register */
#define CPU_CFICS_ACCENPF4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF8580194u)

/** \brief 198, CPUcs NVM range 4 region lower address register */
#define CPU_CFICS_ACCENPF4_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF8580198u)

/** \brief 19C, CPUcs NVM range 4 region upper address register */
#define CPU_CFICS_ACCENPF4_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF858019Cu)

/** \brief 1A8, CPUcs NVM range 5 read access enable register A */
#define CPU_CFICS_ACCENPF5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF85801A8u)

/** \brief 1AC, CPUcs NVM range 5 read access enable register B */
#define CPU_CFICS_ACCENPF5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF85801ACu)

/** \brief 1B0, CPUcs NVM range 5 VM access enable register */
#define CPU_CFICS_ACCENPF5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF85801B0u)

/** \brief 1B4, CPUcs NVM range 5 PRS access enable register */
#define CPU_CFICS_ACCENPF5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF85801B4u)

/** \brief 1B8, CPUcs NVM range 5 region lower address register */
#define CPU_CFICS_ACCENPF5_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF85801B8u)

/** \brief 1BC, CPUcs NVM range 5 region upper address register */
#define CPU_CFICS_ACCENPF5_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF85801BCu)

/** \brief 1C8, CPUcs NVM range 6 read access enable register A */
#define CPU_CFICS_ACCENPF6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF85801C8u)

/** \brief 1CC, CPUcs NVM range 6 read access enable register B */
#define CPU_CFICS_ACCENPF6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF85801CCu)

/** \brief 1D0, CPUcs NVM range 6 VM access enable register */
#define CPU_CFICS_ACCENPF6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF85801D0u)

/** \brief 1D4, CPUcs NVM range 6 PRS access enable register */
#define CPU_CFICS_ACCENPF6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF85801D4u)

/** \brief 1D8, CPUcs NVM range 6 region lower address register */
#define CPU_CFICS_ACCENPF6_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF85801D8u)

/** \brief 1DC, CPUcs NVM range 6 region upper address register */
#define CPU_CFICS_ACCENPF6_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF85801DCu)

/** \brief 1E8, CPUcs NVM range 7 read access enable register A */
#define CPU_CFICS_ACCENPF7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDA*)0xF85801E8u)

/** \brief 1EC, CPUcs NVM range 7 read access enable register B */
#define CPU_CFICS_ACCENPF7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RDB_SRI*)0xF85801ECu)

/** \brief 1F0, CPUcs NVM range 7 VM access enable register */
#define CPU_CFICS_ACCENPF7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_VM_NOWR*)0xF85801F0u)

/** \brief 1F4, CPUcs NVM range 7 PRS access enable register */
#define CPU_CFICS_ACCENPF7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_PRS_NOWR*)0xF85801F4u)

/** \brief 1F8, CPUcs NVM range 7 region lower address register */
#define CPU_CFICS_ACCENPF7_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNLA16_89*)0xF85801F8u)

/** \brief 1FC, CPUcs NVM range 7 region upper address register */
#define CPU_CFICS_ACCENPF7_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_RO_ACCEN_RGNUA16_89*)0xF85801FCu)

/** \brief 200, CPUcs NVM interface 0 configuration register 0 */
#define CPU_CFICS_PFI0_FLASHCON0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PFI_FLASHCON0*)0xF8580200u)

/** \brief 204, CPUcs NVM interface 0 configuration register 1 */
#define CPU_CFICS_PFI0_FLASHCON1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_PFI_FLASHCON1*)0xF8580204u)

/** \brief 210, CPUcs NVM interface 0 MCDS performance counter control register 0 */
#define CPU_CFICS_TS16PNVM0_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_TS16P_NVM_CTRL0*)0xF8580210u)

/** \brief 214, CPUcs NVM interface 0 MCDS performance counter control register 1 */
#define CPU_CFICS_TS16PNVM0_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_TS16P_NVM_CTRL1*)0xF8580214u)

/** \brief 240, CPUcs NVM interface lockstep control register */
#define CPU_CFICS_CFILCLCON /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_LCLCON_RO*)0xF8580240u)

/** \brief 244, CPUcs NVM interface lockstep test register */
#define CPU_CFICS_CFILCLTEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_CFILCLTEST*)0xF8580244u)

/** \brief 250, CPUcs CFI error register */
#define CPU_CFICS_CFIERR /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_CFIERR*)0xF8580250u)

/** \brief 254, CPUcs CFI error address register */
#define CPU_CFICS_CFIERRAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CPUCFI_CFIERRAR*)0xF8580254u)


/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXCPUCFI_REG_H */
