{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1463179265174 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1463179265177 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 13 15:41:04 2016 " "Processing started: Fri May 13 15:41:04 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1463179265177 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463179265177 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ROM -c ROM " "Command: quartus_map --read_settings_files=on --write_settings_files=off ROM -c ROM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463179265177 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1463179265591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file sine_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sine_rom " "Found entity 1: sine_rom" {  } { { "sine_rom.sv" "" { Text "/home/enratzz/altera_lite/15.1/Lab_5/sine_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463179292604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463179292604 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "debounce.sv(29) " "Verilog HDL information at debounce.sv(29): always construct contains both blocking and non-blocking assignments" {  } { { "debounce.sv" "" { Text "/home/enratzz/altera_lite/15.1/Lab_5/debounce.sv" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1463179292606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.sv 1 1 " "Found 1 design units, including 1 entities, in source file debounce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.sv" "" { Text "/home/enratzz/altera_lite/15.1/Lab_5/debounce.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463179292607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463179292607 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ROM.sv(104) " "Verilog HDL information at ROM.sv(104): always construct contains both blocking and non-blocking assignments" {  } { { "ROM.sv" "" { Text "/home/enratzz/altera_lite/15.1/Lab_5/ROM.sv" 104 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1463179292608 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ROM.sv(213) " "Verilog HDL Expression warning at ROM.sv(213): truncated literal to match 2 bits" {  } { { "ROM.sv" "" { Text "/home/enratzz/altera_lite/15.1/Lab_5/ROM.sv" 213 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1463179292609 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ROM.sv(214) " "Verilog HDL Expression warning at ROM.sv(214): truncated literal to match 2 bits" {  } { { "ROM.sv" "" { Text "/home/enratzz/altera_lite/15.1/Lab_5/ROM.sv" 214 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1463179292609 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ROM.sv(215) " "Verilog HDL Expression warning at ROM.sv(215): truncated literal to match 2 bits" {  } { { "ROM.sv" "" { Text "/home/enratzz/altera_lite/15.1/Lab_5/ROM.sv" 215 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1463179292609 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ROM.sv(216) " "Verilog HDL Expression warning at ROM.sv(216): truncated literal to match 2 bits" {  } { { "ROM.sv" "" { Text "/home/enratzz/altera_lite/15.1/Lab_5/ROM.sv" 216 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1463179292609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.sv 1 1 " "Found 1 design units, including 1 entities, in source file ROM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.sv" "" { Text "/home/enratzz/altera_lite/15.1/Lab_5/ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463179292610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463179292610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine.v 1 1 " "Found 1 design units, including 1 entities, in source file sine.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine " "Found entity 1: sine" {  } { { "sine.v" "" { Text "/home/enratzz/altera_lite/15.1/Lab_5/sine.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463179292611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463179292611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lock_display ROM.sv(29) " "Verilog HDL Implicit Net warning at ROM.sv(29): created implicit net for \"lock_display\"" {  } { { "ROM.sv" "" { Text "/home/enratzz/altera_lite/15.1/Lab_5/ROM.sv" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463179292612 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ROM " "Elaborating entity \"ROM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1463179292830 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "button0 ROM.sv(22) " "Verilog HDL warning at ROM.sv(22): object button0 used but never assigned" {  } { { "ROM.sv" "" { Text "/home/enratzz/altera_lite/15.1/Lab_5/ROM.sv" 22 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1463179292833 "|ROM"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "button1 ROM.sv(23) " "Verilog HDL warning at ROM.sv(23): object button1 used but never assigned" {  } { { "ROM.sv" "" { Text "/home/enratzz/altera_lite/15.1/Lab_5/ROM.sv" 23 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1463179292833 "|ROM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "buttons_ab ROM.sv(208) " "Verilog HDL or VHDL warning at ROM.sv(208): object \"buttons_ab\" assigned a value but never read" {  } { { "ROM.sv" "" { Text "/home/enratzz/altera_lite/15.1/Lab_5/ROM.sv" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1463179292834 "|ROM"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "ROM.sv(63) " "SystemVerilog warning at ROM.sv(63): unique or priority keyword makes case statement complete" {  } { { "ROM.sv" "" { Text "/home/enratzz/altera_lite/15.1/Lab_5/ROM.sv" 63 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1463179292836 "|ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ROM.sv(109) " "Verilog HDL assignment warning at ROM.sv(109): truncated value with size 32 to match size of target (14)" {  } { { "ROM.sv" "" { Text "/home/enratzz/altera_lite/15.1/Lab_5/ROM.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463179292837 "|ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ROM.sv(111) " "Verilog HDL assignment warning at ROM.sv(111): truncated value with size 32 to match size of target (14)" {  } { { "ROM.sv" "" { Text "/home/enratzz/altera_lite/15.1/Lab_5/ROM.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463179292838 "|ROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ROM.sv(113) " "Verilog HDL assignment warning at ROM.sv(113): truncated value with size 32 to match size of target (14)" {  } { { "ROM.sv" "" { Text "/home/enratzz/altera_lite/15.1/Lab_5/ROM.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463179292838 "|ROM"}
{ "Error" "EVRFX_VERI_MIX_BLOCK_NON_BLOCK" "cnt ROM.sv(103) " "Verilog HDL error at ROM.sv(103): variable \"cnt\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" {  } { { "ROM.sv" "" { Text "/home/enratzz/altera_lite/15.1/Lab_5/ROM.sv" 103 0 0 } }  } 0 10110 "Verilog HDL error at %2!s!: variable \"%1!s!\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" 0 0 "Analysis & Synthesis" 0 -1 1463179292838 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1463179292840 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1089 " "Peak virtual memory: 1089 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1463179292989 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 13 15:41:32 2016 " "Processing ended: Fri May 13 15:41:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1463179292989 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1463179292989 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1463179292989 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1463179292989 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 4 s 13 s " "Quartus Prime Flow was unsuccessful. 4 errors, 13 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1463179293304 ""}
