

================================================================
== Vitis HLS Report for 'pu_kernel_Pipeline_pu_save_stream_into_pu'
================================================================
* Date:           Wed Sep  3 20:05:53 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  0.959 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  24.000 ns|  24.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pu_save_stream_into_pu  |        4|        4|         1|          1|          1|     4|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       19|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|       60|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|      265|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      265|      106|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_42_1_1_1_U39   |mux_42_1_1_1   |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U37  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U38  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  60|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln241_fu_316_p2   |         +|   0|  0|  10|           3|           1|
    |icmp_ln241_fu_310_p2  |      icmp|   0|  0|   9|           3|           4|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  19|           6|           5|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_u_1  |   9|          2|    3|          6|
    |u_fu_94               |   9|          2|    3|          6|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|    7|         14|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   1|   0|    1|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |tile_ref_1_1_fu_134    |   1|   0|    1|          0|
    |tile_ref_1_2_fu_138    |   1|   0|    1|          0|
    |tile_ref_1_3_fu_142    |   1|   0|    1|          0|
    |tile_ref_1_fu_130      |   1|   0|    1|          0|
    |tile_value_1_1_fu_102  |  32|   0|   32|          0|
    |tile_value_1_2_fu_106  |  32|   0|   32|          0|
    |tile_value_1_3_fu_110  |  32|   0|   32|          0|
    |tile_value_1_fu_98     |  32|   0|   32|          0|
    |tile_y_1_1_fu_118      |  32|   0|   32|          0|
    |tile_y_1_2_fu_122      |  32|   0|   32|          0|
    |tile_y_1_3_fu_126      |  32|   0|   32|          0|
    |tile_y_1_fu_114        |  32|   0|   32|          0|
    |u_fu_94                |   3|   0|    3|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 265|   0|  265|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  pu_kernel_Pipeline_pu_save_stream_into_pu|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  pu_kernel_Pipeline_pu_save_stream_into_pu|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  pu_kernel_Pipeline_pu_save_stream_into_pu|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  pu_kernel_Pipeline_pu_save_stream_into_pu|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  pu_kernel_Pipeline_pu_save_stream_into_pu|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  pu_kernel_Pipeline_pu_save_stream_into_pu|  return value|
|p_ref_0                       |   in|    1|     ap_none|                                    p_ref_0|        scalar|
|p_ref_1                       |   in|    1|     ap_none|                                    p_ref_1|        scalar|
|p_ref_2                       |   in|    1|     ap_none|                                    p_ref_2|        scalar|
|p_ref_3                       |   in|    1|     ap_none|                                    p_ref_3|        scalar|
|p_v_value_0                   |   in|   32|     ap_none|                                p_v_value_0|        scalar|
|p_v_value_1                   |   in|   32|     ap_none|                                p_v_value_1|        scalar|
|p_v_value_2                   |   in|   32|     ap_none|                                p_v_value_2|        scalar|
|p_v_value_3                   |   in|   32|     ap_none|                                p_v_value_3|        scalar|
|p_v_y_0                       |   in|   32|     ap_none|                                    p_v_y_0|        scalar|
|p_v_y_1                       |   in|   32|     ap_none|                                    p_v_y_1|        scalar|
|p_v_y_2                       |   in|   32|     ap_none|                                    p_v_y_2|        scalar|
|p_v_y_3                       |   in|   32|     ap_none|                                    p_v_y_3|        scalar|
|tile_ref_3_020_out            |  out|    1|      ap_vld|                         tile_ref_3_020_out|       pointer|
|tile_ref_3_020_out_ap_vld     |  out|    1|      ap_vld|                         tile_ref_3_020_out|       pointer|
|tile_ref_2_019_out            |  out|    1|      ap_vld|                         tile_ref_2_019_out|       pointer|
|tile_ref_2_019_out_ap_vld     |  out|    1|      ap_vld|                         tile_ref_2_019_out|       pointer|
|tile_ref_1_018_out            |  out|    1|      ap_vld|                         tile_ref_1_018_out|       pointer|
|tile_ref_1_018_out_ap_vld     |  out|    1|      ap_vld|                         tile_ref_1_018_out|       pointer|
|tile_ref_0_017_out            |  out|    1|      ap_vld|                         tile_ref_0_017_out|       pointer|
|tile_ref_0_017_out_ap_vld     |  out|    1|      ap_vld|                         tile_ref_0_017_out|       pointer|
|tile_y_3_016_out              |  out|   32|      ap_vld|                           tile_y_3_016_out|       pointer|
|tile_y_3_016_out_ap_vld       |  out|    1|      ap_vld|                           tile_y_3_016_out|       pointer|
|tile_y_2_015_out              |  out|   32|      ap_vld|                           tile_y_2_015_out|       pointer|
|tile_y_2_015_out_ap_vld       |  out|    1|      ap_vld|                           tile_y_2_015_out|       pointer|
|tile_y_1_014_out              |  out|   32|      ap_vld|                           tile_y_1_014_out|       pointer|
|tile_y_1_014_out_ap_vld       |  out|    1|      ap_vld|                           tile_y_1_014_out|       pointer|
|tile_y_0_013_out              |  out|   32|      ap_vld|                           tile_y_0_013_out|       pointer|
|tile_y_0_013_out_ap_vld       |  out|    1|      ap_vld|                           tile_y_0_013_out|       pointer|
|tile_value_3_0165_out         |  out|   32|      ap_vld|                      tile_value_3_0165_out|       pointer|
|tile_value_3_0165_out_ap_vld  |  out|    1|      ap_vld|                      tile_value_3_0165_out|       pointer|
|tile_value_2_0164_out         |  out|   32|      ap_vld|                      tile_value_2_0164_out|       pointer|
|tile_value_2_0164_out_ap_vld  |  out|    1|      ap_vld|                      tile_value_2_0164_out|       pointer|
|tile_value_1_0163_out         |  out|   32|      ap_vld|                      tile_value_1_0163_out|       pointer|
|tile_value_1_0163_out_ap_vld  |  out|    1|      ap_vld|                      tile_value_1_0163_out|       pointer|
|tile_value_0_0162_out         |  out|   32|      ap_vld|                      tile_value_0_0162_out|       pointer|
|tile_value_0_0162_out_ap_vld  |  out|    1|      ap_vld|                      tile_value_0_0162_out|       pointer|
+------------------------------+-----+-----+------------+-------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.95>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%u = alloca i32 1"   --->   Operation 4 'alloca' 'u' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tile_value_1 = alloca i32 1"   --->   Operation 5 'alloca' 'tile_value_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tile_value_1_1 = alloca i32 1"   --->   Operation 6 'alloca' 'tile_value_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tile_value_1_2 = alloca i32 1"   --->   Operation 7 'alloca' 'tile_value_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tile_value_1_3 = alloca i32 1"   --->   Operation 8 'alloca' 'tile_value_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tile_y_1 = alloca i32 1"   --->   Operation 9 'alloca' 'tile_y_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tile_y_1_1 = alloca i32 1"   --->   Operation 10 'alloca' 'tile_y_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tile_y_1_2 = alloca i32 1"   --->   Operation 11 'alloca' 'tile_y_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tile_y_1_3 = alloca i32 1"   --->   Operation 12 'alloca' 'tile_y_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tile_ref_1 = alloca i32 1"   --->   Operation 13 'alloca' 'tile_ref_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tile_ref_1_1 = alloca i32 1"   --->   Operation 14 'alloca' 'tile_ref_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tile_ref_1_2 = alloca i32 1"   --->   Operation 15 'alloca' 'tile_ref_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tile_ref_1_3 = alloca i32 1"   --->   Operation 16 'alloca' 'tile_ref_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_v_y_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_v_y_3"   --->   Operation 17 'read' 'p_v_y_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_v_y_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_v_y_2"   --->   Operation 18 'read' 'p_v_y_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_v_y_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_v_y_1"   --->   Operation 19 'read' 'p_v_y_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_v_y_0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_v_y_0"   --->   Operation 20 'read' 'p_v_y_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_v_value_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_v_value_3"   --->   Operation 21 'read' 'p_v_value_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_v_value_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_v_value_2"   --->   Operation 22 'read' 'p_v_value_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_v_value_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_v_value_1"   --->   Operation 23 'read' 'p_v_value_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_v_value_0_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_v_value_0"   --->   Operation 24 'read' 'p_v_value_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_ref_3_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_ref_3"   --->   Operation 25 'read' 'p_ref_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_ref_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_ref_2"   --->   Operation 26 'read' 'p_ref_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_ref_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_ref_1"   --->   Operation 27 'read' 'p_ref_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_ref_0_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_ref_0"   --->   Operation 28 'read' 'p_ref_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %u"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc13"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%u_1 = load i3 %u" [src/spmm_device_fpga.cpp:243]   --->   Operation 31 'load' 'u_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.49ns)   --->   "%icmp_ln241 = icmp_eq  i3 %u_1, i3 4" [src/spmm_device_fpga.cpp:241]   --->   Operation 32 'icmp' 'icmp_ln241' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.57ns)   --->   "%add_ln241 = add i3 %u_1, i3 1" [src/spmm_device_fpga.cpp:241]   --->   Operation 34 'add' 'add_ln241' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln241 = br i1 %icmp_ln241, void %for.inc13.split, void %for.end15.exitStub" [src/spmm_device_fpga.cpp:241]   --->   Operation 35 'br' 'br_ln241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln242 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_15" [src/spmm_device_fpga.cpp:242]   --->   Operation 36 'specpipeline' 'specpipeline_ln242' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln241 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/spmm_device_fpga.cpp:241]   --->   Operation 37 'specloopname' 'specloopname_ln241' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln243 = trunc i3 %u_1" [src/spmm_device_fpga.cpp:243]   --->   Operation 38 'trunc' 'trunc_ln243' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.45ns)   --->   "%tile_value_1_5 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %p_v_value_0_read, i32 %p_v_value_1_read, i32 %p_v_value_2_read, i32 %p_v_value_3_read, i2 %trunc_ln243" [src/spmm_device_fpga.cpp:243]   --->   Operation 39 'mux' 'tile_value_1_5' <Predicate = (!icmp_ln241)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.45ns)   --->   "%tile_y_1_5 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %p_v_y_0_read, i32 %p_v_y_1_read, i32 %p_v_y_2_read, i32 %p_v_y_3_read, i2 %trunc_ln243" [src/spmm_device_fpga.cpp:243]   --->   Operation 40 'mux' 'tile_y_1_5' <Predicate = (!icmp_ln241)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.34ns)   --->   "%switch_ln243 = switch i2 %trunc_ln243, void %branch11, i2 0, void %for.inc13.split.for.inc13.split29_crit_edge, i2 1, void %for.inc13.split.for.inc13.split29_crit_edge14, i2 2, void %branch10" [src/spmm_device_fpga.cpp:243]   --->   Operation 41 'switch' 'switch_ln243' <Predicate = (!icmp_ln241)> <Delay = 0.34>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln243 = store i32 %tile_value_1_5, i32 %tile_value_1_2" [src/spmm_device_fpga.cpp:243]   --->   Operation 42 'store' 'store_ln243' <Predicate = (!icmp_ln241 & trunc_ln243 == 2)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln243 = br void %for.inc13.split29" [src/spmm_device_fpga.cpp:243]   --->   Operation 43 'br' 'br_ln243' <Predicate = (!icmp_ln241 & trunc_ln243 == 2)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln243 = store i32 %tile_value_1_5, i32 %tile_value_1_1" [src/spmm_device_fpga.cpp:243]   --->   Operation 44 'store' 'store_ln243' <Predicate = (!icmp_ln241 & trunc_ln243 == 1)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln243 = br void %for.inc13.split29" [src/spmm_device_fpga.cpp:243]   --->   Operation 45 'br' 'br_ln243' <Predicate = (!icmp_ln241 & trunc_ln243 == 1)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln243 = store i32 %tile_value_1_5, i32 %tile_value_1" [src/spmm_device_fpga.cpp:243]   --->   Operation 46 'store' 'store_ln243' <Predicate = (!icmp_ln241 & trunc_ln243 == 0)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln243 = br void %for.inc13.split29" [src/spmm_device_fpga.cpp:243]   --->   Operation 47 'br' 'br_ln243' <Predicate = (!icmp_ln241 & trunc_ln243 == 0)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln243 = store i32 %tile_value_1_5, i32 %tile_value_1_3" [src/spmm_device_fpga.cpp:243]   --->   Operation 48 'store' 'store_ln243' <Predicate = (!icmp_ln241 & trunc_ln243 == 3)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln243 = br void %for.inc13.split29" [src/spmm_device_fpga.cpp:243]   --->   Operation 49 'br' 'br_ln243' <Predicate = (!icmp_ln241 & trunc_ln243 == 3)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.45ns)   --->   "%tile_ref_1_5 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %p_ref_0_read, i1 %p_ref_1_read, i1 %p_ref_2_read, i1 %p_ref_3_read, i2 %trunc_ln243" [src/spmm_device_fpga.cpp:244]   --->   Operation 50 'mux' 'tile_ref_1_5' <Predicate = (!icmp_ln241)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.34ns)   --->   "%switch_ln243 = switch i2 %trunc_ln243, void %branch23, i2 0, void %for.inc13.split29.for.inc13.split295561_crit_edge, i2 1, void %for.inc13.split29.for.inc13.split295561_crit_edge13, i2 2, void %branch22" [src/spmm_device_fpga.cpp:243]   --->   Operation 51 'switch' 'switch_ln243' <Predicate = (!icmp_ln241)> <Delay = 0.34>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln244 = store i1 %tile_ref_1_5, i1 %tile_ref_1_2" [src/spmm_device_fpga.cpp:244]   --->   Operation 52 'store' 'store_ln244' <Predicate = (!icmp_ln241 & trunc_ln243 == 2)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%store_ln243 = store i32 %tile_y_1_5, i32 %tile_y_1_2" [src/spmm_device_fpga.cpp:243]   --->   Operation 53 'store' 'store_ln243' <Predicate = (!icmp_ln241 & trunc_ln243 == 2)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc13.split295561"   --->   Operation 54 'br' 'br_ln0' <Predicate = (!icmp_ln241 & trunc_ln243 == 2)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln243 = store i1 %tile_ref_1_5, i1 %tile_ref_1_1" [src/spmm_device_fpga.cpp:243]   --->   Operation 55 'store' 'store_ln243' <Predicate = (!icmp_ln241 & trunc_ln243 == 1)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln243 = store i32 %tile_y_1_5, i32 %tile_y_1_1" [src/spmm_device_fpga.cpp:243]   --->   Operation 56 'store' 'store_ln243' <Predicate = (!icmp_ln241 & trunc_ln243 == 1)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln243 = br void %for.inc13.split295561" [src/spmm_device_fpga.cpp:243]   --->   Operation 57 'br' 'br_ln243' <Predicate = (!icmp_ln241 & trunc_ln243 == 1)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln243 = store i1 %tile_ref_1_5, i1 %tile_ref_1" [src/spmm_device_fpga.cpp:243]   --->   Operation 58 'store' 'store_ln243' <Predicate = (!icmp_ln241 & trunc_ln243 == 0)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln243 = store i32 %tile_y_1_5, i32 %tile_y_1" [src/spmm_device_fpga.cpp:243]   --->   Operation 59 'store' 'store_ln243' <Predicate = (!icmp_ln241 & trunc_ln243 == 0)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln243 = br void %for.inc13.split295561" [src/spmm_device_fpga.cpp:243]   --->   Operation 60 'br' 'br_ln243' <Predicate = (!icmp_ln241 & trunc_ln243 == 0)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln244 = store i1 %tile_ref_1_5, i1 %tile_ref_1_3" [src/spmm_device_fpga.cpp:244]   --->   Operation 61 'store' 'store_ln244' <Predicate = (!icmp_ln241 & trunc_ln243 == 3)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln243 = store i32 %tile_y_1_5, i32 %tile_y_1_3" [src/spmm_device_fpga.cpp:243]   --->   Operation 62 'store' 'store_ln243' <Predicate = (!icmp_ln241 & trunc_ln243 == 3)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc13.split295561"   --->   Operation 63 'br' 'br_ln0' <Predicate = (!icmp_ln241 & trunc_ln243 == 3)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln241 = store i3 %add_ln241, i3 %u" [src/spmm_device_fpga.cpp:241]   --->   Operation 64 'store' 'store_ln241' <Predicate = (!icmp_ln241)> <Delay = 0.38>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln241 = br void %for.inc13" [src/spmm_device_fpga.cpp:241]   --->   Operation 65 'br' 'br_ln241' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tile_value_1_load = load i32 %tile_value_1"   --->   Operation 66 'load' 'tile_value_1_load' <Predicate = (icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tile_value_1_1_load = load i32 %tile_value_1_1"   --->   Operation 67 'load' 'tile_value_1_1_load' <Predicate = (icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tile_value_1_2_load = load i32 %tile_value_1_2"   --->   Operation 68 'load' 'tile_value_1_2_load' <Predicate = (icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tile_value_1_3_load = load i32 %tile_value_1_3"   --->   Operation 69 'load' 'tile_value_1_3_load' <Predicate = (icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tile_y_1_load = load i32 %tile_y_1"   --->   Operation 70 'load' 'tile_y_1_load' <Predicate = (icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tile_y_1_1_load = load i32 %tile_y_1_1"   --->   Operation 71 'load' 'tile_y_1_1_load' <Predicate = (icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tile_y_1_2_load = load i32 %tile_y_1_2"   --->   Operation 72 'load' 'tile_y_1_2_load' <Predicate = (icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tile_y_1_3_load = load i32 %tile_y_1_3"   --->   Operation 73 'load' 'tile_y_1_3_load' <Predicate = (icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tile_ref_1_load = load i1 %tile_ref_1"   --->   Operation 74 'load' 'tile_ref_1_load' <Predicate = (icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tile_ref_1_1_load = load i1 %tile_ref_1_1"   --->   Operation 75 'load' 'tile_ref_1_1_load' <Predicate = (icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tile_ref_1_2_load = load i1 %tile_ref_1_2"   --->   Operation 76 'load' 'tile_ref_1_2_load' <Predicate = (icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tile_ref_1_3_load = load i1 %tile_ref_1_3"   --->   Operation 77 'load' 'tile_ref_1_3_load' <Predicate = (icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %tile_ref_3_020_out, i1 %tile_ref_1_3_load"   --->   Operation 78 'write' 'write_ln0' <Predicate = (icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %tile_ref_2_019_out, i1 %tile_ref_1_2_load"   --->   Operation 79 'write' 'write_ln0' <Predicate = (icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %tile_ref_1_018_out, i1 %tile_ref_1_1_load"   --->   Operation 80 'write' 'write_ln0' <Predicate = (icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %tile_ref_0_017_out, i1 %tile_ref_1_load"   --->   Operation 81 'write' 'write_ln0' <Predicate = (icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %tile_y_3_016_out, i32 %tile_y_1_3_load"   --->   Operation 82 'write' 'write_ln0' <Predicate = (icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %tile_y_2_015_out, i32 %tile_y_1_2_load"   --->   Operation 83 'write' 'write_ln0' <Predicate = (icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %tile_y_1_014_out, i32 %tile_y_1_1_load"   --->   Operation 84 'write' 'write_ln0' <Predicate = (icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %tile_y_0_013_out, i32 %tile_y_1_load"   --->   Operation 85 'write' 'write_ln0' <Predicate = (icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %tile_value_3_0165_out, i32 %tile_value_1_3_load"   --->   Operation 86 'write' 'write_ln0' <Predicate = (icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %tile_value_2_0164_out, i32 %tile_value_1_2_load"   --->   Operation 87 'write' 'write_ln0' <Predicate = (icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %tile_value_1_0163_out, i32 %tile_value_1_1_load"   --->   Operation 88 'write' 'write_ln0' <Predicate = (icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %tile_value_0_0162_out, i32 %tile_value_1_load"   --->   Operation 89 'write' 'write_ln0' <Predicate = (icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 90 'ret' 'ret_ln0' <Predicate = (icmp_ln241)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_ref_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ref_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ref_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ref_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_v_value_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_v_value_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_v_value_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_v_value_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_v_y_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_v_y_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_v_y_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_v_y_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tile_ref_3_020_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tile_ref_2_019_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tile_ref_1_018_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tile_ref_0_017_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tile_y_3_016_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tile_y_2_015_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tile_y_1_014_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tile_y_0_013_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tile_value_3_0165_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tile_value_2_0164_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tile_value_1_0163_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tile_value_0_0162_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
u                   (alloca           ) [ 01]
tile_value_1        (alloca           ) [ 01]
tile_value_1_1      (alloca           ) [ 01]
tile_value_1_2      (alloca           ) [ 01]
tile_value_1_3      (alloca           ) [ 01]
tile_y_1            (alloca           ) [ 01]
tile_y_1_1          (alloca           ) [ 01]
tile_y_1_2          (alloca           ) [ 01]
tile_y_1_3          (alloca           ) [ 01]
tile_ref_1          (alloca           ) [ 01]
tile_ref_1_1        (alloca           ) [ 01]
tile_ref_1_2        (alloca           ) [ 01]
tile_ref_1_3        (alloca           ) [ 01]
p_v_y_3_read        (read             ) [ 00]
p_v_y_2_read        (read             ) [ 00]
p_v_y_1_read        (read             ) [ 00]
p_v_y_0_read        (read             ) [ 00]
p_v_value_3_read    (read             ) [ 00]
p_v_value_2_read    (read             ) [ 00]
p_v_value_1_read    (read             ) [ 00]
p_v_value_0_read    (read             ) [ 00]
p_ref_3_read        (read             ) [ 00]
p_ref_2_read        (read             ) [ 00]
p_ref_1_read        (read             ) [ 00]
p_ref_0_read        (read             ) [ 00]
store_ln0           (store            ) [ 00]
br_ln0              (br               ) [ 00]
u_1                 (load             ) [ 00]
icmp_ln241          (icmp             ) [ 01]
empty               (speclooptripcount) [ 00]
add_ln241           (add              ) [ 00]
br_ln241            (br               ) [ 00]
specpipeline_ln242  (specpipeline     ) [ 00]
specloopname_ln241  (specloopname     ) [ 00]
trunc_ln243         (trunc            ) [ 01]
tile_value_1_5      (mux              ) [ 00]
tile_y_1_5          (mux              ) [ 00]
switch_ln243        (switch           ) [ 00]
store_ln243         (store            ) [ 00]
br_ln243            (br               ) [ 00]
store_ln243         (store            ) [ 00]
br_ln243            (br               ) [ 00]
store_ln243         (store            ) [ 00]
br_ln243            (br               ) [ 00]
store_ln243         (store            ) [ 00]
br_ln243            (br               ) [ 00]
tile_ref_1_5        (mux              ) [ 00]
switch_ln243        (switch           ) [ 00]
store_ln244         (store            ) [ 00]
store_ln243         (store            ) [ 00]
br_ln0              (br               ) [ 00]
store_ln243         (store            ) [ 00]
store_ln243         (store            ) [ 00]
br_ln243            (br               ) [ 00]
store_ln243         (store            ) [ 00]
store_ln243         (store            ) [ 00]
br_ln243            (br               ) [ 00]
store_ln244         (store            ) [ 00]
store_ln243         (store            ) [ 00]
br_ln0              (br               ) [ 00]
store_ln241         (store            ) [ 00]
br_ln241            (br               ) [ 00]
tile_value_1_load   (load             ) [ 00]
tile_value_1_1_load (load             ) [ 00]
tile_value_1_2_load (load             ) [ 00]
tile_value_1_3_load (load             ) [ 00]
tile_y_1_load       (load             ) [ 00]
tile_y_1_1_load     (load             ) [ 00]
tile_y_1_2_load     (load             ) [ 00]
tile_y_1_3_load     (load             ) [ 00]
tile_ref_1_load     (load             ) [ 00]
tile_ref_1_1_load   (load             ) [ 00]
tile_ref_1_2_load   (load             ) [ 00]
tile_ref_1_3_load   (load             ) [ 00]
write_ln0           (write            ) [ 00]
write_ln0           (write            ) [ 00]
write_ln0           (write            ) [ 00]
write_ln0           (write            ) [ 00]
write_ln0           (write            ) [ 00]
write_ln0           (write            ) [ 00]
write_ln0           (write            ) [ 00]
write_ln0           (write            ) [ 00]
write_ln0           (write            ) [ 00]
write_ln0           (write            ) [ 00]
write_ln0           (write            ) [ 00]
write_ln0           (write            ) [ 00]
ret_ln0             (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_ref_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ref_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_ref_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ref_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_ref_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ref_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_ref_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ref_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_v_value_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_v_value_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_v_value_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_v_value_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_v_value_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_v_value_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_v_value_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_v_value_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_v_y_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_v_y_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_v_y_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_v_y_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_v_y_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_v_y_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_v_y_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_v_y_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="tile_ref_3_020_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_ref_3_020_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="tile_ref_2_019_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_ref_2_019_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="tile_ref_1_018_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_ref_1_018_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="tile_ref_0_017_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_ref_0_017_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="tile_y_3_016_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_y_3_016_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="tile_y_2_015_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_y_2_015_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="tile_y_1_014_out">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_y_1_014_out"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="tile_y_0_013_out">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_y_0_013_out"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="tile_value_3_0165_out">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_value_3_0165_out"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="tile_value_2_0164_out">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_value_2_0164_out"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="tile_value_1_0163_out">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_value_1_0163_out"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="tile_value_0_0162_out">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_value_0_0162_out"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4float.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i1.i2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="u_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tile_value_1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_value_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tile_value_1_1_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_value_1_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tile_value_1_2_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_value_1_2/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tile_value_1_3_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_value_1_3/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tile_y_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_y_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tile_y_1_1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_y_1_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tile_y_1_2_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_y_1_2/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tile_y_1_3_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_y_1_3/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tile_ref_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_ref_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tile_ref_1_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_ref_1_1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tile_ref_1_2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_ref_1_2/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tile_ref_1_3_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_ref_1_3/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_v_y_3_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_v_y_3_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_v_y_2_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_v_y_2_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_v_y_1_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_v_y_1_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_v_y_0_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_v_y_0_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="p_v_value_3_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_v_value_3_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_v_value_2_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_v_value_2_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="p_v_value_1_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_v_value_1_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_v_value_0_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_v_value_0_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_ref_3_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_ref_3_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="p_ref_2_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_ref_2_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_ref_1_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_ref_1_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="p_ref_0_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_ref_0_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="write_ln0_write_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="write_ln0_write_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="0" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="1" slack="0"/>
<pin id="229" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="write_ln0_write_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="0" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="write_ln0_write_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="0" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="1" slack="0"/>
<pin id="243" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="write_ln0_write_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="0" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="0" index="2" bw="32" slack="0"/>
<pin id="250" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="write_ln0_write_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="0" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="0" index="2" bw="32" slack="0"/>
<pin id="257" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="write_ln0_write_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="0" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="0" index="2" bw="32" slack="0"/>
<pin id="264" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="write_ln0_write_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="0" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="0"/>
<pin id="270" dir="0" index="2" bw="32" slack="0"/>
<pin id="271" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="write_ln0_write_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="0" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="32" slack="0"/>
<pin id="278" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="write_ln0_write_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="0" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="0" index="2" bw="32" slack="0"/>
<pin id="285" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="write_ln0_write_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="0" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="0" index="2" bw="32" slack="0"/>
<pin id="292" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="write_ln0_write_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="0" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="0" index="2" bw="32" slack="0"/>
<pin id="299" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln0_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="3" slack="0"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="u_1_load_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="3" slack="0"/>
<pin id="309" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_1/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="icmp_ln241_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="3" slack="0"/>
<pin id="312" dir="0" index="1" bw="3" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln241/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="add_ln241_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="3" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln241/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="trunc_ln243_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="3" slack="0"/>
<pin id="324" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln243/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tile_value_1_5_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="0" index="2" bw="32" slack="0"/>
<pin id="330" dir="0" index="3" bw="32" slack="0"/>
<pin id="331" dir="0" index="4" bw="32" slack="0"/>
<pin id="332" dir="0" index="5" bw="2" slack="0"/>
<pin id="333" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tile_value_1_5/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tile_y_1_5_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="0" index="2" bw="32" slack="0"/>
<pin id="344" dir="0" index="3" bw="32" slack="0"/>
<pin id="345" dir="0" index="4" bw="32" slack="0"/>
<pin id="346" dir="0" index="5" bw="2" slack="0"/>
<pin id="347" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tile_y_1_5/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="store_ln243_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="store_ln243_store_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="0"/>
<pin id="362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="store_ln243_store_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="store_ln243_store_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="0"/>
<pin id="372" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tile_ref_1_5_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="0" index="2" bw="1" slack="0"/>
<pin id="378" dir="0" index="3" bw="1" slack="0"/>
<pin id="379" dir="0" index="4" bw="1" slack="0"/>
<pin id="380" dir="0" index="5" bw="2" slack="0"/>
<pin id="381" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tile_ref_1_5/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="store_ln244_store_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln244/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="store_ln243_store_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="store_ln243_store_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="store_ln243_store_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="store_ln243_store_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="store_ln243_store_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="0"/>
<pin id="416" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="store_ln244_store_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln244/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="store_ln243_store_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="0"/>
<pin id="426" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="store_ln241_store_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="3" slack="0"/>
<pin id="430" dir="0" index="1" bw="3" slack="0"/>
<pin id="431" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln241/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tile_value_1_load_load_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_value_1_load/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tile_value_1_1_load_load_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_value_1_1_load/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tile_value_1_2_load_load_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_value_1_2_load/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tile_value_1_3_load_load_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_value_1_3_load/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tile_y_1_load_load_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_y_1_load/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tile_y_1_1_load_load_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_y_1_1_load/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tile_y_1_2_load_load_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_y_1_2_load/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tile_y_1_3_load_load_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_y_1_3_load/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tile_ref_1_load_load_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_ref_1_load/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tile_ref_1_1_load_load_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_ref_1_1_load/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tile_ref_1_2_load_load_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_ref_1_2_load/1 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tile_ref_1_3_load_load_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_ref_1_3_load/1 "/>
</bind>
</comp>

<comp id="481" class="1005" name="u_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="3" slack="0"/>
<pin id="483" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

<comp id="488" class="1005" name="tile_value_1_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tile_value_1 "/>
</bind>
</comp>

<comp id="494" class="1005" name="tile_value_1_1_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tile_value_1_1 "/>
</bind>
</comp>

<comp id="500" class="1005" name="tile_value_1_2_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tile_value_1_2 "/>
</bind>
</comp>

<comp id="506" class="1005" name="tile_value_1_3_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tile_value_1_3 "/>
</bind>
</comp>

<comp id="512" class="1005" name="tile_y_1_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="0"/>
<pin id="514" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tile_y_1 "/>
</bind>
</comp>

<comp id="518" class="1005" name="tile_y_1_1_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="0"/>
<pin id="520" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tile_y_1_1 "/>
</bind>
</comp>

<comp id="524" class="1005" name="tile_y_1_2_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="0"/>
<pin id="526" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tile_y_1_2 "/>
</bind>
</comp>

<comp id="530" class="1005" name="tile_y_1_3_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="0"/>
<pin id="532" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tile_y_1_3 "/>
</bind>
</comp>

<comp id="536" class="1005" name="tile_ref_1_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tile_ref_1 "/>
</bind>
</comp>

<comp id="542" class="1005" name="tile_ref_1_1_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tile_ref_1_1 "/>
</bind>
</comp>

<comp id="548" class="1005" name="tile_ref_1_2_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tile_ref_1_2 "/>
</bind>
</comp>

<comp id="554" class="1005" name="tile_ref_1_3_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tile_ref_1_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="48" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="48" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="48" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="48" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="48" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="48" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="48" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="48" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="48" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="48" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="48" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="48" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="48" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="50" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="22" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="50" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="50" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="18" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="50" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="52" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="14" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="52" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="52" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="10" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="52" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="54" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="54" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="4" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="54" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="2" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="54" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="0" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="88" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="24" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="88" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="26" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="88" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="28" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="88" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="30" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="90" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="32" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="90" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="34" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="90" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="36" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="90" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="38" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="92" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="40" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="92" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="42" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="293"><net_src comp="92" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="44" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="300"><net_src comp="92" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="46" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="306"><net_src comp="56" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="314"><net_src comp="307" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="58" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="307" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="64" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="307" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="334"><net_src comp="76" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="188" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="182" pin="2"/><net_sink comp="326" pin=2"/></net>

<net id="337"><net_src comp="176" pin="2"/><net_sink comp="326" pin=3"/></net>

<net id="338"><net_src comp="170" pin="2"/><net_sink comp="326" pin=4"/></net>

<net id="339"><net_src comp="322" pin="1"/><net_sink comp="326" pin=5"/></net>

<net id="348"><net_src comp="78" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="164" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="158" pin="2"/><net_sink comp="340" pin=2"/></net>

<net id="351"><net_src comp="152" pin="2"/><net_sink comp="340" pin=3"/></net>

<net id="352"><net_src comp="146" pin="2"/><net_sink comp="340" pin=4"/></net>

<net id="353"><net_src comp="322" pin="1"/><net_sink comp="340" pin=5"/></net>

<net id="358"><net_src comp="326" pin="6"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="326" pin="6"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="326" pin="6"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="326" pin="6"/><net_sink comp="369" pin=0"/></net>

<net id="382"><net_src comp="86" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="212" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="206" pin="2"/><net_sink comp="374" pin=2"/></net>

<net id="385"><net_src comp="200" pin="2"/><net_sink comp="374" pin=3"/></net>

<net id="386"><net_src comp="194" pin="2"/><net_sink comp="374" pin=4"/></net>

<net id="387"><net_src comp="322" pin="1"/><net_sink comp="374" pin=5"/></net>

<net id="392"><net_src comp="374" pin="6"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="340" pin="6"/><net_sink comp="393" pin=0"/></net>

<net id="402"><net_src comp="374" pin="6"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="340" pin="6"/><net_sink comp="403" pin=0"/></net>

<net id="412"><net_src comp="374" pin="6"/><net_sink comp="408" pin=0"/></net>

<net id="417"><net_src comp="340" pin="6"/><net_sink comp="413" pin=0"/></net>

<net id="422"><net_src comp="374" pin="6"/><net_sink comp="418" pin=0"/></net>

<net id="427"><net_src comp="340" pin="6"/><net_sink comp="423" pin=0"/></net>

<net id="432"><net_src comp="316" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="433" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="440"><net_src comp="437" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="444"><net_src comp="441" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="448"><net_src comp="445" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="452"><net_src comp="449" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="456"><net_src comp="453" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="460"><net_src comp="457" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="464"><net_src comp="461" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="468"><net_src comp="465" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="472"><net_src comp="469" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="476"><net_src comp="473" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="480"><net_src comp="477" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="484"><net_src comp="94" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="486"><net_src comp="481" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="487"><net_src comp="481" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="491"><net_src comp="98" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="493"><net_src comp="488" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="497"><net_src comp="102" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="499"><net_src comp="494" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="503"><net_src comp="106" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="509"><net_src comp="110" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="511"><net_src comp="506" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="515"><net_src comp="114" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="517"><net_src comp="512" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="521"><net_src comp="118" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="523"><net_src comp="518" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="527"><net_src comp="122" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="529"><net_src comp="524" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="533"><net_src comp="126" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="535"><net_src comp="530" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="539"><net_src comp="130" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="545"><net_src comp="134" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="547"><net_src comp="542" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="551"><net_src comp="138" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="553"><net_src comp="548" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="557"><net_src comp="142" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="559"><net_src comp="554" pin="1"/><net_sink comp="477" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tile_ref_3_020_out | {1 }
	Port: tile_ref_2_019_out | {1 }
	Port: tile_ref_1_018_out | {1 }
	Port: tile_ref_0_017_out | {1 }
	Port: tile_y_3_016_out | {1 }
	Port: tile_y_2_015_out | {1 }
	Port: tile_y_1_014_out | {1 }
	Port: tile_y_0_013_out | {1 }
	Port: tile_value_3_0165_out | {1 }
	Port: tile_value_2_0164_out | {1 }
	Port: tile_value_1_0163_out | {1 }
	Port: tile_value_0_0162_out | {1 }
 - Input state : 
	Port: pu_kernel_Pipeline_pu_save_stream_into_pu : p_ref_0 | {1 }
	Port: pu_kernel_Pipeline_pu_save_stream_into_pu : p_ref_1 | {1 }
	Port: pu_kernel_Pipeline_pu_save_stream_into_pu : p_ref_2 | {1 }
	Port: pu_kernel_Pipeline_pu_save_stream_into_pu : p_ref_3 | {1 }
	Port: pu_kernel_Pipeline_pu_save_stream_into_pu : p_v_value_0 | {1 }
	Port: pu_kernel_Pipeline_pu_save_stream_into_pu : p_v_value_1 | {1 }
	Port: pu_kernel_Pipeline_pu_save_stream_into_pu : p_v_value_2 | {1 }
	Port: pu_kernel_Pipeline_pu_save_stream_into_pu : p_v_value_3 | {1 }
	Port: pu_kernel_Pipeline_pu_save_stream_into_pu : p_v_y_0 | {1 }
	Port: pu_kernel_Pipeline_pu_save_stream_into_pu : p_v_y_1 | {1 }
	Port: pu_kernel_Pipeline_pu_save_stream_into_pu : p_v_y_2 | {1 }
	Port: pu_kernel_Pipeline_pu_save_stream_into_pu : p_v_y_3 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		u_1 : 1
		icmp_ln241 : 2
		add_ln241 : 2
		br_ln241 : 3
		trunc_ln243 : 2
		tile_value_1_5 : 3
		tile_y_1_5 : 3
		switch_ln243 : 3
		store_ln243 : 4
		store_ln243 : 4
		store_ln243 : 4
		store_ln243 : 4
		tile_ref_1_5 : 3
		switch_ln243 : 3
		store_ln244 : 4
		store_ln243 : 4
		store_ln243 : 4
		store_ln243 : 4
		store_ln243 : 4
		store_ln243 : 4
		store_ln244 : 4
		store_ln243 : 4
		store_ln241 : 3
		tile_value_1_load : 1
		tile_value_1_1_load : 1
		tile_value_1_2_load : 1
		tile_value_1_3_load : 1
		tile_y_1_load : 1
		tile_y_1_1_load : 1
		tile_y_1_2_load : 1
		tile_y_1_3_load : 1
		tile_ref_1_load : 1
		tile_ref_1_1_load : 1
		tile_ref_1_2_load : 1
		tile_ref_1_3_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |     tile_value_1_5_fu_326    |    0    |    20   |
|    mux   |       tile_y_1_5_fu_340      |    0    |    20   |
|          |      tile_ref_1_5_fu_374     |    0    |    20   |
|----------|------------------------------|---------|---------|
|    add   |       add_ln241_fu_316       |    0    |    10   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln241_fu_310      |    0    |    8    |
|----------|------------------------------|---------|---------|
|          |   p_v_y_3_read_read_fu_146   |    0    |    0    |
|          |   p_v_y_2_read_read_fu_152   |    0    |    0    |
|          |   p_v_y_1_read_read_fu_158   |    0    |    0    |
|          |   p_v_y_0_read_read_fu_164   |    0    |    0    |
|          | p_v_value_3_read_read_fu_170 |    0    |    0    |
|   read   | p_v_value_2_read_read_fu_176 |    0    |    0    |
|          | p_v_value_1_read_read_fu_182 |    0    |    0    |
|          | p_v_value_0_read_read_fu_188 |    0    |    0    |
|          |   p_ref_3_read_read_fu_194   |    0    |    0    |
|          |   p_ref_2_read_read_fu_200   |    0    |    0    |
|          |   p_ref_1_read_read_fu_206   |    0    |    0    |
|          |   p_ref_0_read_read_fu_212   |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |    write_ln0_write_fu_218    |    0    |    0    |
|          |    write_ln0_write_fu_225    |    0    |    0    |
|          |    write_ln0_write_fu_232    |    0    |    0    |
|          |    write_ln0_write_fu_239    |    0    |    0    |
|          |    write_ln0_write_fu_246    |    0    |    0    |
|   write  |    write_ln0_write_fu_253    |    0    |    0    |
|          |    write_ln0_write_fu_260    |    0    |    0    |
|          |    write_ln0_write_fu_267    |    0    |    0    |
|          |    write_ln0_write_fu_274    |    0    |    0    |
|          |    write_ln0_write_fu_281    |    0    |    0    |
|          |    write_ln0_write_fu_288    |    0    |    0    |
|          |    write_ln0_write_fu_295    |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |      trunc_ln243_fu_322      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    78   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| tile_ref_1_1_reg_542 |    1   |
| tile_ref_1_2_reg_548 |    1   |
| tile_ref_1_3_reg_554 |    1   |
|  tile_ref_1_reg_536  |    1   |
|tile_value_1_1_reg_494|   32   |
|tile_value_1_2_reg_500|   32   |
|tile_value_1_3_reg_506|   32   |
| tile_value_1_reg_488 |   32   |
|  tile_y_1_1_reg_518  |   32   |
|  tile_y_1_2_reg_524  |   32   |
|  tile_y_1_3_reg_530  |   32   |
|   tile_y_1_reg_512   |   32   |
|       u_reg_481      |    3   |
+----------------------+--------+
|         Total        |   263  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   78   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   263  |    -   |
+-----------+--------+--------+
|   Total   |   263  |   78   |
+-----------+--------+--------+
