// Seed: 4011437062
module module_0 #(
    parameter id_4 = 32'd87,
    parameter id_5 = 32'd88
) (
    output tri  id_0,
    output wand id_1,
    output wand id_2
);
  defparam id_4.id_5 = id_4;
  assign module_1.type_9 = 0;
endmodule
module module_1 (
    output wor id_0,
    output tri0 id_1,
    input supply1 id_2,
    output tri id_3,
    output supply1 id_4,
    input uwire id_5,
    output wor id_6,
    output tri1 id_7
);
  assign id_6 = 1;
  module_0 modCall_1 (
      id_7,
      id_0,
      id_4
  );
endmodule
module module_1 (
    output wor id_0,
    output uwire id_1,
    output tri0 id_2,
    input uwire id_3,
    output wor id_4,
    output supply1 id_5,
    input wand id_6,
    input wire id_7,
    input tri id_8,
    output wor id_9,
    input wor id_10,
    input tri1 id_11,
    output wor id_12,
    input tri1 id_13,
    output wor id_14,
    input wand id_15,
    input wand id_16,
    output supply0 id_17,
    input tri1 id_18,
    input wor id_19,
    output supply0 id_20,
    output supply1 id_21,
    output wire id_22,
    output supply1 id_23,
    input supply0 id_24,
    output tri1 id_25,
    input uwire id_26,
    output wire id_27,
    input wand id_28,
    output supply1 id_29,
    output wand id_30,
    input tri id_31
    , id_52,
    input uwire id_32,
    input supply1 id_33,
    output uwire id_34,
    input wand id_35,
    input tri1 id_36,
    input wor id_37,
    input tri1 id_38,
    output uwire id_39,
    input tri1 id_40,
    input wor id_41,
    input tri0 id_42,
    output supply1 id_43,
    output tri id_44,
    output tri id_45,
    input supply1 module_2,
    output supply0 id_47,
    input wire id_48,
    input uwire id_49,
    output wand id_50
);
  id_53(
      .id_0(1), .id_1(id_14), .id_2(1'b0), .id_3(1)
  );
  module_0 modCall_1 (
      id_4,
      id_22,
      id_21
  );
  assign modCall_1.type_8 = 0;
endmodule
