Warnings in file C:\Users\Bryce\Desktop\wordle\wordle4\source\beta.luc:
    Line 139, Column 19 : The signal "control_unit.correct_word_index" is wider than "correct_word" and the most significant bits will be dropped
    Line 91, Column 23 : The signal "control_unit.regfile_ra" is wider than "r.read_address_a" and the most significant bits will be dropped
    Line 92, Column 23 : The signal "control_unit.regfile_rb" is wider than "r.read_address_b" and the most significant bits will be dropped
Warnings in file C:\Users\Bryce\Desktop\wordle\wordle4\source\panel_controller.luc:
    Line 3, Column 4 : "rst" was never used
Warnings in file C:\Users\Bryce\Desktop\wordle\wordle4\source\buttons_controller.luc:
    Line 3, Column 4 : "rst" was never used
Warnings in file C:\Users\Bryce\Desktop\wordle\wordle4\source\game.luc:
    Line 1079, Column 39 : The signal "regfile_out_b" is wider than "top_matrix4_letter_address" and the most significant bits will be dropped
    Line 474, Column 31 : The signal "regfile_out_a" is wider than "correct_word_index" and the most significant bits will be dropped
    Line 482, Column 27 : The signal "regfile_out_a" is wider than "words_selector" and the most significant bits will be dropped
    Line 490, Column 27 : The signal "regfile_out_a" is wider than "words_selector" and the most significant bits will be dropped
    Line 498, Column 27 : The signal "regfile_out_a" is wider than "words_selector" and the most significant bits will be dropped
    Line 506, Column 27 : The signal "regfile_out_a" is wider than "words_selector" and the most significant bits will be dropped
    Line 524, Column 46 : The signal "regfile_out_b" is wider than "bottom_matrix1_letter_address" and the most significant bits will be dropped
    Line 527, Column 46 : The signal "regfile_out_b" is wider than "bottom_matrix2_letter_address" and the most significant bits will be dropped
    Line 530, Column 46 : The signal "regfile_out_b" is wider than "bottom_matrix3_letter_address" and the most significant bits will be dropped
    Line 533, Column 46 : The signal "regfile_out_b" is wider than "bottom_matrix4_letter_address" and the most significant bits will be dropped
    Line 856, Column 43 : The signal "regfile_out_b" is wider than "top_matrix1_letter_address" and the most significant bits will be dropped
    Line 860, Column 43 : The signal "regfile_out_b" is wider than "top_matrix1_letter_address" and the most significant bits will be dropped
    Line 864, Column 43 : The signal "regfile_out_b" is wider than "top_matrix1_letter_address" and the most significant bits will be dropped
    Line 868, Column 43 : The signal "regfile_out_b" is wider than "top_matrix1_letter_address" and the most significant bits will be dropped
    Line 872, Column 43 : The signal "regfile_out_b" is wider than "top_matrix1_letter_address" and the most significant bits will be dropped
    Line 883, Column 43 : The signal "regfile_out_b" is wider than "top_matrix2_letter_address" and the most significant bits will be dropped
    Line 887, Column 43 : The signal "regfile_out_b" is wider than "top_matrix2_letter_address" and the most significant bits will be dropped
    Line 891, Column 43 : The signal "regfile_out_b" is wider than "top_matrix2_letter_address" and the most significant bits will be dropped
    Line 895, Column 43 : The signal "regfile_out_b" is wider than "top_matrix2_letter_address" and the most significant bits will be dropped
    Line 899, Column 43 : The signal "regfile_out_b" is wider than "top_matrix2_letter_address" and the most significant bits will be dropped
    Line 910, Column 43 : The signal "regfile_out_b" is wider than "top_matrix3_letter_address" and the most significant bits will be dropped
    Line 914, Column 43 : The signal "regfile_out_b" is wider than "top_matrix3_letter_address" and the most significant bits will be dropped
    Line 918, Column 43 : The signal "regfile_out_b" is wider than "top_matrix3_letter_address" and the most significant bits will be dropped
    Line 922, Column 43 : The signal "regfile_out_b" is wider than "top_matrix3_letter_address" and the most significant bits will be dropped
    Line 926, Column 43 : The signal "regfile_out_b" is wider than "top_matrix2_letter_address" and the most significant bits will be dropped
    Line 937, Column 43 : The signal "regfile_out_b" is wider than "top_matrix4_letter_address" and the most significant bits will be dropped
    Line 941, Column 43 : The signal "regfile_out_b" is wider than "top_matrix4_letter_address" and the most significant bits will be dropped
    Line 945, Column 43 : The signal "regfile_out_b" is wider than "top_matrix4_letter_address" and the most significant bits will be dropped
    Line 949, Column 43 : The signal "regfile_out_b" is wider than "top_matrix4_letter_address" and the most significant bits will be dropped
    Line 953, Column 43 : The signal "regfile_out_b" is wider than "top_matrix2_letter_address" and the most significant bits will be dropped
    Line 988, Column 27 : The signal "regfile_out_a" is wider than "words_selector" and the most significant bits will be dropped
    Line 1004, Column 27 : The signal "regfile_out_a" is wider than "words_selector" and the most significant bits will be dropped
    Line 1022, Column 39 : The signal "regfile_out_a" is wider than "top_matrix1_letter_address" and the most significant bits will be dropped
    Line 1023, Column 39 : The signal "regfile_out_b" is wider than "top_matrix2_letter_address" and the most significant bits will be dropped
    Line 1030, Column 39 : The signal "regfile_out_a" is wider than "top_matrix3_letter_address" and the most significant bits will be dropped
    Line 1031, Column 39 : The signal "regfile_out_b" is wider than "top_matrix4_letter_address" and the most significant bits will be dropped
    Line 1038, Column 39 : The signal "regfile_out_a" is wider than "top_matrix1_letter_address" and the most significant bits will be dropped
    Line 1039, Column 39 : The signal "regfile_out_b" is wider than "top_matrix2_letter_address" and the most significant bits will be dropped
    Line 1046, Column 39 : The signal "regfile_out_a" is wider than "top_matrix3_letter_address" and the most significant bits will be dropped
    Line 1047, Column 39 : The signal "regfile_out_b" is wider than "top_matrix4_letter_address" and the most significant bits will be dropped
    Line 1054, Column 39 : The signal "regfile_out_a" is wider than "top_matrix1_letter_address" and the most significant bits will be dropped
    Line 1055, Column 39 : The signal "regfile_out_b" is wider than "top_matrix2_letter_address" and the most significant bits will be dropped
    Line 1062, Column 39 : The signal "regfile_out_a" is wider than "top_matrix3_letter_address" and the most significant bits will be dropped
    Line 1063, Column 39 : The signal "regfile_out_b" is wider than "top_matrix4_letter_address" and the most significant bits will be dropped
    Line 1070, Column 39 : The signal "regfile_out_a" is wider than "top_matrix1_letter_address" and the most significant bits will be dropped
    Line 1071, Column 39 : The signal "regfile_out_b" is wider than "top_matrix2_letter_address" and the most significant bits will be dropped
    Line 1078, Column 39 : The signal "regfile_out_a" is wider than "top_matrix3_letter_address" and the most significant bits will be dropped
Warnings in file C:\Users\Bryce\Desktop\wordle\wordle4\source\regfile.luc:
    Line 154, Column 31 : The signal "data" is wider than "oka_mode.d" and the most significant bits will be dropped
    Line 101, Column 40 : The signal "data" is wider than "guess_1_letter_1.d" and the most significant bits will be dropped
    Line 102, Column 40 : The signal "data" is wider than "guess_1_letter_2.d" and the most significant bits will be dropped
    Line 103, Column 40 : The signal "data" is wider than "guess_1_letter_3.d" and the most significant bits will be dropped
    Line 104, Column 40 : The signal "data" is wider than "guess_1_letter_4.d" and the most significant bits will be dropped
    Line 106, Column 38 : The signal "data" is wider than "guess_2_letter_1.d" and the most significant bits will be dropped
    Line 107, Column 38 : The signal "data" is wider than "guess_2_letter_2.d" and the most significant bits will be dropped
    Line 108, Column 38 : The signal "data" is wider than "guess_2_letter_3.d" and the most significant bits will be dropped
    Line 109, Column 38 : The signal "data" is wider than "guess_2_letter_4.d" and the most significant bits will be dropped
    Line 111, Column 38 : The signal "data" is wider than "guess_3_letter_1.d" and the most significant bits will be dropped
    Line 112, Column 38 : The signal "data" is wider than "guess_3_letter_2.d" and the most significant bits will be dropped
    Line 113, Column 38 : The signal "data" is wider than "guess_3_letter_3.d" and the most significant bits will be dropped
    Line 114, Column 38 : The signal "data" is wider than "guess_3_letter_4.d" and the most significant bits will be dropped
    Line 116, Column 38 : The signal "data" is wider than "guess_4_letter_1.d" and the most significant bits will be dropped
    Line 117, Column 38 : The signal "data" is wider than "guess_4_letter_2.d" and the most significant bits will be dropped
    Line 118, Column 38 : The signal "data" is wider than "guess_4_letter_3.d" and the most significant bits will be dropped
    Line 119, Column 38 : The signal "data" is wider than "guess_4_letter_4.d" and the most significant bits will be dropped
    Line 121, Column 39 : The signal "data" is wider than "guess_5_letter_1.d" and the most significant bits will be dropped
    Line 122, Column 39 : The signal "data" is wider than "guess_5_letter_2.d" and the most significant bits will be dropped
    Line 123, Column 39 : The signal "data" is wider than "guess_5_letter_3.d" and the most significant bits will be dropped
    Line 124, Column 39 : The signal "data" is wider than "guess_5_letter_4.d" and the most significant bits will be dropped
    Line 126, Column 36 : The signal "data" is wider than "input_letter_1.d" and the most significant bits will be dropped
    Line 127, Column 36 : The signal "data" is wider than "input_letter_2.d" and the most significant bits will be dropped
    Line 128, Column 36 : The signal "data" is wider than "input_letter_3.d" and the most significant bits will be dropped
    Line 129, Column 36 : The signal "data" is wider than "input_letter_4.d" and the most significant bits will be dropped
    Line 131, Column 23 : The signal "data" is wider than "i.d" and the most significant bits will be dropped
    Line 132, Column 23 : The signal "data" is wider than "j.d" and the most significant bits will be dropped
    Line 133, Column 23 : The signal "data" is wider than "k.d" and the most significant bits will be dropped
    Line 135, Column 38 : The signal "data" is wider than "correct_letter_1.d" and the most significant bits will be dropped
    Line 136, Column 38 : The signal "data" is wider than "correct_letter_2.d" and the most significant bits will be dropped
    Line 137, Column 38 : The signal "data" is wider than "correct_letter_3.d" and the most significant bits will be dropped
    Line 138, Column 37 : The signal "data" is wider than "correct_letter_4.d" and the most significant bits will be dropped
    Line 145, Column 33 : The signal "data" is wider than "num_correct.d" and the most significant bits will be dropped
    Line 146, Column 31 : The signal "data" is wider than "input_ctr.d" and the most significant bits will be dropped
    Line 147, Column 29 : The signal "data" is wider than "input_i.d" and the most significant bits will be dropped
    Line 148, Column 31 : The signal "data" is wider than "correct_k.d" and the most significant bits will be dropped
    Line 150, Column 24 : The signal "data" is wider than "g.d" and the most significant bits will be dropped
    Line 151, Column 44 : The signal "data" is wider than "temp_guess_g_letter_i.d" and the most significant bits will be dropped
    Line 152, Column 43 : The signal "data" is wider than "temp_coloured_letter.d" and the most significant bits will be dropped
    Line 153, Column 33 : The signal "data" is wider than "word_index.d" and the most significant bits will be dropped
Warnings in file C:\Users\Bryce\Desktop\wordle\wordle4\source\au_top.luc:
    Line 124, Column 23 : The signal "button_panel_controller.out" is wider than "panel_debugger.d" and the most significant bits will be dropped
    Line 11, Column 4 : "correct_word_index" was never used
    Line 108, Column 4 : "panel_debugger" was never used
    Line 110, Column 4 : "correct_word" was never used
    Line 118, Column 29 : The signal "keyboard_controller.out" is wider than "betaCPU.keyboard_input" and the most significant bits will be dropped
    Line 120, Column 26 : The signal "button_panel_controller.out" is wider than "betaCPU.panel_input" and the most significant bits will be dropped
Starting Vivado...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source {C:\Users\Bryce\Desktop\wordle\wordle4\work\project.tcl}
# set projDir "C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado"
# set projName "wordle4"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/au_top_0.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/reset_conditioner_1.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/led_strip_writer_2.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/beta_3.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/buttons_controller_4.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/panel_controller_5.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/alu_6.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/game_7.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/regfile_8.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/matrix_controller_9.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/pn_gen_10.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/words_11.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/button_12.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/adder_13.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/compare_14.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/boolean_15.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/shifter_16.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/matrix_17.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/button_conditioner_18.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/edge_detector_19.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/led_strip_writer_20.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/white_alphabets_21.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/yellow_alphabets_22.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/green_alphabets_23.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/pipeline_24.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/Users/Bryce/Desktop/wordle/wordle4/work/constraint/alchitry.xdc" "C:/Users/Bryce/Desktop/wordle/wordle4/constraint/au.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 12

[Mon Apr 18 14:09:46 2022] Launched synth_1...
Run output will be captured here: C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/synth_1/runme.log
# wait_on_run synth_1
[Mon Apr 18 14:09:47 2022] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 42808
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1000.289 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'led_strip_writer_2' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/led_strip_writer_2.v:11]
	Parameter PIXEL_COUNT bound to: 4'b1011 
	Parameter SEND_PIXEL_state bound to: 1'b0 
	Parameter RESET_state bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'led_strip_writer_2' (2#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/led_strip_writer_2.v:11]
INFO: [Synth 8-6157] synthesizing module 'beta_3' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/beta_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_6' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/alu_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_13' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/adder_13.v:7]
INFO: [Synth 8-6155] done synthesizing module 'adder_13' (3#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/adder_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_14' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/compare_14.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/compare_14.v:20]
INFO: [Synth 8-6155] done synthesizing module 'compare_14' (4#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/compare_14.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_15' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/boolean_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_15' (5#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/boolean_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_16' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/shifter_16.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_16' (6#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/shifter_16.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/alu_6.v:89]
INFO: [Synth 8-6155] done synthesizing module 'alu_6' (7#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/alu_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_7' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_7.v:7]
	Parameter CHECK_IF_FIRST_INPUT_game_fsm bound to: 7'b0000000 
	Parameter SET_OKA_MODE_TO_ZERO_game_fsm bound to: 7'b0000001 
	Parameter RESET_TOP_DISPLAY_game_fsm bound to: 7'b0000010 
	Parameter RESET_BOTTOM_DISPLAY_game_fsm bound to: 7'b0000011 
	Parameter SET_INPUT_CTR_TO_0_game_fsm bound to: 7'b0000100 
	Parameter SET_GUESS_CTR_TO_0_game_fsm bound to: 7'b0000101 
	Parameter SET_NUM_CORRECT_INPUTS_TO_0_game_fsm bound to: 7'b0000110 
	Parameter IDLE_game_fsm bound to: 7'b0000111 
	Parameter RETRIEVE_INPUT_I_game_fsm bound to: 7'b0001000 
	Parameter RETRIEVE_CORRECT_K_game_fsm bound to: 7'b0001001 
	Parameter COMPARE_INPUT_I_WITH_CORRECT_K_game_fsm bound to: 7'b0001010 
	Parameter COMPARE_K_EQUALS_3_AND_INCREMENT_game_fsm bound to: 7'b0001011 
	Parameter CHECK_BUTTON_PRESSED_game_fsm bound to: 7'b0001100 
	Parameter COMPARE_INPUT_CTR_EQUALS_3_game_fsm bound to: 7'b0001101 
	Parameter COMPARE_INPUT_I_WITH_CORRECT_I_game_fsm bound to: 7'b0001110 
	Parameter CLEAR_RESET_BOTTOM_DISPLAY_game_fsm bound to: 7'b0001111 
	Parameter CHECK_FOR_GREEN_AND_YELLOW_LETTERS_game_fsm bound to: 7'b0010000 
	Parameter STORE_INPUT_game_fsm bound to: 7'b0010001 
	Parameter INCREMENT_INPUT_CTR_game_fsm bound to: 7'b0010010 
	Parameter PRINT_LETTER_TO_MATRIX_game_fsm bound to: 7'b0010011 
	Parameter SET_I_TO_ZERO_game_fsm bound to: 7'b0010100 
	Parameter SET_K_TO_ZERO_game_fsm bound to: 7'b0010101 
	Parameter COMPARE_POSITIONS_K_AND_I_game_fsm bound to: 7'b0010110 
	Parameter SET_TEMP_GUESS_G_LETTER_I_ADDR_WHITE_game_fsm bound to: 7'b0010111 
	Parameter SET_TEMP_GUESS_G_LETTER_I_ADDR_GREEN_game_fsm bound to: 7'b0011000 
	Parameter SET_TEMP_GUESS_G_LETTER_I_ADDR_YELLOW_game_fsm bound to: 7'b0011001 
	Parameter SET_WHITE_LETTER_game_fsm bound to: 7'b0011010 
	Parameter SET_GREEN_LETTER_game_fsm bound to: 7'b0011011 
	Parameter SET_YELLOW_LETTER_game_fsm bound to: 7'b0011100 
	Parameter SET_TEMP_COLOURED_LETTER_GREEN_game_fsm bound to: 7'b0011101 
	Parameter SET_TEMP_COLOURED_LETTER_YELLOW_game_fsm bound to: 7'b0011110 
	Parameter SET_TEMP_COLOURED_LETTER_WHITE_game_fsm bound to: 7'b0011111 
	Parameter RESET_NUM_CORRECT_INPUTS_TO_0_game_fsm bound to: 7'b0100000 
	Parameter INCREMENT_K_game_fsm bound to: 7'b0100001 
	Parameter INCREMENT_NUM_CORRECT_game_fsm bound to: 7'b0100010 
	Parameter COMPARE_NUM_CORRECT_EQUALS_3_game_fsm bound to: 7'b0100011 
	Parameter COMPARE_I_EQUALS_3_AND_INCREMENT_game_fsm bound to: 7'b0100100 
	Parameter INCREMENT_GUESS_CTR_game_fsm bound to: 7'b0100101 
	Parameter COMPARE_GUESS_CTR_EQUALS_3_game_fsm bound to: 7'b0100110 
	Parameter SHOW_TOP_DISPLAY_game_fsm bound to: 7'b0100111 
	Parameter SHOW_TOP_DISPLAY_2_game_fsm bound to: 7'b0101000 
	Parameter SHOW_TOP_DISPLAY_3_game_fsm bound to: 7'b0101001 
	Parameter SHOW_TOP_DISPLAY_4_game_fsm bound to: 7'b0101010 
	Parameter SET_CORRECT_WORD_game_fsm bound to: 7'b0101011 
	Parameter SET_CORRECT_WORD_2_game_fsm bound to: 7'b0101100 
	Parameter SET_CORRECT_LETTER_1_game_fsm bound to: 7'b0101101 
	Parameter SET_CORRECT_LETTER_2_game_fsm bound to: 7'b0101110 
	Parameter SET_CORRECT_LETTER_3_game_fsm bound to: 7'b0101111 
	Parameter SET_CORRECT_LETTER_4_game_fsm bound to: 7'b0110000 
	Parameter LOSE_game_fsm bound to: 7'b0110001 
	Parameter WIN_game_fsm bound to: 7'b0110010 
	Parameter SHOW_GUESS_ONE_game_fsm bound to: 7'b0110011 
	Parameter SHOW_GUESS_ONE_2_game_fsm bound to: 7'b0110100 
	Parameter SHOW_GUESS_TWO_game_fsm bound to: 7'b0110101 
	Parameter SHOW_GUESS_TWO_2_game_fsm bound to: 7'b0110110 
	Parameter SHOW_GUESS_THREE_game_fsm bound to: 7'b0110111 
	Parameter SHOW_GUESS_THREE_2_game_fsm bound to: 7'b0111000 
	Parameter SHOW_GUESS_FOUR_game_fsm bound to: 7'b0111001 
	Parameter SHOW_GUESS_FOUR_2_game_fsm bound to: 7'b0111010 
	Parameter RESET_TEMPS_game_fsm bound to: 7'b0111011 
	Parameter RESET_TEMPS_2_game_fsm bound to: 7'b0111100 
	Parameter RESET_ALL_GUESSES_game_fsm bound to: 7'b0111101 
	Parameter RESET_GUESS_1_LETTER_2_game_fsm bound to: 7'b0111110 
	Parameter RESET_GUESS_1_LETTER_3_game_fsm bound to: 7'b0111111 
	Parameter RESET_GUESS_1_LETTER_4_game_fsm bound to: 7'b1000000 
	Parameter RESET_GUESS_2_LETTER_1_game_fsm bound to: 7'b1000001 
	Parameter RESET_GUESS_2_LETTER_2_game_fsm bound to: 7'b1000010 
	Parameter RESET_GUESS_2_LETTER_3_game_fsm bound to: 7'b1000011 
	Parameter RESET_GUESS_2_LETTER_4_game_fsm bound to: 7'b1000100 
	Parameter RESET_GUESS_3_LETTER_1_game_fsm bound to: 7'b1000101 
	Parameter RESET_GUESS_3_LETTER_2_game_fsm bound to: 7'b1000110 
	Parameter RESET_GUESS_3_LETTER_3_game_fsm bound to: 7'b1000111 
	Parameter RESET_GUESS_3_LETTER_4_game_fsm bound to: 7'b1001000 
	Parameter RESET_GUESS_4_LETTER_1_game_fsm bound to: 7'b1001001 
	Parameter RESET_GUESS_4_LETTER_2_game_fsm bound to: 7'b1001010 
	Parameter RESET_GUESS_4_LETTER_3_game_fsm bound to: 7'b1001011 
	Parameter RESET_GUESS_4_LETTER_4_game_fsm bound to: 7'b1001100 
	Parameter RESET_GUESS_5_LETTER_1_game_fsm bound to: 7'b1001101 
	Parameter RESET_GUESS_5_LETTER_2_game_fsm bound to: 7'b1001110 
	Parameter RESET_GUESS_5_LETTER_3_game_fsm bound to: 7'b1001111 
	Parameter RESET_GUESS_5_LETTER_4_game_fsm bound to: 7'b1010000 
	Parameter INPUT_CTR bound to: 5'b11100 
	Parameter INPUT_LETTER_1 bound to: 5'b10000 
	Parameter I bound to: 5'b10100 
	Parameter K bound to: 5'b10110 
	Parameter CORRECT_LETTER_1 bound to: 5'b10111 
	Parameter INPUT_I bound to: 5'b11101 
	Parameter CORRECT_K bound to: 5'b11110 
	Parameter G bound to: 6'b100000 
	Parameter GUESS_1_LETTER_1 bound to: 7'b1000000 
	Parameter GUESS_2_LETTER_1 bound to: 5'b00100 
	Parameter GUESS_3_LETTER_1 bound to: 5'b01000 
	Parameter GUESS_4_LETTER_1 bound to: 5'b01100 
	Parameter GUESS_5_LETTER_1 bound to: 6'b100101 
	Parameter TEMP_GUESS_G_LETTER_I_ADDR bound to: 6'b100001 
	Parameter TEMP_COLOURED_LETTER bound to: 6'b100010 
	Parameter NUM_CORRECT bound to: 5'b11011 
	Parameter CLEAR_SIGNAL bound to: 5'b11111 
	Parameter CHECK_SIGNAL bound to: 5'b11110 
	Parameter RESTART_SIGNAL bound to: 5'b10101 
	Parameter OKA_MODE bound to: 6'b100100 
	Parameter SHOW_GUESS_ONE bound to: 5'b00001 
	Parameter SHOW_GUESS_TWO bound to: 5'b00100 
	Parameter SHOW_GUESS_THREE bound to: 5'b01000 
	Parameter SHOW_GUESS_FOUR bound to: 5'b01100 
	Parameter CORRECT_WORD bound to: 6'b100011 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_7.v:531]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_7.v:640]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_7.v:705]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_7.v:768]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_7.v:845]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_7.v:878]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_7.v:911]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_7.v:944]
INFO: [Synth 8-6155] done synthesizing module 'game_7' (8#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'regfile_8' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_8.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_8.v:108]
INFO: [Synth 8-6155] done synthesizing module 'regfile_8' (9#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'matrix_controller_9' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_controller_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'matrix_17' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'led_strip_writer_20' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/led_strip_writer_20.v:11]
	Parameter PIXEL_COUNT bound to: 5'b11001 
	Parameter SEND_PIXEL_state bound to: 1'b0 
	Parameter RESET_state bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'led_strip_writer_20' (10#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/led_strip_writer_20.v:11]
INFO: [Synth 8-6157] synthesizing module 'white_alphabets_21' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/white_alphabets_21.v:7]
INFO: [Synth 8-6155] done synthesizing module 'white_alphabets_21' (11#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/white_alphabets_21.v:7]
INFO: [Synth 8-6157] synthesizing module 'yellow_alphabets_22' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/yellow_alphabets_22.v:7]
INFO: [Synth 8-6155] done synthesizing module 'yellow_alphabets_22' (12#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/yellow_alphabets_22.v:7]
INFO: [Synth 8-6157] synthesizing module 'green_alphabets_23' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/green_alphabets_23.v:7]
INFO: [Synth 8-6155] done synthesizing module 'green_alphabets_23' (13#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/green_alphabets_23.v:7]
INFO: [Synth 8-6155] done synthesizing module 'matrix_17' (14#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_17.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_controller_9.v:76]
INFO: [Synth 8-6155] done synthesizing module 'matrix_controller_9' (15#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_controller_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_10' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/pn_gen_10.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_10' (16#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/pn_gen_10.v:11]
INFO: [Synth 8-6157] synthesizing module 'words_11' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/words_11.v:7]
INFO: [Synth 8-6155] done synthesizing module 'words_11' (17#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/words_11.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/beta_3.v:219]
INFO: [Synth 8-226] default block is never used [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/beta_3.v:249]
INFO: [Synth 8-6155] done synthesizing module 'beta_3' (18#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/beta_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'buttons_controller_4' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/buttons_controller_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_12' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_18' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_conditioner_18.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 6'b110010 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_24' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/pipeline_24.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_24' (19#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/pipeline_24.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_18' (20#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_conditioner_18.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_19' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/edge_detector_19.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_19' (21#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/edge_detector_19.v:12]
INFO: [Synth 8-6155] done synthesizing module 'button_12' (22#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_12.v:7]
INFO: [Synth 8-6155] done synthesizing module 'buttons_controller_4' (23#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/buttons_controller_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'panel_controller_5' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/panel_controller_5.v:7]
INFO: [Synth 8-6155] done synthesizing module 'panel_controller_5' (24#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/panel_controller_5.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (25#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.289 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.289 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.289 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.184 . Memory (MB): peak = 1000.289 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Bryce/Desktop/wordle/wordle4/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/Bryce/Desktop/wordle/wordle4/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Bryce/Desktop/wordle/wordle4/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Bryce/Desktop/wordle/wordle4/constraint/au.xdc]
Finished Parsing XDC File [C:/Users/Bryce/Desktop/wordle/wordle4/constraint/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1027.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1027.773 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1027.773 ; gain = 27.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1027.773 ; gain = 27.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1027.773 ; gain = 27.484
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_game_fsm_q_reg' in module 'game_7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
SET_OKA_MODE_TO_ZERO_game_fsm | 000000000000000000000000000000000000000000000000000000000000000000000000001 |                          0000001
RESET_ALL_GUESSES_game_fsm | 000000000000000000000000000000000000000000000000000000000000000000000000010 |                          0111101
RESET_GUESS_1_LETTER_2_game_fsm | 000000000000000000000000000000000000000000000000000000000000000000000000100 |                          0111110
RESET_GUESS_1_LETTER_3_game_fsm | 000000000000000000000000000000000000000000000000000000000000000000000001000 |                          0111111
RESET_GUESS_1_LETTER_4_game_fsm | 000000000000000000000000000000000000000000000000000000000000000000000010000 |                          1000000
RESET_GUESS_2_LETTER_1_game_fsm | 000000000000000000000000000000000000000000000000000000000000000000000100000 |                          1000001
RESET_GUESS_2_LETTER_2_game_fsm | 000000000000000000000000000000000000000000000000000000000000000000001000000 |                          1000010
RESET_GUESS_2_LETTER_3_game_fsm | 000000000000000000000000000000000000000000000000000000000000000000010000000 |                          1000011
RESET_GUESS_2_LETTER_4_game_fsm | 000000000000000000000000000000000000000000000000000000000000000000100000000 |                          1000100
RESET_GUESS_3_LETTER_1_game_fsm | 000000000000000000000000000000000000000000000000000000000000000001000000000 |                          1000101
RESET_GUESS_3_LETTER_2_game_fsm | 000000000000000000000000000000000000000000000000000000000000000010000000000 |                          1000110
RESET_GUESS_3_LETTER_3_game_fsm | 000000000000000000000000000000000000000000000000000000000000000100000000000 |                          1000111
RESET_GUESS_3_LETTER_4_game_fsm | 000000000000000000000000000000000000000000000000000000000000001000000000000 |                          1001000
RESET_GUESS_4_LETTER_1_game_fsm | 000000000000000000000000000000000000000000000000000000000000010000000000000 |                          1001001
RESET_GUESS_4_LETTER_2_game_fsm | 000000000000000000000000000000000000000000000000000000000000100000000000000 |                          1001010
RESET_GUESS_4_LETTER_3_game_fsm | 000000000000000000000000000000000000000000000000000000000001000000000000000 |                          1001011
RESET_GUESS_4_LETTER_4_game_fsm | 000000000000000000000000000000000000000000000000000000000010000000000000000 |                          1001100
RESET_GUESS_5_LETTER_1_game_fsm | 000000000000000000000000000000000000000000000000000000000100000000000000000 |                          1001101
RESET_GUESS_5_LETTER_2_game_fsm | 000000000000000000000000000000000000000000000000000000001000000000000000000 |                          1001110
RESET_GUESS_5_LETTER_3_game_fsm | 000000000000000000000000000000000000000000000000000000010000000000000000000 |                          1001111
RESET_GUESS_5_LETTER_4_game_fsm | 000000000000000000000000000000000000000000000000000000100000000000000000000 |                          1010000
SET_GUESS_CTR_TO_0_game_fsm | 000000000000000000000000000000000000000000000000000001000000000000000000000 |                          0000101
RESET_NUM_CORRECT_INPUTS_TO_0_game_fsm | 000000000000000000000000000000000000000000000000000010000000000000000000000 |                          0100000
RESET_TOP_DISPLAY_game_fsm | 000000000000000000000000000000000000000000000000000100000000000000000000000 |                          0000010
SET_INPUT_CTR_TO_0_game_fsm | 000000000000000000000000000000000000000000000000001000000000000000000000000 |                          0000100
RESET_BOTTOM_DISPLAY_game_fsm | 000000000000000000000000000000000000000000000000010000000000000000000000000 |                          0000011
           IDLE_game_fsm | 000000000000000000000000000000000000000000000000100000000000000000000000000 |                          0000111
CHECK_BUTTON_PRESSED_game_fsm | 000000000000000000000000000000000000000000000001000000000000000000000000000 |                          0001100
  SET_I_TO_ZERO_game_fsm | 000000000000000000000000000000000000000000000010000000000000000000000000000 |                          0010100
  SET_K_TO_ZERO_game_fsm | 000000000000000000000000000000000000000000000100000000000000000000000000000 |                          0010101
    RESET_TEMPS_game_fsm | 000000000000000000000000000000000000000000001000000000000000000000000000000 |                          0111011
  RESET_TEMPS_2_game_fsm | 000000000000000000000000000000000000000000010000000000000000000000000000000 |                          0111100
RETRIEVE_INPUT_I_game_fsm | 000000000000000000000000000000000000000000100000000000000000000000000000000 |                          0001000
RETRIEVE_CORRECT_K_game_fsm | 000000000000000000000000000000000000000001000000000000000000000000000000000 |                          0001001
COMPARE_INPUT_I_WITH_CORRECT_K_game_fsm | 000000000000000000000000000000000000000010000000000000000000000000000000000 |                          0001010
COMPARE_POSITIONS_K_AND_I_game_fsm | 000000000000000000000000000000000000000100000000000000000000000000000000000 |                          0010110
SET_TEMP_GUESS_G_LETTER_I_ADDR_GREEN_game_fsm | 000000000000000000000000000000000000001000000000000000000000000000000000000 |                          0011000
SET_TEMP_COLOURED_LETTER_GREEN_game_fsm | 000000000000000000000000000000000000010000000000000000000000000000000000000 |                          0011101
SET_GREEN_LETTER_game_fsm | 000000000000000000000000000000000000100000000000000000000000000000000000000 |                          0011011
INCREMENT_NUM_CORRECT_game_fsm | 000000000000000000000000000000000001000000000000000000000000000000000000000 |                          0100010
COMPARE_NUM_CORRECT_EQUALS_3_game_fsm | 000000000000000000000000000000000010000000000000000000000000000000000000000 |                          0100011
            WIN_game_fsm | 000000000000000000000000000000000100000000000000000000000000000000000000000 |                          0110010
SET_TEMP_GUESS_G_LETTER_I_ADDR_YELLOW_game_fsm | 000000000000000000000000000000001000000000000000000000000000000000000000000 |                          0011001
SET_TEMP_COLOURED_LETTER_YELLOW_game_fsm | 000000000000000000000000000000010000000000000000000000000000000000000000000 |                          0011110
SET_YELLOW_LETTER_game_fsm | 000000000000000000000000000000100000000000000000000000000000000000000000000 |                          0011100
SET_TEMP_GUESS_G_LETTER_I_ADDR_WHITE_game_fsm | 000000000000000000000000000001000000000000000000000000000000000000000000000 |                          0010111
CHECK_FOR_GREEN_AND_YELLOW_LETTERS_game_fsm | 000000000000000000000000000010000000000000000000000000000000000000000000000 |                          0010000
SET_TEMP_COLOURED_LETTER_WHITE_game_fsm | 000000000000000000000000000100000000000000000000000000000000000000000000000 |                          0011111
SET_WHITE_LETTER_game_fsm | 000000000000000000000000001000000000000000000000000000000000000000000000000 |                          0011010
COMPARE_K_EQUALS_3_AND_INCREMENT_game_fsm | 000000000000000000000000010000000000000000000000000000000000000000000000000 |                          0001011
COMPARE_I_EQUALS_3_AND_INCREMENT_game_fsm | 000000000000000000000000100000000000000000000000000000000000000000000000000 |                          0100100
SET_NUM_CORRECT_INPUTS_TO_0_game_fsm | 000000000000000000000001000000000000000000000000000000000000000000000000000 |                          0000110
SHOW_TOP_DISPLAY_game_fsm | 000000000000000000000010000000000000000000000000000000000000000000000000000 |                          0100111
SHOW_TOP_DISPLAY_2_game_fsm | 000000000000000000000100000000000000000000000000000000000000000000000000000 |                          0101000
SHOW_TOP_DISPLAY_3_game_fsm | 000000000000000000001000000000000000000000000000000000000000000000000000000 |                          0101001
SHOW_TOP_DISPLAY_4_game_fsm | 000000000000000000010000000000000000000000000000000000000000000000000000000 |                          0101010
INCREMENT_GUESS_CTR_game_fsm | 000000000000000000100000000000000000000000000000000000000000000000000000000 |                          0100101
COMPARE_GUESS_CTR_EQUALS_3_game_fsm | 000000000000000001000000000000000000000000000000000000000000000000000000000 |                          0100110
           LOSE_game_fsm | 000000000000000010000000000000000000000000000000000000000000000000000000000 |                          0110001
 SHOW_GUESS_ONE_game_fsm | 000000000000000100000000000000000000000000000000000000000000000000000000000 |                          0110011
SHOW_GUESS_ONE_2_game_fsm | 000000000000001000000000000000000000000000000000000000000000000000000000000 |                          0110100
 SHOW_GUESS_TWO_game_fsm | 000000000000010000000000000000000000000000000000000000000000000000000000000 |                          0110101
SHOW_GUESS_TWO_2_game_fsm | 000000000000100000000000000000000000000000000000000000000000000000000000000 |                          0110110
SHOW_GUESS_THREE_game_fsm | 000000000001000000000000000000000000000000000000000000000000000000000000000 |                          0110111
SHOW_GUESS_THREE_2_game_fsm | 000000000010000000000000000000000000000000000000000000000000000000000000000 |                          0111000
SHOW_GUESS_FOUR_game_fsm | 000000000100000000000000000000000000000000000000000000000000000000000000000 |                          0111001
SHOW_GUESS_FOUR_2_game_fsm | 000000001000000000000000000000000000000000000000000000000000000000000000000 |                          0111010
CHECK_IF_FIRST_INPUT_game_fsm | 000000010000000000000000000000000000000000000000000000000000000000000000000 |                          0000000
SET_CORRECT_WORD_game_fsm | 000000100000000000000000000000000000000000000000000000000000000000000000000 |                          0101011
SET_CORRECT_LETTER_1_game_fsm | 000001000000000000000000000000000000000000000000000000000000000000000000000 |                          0101101
SET_CORRECT_LETTER_2_game_fsm | 000010000000000000000000000000000000000000000000000000000000000000000000000 |                          0101110
SET_CORRECT_LETTER_3_game_fsm | 000100000000000000000000000000000000000000000000000000000000000000000000000 |                          0101111
SET_CORRECT_LETTER_4_game_fsm | 001000000000000000000000000000000000000000000000000000000000000000000000000 |                          0110000
PRINT_LETTER_TO_MATRIX_game_fsm | 010000000000000000000000000000000000000000000000000000000000000000000000000 |                          0010011
INCREMENT_INPUT_CTR_game_fsm | 100000000000000000000000000000000000000000000000000000000000000000000000000 |                          0010010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_game_fsm_q_reg' using encoding 'one-hot' in module 'game_7'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1027.773 ; gain = 27.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 9     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 9     
	   2 Input    5 Bit       Adders := 17    
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 39    
	                5 Bit    Registers := 27    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 35    
	                1 Bit    Registers := 45    
+---Muxes : 
	  75 Input   75 Bit        Muxes := 1     
	   2 Input   75 Bit        Muxes := 11    
	   7 Input   75 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   4 Input   24 Bit        Muxes := 8     
	  75 Input   20 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 9     
	   4 Input   16 Bit        Muxes := 3     
	  75 Input   16 Bit        Muxes := 3     
	   8 Input   16 Bit        Muxes := 2     
	  75 Input   11 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 29    
	  13 Input    7 Bit        Muxes := 8     
	   6 Input    7 Bit        Muxes := 7     
	   4 Input    7 Bit        Muxes := 4     
	  75 Input    7 Bit        Muxes := 9     
	  10 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   5 Input    6 Bit        Muxes := 1     
	  75 Input    6 Bit        Muxes := 1     
	   9 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 22    
	  27 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	  75 Input    4 Bit        Muxes := 2     
	   9 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   6 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	  75 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 185   
	   4 Input    1 Bit        Muxes := 8     
	  13 Input    1 Bit        Muxes := 8     
	   6 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 1     
	  75 Input    1 Bit        Muxes := 2     
	  42 Input    1 Bit        Muxes := 41    
	  26 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP adder/add0, operation Mode is: A*B.
DSP Report: operator adder/add0 is absorbed into DSP adder/add0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1080.926 ; gain = 80.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|words_11    | out        | 2048x20       | LUT            | 
|words_11    | out        | 2048x20       | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|adder_13    | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 1080.926 ; gain = 80.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
      : betaCPUi_19/control_unit/i_0/alu_out[0]
      : betaCPUi_19/control_unit/alu_out[0]
      : betaCPUi_19/game_alu/alu[0]
      : betaCPUi_19/game_alu/i_0/alu[0]
      : betaCPUi_19/game_alu/i_0/b[0]
      : betaCPUi_19/game_alu/b[0]
      : betaCPUi_19/inputAlu_b_inferred/M_game_alu_b[0]
      : betaCPUi_19/inputAlu_b_inferred/out_b[0]
      : betaCPUi_19/r/out_b[0]
      : betaCPUi_19/r/i_2/out_b[0]
      : betaCPUi_19/r/i_2/read_address_b[0]
      : betaCPUi_19/r/read_address_b[0]
      : betaCPUi_19/control_unit/regfile_rb[0]
      : betaCPUi_19/control_unit/i_0/regfile_rb[0]
      : betaCPUi_19/game_alu/i_0/b[0]
      : betaCPUi_19/game_alu/b[0]
      : betaCPUi_19/inputAlu_b_inferred/M_game_alu_b[0]
      : betaCPUi_19/inputAlu_b_inferred/out_b[0]
      : betaCPUi_19/r/out_b[0]
      : betaCPUi_19/r/i_2/out_b[0]
      : betaCPUi_19/r/i_2/read_address_b[1]
      : betaCPUi_19/r/read_address_b[1]
      : betaCPUi_19/control_unit/regfile_rb[1]
      : betaCPUi_19/control_unit/i_0/regfile_rb[1]
      : betaCPUi_19/control_unit/i_0/alu_out[1]
      : betaCPUi_19/control_unit/alu_out[1]
      : betaCPUi_19/game_alu/alu[1]
      : betaCPUi_19/game_alu/i_0/alu[1]
      : betaCPUi_19/game_alu/i_0/b[0]
      : betaCPUi_19/game_alu/b[0]
      : betaCPUi_19/inputAlu_b_inferred/M_game_alu_b[0]
      : betaCPUi_19/inputAlu_b_inferred/out_b[0]
      : betaCPUi_19/r/out_b[0]
      : betaCPUi_19/r/i_2/out_b[0]
      : betaCPUi_19/r/i_2/read_address_b[2]
      : betaCPUi_19/r/read_address_b[2]
      : betaCPUi_19/control_unit/regfile_rb[2]
      : betaCPUi_19/control_unit/i_0/regfile_rb[2]
      : betaCPUi_19/control_unit/i_0/alu_out[2]
      : betaCPUi_19/control_unit/alu_out[2]
      : betaCPUi_19/game_alu/alu[2]
      : betaCPUi_19/game_alu/i_0/alu[2]
      : betaCPUi_19/control_unit/i_0/alu_out[2]
      : betaCPUi_19/control_unit/alu_out[2]
      : betaCPUi_19/game_alu/alu[2]
      : betaCPUi_19/game_alu/i_0/alu[2]
      : betaCPUi_19/game_alu/i_0/b[1]
      : betaCPUi_19/game_alu/b[1]
      : betaCPUi_19/inputAlu_b_inferred/M_game_alu_b[1]
      : betaCPUi_19/inputAlu_b_inferred/out_b[1]
      : betaCPUi_19/r/out_b[1]
      : betaCPUi_19/r/i_2/out_b[1]
      : betaCPUi_19/r/i_2/read_address_b[3]
      : betaCPUi_19/r/read_address_b[3]
      : betaCPUi_19/control_unit/regfile_rb[3]
      : betaCPUi_19/control_unit/i_0/regfile_rb[3]
      : betaCPUi_19/control_unit/i_0/alu_out[3]
      : betaCPUi_19/control_unit/alu_out[3]
      : betaCPUi_19/game_alu/alu[3]
      : betaCPUi_19/game_alu/i_0/alu[3]
      : betaCPUi_19/control_unit/i_0/alu_out[3]
      : betaCPUi_19/control_unit/alu_out[3]
      : betaCPUi_19/game_alu/alu[3]
      : betaCPUi_19/game_alu/i_0/alu[3]
      : betaCPUi_19/control_unit/i_0/alu_out[4]
      : betaCPUi_19/control_unit/alu_out[4]
      : betaCPUi_19/game_alu/alu[4]
      : betaCPUi_19/game_alu/i_0/alu[4]
      : betaCPUi_19/game_alu/i_0/b[4]
      : betaCPUi_19/game_alu/b[4]
      : betaCPUi_19/inputAlu_b_inferred/M_game_alu_b[4]
      : betaCPUi_19/inputAlu_b_inferred/out_b[4]
      : betaCPUi_19/r/out_b[4]
      : betaCPUi_19/r/i_2/out_b[4]
      : betaCPUi_19/r/i_2/read_address_b[4]
      : betaCPUi_19/r/read_address_b[4]
      : betaCPUi_19/control_unit/regfile_rb[4]
      : betaCPUi_19/control_unit/i_0/regfile_rb[4]
      : betaCPUi_19/game_alu/i_0/b[4]
      : betaCPUi_19/game_alu/b[4]
      : betaCPUi_19/inputAlu_b_inferred/M_game_alu_b[4]
      : betaCPUi_19/inputAlu_b_inferred/out_b[4]
      : betaCPUi_19/r/out_b[4]
      : betaCPUi_19/r/i_2/out_b[4]
      : betaCPUi_19/r/i_2/read_address_b[5]
      : betaCPUi_19/r/read_address_b[5]
      : betaCPUi_19/control_unit/regfile_rb[5]
      : betaCPUi_19/control_unit/i_0/regfile_rb[5]
      : betaCPUi_19/control_unit/i_0/alu_out[5]
      : betaCPUi_19/control_unit/alu_out[5]
      : betaCPUi_19/game_alu/alu[5]
      : betaCPUi_19/game_alu/i_0/alu[5]
      : betaCPUi_19/control_unit/i_0/alu_out[5]
      : betaCPUi_19/control_unit/alu_out[5]
      : betaCPUi_19/game_alu/alu[5]
      : betaCPUi_19/game_alu/i_0/alu[5]
      : betaCPUi_19/game_alu/i_0/b[5]
      : betaCPUi_19/game_alu/b[5]
      : betaCPUi_19/inputAlu_b_inferred/M_game_alu_b[5]
      : betaCPUi_19/inputAlu_b_inferred/out_b[5]
      : betaCPUi_19/r/out_b[5]
      : betaCPUi_19/r/i_2/out_b[5]
      : betaCPUi_19/r/i_2/read_address_b[6]
      : betaCPUi_19/r/read_address_b[6]
      : betaCPUi_19/control_unit/regfile_rb[6]
      : betaCPUi_19/control_unit/i_0/regfile_rb[6]
      : betaCPUi_19/control_unit/i_0/alu_out[6]
      : betaCPUi_19/control_unit/alu_out[6]
      : betaCPUi_19/game_alu/alu[6]
      : betaCPUi_19/game_alu/i_0/alu[6]
      : betaCPUi_19/control_unit/i_0/alu_out[6]
      : betaCPUi_19/control_unit/alu_out[6]
      : betaCPUi_19/game_alu/alu[6]
      : betaCPUi_19/game_alu/i_0/alu[6]
      : betaCPUi_19/game_alu/i_0/b[6]
      : betaCPUi_19/game_alu/b[6]
      : betaCPUi_19/inputAlu_b_inferred/M_game_alu_b[6]
      : betaCPUi_19/inputAlu_b_inferred/out_b[6]
      : betaCPUi_19/r/out_b[6]
      : betaCPUi_19/r/i_2/out_b[6]
      : betaCPUi_19/r/i_2/read_address_b[7]
      : betaCPUi_19/r/read_address_b[7]
      : betaCPUi_19/control_unit/regfile_rb[7]
      : betaCPUi_19/control_unit/i_0/regfile_rb[7]
      : betaCPUi_19/control_unit/i_0/alu_out[7]
      : betaCPUi_19/control_unit/alu_out[7]
      : betaCPUi_19/game_alu/alu[7]
      : betaCPUi_19/game_alu/i_0/alu[7]
      : betaCPUi_19/r/i_2/read_address_b[0]
      : betaCPUi_19/r/read_address_b[0]
      : betaCPUi_19/control_unit/regfile_rb[0]
      : betaCPUi_19/control_unit/i_0/regfile_rb[0]
      : betaCPUi_19/game_alu/i_0/b[2]
      : betaCPUi_19/game_alu/b[2]
      : betaCPUi_19/inputAlu_b_inferred/M_game_alu_b[2]
      : betaCPUi_19/inputAlu_b_inferred/out_b[2]
      : betaCPUi_19/r/out_b[2]
      : betaCPUi_19/r/i_2/out_b[2]
      : betaCPUi_19/r/i_2/read_address_b[4]
      : betaCPUi_19/r/read_address_b[4]
      : betaCPUi_19/control_unit/regfile_rb[4]
      : betaCPUi_19/control_unit/i_0/regfile_rb[4]
      : betaCPUi_19/control_unit/i_0/alu_out[7]
      : betaCPUi_19/control_unit/alu_out[7]
      : betaCPUi_19/game_alu/alu[7]
      : betaCPUi_19/game_alu/i_0/alu[7]
      : i_0/\betaCPU/control_unit /i_0/alu_out[0]
      : i_0/\betaCPU/control_unit /alu_out[0]
      : i_0/\betaCPU/game_alu /alu[0]
      : i_0/\betaCPU/game_alu /i_0/alu[0]
      : i_0/\betaCPU/game_alu /i_0/b[0]
      : i_0/\betaCPU/game_alu /b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /out_b[0]
      : i_0/\betaCPU/r /out_b[0]
      : i_0/\betaCPU/r /i_2/out_b[0]
      : i_0/\betaCPU/r /i_2/read_address_b[0]
      : i_0/\betaCPU/r /read_address_b[0]
      : i_0/\betaCPU/control_unit /regfile_rb[0]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[0]
      : i_0/\betaCPU/game_alu /i_0/b[0]
      : i_0/\betaCPU/game_alu /b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /out_b[0]
      : i_0/\betaCPU/r /out_b[0]
      : i_0/\betaCPU/r /i_2/out_b[0]
      : i_0/\betaCPU/r /i_2/read_address_b[1]
      : i_0/\betaCPU/r /read_address_b[1]
      : i_0/\betaCPU/control_unit /regfile_rb[1]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[1]
      : i_0/\betaCPU/control_unit /i_0/alu_out[1]
      : i_0/\betaCPU/control_unit /alu_out[1]
      : i_0/\betaCPU/game_alu /alu[1]
      : i_0/\betaCPU/game_alu /i_0/alu[1]
      : i_0/\betaCPU/game_alu /i_0/b[0]
      : i_0/\betaCPU/game_alu /b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /out_b[0]
      : i_0/\betaCPU/r /out_b[0]
      : i_0/\betaCPU/r /i_2/out_b[0]
      : i_0/\betaCPU/r /i_2/read_address_b[2]
      : i_0/\betaCPU/r /read_address_b[2]
      : i_0/\betaCPU/control_unit /regfile_rb[2]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[2]
      : i_0/\betaCPU/control_unit /i_0/alu_out[2]
      : i_0/\betaCPU/control_unit /alu_out[2]
      : i_0/\betaCPU/game_alu /alu[2]
      : i_0/\betaCPU/game_alu /i_0/alu[2]
      : i_0/\betaCPU/control_unit /i_0/alu_out[2]
      : i_0/\betaCPU/control_unit /alu_out[2]
      : i_0/\betaCPU/game_alu /alu[2]
      : i_0/\betaCPU/game_alu /i_0/alu[2]
      : i_0/\betaCPU/game_alu /i_0/b[1]
      : i_0/\betaCPU/game_alu /b[1]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[1]
      : i_0/\betaCPU/inputAlu_b_inferred /out_b[1]
      : i_0/\betaCPU/r /out_b[1]
      : i_0/\betaCPU/r /i_2/out_b[1]
      : i_0/\betaCPU/r /i_2/read_address_b[3]
      : i_0/\betaCPU/r /read_address_b[3]
      : i_0/\betaCPU/control_unit /regfile_rb[3]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[3]
      : i_0/\betaCPU/control_unit /i_0/alu_out[3]
      : i_0/\betaCPU/control_unit /alu_out[3]
      : i_0/\betaCPU/game_alu /alu[3]
      : i_0/\betaCPU/game_alu /i_0/alu[3]
      : i_0/\betaCPU/control_unit /i_0/alu_out[3]
      : i_0/\betaCPU/control_unit /alu_out[3]
      : i_0/\betaCPU/game_alu /alu[3]
      : i_0/\betaCPU/game_alu /i_0/alu[3]
      : i_0/\betaCPU/control_unit /i_0/alu_out[4]
      : i_0/\betaCPU/control_unit /alu_out[4]
      : i_0/\betaCPU/game_alu /alu[4]
      : i_0/\betaCPU/game_alu /i_0/alu[4]
      : i_0/\betaCPU/game_alu /i_0/b[4]
      : i_0/\betaCPU/game_alu /b[4]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[4]
      : i_0/\betaCPU/inputAlu_b_inferred /out_b[4]
      : i_0/\betaCPU/r /out_b[4]
      : i_0/\betaCPU/r /i_2/out_b[4]
      : i_0/\betaCPU/r /i_2/read_address_b[4]
      : i_0/\betaCPU/r /read_address_b[4]
      : i_0/\betaCPU/control_unit /regfile_rb[4]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[4]
      : i_0/\betaCPU/game_alu /i_0/b[4]
      : i_0/\betaCPU/game_alu /b[4]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[4]
      : i_0/\betaCPU/inputAlu_b_inferred /out_b[4]
      : i_0/\betaCPU/r /out_b[4]
      : i_0/\betaCPU/r /i_2/out_b[4]
      : i_0/\betaCPU/r /i_2/read_address_b[5]
      : i_0/\betaCPU/r /read_address_b[5]
      : i_0/\betaCPU/control_unit /regfile_rb[5]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[5]
      : i_0/\betaCPU/control_unit /i_0/alu_out[5]
      : i_0/\betaCPU/control_unit /alu_out[5]
      : i_0/\betaCPU/game_alu /alu[5]
      : i_0/\betaCPU/game_alu /i_0/alu[5]
      : i_0/\betaCPU/control_unit /i_0/alu_out[5]
      : i_0/\betaCPU/control_unit /alu_out[5]
      : i_0/\betaCPU/game_alu /alu[5]
      : i_0/\betaCPU/game_alu /i_0/alu[5]
      : i_0/\betaCPU/game_alu /i_0/b[5]
      : i_0/\betaCPU/game_alu /b[5]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[5]
      : i_0/\betaCPU/inputAlu_b_inferred /out_b[5]
      : i_0/\betaCPU/r /out_b[5]
      : i_0/\betaCPU/r /i_2/out_b[5]
      : i_0/\betaCPU/r /i_2/read_address_b[6]
      : i_0/\betaCPU/r /read_address_b[6]
      : i_0/\betaCPU/control_unit /regfile_rb[6]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[6]
      : i_0/\betaCPU/control_unit /i_0/alu_out[6]
      : i_0/\betaCPU/control_unit /alu_out[6]
      : i_0/\betaCPU/game_alu /alu[6]
      : i_0/\betaCPU/game_alu /i_0/alu[6]
      : i_0/\betaCPU/control_unit /i_0/alu_out[6]
      : i_0/\betaCPU/control_unit /alu_out[6]
      : i_0/\betaCPU/game_alu /alu[6]
      : i_0/\betaCPU/game_alu /i_0/alu[6]
      : i_0/\betaCPU/game_alu /i_0/b[6]
      : i_0/\betaCPU/game_alu /b[6]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[6]
      : i_0/\betaCPU/inputAlu_b_inferred /out_b[6]
      : i_0/\betaCPU/r /out_b[6]
      : i_0/\betaCPU/r /i_2/out_b[6]
      : i_0/\betaCPU/r /i_2/read_address_b[7]
      : i_0/\betaCPU/r /read_address_b[7]
      : i_0/\betaCPU/control_unit /regfile_rb[7]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[7]
      : i_0/\betaCPU/control_unit /i_0/alu_out[7]
      : i_0/\betaCPU/control_unit /alu_out[7]
      : i_0/\betaCPU/game_alu /alu[7]
      : i_0/\betaCPU/game_alu /i_0/alu[7]
      : i_0/\betaCPU/r /i_2/read_address_b[0]
      : i_0/\betaCPU/r /read_address_b[0]
      : i_0/\betaCPU/control_unit /regfile_rb[0]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[0]
      : i_0/\betaCPU/game_alu /i_0/b[2]
      : i_0/\betaCPU/game_alu /b[2]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[2]
      : i_0/\betaCPU/inputAlu_b_inferred /out_b[2]
      : i_0/\betaCPU/r /out_b[2]
      : i_0/\betaCPU/r /i_2/out_b[2]
      : i_0/\betaCPU/r /i_2/read_address_b[4]
      : i_0/\betaCPU/r /read_address_b[4]
      : i_0/\betaCPU/control_unit /regfile_rb[4]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[4]
      : i_0/\betaCPU/control_unit /i_0/alu_out[7]
      : i_0/\betaCPU/control_unit /alu_out[7]
      : i_0/\betaCPU/game_alu /alu[7]
      : i_0/\betaCPU/game_alu /i_0/alu[7]
      : i_0/\betaCPU/r /i_2/read_address_b[0]
      : i_0/\betaCPU/r /read_address_b[0]
      : i_0/\betaCPU/control_unit /regfile_rb[0]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[0]
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 1153.227 ; gain = 152.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1276/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1275/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1272/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1275/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_696 /CO[3]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_696 /CO[2]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_696 /CO[1]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_696 /O[2]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_696 /O[1]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_696 /CO[3]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_696 /CO[2]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_696 /CO[1]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_696 /CO[0]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_696 /O[2]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_696 /O[0]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_697 /O[0]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_696 /O[3]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1084/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1083/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1085/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_882/O'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 1153.227 ; gain = 152.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:27 ; elapsed = 00:01:28 . Memory (MB): peak = 1153.227 ; gain = 152.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:27 ; elapsed = 00:01:28 . Memory (MB): peak = 1153.227 ; gain = 152.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:27 ; elapsed = 00:01:29 . Memory (MB): peak = 1153.227 ; gain = 152.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:27 ; elapsed = 00:01:29 . Memory (MB): peak = 1153.227 ; gain = 152.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:28 ; elapsed = 00:01:29 . Memory (MB): peak = 1153.227 ; gain = 152.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:28 ; elapsed = 00:01:29 . Memory (MB): peak = 1153.227 ; gain = 152.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   269|
|3     |LUT1   |   137|
|4     |LUT2   |   215|
|5     |LUT3   |   196|
|6     |LUT4   |   260|
|7     |LUT5   |   331|
|8     |LUT6   |  1501|
|9     |MUXF7  |   363|
|10    |MUXF8  |   156|
|11    |FDRE   |  1557|
|12    |FDSE   |    67|
|13    |IBUF   |    37|
|14    |OBUF   |    10|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:28 ; elapsed = 00:01:29 . Memory (MB): peak = 1153.227 ; gain = 152.938
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 1153.227 ; gain = 125.453
Synthesis Optimization Complete : Time (s): cpu = 00:01:28 ; elapsed = 00:01:29 . Memory (MB): peak = 1153.227 ; gain = 152.938
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1153.227 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 788 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1153.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:34 ; elapsed = 00:01:36 . Memory (MB): peak = 1153.227 ; gain = 152.938
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 18 14:11:28 2022...
[Mon Apr 18 14:11:32 2022] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:46 . Memory (MB): peak = 999.922 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Apr 18 14:11:32 2022] Launched impl_1...
Run output will be captured here: C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/runme.log
# wait_on_run impl_1
[Mon Apr 18 14:11:32 2022] Waiting for impl_1 to finish...


*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 999.992 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 788 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Bryce/Desktop/wordle/wordle4/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/Bryce/Desktop/wordle/wordle4/work/constraint/alchitry.xdc]
Parsing XDC File [C:/Users/Bryce/Desktop/wordle/wordle4/constraint/au.xdc]
Finished Parsing XDC File [C:/Users/Bryce/Desktop/wordle/wordle4/constraint/au.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 999.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 999.992 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.904 . Memory (MB): peak = 999.992 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 129a1d7a2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1251.203 ; gain = 251.211

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b2a52fd3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.188 . Memory (MB): peak = 1462.000 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18e7e628f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.238 . Memory (MB): peak = 1462.000 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 146f5f739

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.312 . Memory (MB): peak = 1462.000 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 146f5f739

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.376 . Memory (MB): peak = 1462.000 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 146f5f739

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.383 . Memory (MB): peak = 1462.000 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 146f5f739

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.398 . Memory (MB): peak = 1462.000 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1462.000 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1db13e06f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.534 . Memory (MB): peak = 1462.000 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1db13e06f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1462.000 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1db13e06f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1462.000 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1462.000 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1db13e06f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1462.000 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1462.000 ; gain = 462.008
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1462.000 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/au_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1508.113 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18439c009

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1508.113 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1508.113 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e115a2ca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.389 . Memory (MB): peak = 1508.113 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e8987c3a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1508.113 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e8987c3a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1508.113 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: e8987c3a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1508.113 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e00f2c74

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1508.113 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 10f1620fa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1508.113 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 90 LUTNM shape to break, 93 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 7, two critical 83, total 90, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 116 nets or cells. Created 90 new cells, deleted 26 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1508.113 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           90  |             26  |                   116  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           90  |             26  |                   116  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 12b7aa331

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1508.113 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 109b578a3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1508.113 ; gain = 0.000
Phase 2 Global Placement | Checksum: 109b578a3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1508.113 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: fdfec089

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1508.113 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1409840ec

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1508.113 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: b51894a5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1508.113 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12b6228a1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1508.113 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: f0e876c0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1508.113 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1404a56d5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1508.113 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 10793144d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1508.113 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 172a7f925

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1508.113 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1685cd2b2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1508.113 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1685cd2b2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1508.113 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 26c509cf6

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-39.825 | TNS=-24767.429 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d8202c68

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 1508.113 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 216942125

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.142 . Memory (MB): peak = 1508.113 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 26c509cf6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1508.113 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-34.645. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1508.113 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1c2701274

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1508.113 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c2701274

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1508.113 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1c2701274

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1508.113 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1c2701274

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1508.113 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1508.113 ; gain = 0.000

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1508.113 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b4642b88

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1508.113 ; gain = 0.000
Ending Placer Task | Checksum: e3ee3558

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1508.113 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 1508.113 ; gain = 0.012
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.372 . Memory (MB): peak = 1508.113 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1508.113 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1508.113 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1508.113 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-35.200 | TNS=-21672.613 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c8c64d5d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.350 . Memory (MB): peak = 1508.113 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-35.200 | TNS=-21672.613 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1c8c64d5d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.364 . Memory (MB): peak = 1508.113 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-35.200 | TNS=-21672.613 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_3_letter_1_q[6].  Re-placed instance betaCPU/r/M_guess_3_letter_1_q_reg[6]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_3_letter_1_q[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.971 | TNS=-21672.176 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_input_letter_4_q[3].  Re-placed instance betaCPU/r/M_input_letter_4_q_reg[3]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_input_letter_4_q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.645 | TNS=-21671.622 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_3_letter_2_q[6].  Re-placed instance betaCPU/r/M_guess_3_letter_2_q_reg[6]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_3_letter_2_q[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.642 | TNS=-21671.758 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_3_letter_3_q[6].  Re-placed instance betaCPU/r/M_guess_3_letter_3_q_reg[6]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_3_letter_3_q[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.636 | TNS=-21672.018 |
INFO: [Physopt 32-662] Processed net betaCPU/r/M_guess_3_letter_3_q[6].  Did not re-place instance betaCPU/r/M_guess_3_letter_3_q_reg[6]
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_3_letter_3_q[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net keyboard_controller/b_/button_cond/M_ctr_q_reg[8].  Re-placed instance keyboard_controller/b_/button_cond/M_ctr_q_reg[8]
INFO: [Physopt 32-735] Processed net keyboard_controller/b_/button_cond/M_ctr_q_reg[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.634 | TNS=-21671.029 |
INFO: [Physopt 32-663] Processed net keyboard_controller/o_/button_cond/M_ctr_q_reg[6].  Re-placed instance keyboard_controller/o_/button_cond/M_ctr_q_reg[6]
INFO: [Physopt 32-735] Processed net keyboard_controller/o_/button_cond/M_ctr_q_reg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.630 | TNS=-21668.422 |
INFO: [Physopt 32-663] Processed net keyboard_controller/h_/button_cond/M_ctr_q_reg[19].  Re-placed instance keyboard_controller/h_/button_cond/M_ctr_q_reg[19]
INFO: [Physopt 32-735] Processed net keyboard_controller/h_/button_cond/M_ctr_q_reg[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.623 | TNS=-21663.858 |
INFO: [Physopt 32-663] Processed net keyboard_controller/b_/button_cond/M_ctr_q_reg[13].  Re-placed instance keyboard_controller/b_/button_cond/M_ctr_q_reg[13]
INFO: [Physopt 32-735] Processed net keyboard_controller/b_/button_cond/M_ctr_q_reg[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.623 | TNS=-21663.802 |
INFO: [Physopt 32-663] Processed net keyboard_controller/j_/button_cond/M_ctr_q_reg[6].  Re-placed instance keyboard_controller/j_/button_cond/M_ctr_q_reg[6]
INFO: [Physopt 32-735] Processed net keyboard_controller/j_/button_cond/M_ctr_q_reg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.608 | TNS=-21654.077 |
INFO: [Physopt 32-663] Processed net keyboard_controller/j_/button_cond/M_ctr_q_reg[20].  Re-placed instance keyboard_controller/j_/button_cond/M_ctr_q_reg[20]
INFO: [Physopt 32-735] Processed net keyboard_controller/j_/button_cond/M_ctr_q_reg[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.608 | TNS=-21654.037 |
INFO: [Physopt 32-662] Processed net button_panel_controller/oka_/button_cond/M_ctr_q_reg[8].  Did not re-place instance button_panel_controller/oka_/button_cond/M_ctr_q_reg[8]
INFO: [Physopt 32-572] Net button_panel_controller/oka_/button_cond/M_ctr_q_reg[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net button_panel_controller/oka_/button_cond/M_ctr_q_reg[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_11_n_0.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_11
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_36_n_0.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_36
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_11_n_0. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_11_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_36_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.548 | TNS=-21650.287 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_1_letter_4_q[4].  Re-placed instance betaCPU/r/M_guess_1_letter_4_q_reg[4]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_1_letter_4_q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.542 | TNS=-21650.079 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_1_letter_4_q[3].  Re-placed instance betaCPU/r/M_guess_1_letter_4_q_reg[3]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_1_letter_4_q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.541 | TNS=-21649.834 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_correct_letter_3_q[1].  Re-placed instance betaCPU/r/M_correct_letter_3_q_reg[1]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_correct_letter_3_q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.540 | TNS=-21649.315 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_correct_k_q[3].  Re-placed instance betaCPU/r/M_correct_k_q_reg[3]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_correct_k_q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.537 | TNS=-21649.174 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_input_letter_4_q[4].  Re-placed instance betaCPU/r/M_input_letter_4_q_reg[4]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_input_letter_4_q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.535 | TNS=-21649.035 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_5_letter_1_q[3].  Re-placed instance betaCPU/r/M_guess_5_letter_1_q_reg[3]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_5_letter_1_q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.529 | TNS=-21649.090 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_correct_letter_2_q[3].  Re-placed instance betaCPU/r/M_correct_letter_2_q_reg[3]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_correct_letter_2_q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.527 | TNS=-21649.324 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_input_letter_3_q[3].  Re-placed instance betaCPU/r/M_input_letter_3_q_reg[3]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_input_letter_3_q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.526 | TNS=-21649.141 |
INFO: [Physopt 32-662] Processed net betaCPU/r/M_guess_1_letter_1_q[3].  Did not re-place instance betaCPU/r/M_guess_1_letter_1_q_reg[3]
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_1_letter_1_q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[3]_i_4_n_0.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[3]_i_4
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/M_control_unit_regfile_data[3]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_guess_1_letter_1_q[3]_i_1_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[3]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.525 | TNS=-21643.993 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_4_letter_4_q[4].  Re-placed instance betaCPU/r/M_guess_4_letter_4_q_reg[4]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_4_letter_4_q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.508 | TNS=-21644.120 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_1_letter_4_q[0].  Re-placed instance betaCPU/r/M_guess_1_letter_4_q_reg[0]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_1_letter_4_q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.487 | TNS=-21643.615 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_3_letter_3_q[4].  Re-placed instance betaCPU/r/M_guess_3_letter_3_q_reg[4]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_3_letter_3_q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.477 | TNS=-21643.913 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_2_letter_3_q[2].  Re-placed instance betaCPU/r/M_guess_2_letter_3_q_reg[2]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_2_letter_3_q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.469 | TNS=-21643.720 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_1_letter_1_q[2].  Re-placed instance betaCPU/r/M_guess_1_letter_1_q_reg[2]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_1_letter_1_q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.466 | TNS=-21643.362 |
INFO: [Physopt 32-662] Processed net betaCPU/r/M_guess_3_letter_3_q[4].  Did not re-place instance betaCPU/r/M_guess_3_letter_3_q_reg[4]
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_3_letter_3_q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_3_n_0.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_3
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/M_control_unit_regfile_data[4]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_1_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.459 | TNS=-21643.000 |
INFO: [Physopt 32-702] Processed net betaCPU/r/M_g_q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net betaCPU/control_unit/M_control_unit_regfile_data[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_control_unit_regfile_data[2].  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[2]_i_1
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_data[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[2]_i_4_n_0.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[2]_i_4
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/M_control_unit_regfile_data[2]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_guess_1_letter_1_q[2]_i_1_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[2]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.458 | TNS=-21637.064 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_correct_letter_1_q[0].  Re-placed instance betaCPU/r/M_correct_letter_1_q_reg[0]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_correct_letter_1_q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.455 | TNS=-21636.410 |
INFO: [Physopt 32-662] Processed net reset_cond/M_stage_q_reg[3]_7.  Did not re-place instance reset_cond/M_guess_1_letter_1_q[4]_i_8
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/M_control_unit_regfile_data[4]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net reset_cond/M_stage_q_reg[3]_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.446 | TNS=-21613.376 |
INFO: [Physopt 32-662] Processed net betaCPU/r/M_guess_1_letter_1_q[0].  Did not re-place instance betaCPU/r/M_guess_1_letter_1_q_reg[0]
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_1_letter_1_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_3_n_0.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_3
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/E[0]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_1_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.445 | TNS=-21613.085 |
INFO: [Physopt 32-702] Processed net betaCPU/random_number_generator/in29[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/random_number_generator/M_guess_1_letter_1_q_reg[5]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/random_number_generator/M_guess_1_letter_1_q[5]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/DI[0].  Did not re-place instance betaCPU/game_alu/FSM_onehot_M_game_fsm_q[45]_i_2
INFO: [Physopt 32-572] Net betaCPU/game_alu/DI[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/DI[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/M_stage_q_reg[3].  Did not re-place instance betaCPU/game_alu/FSM_onehot_M_game_fsm_q[58]_i_4
INFO: [Physopt 32-134] Processed net betaCPU/game_alu/M_stage_q_reg[3]. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net betaCPU/game_alu/M_stage_q_reg[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_stage_q_reg[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[58]_i_10_n_0.  Did not re-place instance betaCPU/game_alu/FSM_onehot_M_game_fsm_q[58]_i_10
INFO: [Physopt 32-710] Processed net betaCPU/game_alu/M_stage_q_reg[3]. Critical path length was reduced through logic transformation on cell betaCPU/game_alu/FSM_onehot_M_game_fsm_q[58]_i_4_comp.
INFO: [Physopt 32-735] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[58]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.420 | TNS=-21601.560 |
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[58]_i_23_n_0.  Did not re-place instance betaCPU/game_alu/FSM_onehot_M_game_fsm_q[58]_i_23
INFO: [Physopt 32-735] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[58]_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.201 | TNS=-21500.602 |
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[58]_i_23_n_0.  Did not re-place instance betaCPU/game_alu/FSM_onehot_M_game_fsm_q[58]_i_23
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[58]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_w_q_reg[0][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_w_q_reg[2][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net betaCPU/control_unit/M_control_unit_regfile_out_b[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[0].  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_5
INFO: [Physopt 32-81] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[0]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.116 | TNS=-21496.431 |
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[58]_i_11_n_0.  Did not re-place instance betaCPU/game_alu/FSM_onehot_M_game_fsm_q[58]_i_11
INFO: [Physopt 32-735] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[58]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.116 | TNS=-21496.431 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[0].  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_5
INFO: [Physopt 32-572] Net betaCPU/control_unit/M_control_unit_regfile_out_b[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_13_n_0.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_13
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[0]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_5_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.106 | TNS=-21492.391 |
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[58]_i_12_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_word_index_q_reg[10]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_word_index_q[10]_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_word_index_q_reg[10][2].  Did not re-place instance betaCPU/control_unit/FSM_onehot_M_game_fsm_q[73]_i_6
INFO: [Physopt 32-710] Processed net betaCPU/game_alu/M_word_index_q[10]_i_33_n_0. Critical path length was reduced through logic transformation on cell betaCPU/game_alu/M_word_index_q[10]_i_33_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_word_index_q_reg[10][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.100 | TNS=-21489.624 |
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_word_index_q[10]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_word_index_q_reg[10][3].  Did not re-place instance betaCPU/control_unit/FSM_onehot_M_game_fsm_q[74]_i_8
INFO: [Physopt 32-710] Processed net betaCPU/game_alu/M_word_index_q[10]_i_32_n_0. Critical path length was reduced through logic transformation on cell betaCPU/game_alu/M_word_index_q[10]_i_32_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_word_index_q_reg[10][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.049 | TNS=-21466.303 |
INFO: [Physopt 32-662] Processed net betaCPU/r/FSM_onehot_M_game_fsm_q_reg[35].  Did not re-place instance betaCPU/r/M_guess_1_letter_1_q[0]_i_11
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[0]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_5_comp_1.
INFO: [Physopt 32-735] Processed net betaCPU/r/FSM_onehot_M_game_fsm_q_reg[35]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.929 | TNS=-21411.020 |
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_word_index_q_reg[10]_i_23_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[58]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[58]_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_word_index_q_reg[10][1].  Did not re-place instance betaCPU/control_unit/FSM_onehot_M_game_fsm_q[73]_i_7
INFO: [Physopt 32-710] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[58]_i_35_n_0. Critical path length was reduced through logic transformation on cell betaCPU/game_alu/FSM_onehot_M_game_fsm_q[58]_i_35_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_word_index_q_reg[10][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.921 | TNS=-21407.333 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_12_n_0.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_12
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[0]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_5_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.822 | TNS=-21362.266 |
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_word_index_q[10]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_word_index_q_reg[10][4].  Did not re-place instance betaCPU/control_unit/FSM_onehot_M_game_fsm_q[74]_i_9
INFO: [Physopt 32-710] Processed net betaCPU/game_alu/M_word_index_q[10]_i_31_n_0. Critical path length was reduced through logic transformation on cell betaCPU/game_alu/M_word_index_q[10]_i_31_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_word_index_q_reg[10][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.783 | TNS=-21344.476 |
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q[74]_i_23_n_0.  Re-placed instance betaCPU/control_unit/FSM_onehot_M_game_fsm_q[74]_i_23
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q[74]_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.662 | TNS=-21288.717 |
INFO: [Physopt 32-572] Net betaCPU/control_unit/FSM_onehot_M_game_fsm_q[74]_i_24_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q[74]_i_24_n_0.  Re-placed instance betaCPU/control_unit/FSM_onehot_M_game_fsm_q[74]_i_24
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q[74]_i_24_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.658 | TNS=-21286.874 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q[74]_i_23_n_0.  Did not re-place instance betaCPU/control_unit/FSM_onehot_M_game_fsm_q[74]_i_23
INFO: [Physopt 32-710] Processed net betaCPU/game_alu/M_word_index_q[10]_i_32_n_0. Critical path length was reduced through logic transformation on cell betaCPU/game_alu/M_word_index_q[10]_i_32_comp_1.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q[74]_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.542 | TNS=-21233.964 |
INFO: [Physopt 32-572] Net betaCPU/control_unit/FSM_onehot_M_game_fsm_q[74]_i_24_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q[74]_i_24_n_0.  Did not re-place instance betaCPU/control_unit/FSM_onehot_M_game_fsm_q[74]_i_24
INFO: [Physopt 32-710] Processed net betaCPU/game_alu/M_word_index_q[10]_i_33_n_0. Critical path length was reduced through logic transformation on cell betaCPU/game_alu/M_word_index_q[10]_i_33_comp_1.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q[74]_i_24_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.339 | TNS=-21140.952 |
INFO: [Physopt 32-572] Net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[4].  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_27__0
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.180 | TNS=-21037.602 |
INFO: [Physopt 32-572] Net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[4].  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_27__0
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_56_n_0.  Re-placed instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_56
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_56_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.163 | TNS=-21026.553 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_56_n_0.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_56
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[4]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_27__0_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_56_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.725 | TNS=-20741.851 |
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/O[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[58]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_w_q_reg[2][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q[58]_i_40_n_0.  Did not re-place instance betaCPU/control_unit/FSM_onehot_M_game_fsm_q[58]_i_40
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/M_w_q_reg[2][1]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/FSM_onehot_M_game_fsm_q[58]_i_21_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q[58]_i_40_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.587 | TNS=-20652.149 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/data1[1].  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[1]_i_7
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/data1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[1]_i_13_n_0.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[1]_i_13
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[1]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[2]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-32.386 | TNS=-20521.498 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[2].  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_23__0
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_44_n_0.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_44
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[2]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_23__0_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_44_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.870 | TNS=-20186.098 |
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_w_q_reg[0][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_w_q_reg[2][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q[58]_i_39_n_0.  Re-placed instance betaCPU/control_unit/FSM_onehot_M_game_fsm_q[58]_i_39
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q[58]_i_39_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.843 | TNS=-20168.547 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q[58]_i_39_n_0.  Did not re-place instance betaCPU/control_unit/FSM_onehot_M_game_fsm_q[58]_i_39
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/M_w_q_reg[2][2]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/FSM_onehot_M_game_fsm_q[58]_i_20_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q[58]_i_39_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.722 | TNS=-20089.899 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[2].  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[2]_i_3
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[2]_i_7_n_0.  Re-placed instance betaCPU/control_unit/M_guess_1_letter_1_q[2]_i_7
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[2]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.564 | TNS=-19987.199 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[2]_i_7_n_0.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[2]_i_7
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[2]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[3].  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_25__0
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_51_n_0.  Re-placed instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_51
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_51_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.526 | TNS=-19962.499 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_51_n_0.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_51
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[3]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_25__0_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_51_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.234 | TNS=-19772.700 |
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_89_n_0.  Re-placed instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_89
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_89_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.217 | TNS=-19761.652 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_89_n_0.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_89
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[3]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_25__0_comp_1.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_89_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.286 | TNS=-19156.500 |
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_w_q_reg[0][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[58]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_word_index_q_reg[10][0].  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[3]_i_3
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_word_index_q_reg[10][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[3]_i_7_n_0.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[3]_i_7
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[3]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net betaCPU/control_unit/M_control_unit_regfile_rb[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/M_control_unit_regfile_rb[5].  Re-placed instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_14__0
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_control_unit_regfile_rb[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.169 | TNS=-19080.448 |
INFO: [Physopt 32-572] Net betaCPU/control_unit/M_control_unit_regfile_rb[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_control_unit_regfile_rb[5].  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_14__0
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_rb[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_30_n_0.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_30
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/M_control_unit_regfile_rb[5]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_14__0_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_30_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.843 | TNS=-18868.548 |
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/M_game_alu_alu[5].  Did not re-place instance betaCPU/game_alu/M_matrix1_letter_index_dff_q[6]_i_60
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/M_control_unit_regfile_rb[5]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_14__0_comp_1.
INFO: [Physopt 32-735] Processed net betaCPU/game_alu/M_game_alu_alu[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.160 | TNS=-18424.596 |
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/O[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_w_q_reg[6][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q[58]_i_43_n_0.  Did not re-place instance betaCPU/control_unit/FSM_onehot_M_game_fsm_q[58]_i_43
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/M_w_q_reg[6][1]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/FSM_onehot_M_game_fsm_q[58]_i_37_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q[58]_i_43_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-28.842 | TNS=-18217.897 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[5].  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_2__0
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net betaCPU/control_unit/M_control_unit_regfile_rb[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/M_control_unit_regfile_rb[6].  Re-placed instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_16__0
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_control_unit_regfile_rb[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-28.589 | TNS=-18052.941 |
INFO: [Physopt 32-572] Net betaCPU/control_unit/M_control_unit_regfile_rb[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_control_unit_regfile_rb[6].  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_16__0
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_rb[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_34_n_0.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_34
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/M_control_unit_regfile_rb[6]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_16__0_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_34_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-28.099 | TNS=-17733.460 |
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/O[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_w_q_reg[6][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q[58]_i_42_n_0.  Did not re-place instance betaCPU/control_unit/FSM_onehot_M_game_fsm_q[58]_i_42
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/M_w_q_reg[6][2]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/FSM_onehot_M_game_fsm_q[58]_i_36_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q[58]_i_42_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.926 | TNS=-17620.663 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[6].  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_7__0
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_15_n_0.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_15
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_32_n_0.  Re-placed instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_32
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_32_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.755 | TNS=-17509.170 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_32_n_0.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_32
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[0].  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_49
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.404 | TNS=-17280.321 |
INFO: [Physopt 32-572] Net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[0].  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_49
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_82_n_0.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_82
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[0]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_49_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_82_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.382 | TNS=-17265.973 |
INFO: [Physopt 32-81] Processed net betaCPU/control_unit/M_control_unit_regfile_rb[7]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_control_unit_regfile_rb[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.245 | TNS=-17176.651 |
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/M_game_alu_alu[0].  Did not re-place instance betaCPU/game_alu/FSM_onehot_M_game_fsm_q[58]_i_3
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_game_alu_alu[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[58]_i_8_n_0.  Did not re-place instance betaCPU/game_alu/FSM_onehot_M_game_fsm_q[58]_i_8
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[58]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/O[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_w_q_reg[6][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q[58]_i_44_n_0.  Did not re-place instance betaCPU/control_unit/FSM_onehot_M_game_fsm_q[58]_i_44
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/M_w_q_reg[6][0]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/FSM_onehot_M_game_fsm_q[58]_i_38_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q[58]_i_44_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.064 | TNS=-17058.639 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[4].  Did not re-place instance betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_2
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_4_n_0.  Did not re-place instance betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_4
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix2_letter_index_dff_q_reg[4]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[1].  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_48
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_78_n_0.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_78
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q[74]_i_10_n_0.  Did not re-place instance betaCPU/control_unit/FSM_onehot_M_game_fsm_q[74]_i_10
INFO: [Physopt 32-572] Net betaCPU/control_unit/FSM_onehot_M_game_fsm_q[74]_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q[74]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.063 | TNS=-17058.030 |
INFO: [Physopt 32-663] Processed net keyboard_controller/i_/button_cond/M_ctr_q_reg[6].  Re-placed instance keyboard_controller/i_/button_cond/M_ctr_q_reg[6]
INFO: [Physopt 32-735] Processed net keyboard_controller/i_/button_cond/M_ctr_q_reg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.042 | TNS=-17044.338 |
INFO: [Physopt 32-663] Processed net keyboard_controller/h_/button_cond/M_ctr_q_reg[6].  Re-placed instance keyboard_controller/h_/button_cond/M_ctr_q_reg[6]
INFO: [Physopt 32-735] Processed net keyboard_controller/h_/button_cond/M_ctr_q_reg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.029 | TNS=-17035.860 |
INFO: [Physopt 32-663] Processed net button_panel_controller/clear_/button_cond/M_ctr_q_reg[21].  Re-placed instance button_panel_controller/clear_/button_cond/M_ctr_q_reg[21]
INFO: [Physopt 32-735] Processed net button_panel_controller/clear_/button_cond/M_ctr_q_reg[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.029 | TNS=-17035.543 |
INFO: [Physopt 32-662] Processed net keyboard_controller/b_/button_cond/M_ctr_q_reg[8].  Did not re-place instance keyboard_controller/b_/button_cond/M_ctr_q_reg[8]
INFO: [Physopt 32-81] Processed net keyboard_controller/b_/button_cond/M_ctr_q_reg[8]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net keyboard_controller/b_/button_cond/M_ctr_q_reg[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.027 | TNS=-17034.268 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q[74]_i_10_n_0.  Did not re-place instance betaCPU/control_unit/FSM_onehot_M_game_fsm_q[74]_i_10
INFO: [Physopt 32-572] Net betaCPU/control_unit/FSM_onehot_M_game_fsm_q[74]_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q[74]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net betaCPU/control_unit/FSM_onehot_M_game_fsm_q[74]_i_26_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q[74]_i_26_n_0.  Did not re-place instance betaCPU/control_unit/FSM_onehot_M_game_fsm_q[74]_i_26
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q[74]_i_10_n_0. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/FSM_onehot_M_game_fsm_q[74]_i_10_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q[74]_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.021 | TNS=-17029.222 |
INFO: [Physopt 32-662] Processed net keyboard_controller/b_/button_cond/M_ctr_q_reg[8]_repN.  Did not re-place instance keyboard_controller/b_/button_cond/M_ctr_q_reg[8]_replica
INFO: [Physopt 32-702] Processed net keyboard_controller/b_/button_cond/M_ctr_q_reg[8]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_79_n_0.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_79
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_79_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_105_n_0.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_105
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_105_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[6]_i_118_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net betaCPU/r/FSM_onehot_M_game_fsm_q_reg[73]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net betaCPU/r/FSM_onehot_M_game_fsm_q_reg[73]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.008 | TNS=-17020.271 |
INFO: [Physopt 32-572] Net betaCPU/r/FSM_onehot_M_game_fsm_q_reg[73]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net betaCPU/r/FSM_onehot_M_game_fsm_q_reg[73]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.971 | TNS=-16997.254 |
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[6]_i_120_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net betaCPU/r/FSM_onehot_M_game_fsm_q_reg[73]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/r/FSM_onehot_M_game_fsm_q_reg[73]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/g0_b0_i_43_n_0.  Did not re-place instance betaCPU/r/g0_b0_i_43
INFO: [Physopt 32-702] Processed net betaCPU/r/g0_b0_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net keyboard_controller/f_/L_edge/M_stage_q_reg[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net keyboard_controller/f_/L_edge/M_stage_q_reg[3].  Did not re-place instance keyboard_controller/f_/L_edge/M_guess_1_letter_1_q[6]_i_23
INFO: [Physopt 32-702] Processed net keyboard_controller/f_/L_edge/M_stage_q_reg[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/f_/L_edge/M_last_q_reg_2.  Did not re-place instance keyboard_controller/f_/L_edge/FSM_onehot_M_game_fsm_q[67]_i_5
INFO: [Physopt 32-572] Net keyboard_controller/f_/L_edge/M_last_q_reg_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net keyboard_controller/f_/L_edge/M_last_q_reg_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/c_/button_cond/M_last_q_reg.  Did not re-place instance keyboard_controller/c_/button_cond/FSM_onehot_M_game_fsm_q[67]_i_16
INFO: [Physopt 32-572] Net keyboard_controller/c_/button_cond/M_last_q_reg was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net keyboard_controller/c_/button_cond/M_last_q_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/b_/button_cond/M_last_q_reg_0.  Did not re-place instance keyboard_controller/b_/button_cond/M_guess_1_letter_1_q[0]_i_14
INFO: [Physopt 32-710] Processed net keyboard_controller/c_/button_cond/M_last_q_reg. Critical path length was reduced through logic transformation on cell keyboard_controller/c_/button_cond/FSM_onehot_M_game_fsm_q[67]_i_16_comp.
INFO: [Physopt 32-735] Processed net keyboard_controller/b_/button_cond/M_last_q_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.966 | TNS=-16994.496 |
INFO: [Physopt 32-572] Net betaCPU/control_unit/M_control_unit_regfile_ra[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_control_unit_regfile_ra[5].  Did not re-place instance betaCPU/control_unit/g0_b0_i_18
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_ra[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net button_panel_controller/reset_/L_edge/M_last_q_reg_3.  Did not re-place instance button_panel_controller/reset_/L_edge/FSM_onehot_M_game_fsm_q[74]_i_3
INFO: [Physopt 32-735] Processed net button_panel_controller/reset_/L_edge/M_last_q_reg_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.959 | TNS=-16990.223 |
INFO: [Physopt 32-663] Processed net keyboard_controller/i_/button_cond/M_ctr_q_reg[0].  Re-placed instance keyboard_controller/i_/button_cond/M_ctr_q_reg[0]
INFO: [Physopt 32-735] Processed net keyboard_controller/i_/button_cond/M_ctr_q_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.958 | TNS=-16989.568 |
INFO: [Physopt 32-662] Processed net keyboard_controller/h_/button_cond/M_ctr_q_reg[4].  Did not re-place instance keyboard_controller/h_/button_cond/M_ctr_q_reg[4]
INFO: [Physopt 32-702] Processed net keyboard_controller/h_/button_cond/M_ctr_q_reg[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/h_/button_cond/M_last_q_reg_2.  Did not re-place instance keyboard_controller/h_/button_cond/FSM_onehot_M_game_fsm_q[67]_i_4
INFO: [Physopt 32-572] Net keyboard_controller/h_/button_cond/M_last_q_reg_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net keyboard_controller/h_/button_cond/M_last_q_reg_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/h_/button_cond/M_last_q_reg_1.  Did not re-place instance keyboard_controller/h_/button_cond/FSM_onehot_M_game_fsm_q[67]_i_11
INFO: [Physopt 32-710] Processed net keyboard_controller/h_/button_cond/M_last_q_reg_2. Critical path length was reduced through logic transformation on cell keyboard_controller/h_/button_cond/FSM_onehot_M_game_fsm_q[67]_i_4_comp.
INFO: [Physopt 32-735] Processed net keyboard_controller/h_/button_cond/M_last_q_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.957 | TNS=-16988.912 |
INFO: [Physopt 32-663] Processed net keyboard_controller/l_/button_cond/M_ctr_q_reg[12].  Re-placed instance keyboard_controller/l_/button_cond/M_ctr_q_reg[12]
INFO: [Physopt 32-735] Processed net keyboard_controller/l_/button_cond/M_ctr_q_reg[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.956 | TNS=-16988.264 |
INFO: [Physopt 32-663] Processed net keyboard_controller/u_/button_cond/M_ctr_q_reg[13].  Re-placed instance keyboard_controller/u_/button_cond/M_ctr_q_reg[13]
INFO: [Physopt 32-735] Processed net keyboard_controller/u_/button_cond/M_ctr_q_reg[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.955 | TNS=-16987.569 |
INFO: [Physopt 32-663] Processed net keyboard_controller/j_/button_cond/M_ctr_q_reg[19].  Re-placed instance keyboard_controller/j_/button_cond/M_ctr_q_reg[19]
INFO: [Physopt 32-735] Processed net keyboard_controller/j_/button_cond/M_ctr_q_reg[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.947 | TNS=-16982.383 |
INFO: [Physopt 32-663] Processed net keyboard_controller/k_/button_cond/M_ctr_q_reg[13].  Re-placed instance keyboard_controller/k_/button_cond/M_ctr_q_reg[13]
INFO: [Physopt 32-735] Processed net keyboard_controller/k_/button_cond/M_ctr_q_reg[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.944 | TNS=-16980.441 |
INFO: [Physopt 32-663] Processed net button_panel_controller/clear_/button_cond/M_ctr_q_reg[17].  Re-placed instance button_panel_controller/clear_/button_cond/M_ctr_q_reg[17]
INFO: [Physopt 32-735] Processed net button_panel_controller/clear_/button_cond/M_ctr_q_reg[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.944 | TNS=-16980.441 |
INFO: [Physopt 32-663] Processed net keyboard_controller/i_/button_cond/M_ctr_q_reg[20].  Re-placed instance keyboard_controller/i_/button_cond/M_ctr_q_reg[20]
INFO: [Physopt 32-735] Processed net keyboard_controller/i_/button_cond/M_ctr_q_reg[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.928 | TNS=-16970.009 |
INFO: [Physopt 32-663] Processed net button_panel_controller/check_/button_cond/M_ctr_q_reg[20].  Re-placed instance button_panel_controller/check_/button_cond/M_ctr_q_reg[20]
INFO: [Physopt 32-735] Processed net button_panel_controller/check_/button_cond/M_ctr_q_reg[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.927 | TNS=-16969.356 |
INFO: [Physopt 32-663] Processed net keyboard_controller/o_/button_cond/M_ctr_q_reg[13].  Re-placed instance keyboard_controller/o_/button_cond/M_ctr_q_reg[13]
INFO: [Physopt 32-735] Processed net keyboard_controller/o_/button_cond/M_ctr_q_reg[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.926 | TNS=-16968.706 |
INFO: [Physopt 32-663] Processed net keyboard_controller/c_/button_cond/M_ctr_q_reg[17].  Re-placed instance keyboard_controller/c_/button_cond/M_ctr_q_reg[17]
INFO: [Physopt 32-735] Processed net keyboard_controller/c_/button_cond/M_ctr_q_reg[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.926 | TNS=-16968.706 |
INFO: [Physopt 32-663] Processed net keyboard_controller/n_/button_cond/M_ctr_q_reg[13].  Re-placed instance keyboard_controller/n_/button_cond/M_ctr_q_reg[13]
INFO: [Physopt 32-735] Processed net keyboard_controller/n_/button_cond/M_ctr_q_reg[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.925 | TNS=-16966.855 |
INFO: [Physopt 32-663] Processed net keyboard_controller/q_/button_cond/M_ctr_q_reg[4].  Re-placed instance keyboard_controller/q_/button_cond/M_ctr_q_reg[4]
INFO: [Physopt 32-735] Processed net keyboard_controller/q_/button_cond/M_ctr_q_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.919 | TNS=-16963.742 |
INFO: [Physopt 32-663] Processed net keyboard_controller/q_/button_cond/M_ctr_q_reg[6].  Re-placed instance keyboard_controller/q_/button_cond/M_ctr_q_reg[6]
INFO: [Physopt 32-735] Processed net keyboard_controller/q_/button_cond/M_ctr_q_reg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.916 | TNS=-16962.185 |
INFO: [Physopt 32-663] Processed net button_panel_controller/clear_/button_cond/M_ctr_q_reg[16].  Re-placed instance button_panel_controller/clear_/button_cond/M_ctr_q_reg[16]
INFO: [Physopt 32-735] Processed net button_panel_controller/clear_/button_cond/M_ctr_q_reg[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.913 | TNS=-16960.195 |
INFO: [Physopt 32-663] Processed net keyboard_controller/k_/button_cond/M_ctr_q_reg[4].  Re-placed instance keyboard_controller/k_/button_cond/M_ctr_q_reg[4]
INFO: [Physopt 32-735] Processed net keyboard_controller/k_/button_cond/M_ctr_q_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.905 | TNS=-16955.013 |
INFO: [Physopt 32-663] Processed net keyboard_controller/u_/button_cond/M_ctr_q_reg[20].  Re-placed instance keyboard_controller/u_/button_cond/M_ctr_q_reg[20]
INFO: [Physopt 32-735] Processed net keyboard_controller/u_/button_cond/M_ctr_q_reg[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.904 | TNS=-16954.320 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net keyboard_controller/j_/button_cond/M_ctr_q_reg[13].  Did not re-place instance keyboard_controller/j_/button_cond/M_ctr_q_reg[13]
INFO: [Physopt 32-702] Processed net keyboard_controller/j_/button_cond/M_ctr_q_reg[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/j_/button_cond/M_last_q_reg.  Did not re-place instance keyboard_controller/j_/button_cond/FSM_onehot_M_game_fsm_q[67]_i_12
INFO: [Physopt 32-572] Net keyboard_controller/j_/button_cond/M_last_q_reg was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net keyboard_controller/j_/button_cond/M_last_q_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/j_/button_cond/M_ctr_q_reg[2]_0.  Did not re-place instance keyboard_controller/j_/button_cond/M_ctr_q[0]_i_2__6
INFO: [Physopt 32-710] Processed net keyboard_controller/j_/button_cond/M_last_q_reg. Critical path length was reduced through logic transformation on cell keyboard_controller/j_/button_cond/FSM_onehot_M_game_fsm_q[67]_i_12_comp.
INFO: [Physopt 32-735] Processed net keyboard_controller/j_/button_cond/M_ctr_q_reg[2]_0. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net keyboard_controller/m_/button_cond/M_ctr_q_reg[6].  Re-placed instance keyboard_controller/m_/button_cond/M_ctr_q_reg[6]
INFO: [Physopt 32-735] Processed net keyboard_controller/m_/button_cond/M_ctr_q_reg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net keyboard_controller/l_/button_cond/M_ctr_q_reg[15].  Re-placed instance keyboard_controller/l_/button_cond/M_ctr_q_reg[15]
INFO: [Physopt 32-735] Processed net keyboard_controller/l_/button_cond/M_ctr_q_reg[15]. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net keyboard_controller/t_/button_cond/M_ctr_q_reg[13].  Re-placed instance keyboard_controller/t_/button_cond/M_ctr_q_reg[13]
INFO: [Physopt 32-663] Processed net keyboard_controller/k_/button_cond/M_ctr_q_reg[0].  Re-placed instance keyboard_controller/k_/button_cond/M_ctr_q_reg[0]
INFO: [Physopt 32-663] Processed net keyboard_controller/l_/button_cond/M_ctr_q_reg[5].  Re-placed instance keyboard_controller/l_/button_cond/M_ctr_q_reg[5]
INFO: [Physopt 32-663] Processed net keyboard_controller/k_/button_cond/M_ctr_q_reg[8].  Re-placed instance keyboard_controller/k_/button_cond/M_ctr_q_reg[8]
INFO: [Physopt 32-663] Processed net keyboard_controller/k_/button_cond/M_ctr_q_reg[14].  Re-placed instance keyboard_controller/k_/button_cond/M_ctr_q_reg[14]
INFO: [Physopt 32-663] Processed net keyboard_controller/i_/button_cond/M_ctr_q_reg[1].  Re-placed instance keyboard_controller/i_/button_cond/M_ctr_q_reg[1]
INFO: [Physopt 32-662] Processed net betaCPU/r/M_guess_3_letter_3_q[6].  Did not re-place instance betaCPU/r/M_guess_3_letter_3_q_reg[6]
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_3_letter_3_q[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net keyboard_controller/o_/button_cond/M_ctr_q_reg[19].  Re-placed instance keyboard_controller/o_/button_cond/M_ctr_q_reg[19]
INFO: [Physopt 32-663] Processed net keyboard_controller/t_/button_cond/M_ctr_q_reg[4].  Re-placed instance keyboard_controller/t_/button_cond/M_ctr_q_reg[4]
INFO: [Physopt 32-663] Processed net keyboard_controller/e_/button_cond/M_ctr_q_reg[5].  Re-placed instance keyboard_controller/e_/button_cond/M_ctr_q_reg[5]
INFO: [Physopt 32-663] Processed net keyboard_controller/s_/button_cond/M_ctr_q_reg[6].  Re-placed instance keyboard_controller/s_/button_cond/M_ctr_q_reg[6]
INFO: [Physopt 32-663] Processed net keyboard_controller/i_/button_cond/M_ctr_q_reg[8].  Re-placed instance keyboard_controller/i_/button_cond/M_ctr_q_reg[8]
INFO: [Physopt 32-663] Processed net keyboard_controller/a_/button_cond/M_ctr_q_reg[7].  Re-placed instance keyboard_controller/a_/button_cond/M_ctr_q_reg[7]
INFO: [Physopt 32-663] Processed net keyboard_controller/p_/button_cond/M_ctr_q_reg[6].  Re-placed instance keyboard_controller/p_/button_cond/M_ctr_q_reg[6]
INFO: [Physopt 32-663] Processed net button_panel_controller/guess1/button_cond/M_ctr_q_reg[8].  Re-placed instance button_panel_controller/guess1/button_cond/M_ctr_q_reg[8]
INFO: [Physopt 32-663] Processed net keyboard_controller/k_/button_cond/M_ctr_q_reg[19].  Re-placed instance keyboard_controller/k_/button_cond/M_ctr_q_reg[19]
INFO: [Physopt 32-663] Processed net keyboard_controller/h_/button_cond/M_ctr_q_reg[1].  Re-placed instance keyboard_controller/h_/button_cond/M_ctr_q_reg[1]
INFO: [Physopt 32-663] Processed net keyboard_controller/c_/button_cond/M_ctr_q_reg[16].  Re-placed instance keyboard_controller/c_/button_cond/M_ctr_q_reg[16]
INFO: [Physopt 32-663] Processed net keyboard_controller/l_/button_cond/M_ctr_q_reg[10].  Re-placed instance keyboard_controller/l_/button_cond/M_ctr_q_reg[10]
INFO: [Physopt 32-663] Processed net keyboard_controller/q_/button_cond/M_ctr_q_reg[10].  Re-placed instance keyboard_controller/q_/button_cond/M_ctr_q_reg[10]
INFO: [Physopt 32-662] Processed net keyboard_controller/q_/button_cond/M_ctr_q_reg[7].  Did not re-place instance keyboard_controller/q_/button_cond/M_ctr_q_reg[7]
INFO: [Physopt 32-702] Processed net keyboard_controller/q_/button_cond/M_ctr_q_reg[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_11_n_0.  Re-placed instance betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_11_comp
INFO: [Physopt 32-663] Processed net betaCPU/r/M_correct_k_q[2].  Re-placed instance betaCPU/r/M_correct_k_q_reg[2]
INFO: [Physopt 32-662] Processed net betaCPU/r/M_correct_k_q[4].  Did not re-place instance betaCPU/r/M_correct_k_q_reg[4]
INFO: [Physopt 32-702] Processed net betaCPU/r/M_correct_k_q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_correct_letter_2_q[4]_i_2_n_0.  Did not re-place instance betaCPU/control_unit/M_correct_letter_2_q[4]_i_2
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_correct_letter_2_q[4]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_control_unit_regfile_write_address[4].  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_17
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_write_address[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_18_n_0.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_18
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/M_stage_q_reg[3].  Did not re-place instance betaCPU/game_alu/FSM_onehot_M_game_fsm_q[58]_i_4_comp
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_stage_q_reg[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[58]_i_23_n_0.  Did not re-place instance betaCPU/game_alu/FSM_onehot_M_game_fsm_q[58]_i_23
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[58]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_w_q_reg[0][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_w_q_reg[2][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[0].  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_5_comp
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[58]_i_12_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_word_index_q[10]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q[74]_i_24_n_0.  Did not re-place instance betaCPU/control_unit/FSM_onehot_M_game_fsm_q[74]_i_24
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q[74]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[4].  Re-placed instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_27__0_comp
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[4].  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_27__0_comp
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/O[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_w_q_reg[2][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/data1[1].  Re-placed instance betaCPU/control_unit/M_guess_1_letter_1_q[1]_i_7
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/data1[1].  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[1]_i_7
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/data1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[1]_i_13_n_0.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[1]_i_13
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[1]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[2].  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_23__0_comp
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_w_q_reg[0][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_w_q_reg[2][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[2].  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[2]_i_3
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[2]_i_7_n_0.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[2]_i_7
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[2]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[3].  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_25__0_comp_1
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_w_q_reg[0][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[58]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_word_index_q_reg[10][0].  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[3]_i_3
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_word_index_q_reg[10][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[3]_i_7_n_0.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[3]_i_7
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[3]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_control_unit_regfile_rb[5].  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_14__0_comp_1
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_rb[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/O[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_w_q_reg[6][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[5].  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_2__0
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/M_control_unit_regfile_rb[6].  Re-placed instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_16__0_comp
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_control_unit_regfile_rb[6].  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_16__0_comp
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_rb[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/O[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_w_q_reg[6][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[6].  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_7__0
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_15_n_0.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_15
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_32_n_0.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_32
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[0].  Re-placed instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_49_comp
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[0].  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_49_comp
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/M_game_alu_alu[0].  Did not re-place instance betaCPU/game_alu/FSM_onehot_M_game_fsm_q[58]_i_3
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_game_alu_alu[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[58]_i_8_n_0.  Did not re-place instance betaCPU/game_alu/FSM_onehot_M_game_fsm_q[58]_i_8
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[58]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/O[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_w_q_reg[6][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[4].  Did not re-place instance betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_2
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_4_n_0.  Did not re-place instance betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_4
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix2_letter_index_dff_q_reg[4]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[1].  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_48
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_79_n_0.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_79
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_79_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_105_n_0.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_105
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_105_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[6]_i_120_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/r/FSM_onehot_M_game_fsm_q_reg[73]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/g0_b0_i_43_n_0.  Did not re-place instance betaCPU/r/g0_b0_i_43
INFO: [Physopt 32-702] Processed net betaCPU/r/g0_b0_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/f_/L_edge/M_stage_q_reg[3].  Did not re-place instance keyboard_controller/f_/L_edge/M_guess_1_letter_1_q[6]_i_23
INFO: [Physopt 32-702] Processed net keyboard_controller/f_/L_edge/M_stage_q_reg[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/q_/button_cond/M_last_q_reg.  Did not re-place instance keyboard_controller/q_/button_cond/FSM_onehot_M_game_fsm_q[67]_i_3
INFO: [Physopt 32-702] Processed net keyboard_controller/q_/button_cond/M_last_q_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/q_/button_cond/M_last_q_reg_0.  Did not re-place instance keyboard_controller/q_/button_cond/FSM_onehot_M_game_fsm_q[67]_i_6
INFO: [Physopt 32-663] Processed net button_panel_controller/check_/button_cond/M_ctr_q_reg[21].  Re-placed instance button_panel_controller/check_/button_cond/M_ctr_q_reg[21]
INFO: [Physopt 32-663] Processed net keyboard_controller/a_/button_cond/M_ctr_q_reg[8].  Re-placed instance keyboard_controller/a_/button_cond/M_ctr_q_reg[8]
INFO: [Physopt 32-663] Processed net keyboard_controller/a_/button_cond/M_ctr_q_reg[0].  Re-placed instance keyboard_controller/a_/button_cond/M_ctr_q_reg[0]
INFO: [Physopt 32-663] Processed net keyboard_controller/z_/button_cond/M_ctr_q_reg[4].  Re-placed instance keyboard_controller/z_/button_cond/M_ctr_q_reg[4]
INFO: [Physopt 32-663] Processed net keyboard_controller/i_/button_cond/M_ctr_q_reg[19].  Re-placed instance keyboard_controller/i_/button_cond/M_ctr_q_reg[19]
INFO: [Physopt 32-663] Processed net keyboard_controller/x_/button_cond/M_ctr_q_reg[17].  Re-placed instance keyboard_controller/x_/button_cond/M_ctr_q_reg[17]
INFO: [Physopt 32-663] Processed net keyboard_controller/k_/button_cond/M_ctr_q_reg[20].  Re-placed instance keyboard_controller/k_/button_cond/M_ctr_q_reg[20]
INFO: [Physopt 32-662] Processed net keyboard_controller/o_/button_cond/M_ctr_q_reg[6].  Did not re-place instance keyboard_controller/o_/button_cond/M_ctr_q_reg[6]
INFO: [Physopt 32-702] Processed net keyboard_controller/o_/button_cond/M_ctr_q_reg[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_78_n_0.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_78
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_103_n_0.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_103
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_103_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_control_unit_regfile_out_a[1].  Did not re-place instance betaCPU/control_unit/g0_b0_i_13
INFO: [Physopt 32-663] Processed net keyboard_controller/c_/button_cond/M_ctr_q_reg[20].  Re-placed instance keyboard_controller/c_/button_cond/M_ctr_q_reg[20]
INFO: [Physopt 32-663] Processed net keyboard_controller/s_/button_cond/M_ctr_q_reg[4].  Re-placed instance keyboard_controller/s_/button_cond/M_ctr_q_reg[4]
INFO: [Physopt 32-663] Processed net keyboard_controller/v_/button_cond/M_ctr_q_reg[6].  Re-placed instance keyboard_controller/v_/button_cond/M_ctr_q_reg[6]
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/DI[1].  Did not re-place instance betaCPU/control_unit/g0_b0_i_10
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/DI[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/FSM_onehot_M_game_fsm_q_reg[73].  Did not re-place instance betaCPU/r/g0_b0_i_25
INFO: [Physopt 32-663] Processed net button_panel_controller/check_/button_cond/M_ctr_q_reg[17].  Re-placed instance button_panel_controller/check_/button_cond/M_ctr_q_reg[17]
INFO: [Physopt 32-663] Processed net keyboard_controller/t_/button_cond/M_ctr_q_reg[1].  Re-placed instance keyboard_controller/t_/button_cond/M_ctr_q_reg[1]
Phase 3 Critical Path Optimization | Checksum: 1c8c64d5d

Time (s): cpu = 00:01:15 ; elapsed = 00:00:41 . Memory (MB): peak = 1508.684 ; gain = 0.570

Phase 4 Critical Path Optimization
INFO: [Physopt 32-662] Processed net betaCPU/r/M_correct_k_q[4].  Did not re-place instance betaCPU/r/M_correct_k_q_reg[4]
INFO: [Physopt 32-702] Processed net betaCPU/r/M_correct_k_q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net keyboard_controller/w_/button_cond/M_ctr_q_reg[4].  Re-placed instance keyboard_controller/w_/button_cond/M_ctr_q_reg[4]
INFO: [Physopt 32-662] Processed net keyboard_controller/o_/button_cond/M_ctr_q_reg[6].  Did not re-place instance keyboard_controller/o_/button_cond/M_ctr_q_reg[6]
INFO: [Physopt 32-572] Net keyboard_controller/o_/button_cond/M_ctr_q_reg[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net keyboard_controller/o_/button_cond/M_ctr_q_reg[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net betaCPU/control_unit/M_correct_letter_2_q[4]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_correct_letter_2_q[4]_i_2_n_0.  Did not re-place instance betaCPU/control_unit/M_correct_letter_2_q[4]_i_2
INFO: [Physopt 32-572] Net betaCPU/control_unit/M_correct_letter_2_q[4]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_correct_letter_2_q[4]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_control_unit_regfile_write_address[4].  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_17
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/M_correct_letter_2_q[4]_i_2_n_0. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_correct_letter_2_q[4]_i_2_comp.
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_3_letter_3_q[4].  Re-placed instance betaCPU/r/M_guess_3_letter_3_q_reg[4]
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_1_letter_4_q[1].  Re-placed instance betaCPU/r/M_guess_1_letter_4_q_reg[1]
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_1_letter_4_q[5].  Re-placed instance betaCPU/r/M_guess_1_letter_4_q_reg[5]
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_1_letter_4_q[6].  Re-placed instance betaCPU/r/M_guess_1_letter_4_q_reg[6]
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_2_letter_2_q[0].  Re-placed instance betaCPU/r/M_guess_2_letter_2_q_reg[0]
INFO: [Physopt 32-662] Processed net betaCPU/r/M_guess_2_letter_2_q[3].  Did not re-place instance betaCPU/r/M_guess_2_letter_2_q_reg[3]
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_2_letter_2_q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_3_n_0.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_3
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/M_stage_q_reg[3]_21[0]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_guess_2_letter_2_q[6]_i_1_comp.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_guess_1_letter_4_q[6].  Did not re-place instance betaCPU/r/M_guess_1_letter_4_q_reg[6]
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_1_letter_4_q[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_9_n_0.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_9
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/M_control_unit_regfile_data[6]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_2_comp.
INFO: [Physopt 32-663] Processed net betaCPU/r/M_correct_letter_2_q[1].  Re-placed instance betaCPU/r/M_correct_letter_2_q_reg[1]
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_5_letter_3_q[5].  Re-placed instance betaCPU/r/M_guess_5_letter_3_q_reg[5]
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net betaCPU/r/M_g_q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_guess_1_letter_2_q[0].  Did not re-place instance betaCPU/r/M_guess_1_letter_2_q_reg[0]
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_1_letter_2_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_3_n_0.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_3
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[74]_0[0]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_1_comp.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_guess_2_letter_1_q[5].  Did not re-place instance betaCPU/r/M_guess_2_letter_1_q_reg[5]
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_2_letter_1_q[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/o_/button_cond/M_ctr_q_reg[6].  Did not re-place instance keyboard_controller/o_/button_cond/M_ctr_q_reg[6]
INFO: [Physopt 32-702] Processed net keyboard_controller/o_/button_cond/M_ctr_q_reg[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_3_n_0.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_3
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_control_unit_regfile_write_address[4].  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_17
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_write_address[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_18_n_0.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_18
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/M_stage_q_reg[3].  Did not re-place instance betaCPU/game_alu/FSM_onehot_M_game_fsm_q[58]_i_4_comp
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_stage_q_reg[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[58]_i_23_n_0.  Did not re-place instance betaCPU/game_alu/FSM_onehot_M_game_fsm_q[58]_i_23
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[58]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[58]_i_12_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_word_index_q[10]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q[74]_i_24_n_0.  Did not re-place instance betaCPU/control_unit/FSM_onehot_M_game_fsm_q[74]_i_24
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q[74]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[4].  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_27__0_comp
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/O[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_w_q_reg[2][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/data1[1].  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[1]_i_7
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/data1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[1]_i_13_n_0.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[1]_i_13
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[1]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[2].  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_23__0_comp
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_w_q_reg[0][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_w_q_reg[2][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[2].  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[2]_i_3
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[2]_i_7_n_0.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[2]_i_7
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[2]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[3].  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_25__0_comp_1
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_w_q_reg[0][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[58]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_word_index_q_reg[10][0].  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[3]_i_3
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_word_index_q_reg[10][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[3]_i_7_n_0.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[3]_i_7
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[3]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_control_unit_regfile_rb[5].  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_14__0_comp_1
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_rb[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/O[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_w_q_reg[6][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[5].  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_2__0
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_control_unit_regfile_rb[6].  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_16__0_comp
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_rb[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/O[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_w_q_reg[6][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[6].  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_7__0
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_15_n_0.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_15
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_32_n_0.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_32
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[0].  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_49_comp
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/M_game_alu_alu[0].  Did not re-place instance betaCPU/game_alu/FSM_onehot_M_game_fsm_q[58]_i_3
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_game_alu_alu[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[58]_i_8_n_0.  Did not re-place instance betaCPU/game_alu/FSM_onehot_M_game_fsm_q[58]_i_8
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[58]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/O[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_w_q_reg[6][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[4].  Did not re-place instance betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_2
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_4_n_0.  Did not re-place instance betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_4
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix2_letter_index_dff_q_reg[4]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[1].  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_48
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_79_n_0.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_79
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_79_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_105_n_0.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_105
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_105_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[6]_i_120_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/r/FSM_onehot_M_game_fsm_q_reg[73]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[73]_0[2].  Did not re-place instance betaCPU/control_unit/g0_b0_i_37
INFO: [Physopt 32-662] Processed net button_panel_controller/guess1/button_cond/M_ctr_q_reg[8].  Did not re-place instance button_panel_controller/guess1/button_cond/M_ctr_q_reg[8]
INFO: [Physopt 32-702] Processed net button_panel_controller/guess1/button_cond/M_ctr_q_reg[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/g0_b0_i_43_n_0.  Did not re-place instance betaCPU/r/g0_b0_i_43
INFO: [Physopt 32-702] Processed net betaCPU/r/g0_b0_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/f_/L_edge/M_stage_q_reg[3].  Did not re-place instance keyboard_controller/f_/L_edge/M_guess_1_letter_1_q[6]_i_23
INFO: [Physopt 32-702] Processed net keyboard_controller/f_/L_edge/M_stage_q_reg[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net button_panel_controller/guess1/button_cond/M_betaCPU_has_panel_input.  Did not re-place instance button_panel_controller/guess1/button_cond/FSM_onehot_M_game_fsm_q[26]_i_4
INFO: [Physopt 32-702] Processed net button_panel_controller/guess1/button_cond/M_betaCPU_has_panel_input. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net button_panel_controller/guess1/button_cond/M_last_q_reg.  Did not re-place instance button_panel_controller/guess1/button_cond/FSM_onehot_M_game_fsm_q[65]_i_11
Phase 4 Critical Path Optimization | Checksum: 1c8c64d5d

Time (s): cpu = 00:01:28 ; elapsed = 00:00:48 . Memory (MB): peak = 1508.684 ; gain = 0.570
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1508.684 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-25.447 | TNS=-16062.213 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          9.753  |       5610.400  |            6  |              0  |                   178  |           0  |           2  |  00:00:47  |
|  Total          |          9.753  |       5610.400  |            6  |              0  |                   178  |           0  |           3  |  00:00:47  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1508.684 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1b1bb0471

Time (s): cpu = 00:01:28 ; elapsed = 00:00:48 . Memory (MB): peak = 1508.684 ; gain = 0.570
INFO: [Common 17-83] Releasing license: Implementation
831 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:29 ; elapsed = 00:00:48 . Memory (MB): peak = 1508.684 ; gain = 0.570
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.468 . Memory (MB): peak = 1517.457 ; gain = 8.773
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/au_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 581fc2f5 ConstDB: 0 ShapeSum: fd7d19a0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: de8811bb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1625.402 ; gain = 91.879
Post Restoration Checksum: NetGraph: d47ebc26 NumContArr: a095595 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: de8811bb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1625.402 ; gain = 91.879

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: de8811bb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1631.434 ; gain = 97.910

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: de8811bb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1631.434 ; gain = 97.910
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 198e04d42

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1641.047 ; gain = 107.523
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-23.971| TNS=-15111.404| WHS=-0.115 | THS=-15.765|

Phase 2 Router Initialization | Checksum: 11dd799a4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1641.047 ; gain = 107.523

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3805
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3805
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 11dd799a4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1642.547 ; gain = 109.023
Phase 3 Initial Routing | Checksum: 1a7d76bfd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1643.199 ; gain = 109.676
INFO: [Route 35-580] Design has 25 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                    clk_0 |                    clk_0 |                                                                                  betaCPU/r/M_i_q_reg[2]/D|
|                    clk_0 |                    clk_0 |                                                                                  betaCPU/r/M_k_q_reg[2]/D|
|                    clk_0 |                    clk_0 |                                                                                  betaCPU/r/M_i_q_reg[1]/D|
|                    clk_0 |                    clk_0 |                                                                        betaCPU/r/M_num_correct_q_reg[2]/D|
|                    clk_0 |                    clk_0 |                                                                        betaCPU/r/M_num_correct_q_reg[1]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1332
 Number of Nodes with overlaps = 608
 Number of Nodes with overlaps = 327
 Number of Nodes with overlaps = 120
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-26.758| TNS=-16666.740| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: c086a5bb

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1643.199 ; gain = 109.676

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 179
 Number of Nodes with overlaps = 224
 Number of Nodes with overlaps = 172
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-26.203| TNS=-16193.095| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: f84d6b62

Time (s): cpu = 00:00:44 ; elapsed = 00:00:34 . Memory (MB): peak = 1643.199 ; gain = 109.676

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 257
 Number of Nodes with overlaps = 195
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-26.246| TNS=-16179.840| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1a8c2373c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 1643.199 ; gain = 109.676
Phase 4 Rip-up And Reroute | Checksum: 1a8c2373c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 1643.199 ; gain = 109.676

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 226f07eb7

Time (s): cpu = 00:00:53 ; elapsed = 00:00:39 . Memory (MB): peak = 1643.199 ; gain = 109.676
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-26.195| TNS=-16159.587| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1140467a9

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 1645.172 ; gain = 111.648

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1140467a9

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 1645.172 ; gain = 111.648
Phase 5 Delay and Skew Optimization | Checksum: 1140467a9

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 1645.172 ; gain = 111.648

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: fb971972

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 1645.172 ; gain = 111.648
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-26.036| TNS=-16054.217| WHS=0.085  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: fb971972

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 1645.172 ; gain = 111.648
Phase 6 Post Hold Fix | Checksum: fb971972

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 1645.172 ; gain = 111.648

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.26764 %
  Global Horizontal Routing Utilization  = 1.54984 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 45.045%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 66.6667%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 60.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 102f46053

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 1645.172 ; gain = 111.648

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 102f46053

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 1645.172 ; gain = 111.648

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18ff6b88b

Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 1645.172 ; gain = 111.648

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-26.036| TNS=-16054.217| WHS=0.085  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 18ff6b88b

Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 1645.172 ; gain = 111.648
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 1645.172 ; gain = 111.648

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
851 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 1645.172 ; gain = 127.715
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.507 . Memory (MB): peak = 1653.000 ; gain = 7.828
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/au_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
863 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 11286944 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Apr 18 14:14:36 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2141.547 ; gain = 455.980
INFO: [Common 17-206] Exiting Vivado at Mon Apr 18 14:14:36 2022...
[Mon Apr 18 14:14:39 2022] impl_1 finished
Vivado exited.
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:03:06 . Memory (MB): peak = 999.922 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 18 14:14:39 2022...

Finished building project.
