

================================================================
== Vitis HLS Report for 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s'
================================================================
* Date:           Mon Oct 21 14:06:38 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.140 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3849|     3849|  19.245 us|  19.245 us|  3849|  3849|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     3847|     3847|         5|          1|          1|  3844|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    710|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|     256|    128|    -|
|Multiplexer      |        -|    -|       -|    179|    -|
|Register         |        -|    -|     798|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1054|   1049|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |line_buffer_Array_0_0_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buhbi  |        0|  64|  32|    0|    62|   16|     1|          992|
    |line_buffer_Array_0_1_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buhbi  |        0|  64|  32|    0|    62|   16|     1|          992|
    |line_buffer_Array_0_2_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buhbi  |        0|  64|  32|    0|    62|   16|     1|          992|
    |line_buffer_Array_0_3_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buhbi  |        0|  64|  32|    0|    62|   16|     1|          992|
    +-------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                                                                                  |        0| 256| 128|    0|   248|   64|     4|         3968|
    +-------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln109_fu_128_p2               |         +|   0|  0|  12|          12|           1|
    |add_ln76_fu_154_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln80_fu_318_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln86_fu_674_p2                |         +|   0|  0|  39|          32|          32|
    |add_ln91_fu_291_p2                |         +|   0|  0|  39|          32|          32|
    |and_ln55_1_fu_421_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln55_fu_416_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter4  |       and|   0|  0|   2|           1|           1|
    |ap_condition_106                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_292                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_575                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_629                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_637                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_641                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op122_write_state6   |       and|   0|  0|   2|           1|           1|
    |icmp_ln109_fu_134_p2              |      icmp|   0|  0|  12|          12|           9|
    |icmp_ln1496_10_fu_635_p2          |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1496_11_fu_535_p2          |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1496_12_fu_553_p2          |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1496_13_fu_651_p2          |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1496_3_fu_445_p2           |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1496_4_fu_603_p2           |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1496_5_fu_463_p2           |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1496_6_fu_481_p2           |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1496_7_fu_619_p2           |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1496_8_fu_499_p2           |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1496_9_fu_517_p2           |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1496_fu_427_p2             |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln55_1_fu_400_p2             |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln55_2_fu_410_p2             |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln55_3_fu_268_p2             |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln55_fu_144_p2               |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln76_fu_274_p2               |      icmp|   0|  0|  18|          32|           6|
    |icmp_ln80_fu_571_p2               |      icmp|   0|  0|  18|          32|           6|
    |icmp_ln86_fu_585_p2               |      icmp|   0|  0|  18|          32|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |select_ln65_10_fu_564_p3          |    select|   0|  0|  16|           1|          16|
    |select_ln65_11_fu_661_p3          |    select|   0|  0|  16|           1|          16|
    |select_ln65_1_fu_474_p3           |    select|   0|  0|  16|           1|          16|
    |select_ln65_2_fu_510_p3           |    select|   0|  0|  16|           1|          16|
    |select_ln65_3_fu_456_p3           |    select|   0|  0|  16|           1|          16|
    |select_ln65_4_fu_613_p3           |    select|   0|  0|  16|           1|          16|
    |select_ln65_5_fu_492_p3           |    select|   0|  0|  16|           1|          16|
    |select_ln65_6_fu_629_p3           |    select|   0|  0|  16|           1|          16|
    |select_ln65_7_fu_528_p3           |    select|   0|  0|  16|           1|          16|
    |select_ln65_8_fu_645_p3           |    select|   0|  0|  16|           1|          16|
    |select_ln65_9_fu_546_p3           |    select|   0|  0|  16|           1|          16|
    |select_ln65_fu_438_p3             |    select|   0|  0|  16|           1|          16|
    |select_ln86_fu_667_p3             |    select|   0|  0|   2|           1|           2|
    |select_ln91_fu_284_p3             |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    |xor_ln1496_10_fu_639_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1496_11_fu_540_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1496_12_fu_558_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1496_13_fu_655_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1496_3_fu_450_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln1496_4_fu_607_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln1496_5_fu_468_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln1496_6_fu_486_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln1496_7_fu_623_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln1496_8_fu_504_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln1496_9_fu_522_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln1496_fu_432_p2              |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 710|         609|         520|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  20|          4|    1|          4|
    |ap_done                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4     |   9|          2|    1|          2|
    |ap_sig_allocacmp_pX_load_1  |  14|          3|   32|         96|
    |ap_sig_allocacmp_pY_load_1  |  14|          3|   32|         96|
    |ap_sig_allocacmp_sX_load    |  14|          3|   32|         96|
    |ap_sig_allocacmp_sY_load    |   9|          2|   32|         64|
    |ap_sig_allocacmp_sY_load_1  |   9|          2|   32|         64|
    |data_blk_n                  |   9|          2|    1|          2|
    |indvar_flatten_reg_117      |   9|          2|   12|         24|
    |pX                          |   9|          2|   32|         64|
    |pY                          |   9|          2|   32|         64|
    |real_start                  |   9|          2|    1|          2|
    |res_blk_n                   |   9|          2|    1|          2|
    |sX                          |   9|          2|   32|         64|
    |sY                          |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 179|         39|  307|        712|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln76_reg_713                  |  32|   0|   32|          0|
    |add_ln80_reg_784                  |  32|   0|   32|          0|
    |and_ln55_1_reg_790                |   1|   0|    1|          0|
    |and_ln55_1_reg_790_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |icmp_ln55_3_reg_775               |   1|   0|    1|          0|
    |icmp_ln55_reg_708                 |   1|   0|    1|          0|
    |icmp_ln76_reg_780                 |   1|   0|    1|          0|
    |icmp_ln76_reg_780_pp0_iter2_reg   |   1|   0|    1|          0|
    |icmp_ln80_reg_842                 |   1|   0|    1|          0|
    |icmp_ln86_reg_851                 |   1|   0|    1|          0|
    |indvar_flatten_reg_117            |  12|   0|   12|          0|
    |kernel_data_V_12                  |  16|   0|   16|          0|
    |kernel_data_V_13                  |  16|   0|   16|          0|
    |kernel_data_V_14                  |  16|   0|   16|          0|
    |kernel_data_V_15                  |  16|   0|   16|          0|
    |kernel_data_V_4                   |  16|   0|   16|          0|
    |kernel_data_V_555                 |  16|   0|   16|          0|
    |kernel_data_V_656                 |  16|   0|   16|          0|
    |kernel_data_V_757                 |  16|   0|   16|          0|
    |pX                                |  32|   0|   32|          0|
    |pY                                |  32|   0|   32|          0|
    |p_0_reg_768                       |  16|   0|   16|          0|
    |sX                                |  32|   0|   32|          0|
    |sX_load_reg_703                   |  32|   0|   32|          0|
    |sY                                |  32|   0|   32|          0|
    |sY_load_1_reg_846                 |  32|   0|   32|          0|
    |select_ln65_10_reg_836            |  16|   0|   16|          0|
    |select_ln65_11_reg_871            |  16|   0|   16|          0|
    |select_ln65_1_reg_806             |  16|   0|   16|          0|
    |select_ln65_2_reg_818             |  16|   0|   16|          0|
    |select_ln65_3_reg_800             |  16|   0|   16|          0|
    |select_ln65_4_reg_856             |  16|   0|   16|          0|
    |select_ln65_5_reg_812             |  16|   0|   16|          0|
    |select_ln65_6_reg_861             |  16|   0|   16|          0|
    |select_ln65_7_reg_824             |  16|   0|   16|          0|
    |select_ln65_8_reg_866             |  16|   0|   16|          0|
    |select_ln65_9_reg_830             |  16|   0|   16|          0|
    |select_ln65_reg_794               |  16|   0|   16|          0|
    |shift_buffer_V_0_0_reg_747        |  16|   0|   16|          0|
    |shift_buffer_V_0_1_reg_754        |  16|   0|   16|          0|
    |shift_buffer_V_0_2_reg_761        |  16|   0|   16|          0|
    |shift_buffer_V_1_0_reg_719        |  16|   0|   16|          0|
    |shift_buffer_V_1_1_reg_726        |  16|   0|   16|          0|
    |shift_buffer_V_1_2_reg_733        |  16|   0|   16|          0|
    |shift_buffer_V_1_3_reg_740        |  16|   0|   16|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |icmp_ln55_reg_708                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 798|  32|  735|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+--------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config6>|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config6>|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config6>|  return value|
|start_full_n  |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config6>|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config6>|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config6>|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config6>|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config6>|  return value|
|start_out     |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config6>|  return value|
|start_write   |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config6>|  return value|
|data_dout     |   in|   64|     ap_fifo|                                                                     data|       pointer|
|data_empty_n  |   in|    1|     ap_fifo|                                                                     data|       pointer|
|data_read     |  out|    1|     ap_fifo|                                                                     data|       pointer|
|res_din       |  out|   64|     ap_fifo|                                                                      res|       pointer|
|res_full_n    |   in|    1|     ap_fifo|                                                                      res|       pointer|
|res_write     |  out|    1|     ap_fifo|                                                                      res|       pointer|
+--------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

