// Seed: 1163626147
module module_0 (
    output tri1 id_0,
    output wire id_1,
    output uwire id_2,
    input wand id_3,
    output supply0 id_4,
    output tri0 id_5,
    input tri id_6,
    output tri1 id_7,
    output supply1 id_8,
    input tri id_9,
    input supply0 id_10
);
  assign id_8 = id_9, id_2 = 1;
  assign id_4 = 1;
  assign module_1.id_4 = 0;
  wire id_12, id_13;
  wire id_14, id_15;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input wor id_2,
    input wor id_3,
    input wire id_4,
    input tri id_5,
    input wand id_6
    , id_12 = 1,
    output logic id_7,
    input wire id_8,
    output supply0 id_9,
    input uwire id_10
);
  assign id_9 = id_8;
  assign id_7 = id_2;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_5,
      id_9,
      id_9,
      id_5,
      id_9,
      id_9,
      id_0,
      id_0
  );
  assign id_9 = id_12;
  logic [7:0][1] id_13;
  final if (1) id_7 <= id_3;
  logic id_14;
endmodule
